{"design__lint_error__count": 0, "design__lint_timing_constructs__count": 0, "design__lint_warnings__count": 26, "design__inferred_latch__count": 0, "design__instance__count": 1460, "design__instance__area": 33015.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 13, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 0, "power__internal__total": 0.015965042635798454, "power__switching__total": 0.0056801652535796165, "power__leakage__total": 4.018597223875986e-07, "power__total": 0.02164560928940773, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.044744, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": -0.044744, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.348962, "timing__setup__ws__corner:nom_tt_025C_5v00": 6.841058, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 117, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.029341, "clock__skew__worst_setup": -0.029341, "timing__hold__ws": 0.114495, "timing__setup__ws": 2.48964, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 266.945 284.865", "design__core__bbox": "6.72 15.68 259.84 266.56", "design__io": 46, "design__die__area": 76043.3, "design__core__area": 63502.7, "design__instance__count__stdcell": 1460, "design__instance__area__stdcell": 33015.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.519912, "design__instance__utilization__stdcell": 0.519912, "floorplan__design__io": 44, "design__io__hpwl": 6753870, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 30277.4, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 957, "route__net__special": 2, "route__drc_errors__iter:1": 302, "route__wirelength__iter:1": 33846, "route__drc_errors__iter:2": 35, "route__wirelength__iter:2": 33540, "route__drc_errors__iter:3": 20, "route__wirelength__iter:3": 33396, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 33348, "route__drc_errors": 0, "route__wirelength": 33348, "route__vias": 5678, "route__vias__singlecut": 5678, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 491.31, "timing__unannotated_nets__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 13, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.077819, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": -0.077819, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.879447, "timing__setup__ws__corner:nom_ss_125C_4v50": 2.575106, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0.0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_nets__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_nets_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 13, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.029818, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": -0.029818, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.115324, "timing__setup__ws__corner:nom_ff_n40C_5v50": 8.707234, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 13, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.043646, "clock__skew__worst_setup__corner:min_tt_025C_5v00": -0.043646, "timing__hold__ws__corner:min_tt_025C_5v00": 0.34773, "timing__setup__ws__corner:min_tt_025C_5v00": 6.881349, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_nets__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 13, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.07521, "clock__skew__worst_setup__corner:min_ss_125C_4v50": -0.07521, "timing__hold__ws__corner:min_ss_125C_4v50": 0.877078, "timing__setup__ws__corner:min_ss_125C_4v50": 2.645478, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": 0.0, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_nets__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_nets_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 13, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.029341, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": -0.029341, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.114495, "timing__setup__ws__corner:min_ff_n40C_5v50": 8.733582, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 13, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.046617, "clock__skew__worst_setup__corner:max_tt_025C_5v00": -0.046617, "timing__hold__ws__corner:max_tt_025C_5v00": 0.350472, "timing__setup__ws__corner:max_tt_025C_5v00": 6.792699, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_nets__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 13, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.080906, "clock__skew__worst_setup__corner:max_ss_125C_4v50": -0.080906, "timing__hold__ws__corner:max_ss_125C_4v50": 0.882361, "timing__setup__ws__corner:max_ss_125C_4v50": 2.48964, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": 0.0, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_nets__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_nets_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 13, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.030926, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": -0.030926, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.116337, "timing__setup__ws__corner:max_ff_n40C_5v50": 8.675297, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_nets__count": 0, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.994, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.00142114, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00600467, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00678539, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00135796, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00678539, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.00142, "ir__drop__worst": 0.006, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}