QuestaSim-64 vopt 2023.1 Compiler 2023.01 Jan 23 2023
Start time: 02:34:27 on May 30,2023
vopt tb -o design_unit 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading module top
-- Loading interface I
-- Loading module M
** Error (suppressible): testcases/force_misc_svi_assign_wire.sv(40): (vopt-2912) Port 'i_srst' not found in module 'I' (1st connection).
** Warning: testbench/tb.sv(3): (vopt-2685) [TFMPC] - Too few port connections for 'u_DUT'.  Expected 3, found 0.
Optimization failed
End time: 02:34:27 on May 30,2023, Elapsed time: 0:00:00
Errors: 1, Warnings: 1
FAILURE
