strict digraph "compose( ,  )" {
	node [label="\N"];
	"Leaf_221:AL"	 [def_var="['resets']",
		label="Leaf_221:AL"];
	"229:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd6acdff710>",
		def_var="['resetOut']",
		fillcolor=deepskyblue,
		label="229:AS
resetOut = resets;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['resets']"];
	"Leaf_221:AL" -> "229:AS";
	"222:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fd6acdf5850>",
		fillcolor=turquoise,
		label="222:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"223:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd6acda6a50>",
		fillcolor=springgreen,
		label="223:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"222:BL" -> "223:IF"	 [cond="[]",
		lineno=None];
	"224:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fd6acdf5f50>",
		fillcolor=turquoise,
		label="224:BL
resets[tcAddr] = resetIn;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd6acdf53d0>]",
		style=filled,
		typ=Block];
	"223:IF" -> "224:BL"	 [cond="['tcResetEn']",
		label=tcResetEn,
		lineno=223];
	"224:BL" -> "Leaf_221:AL"	 [cond="[]",
		lineno=None];
	"221:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fd6acda6950>",
		clk_sens=False,
		fillcolor=gold,
		label="221:AL",
		sens="['tcResetEn']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['tcResetEn', 'resetIn']"];
	"221:AL" -> "222:BL"	 [cond="[]",
		lineno=None];
}
