#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a26e4dc360 .scope module, "register_8bit_test_b" "register_8bit_test_b" 2 1;
 .timescale 0 0;
v000001a26e4dbcf0_0 .var "Data", 7 0;
v000001a26e4dbd90_0 .net "Q", 7 0, L_000001a26e3947a0;  1 drivers
v000001a26e4dbe30_0 .var "clk", 0 0;
v000001a26e4dbed0_0 .var "enable", 0 0;
v000001a26e394700_0 .var "load", 0 0;
S_000001a26e4dc4f0 .scope module, "r1" "reg_8bit" 2 5, 3 1 0, S_000001a26e4dc360;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 8 "Q";
v000001a26e3630b0_0 .net "Data", 7 0, v000001a26e4dbcf0_0;  1 drivers
v000001a26e3632d0_0 .net "Q", 7 0, L_000001a26e3947a0;  alias, 1 drivers
v000001a26e4dc680_0 .var "Q_reg", 7 0;
o000001a26e39bfa8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001a26e4dc720_0 name=_ivl_0
v000001a26e4dbb10_0 .net "clk", 0 0, v000001a26e4dbe30_0;  1 drivers
v000001a26e4dbbb0_0 .net "enable", 0 0, v000001a26e4dbed0_0;  1 drivers
v000001a26e4dbc50_0 .net "load", 0 0, v000001a26e394700_0;  1 drivers
E_000001a26e385ff0 .event posedge, v000001a26e4dbb10_0;
L_000001a26e3947a0 .functor MUXZ 8, o000001a26e39bfa8, v000001a26e4dc680_0, v000001a26e4dbed0_0, C4<>;
    .scope S_000001a26e4dc4f0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001a26e4dc680_0, 0;
    %end;
    .thread T_0;
    .scope S_000001a26e4dc4f0;
T_1 ;
    %wait E_000001a26e385ff0;
    %load/vec4 v000001a26e4dbc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001a26e3630b0_0;
    %assign/vec4 v000001a26e4dc680_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a26e4dc680_0;
    %assign/vec4 v000001a26e4dc680_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a26e4dc360;
T_2 ;
    %vpi_call 2 9 "$monitor", "Time: %t, Data: %h, load: %b, enable: %b, Q: %h, clk: %b", $time, v000001a26e4dbcf0_0, v000001a26e394700_0, v000001a26e4dbed0_0, v000001a26e4dbd90_0, v000001a26e4dbe30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a26e4dbe30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a26e4dbcf0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a26e394700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a26e4dbed0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v000001a26e4dbcf0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a26e394700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a26e4dbed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a26e4dbe30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a26e4dbe30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 205, 0, 8;
    %store/vec4 v000001a26e4dbcf0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a26e394700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a26e4dbed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a26e4dbe30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a26e4dbe30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 239, 0, 8;
    %store/vec4 v000001a26e4dbcf0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a26e394700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a26e4dbed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a26e4dbe30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a26e4dbe30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v000001a26e4dbcf0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a26e394700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a26e4dbed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a26e4dbe30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a26e4dbe30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a26e4dbcf0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a26e394700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a26e4dbed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a26e4dbe30_0, 0, 1;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\tests\register-8bit-test-b.v";
    ".\components\primitive\behavioural\register-8bit-b.v";
