// Seed: 2058924331
module module_0;
  id_1(
      id_2, id_2, 1'b0, id_3
  );
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    input wand id_2,
    input logic id_3,
    input supply0 id_4,
    id_6
);
  always id_1 <= id_3;
  wor id_7 = 1;
  bit id_8, id_9, id_10, id_11;
  id_12 :
  assert property (@(negedge -1'h0 or posedge 1'b0) (id_3) == id_0) id_10 <= id_9;
  always if ('h0 < -1) id_8 = 1;
  module_0 modCall_1 ();
endmodule
