

================================================================
== Vitis HLS Report for 'MLP_batch_nodes_300_600_s'
================================================================
* Date:           Mon Apr 12 19:26:52 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.580 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      322|      322|  3.220 us|  3.220 us|  306|  306|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.34>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%d_out_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %d_out" [GIN_compute.cpp:113]   --->   Operation 36 'read' 'd_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%d_out_c69 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 37 'alloca' 'd_out_c69' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_load_loc_c68 = alloca i64 1"   --->   Operation 38 'alloca' 'mlp_1_bias_V_load_loc_c68' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%d_out_c67 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 39 'alloca' 'd_out_c67' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_load_loc_c66 = alloca i64 1"   --->   Operation 40 'alloca' 'mlp_1_bias_V_load_loc_c66' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%d_out_c65 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 41 'alloca' 'd_out_c65' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_load_loc_c64 = alloca i64 1"   --->   Operation 42 'alloca' 'mlp_1_bias_V_load_loc_c64' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%d_out_c63 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 43 'alloca' 'd_out_c63' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_load_loc_c62 = alloca i64 1"   --->   Operation 44 'alloca' 'mlp_1_bias_V_load_loc_c62' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%d_out_c61 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 45 'alloca' 'd_out_c61' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_load_loc_c60 = alloca i64 1"   --->   Operation 46 'alloca' 'mlp_1_bias_V_load_loc_c60' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%d_out_c59 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 47 'alloca' 'd_out_c59' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_load_loc_c58 = alloca i64 1"   --->   Operation 48 'alloca' 'mlp_1_bias_V_load_loc_c58' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%d_out_c57 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 49 'alloca' 'd_out_c57' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_load_loc_c56 = alloca i64 1"   --->   Operation 50 'alloca' 'mlp_1_bias_V_load_loc_c56' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%d_out_c55 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 51 'alloca' 'd_out_c55' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_load_loc_c54 = alloca i64 1"   --->   Operation 52 'alloca' 'mlp_1_bias_V_load_loc_c54' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%d_out_c53 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 53 'alloca' 'd_out_c53' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_load_loc_c52 = alloca i64 1"   --->   Operation 54 'alloca' 'mlp_1_bias_V_load_loc_c52' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%d_out_c51 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 55 'alloca' 'd_out_c51' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_load_loc_c50 = alloca i64 1"   --->   Operation 56 'alloca' 'mlp_1_bias_V_load_loc_c50' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%d_out_c49 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 57 'alloca' 'd_out_c49' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_load_loc_c48 = alloca i64 1"   --->   Operation 58 'alloca' 'mlp_1_bias_V_load_loc_c48' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%d_out_c47 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 59 'alloca' 'd_out_c47' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_load_loc_c46 = alloca i64 1"   --->   Operation 60 'alloca' 'mlp_1_bias_V_load_loc_c46' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%d_out_c45 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 61 'alloca' 'd_out_c45' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_load_loc_c44 = alloca i64 1"   --->   Operation 62 'alloca' 'mlp_1_bias_V_load_loc_c44' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%d_out_c43 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 63 'alloca' 'd_out_c43' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_load_loc_c42 = alloca i64 1"   --->   Operation 64 'alloca' 'mlp_1_bias_V_load_loc_c42' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%d_out_c41 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 65 'alloca' 'd_out_c41' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_load_loc_c40 = alloca i64 1"   --->   Operation 66 'alloca' 'mlp_1_bias_V_load_loc_c40' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_load_loc_c = alloca i64 1"   --->   Operation 67 'alloca' 'mlp_1_bias_V_load_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%d_out_c39 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 68 'alloca' 'd_out_c39' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%d_out_c38 = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 69 'alloca' 'd_out_c38' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%d_out_c = alloca i64 1" [GIN_compute.cpp:113]   --->   Operation 70 'alloca' 'd_out_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_0_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 71 'alloca' 'mlp_weight_fifo_0_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_1_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 72 'alloca' 'mlp_weight_fifo_1_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_2_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 73 'alloca' 'mlp_weight_fifo_2_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_3_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 74 'alloca' 'mlp_weight_fifo_3_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_4_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 75 'alloca' 'mlp_weight_fifo_4_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_5_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 76 'alloca' 'mlp_weight_fifo_5_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_6_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 77 'alloca' 'mlp_weight_fifo_6_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_7_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 78 'alloca' 'mlp_weight_fifo_7_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_8_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 79 'alloca' 'mlp_weight_fifo_8_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_9_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 80 'alloca' 'mlp_weight_fifo_9_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_10_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 81 'alloca' 'mlp_weight_fifo_10_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_11_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 82 'alloca' 'mlp_weight_fifo_11_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_12_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 83 'alloca' 'mlp_weight_fifo_12_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_13_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 84 'alloca' 'mlp_weight_fifo_13_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_14_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 85 'alloca' 'mlp_weight_fifo_14_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mlp_weight_fifo_15_V_V = alloca i64 1" [GIN_compute.cpp:106]   --->   Operation 86 'alloca' 'mlp_weight_fifo_15_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 87 [1/1] (1.34ns)   --->   "%call_ln113 = call void @MLP_batch_nodes<300, 600>.entry142, i10 %d_out_read, i10 %d_out_c, i10 %d_out_c38" [GIN_compute.cpp:113]   --->   Operation 87 'call' 'call_ln113' <Predicate = true> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (0.00ns)   --->   "%call_ln108 = call void @load_mlp_weight_vector<300, 600>, i32 %mlp_weight_fifo_0_V_V, i10 %d_out_c, i10 %d_out_c39, i32 %mlp_1_weights_V" [GIN_compute.cpp:108]   --->   Operation 88 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_batch_nodes<300, 600>_Block_.split13_proc, i10 %d_out_c38, i32 %mlp_1_bias_V_load_loc_c, i32 %mlp_1_bias_V" [GIN_compute.cpp:113]   --->   Operation 89 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln108 = call void @load_mlp_weight_vector<300, 600>, i32 %mlp_weight_fifo_0_V_V, i10 %d_out_c, i10 %d_out_c39, i32 %mlp_1_weights_V" [GIN_compute.cpp:108]   --->   Operation 90 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_batch_nodes<300, 600>_Block_.split13_proc, i10 %d_out_c38, i32 %mlp_1_bias_V_load_loc_c, i32 %mlp_1_bias_V" [GIN_compute.cpp:113]   --->   Operation 91 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 92 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>42, i32 %mlp_weight_fifo_0_V_V, i32 %mlp_weight_fifo_1_V_V, i32 %mlp_1_bias_V_load_loc_c, i32 %mlp_in_local, i31 %mlp_out_local, i10 %d_out_c39, i32 %mlp_1_bias_V_load_loc_c40, i10 %d_out_c41" [GIN_compute.cpp:113]   --->   Operation 92 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>42, i32 %mlp_weight_fifo_0_V_V, i32 %mlp_weight_fifo_1_V_V, i32 %mlp_1_bias_V_load_loc_c, i32 %mlp_in_local, i31 %mlp_out_local, i10 %d_out_c39, i32 %mlp_1_bias_V_load_loc_c40, i10 %d_out_c41" [GIN_compute.cpp:113]   --->   Operation 93 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 94 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>43, i32 %mlp_weight_fifo_1_V_V, i32 %mlp_weight_fifo_2_V_V, i32 %mlp_1_bias_V_load_loc_c40, i32 %mlp_in_local1, i31 %mlp_out_local16, i10 %d_out_c41, i32 %mlp_1_bias_V_load_loc_c42, i10 %d_out_c43" [GIN_compute.cpp:113]   --->   Operation 94 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>43, i32 %mlp_weight_fifo_1_V_V, i32 %mlp_weight_fifo_2_V_V, i32 %mlp_1_bias_V_load_loc_c40, i32 %mlp_in_local1, i31 %mlp_out_local16, i10 %d_out_c41, i32 %mlp_1_bias_V_load_loc_c42, i10 %d_out_c43" [GIN_compute.cpp:113]   --->   Operation 95 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 96 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>44, i32 %mlp_weight_fifo_2_V_V, i32 %mlp_weight_fifo_3_V_V, i32 %mlp_1_bias_V_load_loc_c42, i32 %mlp_in_local2, i31 %mlp_out_local17, i10 %d_out_c43, i32 %mlp_1_bias_V_load_loc_c44, i10 %d_out_c45" [GIN_compute.cpp:113]   --->   Operation 96 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>44, i32 %mlp_weight_fifo_2_V_V, i32 %mlp_weight_fifo_3_V_V, i32 %mlp_1_bias_V_load_loc_c42, i32 %mlp_in_local2, i31 %mlp_out_local17, i10 %d_out_c43, i32 %mlp_1_bias_V_load_loc_c44, i10 %d_out_c45" [GIN_compute.cpp:113]   --->   Operation 97 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>45, i32 %mlp_weight_fifo_3_V_V, i32 %mlp_weight_fifo_4_V_V, i32 %mlp_1_bias_V_load_loc_c44, i32 %mlp_in_local3, i31 %mlp_out_local18, i10 %d_out_c45, i32 %mlp_1_bias_V_load_loc_c46, i10 %d_out_c47" [GIN_compute.cpp:113]   --->   Operation 98 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 99 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>45, i32 %mlp_weight_fifo_3_V_V, i32 %mlp_weight_fifo_4_V_V, i32 %mlp_1_bias_V_load_loc_c44, i32 %mlp_in_local3, i31 %mlp_out_local18, i10 %d_out_c45, i32 %mlp_1_bias_V_load_loc_c46, i10 %d_out_c47" [GIN_compute.cpp:113]   --->   Operation 99 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 100 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>46, i32 %mlp_weight_fifo_4_V_V, i32 %mlp_weight_fifo_5_V_V, i32 %mlp_1_bias_V_load_loc_c46, i32 %mlp_in_local4, i31 %mlp_out_local19, i10 %d_out_c47, i32 %mlp_1_bias_V_load_loc_c48, i10 %d_out_c49" [GIN_compute.cpp:113]   --->   Operation 100 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>46, i32 %mlp_weight_fifo_4_V_V, i32 %mlp_weight_fifo_5_V_V, i32 %mlp_1_bias_V_load_loc_c46, i32 %mlp_in_local4, i31 %mlp_out_local19, i10 %d_out_c47, i32 %mlp_1_bias_V_load_loc_c48, i10 %d_out_c49" [GIN_compute.cpp:113]   --->   Operation 101 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 102 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>47, i32 %mlp_weight_fifo_5_V_V, i32 %mlp_weight_fifo_6_V_V, i32 %mlp_1_bias_V_load_loc_c48, i32 %mlp_in_local5, i31 %mlp_out_local20, i10 %d_out_c49, i32 %mlp_1_bias_V_load_loc_c50, i10 %d_out_c51" [GIN_compute.cpp:113]   --->   Operation 102 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>47, i32 %mlp_weight_fifo_5_V_V, i32 %mlp_weight_fifo_6_V_V, i32 %mlp_1_bias_V_load_loc_c48, i32 %mlp_in_local5, i31 %mlp_out_local20, i10 %d_out_c49, i32 %mlp_1_bias_V_load_loc_c50, i10 %d_out_c51" [GIN_compute.cpp:113]   --->   Operation 103 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 104 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>48, i32 %mlp_weight_fifo_6_V_V, i32 %mlp_weight_fifo_7_V_V, i32 %mlp_1_bias_V_load_loc_c50, i32 %mlp_in_local6, i31 %mlp_out_local21, i10 %d_out_c51, i32 %mlp_1_bias_V_load_loc_c52, i10 %d_out_c53" [GIN_compute.cpp:113]   --->   Operation 104 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>48, i32 %mlp_weight_fifo_6_V_V, i32 %mlp_weight_fifo_7_V_V, i32 %mlp_1_bias_V_load_loc_c50, i32 %mlp_in_local6, i31 %mlp_out_local21, i10 %d_out_c51, i32 %mlp_1_bias_V_load_loc_c52, i10 %d_out_c53" [GIN_compute.cpp:113]   --->   Operation 105 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 106 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>49, i32 %mlp_weight_fifo_7_V_V, i32 %mlp_weight_fifo_8_V_V, i32 %mlp_1_bias_V_load_loc_c52, i32 %mlp_in_local7, i31 %mlp_out_local22, i10 %d_out_c53, i32 %mlp_1_bias_V_load_loc_c54, i10 %d_out_c55" [GIN_compute.cpp:113]   --->   Operation 106 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 107 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>49, i32 %mlp_weight_fifo_7_V_V, i32 %mlp_weight_fifo_8_V_V, i32 %mlp_1_bias_V_load_loc_c52, i32 %mlp_in_local7, i31 %mlp_out_local22, i10 %d_out_c53, i32 %mlp_1_bias_V_load_loc_c54, i10 %d_out_c55" [GIN_compute.cpp:113]   --->   Operation 107 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>50, i32 %mlp_weight_fifo_8_V_V, i32 %mlp_weight_fifo_9_V_V, i32 %mlp_1_bias_V_load_loc_c54, i32 %mlp_in_local8, i31 %mlp_out_local23, i10 %d_out_c55, i32 %mlp_1_bias_V_load_loc_c56, i10 %d_out_c57" [GIN_compute.cpp:113]   --->   Operation 108 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>50, i32 %mlp_weight_fifo_8_V_V, i32 %mlp_weight_fifo_9_V_V, i32 %mlp_1_bias_V_load_loc_c54, i32 %mlp_in_local8, i31 %mlp_out_local23, i10 %d_out_c55, i32 %mlp_1_bias_V_load_loc_c56, i10 %d_out_c57" [GIN_compute.cpp:113]   --->   Operation 109 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 110 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>51, i32 %mlp_weight_fifo_9_V_V, i32 %mlp_weight_fifo_10_V_V, i32 %mlp_1_bias_V_load_loc_c56, i32 %mlp_in_local9, i31 %mlp_out_local24, i10 %d_out_c57, i32 %mlp_1_bias_V_load_loc_c58, i10 %d_out_c59" [GIN_compute.cpp:113]   --->   Operation 110 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>51, i32 %mlp_weight_fifo_9_V_V, i32 %mlp_weight_fifo_10_V_V, i32 %mlp_1_bias_V_load_loc_c56, i32 %mlp_in_local9, i31 %mlp_out_local24, i10 %d_out_c57, i32 %mlp_1_bias_V_load_loc_c58, i10 %d_out_c59" [GIN_compute.cpp:113]   --->   Operation 111 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 112 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>52, i32 %mlp_weight_fifo_10_V_V, i32 %mlp_weight_fifo_11_V_V, i32 %mlp_1_bias_V_load_loc_c58, i32 %mlp_in_local10, i31 %mlp_out_local25, i10 %d_out_c59, i32 %mlp_1_bias_V_load_loc_c60, i10 %d_out_c61" [GIN_compute.cpp:113]   --->   Operation 112 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>52, i32 %mlp_weight_fifo_10_V_V, i32 %mlp_weight_fifo_11_V_V, i32 %mlp_1_bias_V_load_loc_c58, i32 %mlp_in_local10, i31 %mlp_out_local25, i10 %d_out_c59, i32 %mlp_1_bias_V_load_loc_c60, i10 %d_out_c61" [GIN_compute.cpp:113]   --->   Operation 113 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 114 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>53, i32 %mlp_weight_fifo_11_V_V, i32 %mlp_weight_fifo_12_V_V, i32 %mlp_1_bias_V_load_loc_c60, i32 %mlp_in_local11, i31 %mlp_out_local26, i10 %d_out_c61, i32 %mlp_1_bias_V_load_loc_c62, i10 %d_out_c63" [GIN_compute.cpp:113]   --->   Operation 114 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>53, i32 %mlp_weight_fifo_11_V_V, i32 %mlp_weight_fifo_12_V_V, i32 %mlp_1_bias_V_load_loc_c60, i32 %mlp_in_local11, i31 %mlp_out_local26, i10 %d_out_c61, i32 %mlp_1_bias_V_load_loc_c62, i10 %d_out_c63" [GIN_compute.cpp:113]   --->   Operation 115 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 116 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>54, i32 %mlp_weight_fifo_12_V_V, i32 %mlp_weight_fifo_13_V_V, i32 %mlp_1_bias_V_load_loc_c62, i32 %mlp_in_local12, i31 %mlp_out_local27, i10 %d_out_c63, i32 %mlp_1_bias_V_load_loc_c64, i10 %d_out_c65" [GIN_compute.cpp:113]   --->   Operation 116 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>54, i32 %mlp_weight_fifo_12_V_V, i32 %mlp_weight_fifo_13_V_V, i32 %mlp_1_bias_V_load_loc_c62, i32 %mlp_in_local12, i31 %mlp_out_local27, i10 %d_out_c63, i32 %mlp_1_bias_V_load_loc_c64, i10 %d_out_c65" [GIN_compute.cpp:113]   --->   Operation 117 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 118 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>55, i32 %mlp_weight_fifo_13_V_V, i32 %mlp_weight_fifo_14_V_V, i32 %mlp_1_bias_V_load_loc_c64, i32 %mlp_in_local13, i31 %mlp_out_local28, i10 %d_out_c65, i32 %mlp_1_bias_V_load_loc_c66, i10 %d_out_c67" [GIN_compute.cpp:113]   --->   Operation 118 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>55, i32 %mlp_weight_fifo_13_V_V, i32 %mlp_weight_fifo_14_V_V, i32 %mlp_1_bias_V_load_loc_c64, i32 %mlp_in_local13, i31 %mlp_out_local28, i10 %d_out_c65, i32 %mlp_1_bias_V_load_loc_c66, i10 %d_out_c67" [GIN_compute.cpp:113]   --->   Operation 119 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 120 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>56, i32 %mlp_weight_fifo_14_V_V, i32 %mlp_weight_fifo_15_V_V, i32 %mlp_1_bias_V_load_loc_c66, i32 %mlp_in_local14, i31 %mlp_out_local29, i10 %d_out_c67, i32 %mlp_1_bias_V_load_loc_c68, i10 %d_out_c69" [GIN_compute.cpp:113]   --->   Operation 120 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 121 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>56, i32 %mlp_weight_fifo_14_V_V, i32 %mlp_weight_fifo_15_V_V, i32 %mlp_1_bias_V_load_loc_c66, i32 %mlp_in_local14, i31 %mlp_out_local29, i10 %d_out_c67, i32 %mlp_1_bias_V_load_loc_c68, i10 %d_out_c69" [GIN_compute.cpp:113]   --->   Operation 121 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 122 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>57, i32 %mlp_weight_fifo_15_V_V, i32 %mlp_1_bias_V_load_loc_c68, i32 %mlp_in_local15, i31 %mlp_out_local30, i10 %d_out_c69" [GIN_compute.cpp:113]   --->   Operation 122 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 123 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_32"   --->   Operation 123 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 124 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_0_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_0_V_V, i32 %mlp_weight_fifo_0_V_V"   --->   Operation 124 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_0_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 126 [1/1] (0.00ns)   --->   "%empty_208 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_1_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_1_V_V, i32 %mlp_weight_fifo_1_V_V"   --->   Operation 126 'specchannel' 'empty_208' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_1_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 128 [1/1] (0.00ns)   --->   "%empty_209 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_2_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_2_V_V, i32 %mlp_weight_fifo_2_V_V"   --->   Operation 128 'specchannel' 'empty_209' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_2_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 130 [1/1] (0.00ns)   --->   "%empty_210 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_3_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_3_V_V, i32 %mlp_weight_fifo_3_V_V"   --->   Operation 130 'specchannel' 'empty_210' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_3_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 132 [1/1] (0.00ns)   --->   "%empty_211 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_4_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_4_V_V, i32 %mlp_weight_fifo_4_V_V"   --->   Operation 132 'specchannel' 'empty_211' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_4_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 134 [1/1] (0.00ns)   --->   "%empty_212 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_5_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_5_V_V, i32 %mlp_weight_fifo_5_V_V"   --->   Operation 134 'specchannel' 'empty_212' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_5_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 136 [1/1] (0.00ns)   --->   "%empty_213 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_6_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_6_V_V, i32 %mlp_weight_fifo_6_V_V"   --->   Operation 136 'specchannel' 'empty_213' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_6_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 138 [1/1] (0.00ns)   --->   "%empty_214 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_7_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_7_V_V, i32 %mlp_weight_fifo_7_V_V"   --->   Operation 138 'specchannel' 'empty_214' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_7_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 140 [1/1] (0.00ns)   --->   "%empty_215 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_8_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_8_V_V, i32 %mlp_weight_fifo_8_V_V"   --->   Operation 140 'specchannel' 'empty_215' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_8_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 142 [1/1] (0.00ns)   --->   "%empty_216 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_9_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_9_V_V, i32 %mlp_weight_fifo_9_V_V"   --->   Operation 142 'specchannel' 'empty_216' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_9_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 144 [1/1] (0.00ns)   --->   "%empty_217 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_10_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_10_V_V, i32 %mlp_weight_fifo_10_V_V"   --->   Operation 144 'specchannel' 'empty_217' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_10_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 146 [1/1] (0.00ns)   --->   "%empty_218 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_11_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_11_V_V, i32 %mlp_weight_fifo_11_V_V"   --->   Operation 146 'specchannel' 'empty_218' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_11_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 148 [1/1] (0.00ns)   --->   "%empty_219 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_12_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_12_V_V, i32 %mlp_weight_fifo_12_V_V"   --->   Operation 148 'specchannel' 'empty_219' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_12_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 150 [1/1] (0.00ns)   --->   "%empty_220 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_13_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_13_V_V, i32 %mlp_weight_fifo_13_V_V"   --->   Operation 150 'specchannel' 'empty_220' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_13_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 152 [1/1] (0.00ns)   --->   "%empty_221 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_14_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_14_V_V, i32 %mlp_weight_fifo_14_V_V"   --->   Operation 152 'specchannel' 'empty_221' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_14_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 154 [1/1] (0.00ns)   --->   "%empty_222 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_weight_fifo_LF_15_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %mlp_weight_fifo_15_V_V, i32 %mlp_weight_fifo_15_V_V"   --->   Operation 154 'specchannel' 'empty_222' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_15_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 156 [1/1] (0.00ns)   --->   "%empty_223 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %d_out_c, i10 %d_out_c" [GIN_compute.cpp:113]   --->   Operation 156 'specchannel' 'empty_223' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 157 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 158 [1/1] (0.00ns)   --->   "%empty_224 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c38_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %d_out_c38, i10 %d_out_c38" [GIN_compute.cpp:113]   --->   Operation 158 'specchannel' 'empty_224' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out_c38, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 159 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 160 [1/1] (0.00ns)   --->   "%empty_225 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c39_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %d_out_c39, i10 %d_out_c39" [GIN_compute.cpp:113]   --->   Operation 160 'specchannel' 'empty_225' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out_c39, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 161 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 162 [1/1] (0.00ns)   --->   "%empty_226 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_bias_OC_V_OC_load_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_1_bias_V_load_loc_c, i32 %mlp_1_bias_V_load_loc_c"   --->   Operation 162 'specchannel' 'empty_226' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 164 [1/1] (0.00ns)   --->   "%empty_227 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_bias_OC_V_OC_load_OC_loc_c40_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_1_bias_V_load_loc_c40, i32 %mlp_1_bias_V_load_loc_c40"   --->   Operation 164 'specchannel' 'empty_227' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc_c40, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 166 [1/1] (0.00ns)   --->   "%empty_228 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c41_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %d_out_c41, i10 %d_out_c41" [GIN_compute.cpp:113]   --->   Operation 166 'specchannel' 'empty_228' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out_c41, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 167 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 168 [1/1] (0.00ns)   --->   "%empty_229 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_bias_OC_V_OC_load_OC_loc_c42_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_1_bias_V_load_loc_c42, i32 %mlp_1_bias_V_load_loc_c42"   --->   Operation 168 'specchannel' 'empty_229' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc_c42, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 170 [1/1] (0.00ns)   --->   "%empty_230 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c43_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %d_out_c43, i10 %d_out_c43" [GIN_compute.cpp:113]   --->   Operation 170 'specchannel' 'empty_230' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out_c43, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 171 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 172 [1/1] (0.00ns)   --->   "%empty_231 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_bias_OC_V_OC_load_OC_loc_c44_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_1_bias_V_load_loc_c44, i32 %mlp_1_bias_V_load_loc_c44"   --->   Operation 172 'specchannel' 'empty_231' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc_c44, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 174 [1/1] (0.00ns)   --->   "%empty_232 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c45_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %d_out_c45, i10 %d_out_c45" [GIN_compute.cpp:113]   --->   Operation 174 'specchannel' 'empty_232' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out_c45, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 175 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 176 [1/1] (0.00ns)   --->   "%empty_233 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_bias_OC_V_OC_load_OC_loc_c46_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_1_bias_V_load_loc_c46, i32 %mlp_1_bias_V_load_loc_c46"   --->   Operation 176 'specchannel' 'empty_233' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc_c46, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 178 [1/1] (0.00ns)   --->   "%empty_234 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c47_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %d_out_c47, i10 %d_out_c47" [GIN_compute.cpp:113]   --->   Operation 178 'specchannel' 'empty_234' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out_c47, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 179 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 180 [1/1] (0.00ns)   --->   "%empty_235 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_bias_OC_V_OC_load_OC_loc_c48_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_1_bias_V_load_loc_c48, i32 %mlp_1_bias_V_load_loc_c48"   --->   Operation 180 'specchannel' 'empty_235' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc_c48, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 182 [1/1] (0.00ns)   --->   "%empty_236 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c49_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %d_out_c49, i10 %d_out_c49" [GIN_compute.cpp:113]   --->   Operation 182 'specchannel' 'empty_236' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out_c49, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 183 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 184 [1/1] (0.00ns)   --->   "%empty_237 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_bias_OC_V_OC_load_OC_loc_c50_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_1_bias_V_load_loc_c50, i32 %mlp_1_bias_V_load_loc_c50"   --->   Operation 184 'specchannel' 'empty_237' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc_c50, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 186 [1/1] (0.00ns)   --->   "%empty_238 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c51_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %d_out_c51, i10 %d_out_c51" [GIN_compute.cpp:113]   --->   Operation 186 'specchannel' 'empty_238' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out_c51, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 187 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 188 [1/1] (0.00ns)   --->   "%empty_239 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_bias_OC_V_OC_load_OC_loc_c52_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_1_bias_V_load_loc_c52, i32 %mlp_1_bias_V_load_loc_c52"   --->   Operation 188 'specchannel' 'empty_239' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc_c52, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 190 [1/1] (0.00ns)   --->   "%empty_240 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c53_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %d_out_c53, i10 %d_out_c53" [GIN_compute.cpp:113]   --->   Operation 190 'specchannel' 'empty_240' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out_c53, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 191 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 192 [1/1] (0.00ns)   --->   "%empty_241 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_bias_OC_V_OC_load_OC_loc_c54_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_1_bias_V_load_loc_c54, i32 %mlp_1_bias_V_load_loc_c54"   --->   Operation 192 'specchannel' 'empty_241' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc_c54, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 194 [1/1] (0.00ns)   --->   "%empty_242 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c55_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %d_out_c55, i10 %d_out_c55" [GIN_compute.cpp:113]   --->   Operation 194 'specchannel' 'empty_242' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out_c55, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 195 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 196 [1/1] (0.00ns)   --->   "%empty_243 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_bias_OC_V_OC_load_OC_loc_c56_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_1_bias_V_load_loc_c56, i32 %mlp_1_bias_V_load_loc_c56"   --->   Operation 196 'specchannel' 'empty_243' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc_c56, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 198 [1/1] (0.00ns)   --->   "%empty_244 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c57_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %d_out_c57, i10 %d_out_c57" [GIN_compute.cpp:113]   --->   Operation 198 'specchannel' 'empty_244' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out_c57, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 199 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 200 [1/1] (0.00ns)   --->   "%empty_245 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_bias_OC_V_OC_load_OC_loc_c58_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_1_bias_V_load_loc_c58, i32 %mlp_1_bias_V_load_loc_c58"   --->   Operation 200 'specchannel' 'empty_245' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc_c58, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 202 [1/1] (0.00ns)   --->   "%empty_246 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c59_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %d_out_c59, i10 %d_out_c59" [GIN_compute.cpp:113]   --->   Operation 202 'specchannel' 'empty_246' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out_c59, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 203 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 204 [1/1] (0.00ns)   --->   "%empty_247 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_bias_OC_V_OC_load_OC_loc_c60_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_1_bias_V_load_loc_c60, i32 %mlp_1_bias_V_load_loc_c60"   --->   Operation 204 'specchannel' 'empty_247' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc_c60, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 206 [1/1] (0.00ns)   --->   "%empty_248 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c61_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %d_out_c61, i10 %d_out_c61" [GIN_compute.cpp:113]   --->   Operation 206 'specchannel' 'empty_248' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out_c61, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 207 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 208 [1/1] (0.00ns)   --->   "%empty_249 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_bias_OC_V_OC_load_OC_loc_c62_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_1_bias_V_load_loc_c62, i32 %mlp_1_bias_V_load_loc_c62"   --->   Operation 208 'specchannel' 'empty_249' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc_c62, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 210 [1/1] (0.00ns)   --->   "%empty_250 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c63_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %d_out_c63, i10 %d_out_c63" [GIN_compute.cpp:113]   --->   Operation 210 'specchannel' 'empty_250' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out_c63, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 211 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 212 [1/1] (0.00ns)   --->   "%empty_251 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_bias_OC_V_OC_load_OC_loc_c64_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_1_bias_V_load_loc_c64, i32 %mlp_1_bias_V_load_loc_c64"   --->   Operation 212 'specchannel' 'empty_251' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc_c64, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 214 [1/1] (0.00ns)   --->   "%empty_252 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c65_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %d_out_c65, i10 %d_out_c65" [GIN_compute.cpp:113]   --->   Operation 214 'specchannel' 'empty_252' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out_c65, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 215 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 216 [1/1] (0.00ns)   --->   "%empty_253 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_bias_OC_V_OC_load_OC_loc_c66_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_1_bias_V_load_loc_c66, i32 %mlp_1_bias_V_load_loc_c66"   --->   Operation 216 'specchannel' 'empty_253' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc_c66, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 218 [1/1] (0.00ns)   --->   "%empty_254 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c67_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %d_out_c67, i10 %d_out_c67" [GIN_compute.cpp:113]   --->   Operation 218 'specchannel' 'empty_254' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out_c67, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 219 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 220 [1/1] (0.00ns)   --->   "%empty_255 = specchannel i32 @_ssdm_op_SpecChannel, void @mlp_1_bias_OC_V_OC_load_OC_loc_c68_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mlp_1_bias_V_load_loc_c68, i32 %mlp_1_bias_V_load_loc_c68"   --->   Operation 220 'specchannel' 'empty_255' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_loc_c68, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 222 [1/1] (0.00ns)   --->   "%empty_256 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c69_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %d_out_c69, i10 %d_out_c69" [GIN_compute.cpp:113]   --->   Operation 222 'specchannel' 'empty_256' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln113 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out_c69, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [GIN_compute.cpp:113]   --->   Operation 223 'specinterface' 'specinterface_ln113' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 224 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MLP_PE<300, 600>57, i32 %mlp_weight_fifo_15_V_V, i32 %mlp_1_bias_V_load_loc_c68, i32 %mlp_in_local15, i31 %mlp_out_local30, i10 %d_out_c69" [GIN_compute.cpp:113]   --->   Operation 224 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 225 [1/1] (0.00ns)   --->   "%ret_ln115 = ret" [GIN_compute.cpp:115]   --->   Operation 225 'ret' 'ret_ln115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	wire read on port 'd_out' (GIN_compute.cpp:113) [38]  (0 ns)
	'call' operation ('call_ln113', GIN_compute.cpp:113) to 'MLP_batch_nodes<300, 600>.entry142' [126]  (1.35 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
