# Generated by Yosys 0.60+36 (git sha1 2833a4450, clang++ 18.1.8 -fPIC -O3)
autoidx 487
attribute \src "bus_matrix_wb.sv:22.1-252.10"
attribute \top 1
attribute \dynports 1
module \bus_matrix_wb
  parameter \N_MASTERS 2
  parameter \M_SLAVES 2
  parameter \DATA_WIDTH 32
  parameter \ADDR_WIDTH 32
  parameter \REGION_MAP_FLAT 132'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \USE_DEFAULT_SLAVE 1'0
  parameter \DEFAULT_SLAVE_INDEX 0
  parameter \MASTER_SECURE_MASK 2'00
  parameter \INPUT_PIPE_STAGES 1'0
  parameter \OUTPUT_PIPE_STAGES 1'0
  attribute \src "bus_matrix_wb.sv:41.51-41.58"
  wire width 2 input 5 \wb_we_i
  attribute \src "bus_matrix_wb.sv:40.51-40.59"
  wire width 2 input 4 \wb_stb_i
  attribute \src "bus_matrix_wb.sv:44.51-44.59"
  wire width 8 input 8 \wb_sel_i
  attribute \src "bus_matrix_wb.sv:47.51-47.59"
  wire width 2 output 11 \wb_err_o
  attribute \src "bus_matrix_wb.sv:46.51-46.59"
  wire width 64 output 10 \wb_dat_o
  attribute \src "bus_matrix_wb.sv:43.51-43.59"
  wire width 64 input 7 \wb_dat_i
  attribute \src "bus_matrix_wb.sv:39.51-39.59"
  wire width 2 input 3 \wb_cyc_i
  attribute \src "bus_matrix_wb.sv:42.51-42.59"
  wire width 64 input 6 \wb_adr_i
  attribute \src "bus_matrix_wb.sv:45.51-45.59"
  wire width 2 output 9 \wb_ack_o
  attribute \src "bus_matrix_wb.sv:52.51-52.59"
  wire width 2 output 14 \slv_we_o
  attribute \src "bus_matrix_wb.sv:51.51-51.60"
  wire width 2 output 13 \slv_stb_o
  attribute \src "bus_matrix_wb.sv:55.51-55.60"
  wire width 8 output 17 \slv_sel_o
  attribute \src "bus_matrix_wb.sv:58.51-58.60"
  wire width 2 input 20 \slv_err_i
  attribute \src "bus_matrix_wb.sv:54.51-54.60"
  wire width 64 output 16 \slv_dat_o
  attribute \src "bus_matrix_wb.sv:57.51-57.60"
  wire width 64 input 19 \slv_dat_i
  attribute \src "bus_matrix_wb.sv:50.51-50.60"
  wire width 2 output 12 \slv_cyc_o
  attribute \src "bus_matrix_wb.sv:53.51-53.60"
  wire width 64 output 15 \slv_adr_o
  attribute \src "bus_matrix_wb.sv:56.51-56.60"
  wire width 2 input 18 \slv_ack_i
  attribute \src "bus_matrix_wb.sv:149.41-149.57"
  wire width 4 \slave_req_vector
  attribute \src "bus_matrix_wb.sv:150.41-150.57"
  wire width 4 \slave_gnt_vector
  attribute \src "bus_matrix_wb.sv:173.63-173.71"
  wire width 2 \s_we_int
  attribute \src "bus_matrix_wb.sv:175.41-175.51"
  wire width 64 \s_wdat_int
  attribute \src "bus_matrix_wb.sv:173.52-173.61"
  wire width 2 \s_stb_int
  attribute \src "bus_matrix_wb.sv:176.41-176.50"
  wire width 8 \s_sel_int
  attribute \src "bus_matrix_wb.sv:175.53-175.63"
  wire width 64 \s_rdat_int
  attribute \src "bus_matrix_wb.sv:173.84-173.93"
  wire width 2 \s_err_int
  attribute \src "bus_matrix_wb.sv:173.41-173.50"
  wire width 2 \s_cyc_int
  attribute \src "bus_matrix_wb.sv:174.41-174.50"
  wire width 64 \s_adr_int
  attribute \src "bus_matrix_wb.sv:173.73-173.82"
  wire width 2 \s_ack_int
  attribute \src "bus_matrix_wb.sv:36.17-36.22"
  wire input 2 \rst_n
  attribute \src "bus_matrix_wb.sv:124.41-124.58"
  wire width 4 \master_req_matrix
  attribute \src "bus_matrix_wb.sv:125.41-125.51"
  wire width 2 \master_err
  attribute \src "bus_matrix_wb.sv:66.56-66.60"
  wire width 2 \m_we
  attribute \src "bus_matrix_wb.sv:68.42-68.48"
  wire width 64 \m_wdat
  attribute \src "bus_matrix_wb.sv:66.49-66.54"
  wire width 2 \m_stb
  attribute \src "bus_matrix_wb.sv:69.42-69.47"
  wire width 8 \m_sel
  attribute \src "bus_matrix_wb.sv:68.50-68.56"
  wire width 64 \m_rdat
  attribute \src "bus_matrix_wb.sv:66.69-66.74"
  wire width 2 \m_err
  attribute \src "bus_matrix_wb.sv:66.42-66.47"
  wire width 2 \m_cyc
  attribute \src "bus_matrix_wb.sv:67.42-67.47"
  wire width 64 \m_adr
  attribute \src "bus_matrix_wb.sv:66.62-66.67"
  wire width 2 \m_ack
  attribute \src "bus_matrix_wb.sv:35.17-35.20"
  wire input 1 \clk
  attribute \src "bus_matrix_wb.sv:130.29-130.36"
  wire \GEN_DECODERS[1].sec_err
  attribute \src "bus_matrix_wb.sv:129.35-129.40"
  wire width 2 \GEN_DECODERS[1].s_sel
  attribute \src "bus_matrix_wb.sv:130.20-130.27"
  wire \GEN_DECODERS[1].dec_err
  attribute \src "bus_matrix_wb.sv:130.29-130.36"
  wire \GEN_DECODERS[0].sec_err
  attribute \src "bus_matrix_wb.sv:129.35-129.40"
  wire width 2 \GEN_DECODERS[0].s_sel
  attribute \src "bus_matrix_wb.sv:130.20-130.27"
  wire \GEN_DECODERS[0].dec_err
  attribute \src "bus_matrix_wb.sv:162.40-162.53"
  wire $logic_not$bus_matrix_wb.sv:162$45_Y
  attribute \src "bus_matrix_wb.sv:162.40-162.53"
  wire $logic_not$bus_matrix_wb.sv:162$43_Y
  attribute \src "bus_matrix_wb.sv:162.25-162.53"
  wire $and$bus_matrix_wb.sv:162$46_Y
  attribute \src "bus_matrix_wb.sv:162.25-162.53"
  wire $and$bus_matrix_wb.sv:162$44_Y
  attribute \src "bus_matrix_wb.sv:137.26-137.45"
  wire $and$bus_matrix_wb.sv:137$41_Y
  attribute \src "bus_matrix_wb.sv:137.26-137.45"
  wire $and$bus_matrix_wb.sv:137$39_Y
  attribute \src "bus_matrix_wb.sv:234.24-234.24"
  wire width 32 $3\m_rdat[63:32]
  attribute \src "bus_matrix_wb.sv:234.24-234.24"
  wire width 32 $3\m_rdat[31:0]
  attribute \src "bus_matrix_wb.sv:234.24-234.24"
  wire $3\m_err[1:1]
  attribute \src "bus_matrix_wb.sv:234.24-234.24"
  wire $3\m_err[0:0]
  attribute \src "bus_matrix_wb.sv:234.24-234.24"
  wire $3\m_ack[1:1]
  attribute \src "bus_matrix_wb.sv:234.24-234.24"
  wire $3\m_ack[0:0]
  attribute \src "bus_matrix_wb.sv:234.24-234.24"
  wire width 32 $2\m_rdat[63:32]
  attribute \src "bus_matrix_wb.sv:234.24-234.24"
  wire width 32 $2\m_rdat[31:0]
  attribute \src "bus_matrix_wb.sv:234.24-234.24"
  wire $2\m_err[1:1]
  attribute \src "bus_matrix_wb.sv:234.24-234.24"
  wire $2\m_err[0:0]
  attribute \src "bus_matrix_wb.sv:234.24-234.24"
  wire $2\m_ack[1:1]
  attribute \src "bus_matrix_wb.sv:234.24-234.24"
  wire $2\m_ack[0:0]
  attribute \src "bus_matrix_wb.sv:181.24-181.24"
  wire $1\s_we_int[1:1]
  attribute \src "bus_matrix_wb.sv:181.24-181.24"
  wire $1\s_we_int[0:0]
  attribute \src "bus_matrix_wb.sv:181.24-181.24"
  wire width 32 $1\s_wdat_int[63:32]
  attribute \src "bus_matrix_wb.sv:181.24-181.24"
  wire width 32 $1\s_wdat_int[31:0]
  attribute \src "bus_matrix_wb.sv:181.24-181.24"
  wire $1\s_stb_int[1:1]
  attribute \src "bus_matrix_wb.sv:181.24-181.24"
  wire $1\s_stb_int[0:0]
  attribute \src "bus_matrix_wb.sv:181.24-181.24"
  wire width 4 $1\s_sel_int[7:4]
  attribute \src "bus_matrix_wb.sv:181.24-181.24"
  wire width 4 $1\s_sel_int[3:0]
  attribute \src "bus_matrix_wb.sv:181.24-181.24"
  wire $1\s_cyc_int[1:1]
  attribute \src "bus_matrix_wb.sv:181.24-181.24"
  wire $1\s_cyc_int[0:0]
  attribute \src "bus_matrix_wb.sv:181.24-181.24"
  wire width 32 $1\s_adr_int[63:32]
  attribute \src "bus_matrix_wb.sv:181.24-181.24"
  wire width 32 $1\s_adr_int[31:0]
  attribute \src "bus_matrix_wb.sv:135.15-142.14"
  cell $paramod$c0dc4d1e27d279b3c9b462a91333c3e0034e3a37\bus_matrix_decoder \GEN_DECODERS[1].u_dec
    connect \valid_i $and$bus_matrix_wb.sv:137$41_Y
    connect \slave_sel_o \GEN_DECODERS[1].s_sel
    connect \secure_i 1'0
    connect \sec_error_o \GEN_DECODERS[1].sec_err
    connect \dec_error_o \GEN_DECODERS[1].dec_err
    connect \addr_i \wb_adr_i [63:32]
  end
  attribute \src "bus_matrix_wb.sv:135.15-142.14"
  cell $paramod$c0dc4d1e27d279b3c9b462a91333c3e0034e3a37\bus_matrix_decoder \GEN_DECODERS[0].u_dec
    connect \valid_i $and$bus_matrix_wb.sv:137$39_Y
    connect \slave_sel_o \GEN_DECODERS[0].s_sel
    connect \secure_i 1'0
    connect \sec_error_o \GEN_DECODERS[0].sec_err
    connect \dec_error_o \GEN_DECODERS[0].dec_err
    connect \addr_i \wb_adr_i [31:0]
  end
  attribute \src "bus_matrix_wb.sv:159.65-164.14"
  cell $paramod$622da07fe2f3adbd6b8f6deb4e4b5926ce34eb9f\bus_matrix_arbiter \GEN_ARBITERS[1].u_arb
    connect \rst_n \rst_n
    connect \req_i { \GEN_DECODERS[1].s_sel [1] \GEN_DECODERS[0].s_sel [1] }
    connect \hold_i $and$bus_matrix_wb.sv:162$46_Y
    connect \gnt_o \slave_gnt_vector [3:2]
    connect \clk \clk
  end
  attribute \src "bus_matrix_wb.sv:159.65-164.14"
  cell $paramod$622da07fe2f3adbd6b8f6deb4e4b5926ce34eb9f\bus_matrix_arbiter \GEN_ARBITERS[0].u_arb
    connect \rst_n \rst_n
    connect \req_i { \GEN_DECODERS[1].s_sel [0] \GEN_DECODERS[0].s_sel [0] }
    connect \hold_i $and$bus_matrix_wb.sv:162$44_Y
    connect \gnt_o \slave_gnt_vector [1:0]
    connect \clk \clk
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$470
    parameter \WIDTH 1
    connect \Y $1\s_cyc_int[0:0]
    connect \S \slave_gnt_vector [0]
    connect \B \wb_cyc_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$467
    parameter \WIDTH 1
    connect \Y $1\s_stb_int[0:0]
    connect \S \slave_gnt_vector [0]
    connect \B \wb_stb_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$464
    parameter \WIDTH 1
    connect \Y $1\s_we_int[0:0]
    connect \S \slave_gnt_vector [0]
    connect \B \wb_we_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$461
    parameter \WIDTH 32
    connect \Y $1\s_adr_int[31:0]
    connect \S \slave_gnt_vector [0]
    connect \B \wb_adr_i [31:0]
    connect \A 0
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$458
    parameter \WIDTH 32
    connect \Y $1\s_wdat_int[31:0]
    connect \S \slave_gnt_vector [0]
    connect \B \wb_dat_i [31:0]
    connect \A 0
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$455
    parameter \WIDTH 4
    connect \Y $1\s_sel_int[3:0]
    connect \S \slave_gnt_vector [0]
    connect \B \wb_sel_i [3:0]
    connect \A 4'0000
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$452
    parameter \WIDTH 1
    connect \Y \slv_cyc_o [0]
    connect \S \slave_gnt_vector [1]
    connect \B \wb_cyc_i [1]
    connect \A $1\s_cyc_int[0:0]
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$449
    parameter \WIDTH 1
    connect \Y \slv_stb_o [0]
    connect \S \slave_gnt_vector [1]
    connect \B \wb_stb_i [1]
    connect \A $1\s_stb_int[0:0]
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$446
    parameter \WIDTH 1
    connect \Y \slv_we_o [0]
    connect \S \slave_gnt_vector [1]
    connect \B \wb_we_i [1]
    connect \A $1\s_we_int[0:0]
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$443
    parameter \WIDTH 32
    connect \Y \slv_adr_o [31:0]
    connect \S \slave_gnt_vector [1]
    connect \B \wb_adr_i [63:32]
    connect \A $1\s_adr_int[31:0]
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$440
    parameter \WIDTH 32
    connect \Y \slv_dat_o [31:0]
    connect \S \slave_gnt_vector [1]
    connect \B \wb_dat_i [63:32]
    connect \A $1\s_wdat_int[31:0]
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$437
    parameter \WIDTH 4
    connect \Y \slv_sel_o [3:0]
    connect \S \slave_gnt_vector [1]
    connect \B \wb_sel_i [7:4]
    connect \A $1\s_sel_int[3:0]
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$434
    parameter \WIDTH 1
    connect \Y $1\s_cyc_int[1:1]
    connect \S \slave_gnt_vector [2]
    connect \B \wb_cyc_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$431
    parameter \WIDTH 1
    connect \Y $1\s_stb_int[1:1]
    connect \S \slave_gnt_vector [2]
    connect \B \wb_stb_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$428
    parameter \WIDTH 1
    connect \Y $1\s_we_int[1:1]
    connect \S \slave_gnt_vector [2]
    connect \B \wb_we_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$425
    parameter \WIDTH 32
    connect \Y $1\s_adr_int[63:32]
    connect \S \slave_gnt_vector [2]
    connect \B \wb_adr_i [31:0]
    connect \A 0
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$422
    parameter \WIDTH 32
    connect \Y $1\s_wdat_int[63:32]
    connect \S \slave_gnt_vector [2]
    connect \B \wb_dat_i [31:0]
    connect \A 0
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$419
    parameter \WIDTH 4
    connect \Y $1\s_sel_int[7:4]
    connect \S \slave_gnt_vector [2]
    connect \B \wb_sel_i [3:0]
    connect \A 4'0000
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$416
    parameter \WIDTH 1
    connect \Y \slv_cyc_o [1]
    connect \S \slave_gnt_vector [3]
    connect \B \wb_cyc_i [1]
    connect \A $1\s_cyc_int[1:1]
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$413
    parameter \WIDTH 1
    connect \Y \slv_stb_o [1]
    connect \S \slave_gnt_vector [3]
    connect \B \wb_stb_i [1]
    connect \A $1\s_stb_int[1:1]
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$410
    parameter \WIDTH 1
    connect \Y \slv_we_o [1]
    connect \S \slave_gnt_vector [3]
    connect \B \wb_we_i [1]
    connect \A $1\s_we_int[1:1]
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$407
    parameter \WIDTH 32
    connect \Y \slv_adr_o [63:32]
    connect \S \slave_gnt_vector [3]
    connect \B \wb_adr_i [63:32]
    connect \A $1\s_adr_int[63:32]
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$404
    parameter \WIDTH 32
    connect \Y \slv_dat_o [63:32]
    connect \S \slave_gnt_vector [3]
    connect \B \wb_dat_i [63:32]
    connect \A $1\s_wdat_int[63:32]
  end
  attribute \src "bus_matrix_wb.sv:186.25-186.47|bus_matrix_wb.sv:186.21-191.24"
  attribute \full_case 1
  cell $mux $procmux$401
    parameter \WIDTH 4
    connect \Y \slv_sel_o [7:4]
    connect \S \slave_gnt_vector [3]
    connect \B \wb_sel_i [7:4]
    connect \A $1\s_sel_int[7:4]
  end
  attribute \src "bus_matrix_wb.sv:237.22-237.35|bus_matrix_wb.sv:237.18-247.21"
  attribute \full_case 1
  cell $mux $procmux$398
    parameter \WIDTH 32
    connect \Y \wb_dat_o [31:0]
    connect \S \master_err [0]
    connect \B 0
    connect \A $3\m_rdat[31:0]
  end
  attribute \src "bus_matrix_wb.sv:237.22-237.35|bus_matrix_wb.sv:237.18-247.21"
  attribute \full_case 1
  cell $mux $procmux$392
    parameter \WIDTH 1
    connect \Y \wb_err_o [0]
    connect \S \master_err [0]
    connect \B 1'1
    connect \A $3\m_err[0:0]
  end
  attribute \src "bus_matrix_wb.sv:237.22-237.35|bus_matrix_wb.sv:237.18-247.21"
  attribute \full_case 1
  cell $mux $procmux$389
    parameter \WIDTH 1
    connect \Y \wb_ack_o [0]
    connect \S \master_err [0]
    connect \B 1'1
    connect \A $3\m_ack[0:0]
  end
  attribute \src "bus_matrix_wb.sv:242.30-242.52|bus_matrix_wb.sv:242.26-245.29"
  attribute \full_case 1
  cell $mux $procmux$383
    parameter \WIDTH 1
    connect \Y $2\m_ack[0:0]
    connect \S \slave_gnt_vector [0]
    connect \B \slv_ack_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_wb.sv:242.30-242.52|bus_matrix_wb.sv:242.26-245.29"
  attribute \full_case 1
  cell $mux $procmux$377
    parameter \WIDTH 1
    connect \Y $2\m_err[0:0]
    connect \S \slave_gnt_vector [0]
    connect \B \slv_err_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_wb.sv:242.30-242.52|bus_matrix_wb.sv:242.26-245.29"
  attribute \full_case 1
  cell $mux $procmux$371
    parameter \WIDTH 32
    connect \Y $2\m_rdat[31:0]
    connect \S \slave_gnt_vector [0]
    connect \B \slv_dat_i [31:0]
    connect \A 0
  end
  attribute \src "bus_matrix_wb.sv:242.30-242.52|bus_matrix_wb.sv:242.26-245.29"
  attribute \full_case 1
  cell $mux $procmux$365
    parameter \WIDTH 1
    connect \Y $3\m_ack[0:0]
    connect \S \slave_gnt_vector [2]
    connect \B \slv_ack_i [1]
    connect \A $2\m_ack[0:0]
  end
  attribute \src "bus_matrix_wb.sv:242.30-242.52|bus_matrix_wb.sv:242.26-245.29"
  attribute \full_case 1
  cell $mux $procmux$359
    parameter \WIDTH 1
    connect \Y $3\m_err[0:0]
    connect \S \slave_gnt_vector [2]
    connect \B \slv_err_i [1]
    connect \A $2\m_err[0:0]
  end
  attribute \src "bus_matrix_wb.sv:242.30-242.52|bus_matrix_wb.sv:242.26-245.29"
  attribute \full_case 1
  cell $mux $procmux$353
    parameter \WIDTH 32
    connect \Y $3\m_rdat[31:0]
    connect \S \slave_gnt_vector [2]
    connect \B \slv_dat_i [63:32]
    connect \A $2\m_rdat[31:0]
  end
  attribute \src "bus_matrix_wb.sv:237.22-237.35|bus_matrix_wb.sv:237.18-247.21"
  attribute \full_case 1
  cell $mux $procmux$350
    parameter \WIDTH 32
    connect \Y \wb_dat_o [63:32]
    connect \S \master_err [1]
    connect \B 0
    connect \A $3\m_rdat[63:32]
  end
  attribute \src "bus_matrix_wb.sv:237.22-237.35|bus_matrix_wb.sv:237.18-247.21"
  attribute \full_case 1
  cell $mux $procmux$344
    parameter \WIDTH 1
    connect \Y \wb_err_o [1]
    connect \S \master_err [1]
    connect \B 1'1
    connect \A $3\m_err[1:1]
  end
  attribute \src "bus_matrix_wb.sv:237.22-237.35|bus_matrix_wb.sv:237.18-247.21"
  attribute \full_case 1
  cell $mux $procmux$341
    parameter \WIDTH 1
    connect \Y \wb_ack_o [1]
    connect \S \master_err [1]
    connect \B 1'1
    connect \A $3\m_ack[1:1]
  end
  attribute \src "bus_matrix_wb.sv:242.30-242.52|bus_matrix_wb.sv:242.26-245.29"
  attribute \full_case 1
  cell $mux $procmux$335
    parameter \WIDTH 1
    connect \Y $2\m_ack[1:1]
    connect \S \slave_gnt_vector [1]
    connect \B \slv_ack_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_wb.sv:242.30-242.52|bus_matrix_wb.sv:242.26-245.29"
  attribute \full_case 1
  cell $mux $procmux$329
    parameter \WIDTH 1
    connect \Y $2\m_err[1:1]
    connect \S \slave_gnt_vector [1]
    connect \B \slv_err_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_wb.sv:242.30-242.52|bus_matrix_wb.sv:242.26-245.29"
  attribute \full_case 1
  cell $mux $procmux$323
    parameter \WIDTH 32
    connect \Y $2\m_rdat[63:32]
    connect \S \slave_gnt_vector [1]
    connect \B \slv_dat_i [31:0]
    connect \A 0
  end
  attribute \src "bus_matrix_wb.sv:242.30-242.52|bus_matrix_wb.sv:242.26-245.29"
  attribute \full_case 1
  cell $mux $procmux$317
    parameter \WIDTH 1
    connect \Y $3\m_ack[1:1]
    connect \S \slave_gnt_vector [3]
    connect \B \slv_ack_i [1]
    connect \A $2\m_ack[1:1]
  end
  attribute \src "bus_matrix_wb.sv:242.30-242.52|bus_matrix_wb.sv:242.26-245.29"
  attribute \full_case 1
  cell $mux $procmux$311
    parameter \WIDTH 1
    connect \Y $3\m_err[1:1]
    connect \S \slave_gnt_vector [3]
    connect \B \slv_err_i [1]
    connect \A $2\m_err[1:1]
  end
  attribute \src "bus_matrix_wb.sv:242.30-242.52|bus_matrix_wb.sv:242.26-245.29"
  attribute \full_case 1
  cell $mux $procmux$305
    parameter \WIDTH 32
    connect \Y $3\m_rdat[63:32]
    connect \S \slave_gnt_vector [3]
    connect \B \slv_dat_i [63:32]
    connect \A $2\m_rdat[63:32]
  end
  attribute \src "bus_matrix_wb.sv:144.36-144.53"
  cell $or $or$bus_matrix_wb.sv:144$42
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \master_err [1]
    connect \B \GEN_DECODERS[1].sec_err
    connect \A \GEN_DECODERS[1].dec_err
  end
  attribute \src "bus_matrix_wb.sv:144.36-144.53"
  cell $or $or$bus_matrix_wb.sv:144$40
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \master_err [0]
    connect \B \GEN_DECODERS[0].sec_err
    connect \A \GEN_DECODERS[0].dec_err
  end
  attribute \src "bus_matrix_wb.sv:162.40-162.53"
  cell $logic_not $logic_not$bus_matrix_wb.sv:162$45
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$bus_matrix_wb.sv:162$45_Y
    connect \A \slv_ack_i [1]
  end
  attribute \src "bus_matrix_wb.sv:162.40-162.53"
  cell $logic_not $logic_not$bus_matrix_wb.sv:162$43
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$bus_matrix_wb.sv:162$43_Y
    connect \A \slv_ack_i [0]
  end
  attribute \src "bus_matrix_wb.sv:162.25-162.53"
  cell $and $and$bus_matrix_wb.sv:162$46
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $and$bus_matrix_wb.sv:162$46_Y
    connect \B $logic_not$bus_matrix_wb.sv:162$45_Y
    connect \A \slv_cyc_o [1]
  end
  attribute \src "bus_matrix_wb.sv:162.25-162.53"
  cell $and $and$bus_matrix_wb.sv:162$44
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $and$bus_matrix_wb.sv:162$44_Y
    connect \B $logic_not$bus_matrix_wb.sv:162$43_Y
    connect \A \slv_cyc_o [0]
  end
  attribute \src "bus_matrix_wb.sv:137.26-137.45"
  cell $and $and$bus_matrix_wb.sv:137$41
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $and$bus_matrix_wb.sv:137$41_Y
    connect \B \wb_stb_i [1]
    connect \A \wb_cyc_i [1]
  end
  attribute \src "bus_matrix_wb.sv:137.26-137.45"
  cell $and $and$bus_matrix_wb.sv:137$39
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $and$bus_matrix_wb.sv:137$39_Y
    connect \B \wb_stb_i [0]
    connect \A \wb_cyc_i [0]
  end
  connect \m_ack \wb_ack_o
  connect \m_adr \wb_adr_i
  connect \m_cyc \wb_cyc_i
  connect \m_err \wb_err_o
  connect \m_rdat \wb_dat_o
  connect \m_sel \wb_sel_i
  connect \m_stb \wb_stb_i
  connect \m_wdat \wb_dat_i
  connect \m_we \wb_we_i
  connect \master_req_matrix { \GEN_DECODERS[1].s_sel \GEN_DECODERS[0].s_sel }
  connect \s_ack_int \slv_ack_i
  connect \s_adr_int \slv_adr_o
  connect \s_cyc_int \slv_cyc_o
  connect \s_err_int \slv_err_i
  connect \s_rdat_int \slv_dat_i
  connect \s_sel_int \slv_sel_o
  connect \s_stb_int \slv_stb_o
  connect \s_wdat_int \slv_dat_o
  connect \s_we_int \slv_we_o
  connect \slave_req_vector { \GEN_DECODERS[1].s_sel [1] \GEN_DECODERS[0].s_sel [1] \GEN_DECODERS[1].s_sel [0] \GEN_DECODERS[0].s_sel [0] }
end
attribute \src "bus_matrix_decoder.sv:27.1-89.10"
attribute \hdlname "bus_matrix_decoder"
attribute \dynports 1
module $paramod$c0dc4d1e27d279b3c9b462a91333c3e0034e3a37\bus_matrix_decoder
  parameter \M_SLAVES 2
  parameter \ADDR_WIDTH 32
  parameter \REGION_MAP_FLAT 132'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \USE_DEFAULT_SLAVE 1'0
  parameter \DEFAULT_SLAVE_INDEX 0
  attribute \src "bus_matrix_decoder.sv:35.35-35.42"
  wire input 2 \valid_i
  attribute \src "bus_matrix_decoder.sv:37.35-37.46"
  wire width 2 output 4 \slave_sel_o
  attribute \src "bus_matrix_decoder.sv:36.35-36.43"
  wire input 3 \secure_i
  attribute \src "bus_matrix_decoder.sv:39.35-39.46"
  wire output 6 \sec_error_o
  attribute \src "bus_matrix_decoder.sv:43.32-43.45"
  wire width 64 \region_starts
  attribute \src "bus_matrix_decoder.sv:45.32-45.46"
  wire width 2 \region_secures
  attribute \src "bus_matrix_decoder.sv:44.32-44.43"
  wire width 64 \region_ends
  attribute \src "bus_matrix_decoder.sv:38.35-38.46"
  wire output 5 \dec_error_o
  attribute \src "bus_matrix_decoder.sv:34.35-34.41"
  wire width 32 input 1 \addr_i
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_485"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_485
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_483"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_483
  wire $procmux$237_Y
  attribute \src "bus_matrix_decoder.sv:66.21-66.33"
  wire $logic_not$bus_matrix_decoder.sv:66$187_Y
  attribute \src "bus_matrix_decoder.sv:66.21-66.95"
  wire $logic_and$bus_matrix_decoder.sv:66$191_Y
  attribute \src "bus_matrix_decoder.sv:66.21-66.65"
  wire $logic_and$bus_matrix_decoder.sv:66$189_Y
  attribute \src "bus_matrix_decoder.sv:66.21-66.95"
  wire $logic_and$bus_matrix_decoder.sv:66$183_Y
  attribute \src "bus_matrix_decoder.sv:66.70-66.94"
  wire $le$bus_matrix_decoder.sv:66$182_Y
  attribute \src "bus_matrix_decoder.sv:66.38-66.64"
  wire $ge$bus_matrix_decoder.sv:66$180_Y
  attribute \src "bus_matrix_decoder.sv:56.16-56.16"
  wire $4\slave_sel_o[1:1]
  attribute \src "bus_matrix_decoder.sv:56.16-56.16"
  wire $3$unnamed_block$3.match_found[0:0]$192
  attribute \src "bus_matrix_decoder.sv:56.16-56.16"
  wire $2\slave_sel_o[0:0]
  attribute \src "bus_matrix_decoder.sv:56.16-56.16"
  wire $2\dec_error_o[0:0]
  attribute \src "bus_matrix_decoder.sv:56.16-56.16"
  wire $2$unnamed_block$3.match_found[0:0]$184
  attribute \src "bus_matrix_decoder.sv:61.13-61.20|bus_matrix_decoder.sv:61.9-86.12"
  attribute \full_case 1
  cell $mux $procmux$290
    parameter \WIDTH 1
    connect \Y \slave_sel_o [0]
    connect \S \valid_i
    connect \B $2\slave_sel_o[0:0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_decoder.sv:61.13-61.20|bus_matrix_decoder.sv:61.9-86.12"
  attribute \full_case 1
  cell $mux $procmux$278
    parameter \WIDTH 1
    connect \Y \dec_error_o
    connect \S \valid_i
    connect \B $2\dec_error_o[0:0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_decoder.sv:61.13-61.20|bus_matrix_decoder.sv:61.9-86.12"
  attribute \full_case 1
  cell $mux $procmux$275
    parameter \WIDTH 1
    connect \Y $2$unnamed_block$3.match_found[0:0]$184
    connect \S \valid_i
    connect \B $2\slave_sel_o[0:0]
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_485
  end
  attribute \src "bus_matrix_decoder.sv:66.21-66.95|bus_matrix_decoder.sv:66.17-76.20"
  attribute \full_case 1
  cell $mux $procmux$267
    parameter \WIDTH 1
    connect \Y $2\slave_sel_o[0:0]
    connect \S $logic_and$bus_matrix_decoder.sv:66$183_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "bus_matrix_decoder.sv:61.13-61.20|bus_matrix_decoder.sv:61.9-86.12"
  attribute \full_case 1
  cell $mux $procmux$239
    parameter \WIDTH 1
    connect \Y $3$unnamed_block$3.match_found[0:0]$192
    connect \S \valid_i
    connect \B $procmux$237_Y
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_483
  end
  attribute \src "bus_matrix_decoder.sv:66.21-66.95|bus_matrix_decoder.sv:66.17-76.20"
  attribute \full_case 1
  cell $mux $procmux$237
    parameter \WIDTH 1
    connect \Y $procmux$237_Y
    connect \S $logic_and$bus_matrix_decoder.sv:66$191_Y
    connect \B 1'1
    connect \A $2$unnamed_block$3.match_found[0:0]$184
  end
  attribute \src "bus_matrix_decoder.sv:66.21-66.95|bus_matrix_decoder.sv:66.17-76.20"
  attribute \full_case 1
  cell $mux $procmux$231
    parameter \WIDTH 1
    connect \Y $4\slave_sel_o[1:1]
    connect \S $logic_and$bus_matrix_decoder.sv:66$191_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "bus_matrix_decoder.sv:79.17-79.29|bus_matrix_decoder.sv:79.13-85.16"
  attribute \full_case 1
  cell $mux $procmux$201
    parameter \WIDTH 1
    connect \Y $2\dec_error_o[0:0]
    connect \S $3$unnamed_block$3.match_found[0:0]$192
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "bus_matrix_decoder.sv:61.13-61.20|bus_matrix_decoder.sv:61.9-86.12"
  attribute \full_case 1
  cell $mux $procmux$197
    parameter \WIDTH 1
    connect \Y \slave_sel_o [1]
    connect \S \valid_i
    connect \B $4\slave_sel_o[1:1]
    connect \A 1'0
  end
  attribute \src "bus_matrix_decoder.sv:66.21-66.33"
  cell $logic_not $logic_not$bus_matrix_decoder.sv:66$187
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$bus_matrix_decoder.sv:66$187_Y
    connect \A $2$unnamed_block$3.match_found[0:0]$184
  end
  attribute \src "bus_matrix_decoder.sv:66.21-66.95"
  cell $logic_and $logic_and$bus_matrix_decoder.sv:66$191
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$bus_matrix_decoder.sv:66$191_Y
    connect \B $le$bus_matrix_decoder.sv:66$182_Y
    connect \A $logic_and$bus_matrix_decoder.sv:66$189_Y
  end
  attribute \src "bus_matrix_decoder.sv:66.21-66.65"
  cell $logic_and $logic_and$bus_matrix_decoder.sv:66$189
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$bus_matrix_decoder.sv:66$189_Y
    connect \B $ge$bus_matrix_decoder.sv:66$180_Y
    connect \A $logic_not$bus_matrix_decoder.sv:66$187_Y
  end
  attribute \src "bus_matrix_decoder.sv:66.21-66.95"
  cell $logic_and $logic_and$bus_matrix_decoder.sv:66$183
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$bus_matrix_decoder.sv:66$183_Y
    connect \B $le$bus_matrix_decoder.sv:66$182_Y
    connect \A $ge$bus_matrix_decoder.sv:66$180_Y
  end
  attribute \src "bus_matrix_decoder.sv:66.70-66.94"
  cell $le $le$bus_matrix_decoder.sv:66$182
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $le$bus_matrix_decoder.sv:66$182_Y
    connect \B 1'0
    connect \A \addr_i
  end
  attribute \src "bus_matrix_decoder.sv:66.38-66.64"
  cell $ge $ge$bus_matrix_decoder.sv:66$180
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $ge$bus_matrix_decoder.sv:66$180_Y
    connect \B 1'0
    connect \A \addr_i
  end
  cell $anyseq $auto$setundef.cc:533:execute$485
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_485
  end
  cell $anyseq $auto$setundef.cc:533:execute$483
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_483
  end
  connect \region_ends 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \region_secures 2'00
  connect \region_starts 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \sec_error_o 1'0
end
attribute \src "bus_matrix_arbiter.sv:10.1-50.10"
attribute \hdlname "bus_matrix_arbiter"
attribute \dynports 1
module $paramod$622da07fe2f3adbd6b8f6deb4e4b5926ce34eb9f\bus_matrix_arbiter
  parameter \N_REQ 2
  parameter \SCHEME 0
  attribute \src "bus_matrix_arbiter.sv:15.18-15.23"
  wire input 2 \rst_n
  attribute \src "bus_matrix_arbiter.sv:17.30-17.35"
  wire width 2 input 3 \req_i
  attribute \src "bus_matrix_arbiter.sv:22.23-22.31"
  wire width 2 \next_gnt
  attribute \src "bus_matrix_arbiter.sv:18.30-18.36"
  wire input 4 \hold_i
  attribute \src "bus_matrix_arbiter.sv:19.30-19.35"
  wire width 2 output 5 \gnt_o
  attribute \src "bus_matrix_arbiter.sv:14.18-14.21"
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \clk
  attribute \hdlname "_witness_ anyinit_procdff_476"
  wire width 2 \_witness_.anyinit_procdff_476
  attribute \src "bus_matrix_arbiter.sv:30.34-30.46"
  wire width 2 $sub$bus_matrix_arbiter.sv:30$167_Y
  attribute \src "bus_matrix_arbiter.sv:41.27-41.33"
  wire $reduce_or$bus_matrix_arbiter.sv:41$172_Y
  wire $procmux$303_CMP
  attribute \src "bus_matrix_arbiter.sv:30.32-30.47"
  wire width 2 $not$bus_matrix_arbiter.sv:30$168_Y
  attribute \src "bus_matrix_arbiter.sv:41.17-41.33"
  wire $logic_and$bus_matrix_arbiter.sv:41$173_Y
  wire width 2 $auto$rtlil.cc:3457:Mux$480
  attribute \src "bus_matrix_arbiter.sv:30.24-30.47"
  wire width 2 $and$bus_matrix_arbiter.sv:30$169_Y
  attribute \src "bus_matrix_arbiter.sv:37.5-48.8"
  wire width 2 $0\gnt_o[1:0]
  attribute \src "bus_matrix_arbiter.sv:30.34-30.46"
  cell $sub $sub$bus_matrix_arbiter.sv:30$167
    parameter \Y_WIDTH 2
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $sub$bus_matrix_arbiter.sv:30$167_Y
    connect \B 1'1
    connect \A \req_i
  end
  attribute \src "bus_matrix_arbiter.sv:41.27-41.33"
  cell $reduce_or $reduce_or$bus_matrix_arbiter.sv:41$172
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $reduce_or$bus_matrix_arbiter.sv:41$172_Y
    connect \A \gnt_o
  end
  attribute \src "bus_matrix_arbiter.sv:29.13-29.19"
  cell $reduce_or $reduce_or$bus_matrix_arbiter.sv:29$166
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$303_CMP
    connect \A \req_i
  end
  attribute \src "bus_matrix_arbiter.sv:29.13-29.19|bus_matrix_arbiter.sv:29.9-33.12"
  attribute \full_case 1
  cell $mux $procmux$302
    parameter \WIDTH 2
    connect \Y \next_gnt
    connect \S $procmux$303_CMP
    connect \B $and$bus_matrix_arbiter.sv:30$169_Y
    connect \A 2'00
  end
  attribute \src "bus_matrix_arbiter.sv:41.17-41.33|bus_matrix_arbiter.sv:41.13-46.16"
  attribute \full_case 1
  cell $mux $procmux$299
    parameter \WIDTH 2
    connect \Y $0\gnt_o[1:0]
    connect \S $logic_and$bus_matrix_arbiter.sv:41$173_Y
    connect \B \gnt_o
    connect \A \next_gnt
  end
  attribute \src "bus_matrix_arbiter.sv:37.5-48.8"
  attribute \always_ff 1
  cell $anyinit $procdff$476
    parameter \WIDTH 2
    connect \Q \_witness_.anyinit_procdff_476
    connect \D $auto$rtlil.cc:3457:Mux$480
  end
  attribute \src "bus_matrix_arbiter.sv:30.32-30.47"
  cell $not $not$bus_matrix_arbiter.sv:30$168
    parameter \Y_WIDTH 2
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $not$bus_matrix_arbiter.sv:30$168_Y
    connect \A $sub$bus_matrix_arbiter.sv:30$167_Y
  end
  attribute \src "bus_matrix_arbiter.sv:41.17-41.33"
  cell $logic_and $logic_and$bus_matrix_arbiter.sv:41$173
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$bus_matrix_arbiter.sv:41$173_Y
    connect \B $reduce_or$bus_matrix_arbiter.sv:41$172_Y
    connect \A \hold_i
  end
  cell $mux $auto$ff.cc:614:unmap_srst$479
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3457:Mux$480
    connect \S \rst_n
    connect \B $0\gnt_o[1:0]
    connect \A 2'00
  end
  cell $mux $auto$async2sync.cc:243:execute$478
    parameter \WIDTH 2
    connect \Y \gnt_o
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_476
    connect \A 2'00
  end
  attribute \src "bus_matrix_arbiter.sv:30.24-30.47"
  cell $and $and$bus_matrix_arbiter.sv:30$169
    parameter \Y_WIDTH 2
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $and$bus_matrix_arbiter.sv:30$169_Y
    connect \B $not$bus_matrix_arbiter.sv:30$168_Y
    connect \A \req_i
  end
end
