{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 10:51:26 2019 " "Info: Processing started: Sat Apr 13 10:51:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MY_CONTROLEDADD -c MY_CONTROLEDADD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MY_CONTROLEDADD -c MY_CONTROLEDADD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK " "Info: Assuming node \"CK\" is an undefined clock" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { -16 -264 -96 0 "CK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR2 " "Info: Assuming node \"CPR2\" is an undefined clock" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 248 -264 -96 264 "CPR2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR1 " "Info: Assuming node \"CPR1\" is an undefined clock" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 192 -264 -96 208 "CPR1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR0 " "Info: Assuming node \"CPR0\" is an undefined clock" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 136 -264 -96 152 "CPR0" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 112 48 112 160 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 168 48 112 216 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK register MY_REGISTER:inst\|inst5 register MY_REGISTER:inst2\|inst 125.8 MHz 7.949 ns Internal " "Info: Clock \"CK\" has Internal fmax of 125.8 MHz between source register \"MY_REGISTER:inst\|inst5\" and destination register \"MY_REGISTER:inst2\|inst\" (period= 7.949 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.247 ns + Longest register register " "Info: + Longest register to register delay is 7.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_REGISTER:inst\|inst5 1 REG LCFF_X24_Y6_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N3; Fanout = 2; REG Node = 'MY_REGISTER:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_REGISTER:inst|inst5 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 480 376 440 560 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.206 ns) 0.641 ns MY_BINGXINGADD:inst3\|74181:inst\|45~17 2 COMB LCCOMB_X24_Y6_N12 4 " "Info: 2: + IC(0.435 ns) + CELL(0.206 ns) = 0.641 ns; Loc. = LCCOMB_X24_Y6_N12; Fanout = 4; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst\|45~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { MY_REGISTER:inst|inst5 MY_BINGXINGADD:inst3|74181:inst|45~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.650 ns) 1.697 ns MY_BINGXINGADD:inst3\|74182:inst2\|31~84 3 COMB LCCOMB_X24_Y6_N24 1 " "Info: 3: + IC(0.406 ns) + CELL(0.650 ns) = 1.697 ns; Loc. = LCCOMB_X24_Y6_N24; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74182:inst2\|31~84'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { MY_BINGXINGADD:inst3|74181:inst|45~17 MY_BINGXINGADD:inst3|74182:inst2|31~84 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.624 ns) 3.855 ns MY_BINGXINGADD:inst3\|74182:inst2\|31~85 4 COMB LCCOMB_X23_Y13_N12 3 " "Info: 4: + IC(1.534 ns) + CELL(0.624 ns) = 3.855 ns; Loc. = LCCOMB_X23_Y13_N12; Fanout = 3; COMB Node = 'MY_BINGXINGADD:inst3\|74182:inst2\|31~85'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.158 ns" { MY_BINGXINGADD:inst3|74182:inst2|31~84 MY_BINGXINGADD:inst3|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 4.435 ns MY_BINGXINGADD:inst3\|74181:inst1\|75~107 5 COMB LCCOMB_X23_Y13_N22 2 " "Info: 5: + IC(0.374 ns) + CELL(0.206 ns) = 4.435 ns; Loc. = LCCOMB_X23_Y13_N22; Fanout = 2; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|75~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.927 ns) + CELL(0.206 ns) 6.568 ns MY_BINGXINGADD:inst3\|74181:inst1\|77~157 6 COMB LCCOMB_X23_Y4_N30 1 " "Info: 6: + IC(1.927 ns) + CELL(0.206 ns) = 6.568 ns; Loc. = LCCOMB_X23_Y4_N30; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|77~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.133 ns" { MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 7.139 ns MY_BINGXINGADD:inst3\|74181:inst1\|77~160 7 COMB LCCOMB_X23_Y4_N10 1 " "Info: 7: + IC(0.365 ns) + CELL(0.206 ns) = 7.139 ns; Loc. = LCCOMB_X23_Y4_N10; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|77~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.247 ns MY_REGISTER:inst2\|inst 8 REG LCFF_X23_Y4_N11 3 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 7.247 ns; Loc. = LCFF_X23_Y4_N11; Fanout = 3; REG Node = 'MY_REGISTER:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.206 ns ( 30.44 % ) " "Info: Total cell delay = 2.206 ns ( 30.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.041 ns ( 69.56 % ) " "Info: Total interconnect delay = 5.041 ns ( 69.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.247 ns" { MY_REGISTER:inst|inst5 MY_BINGXINGADD:inst3|74181:inst|45~17 MY_BINGXINGADD:inst3|74182:inst2|31~84 MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.247 ns" { MY_REGISTER:inst|inst5 {} MY_BINGXINGADD:inst3|74181:inst|45~17 {} MY_BINGXINGADD:inst3|74182:inst2|31~84 {} MY_BINGXINGADD:inst3|74182:inst2|31~85 {} MY_BINGXINGADD:inst3|74181:inst1|75~107 {} MY_BINGXINGADD:inst3|74181:inst1|77~157 {} MY_BINGXINGADD:inst3|74181:inst1|77~160 {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.435ns 0.406ns 1.534ns 0.374ns 1.927ns 0.365ns 0.000ns } { 0.000ns 0.206ns 0.650ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.438 ns - Smallest " "Info: - Smallest clock skew is -0.438 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 6.951 ns + Shortest register " "Info: + Shortest clock path from clock \"CK\" to destination register is 6.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { -16 -264 -96 0 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.212 ns) + CELL(0.499 ns) 3.861 ns inst13 2 COMB LCCOMB_X30_Y6_N0 1 " "Info: 2: + IC(2.212 ns) + CELL(0.499 ns) = 3.861 ns; Loc. = LCCOMB_X30_Y6_N0; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { CK inst13 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.000 ns) 5.369 ns inst13~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.508 ns) + CELL(0.000 ns) = 5.369 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.666 ns) 6.951 ns MY_REGISTER:inst2\|inst 4 REG LCFF_X23_Y4_N11 3 " "Info: 4: + IC(0.916 ns) + CELL(0.666 ns) = 6.951 ns; Loc. = LCFF_X23_Y4_N11; Fanout = 3; REG Node = 'MY_REGISTER:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 33.30 % ) " "Info: Total cell delay = 2.315 ns ( 33.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.636 ns ( 66.70 % ) " "Info: Total interconnect delay = 4.636 ns ( 66.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.951 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.951 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 2.212ns 1.508ns 0.916ns } { 0.000ns 1.150ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 7.389 ns - Longest register " "Info: - Longest clock path from clock \"CK\" to source register is 7.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { -16 -264 -96 0 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.370 ns) 2.888 ns inst11 2 COMB LCCOMB_X30_Y6_N26 1 " "Info: 2: + IC(1.368 ns) + CELL(0.370 ns) = 2.888 ns; Loc. = LCCOMB_X30_Y6_N26; Fanout = 1; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { CK inst11 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 112 48 112 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.928 ns) + CELL(0.000 ns) 5.816 ns inst11~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.928 ns) + CELL(0.000 ns) = 5.816 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 112 48 112 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 7.389 ns MY_REGISTER:inst\|inst5 4 REG LCFF_X24_Y6_N3 2 " "Info: 4: + IC(0.907 ns) + CELL(0.666 ns) = 7.389 ns; Loc. = LCFF_X24_Y6_N3; Fanout = 2; REG Node = 'MY_REGISTER:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst11~clkctrl MY_REGISTER:inst|inst5 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 480 376 440 560 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 29.58 % ) " "Info: Total cell delay = 2.186 ns ( 29.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.203 ns ( 70.42 % ) " "Info: Total interconnect delay = 5.203 ns ( 70.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.389 ns" { CK inst11 inst11~clkctrl MY_REGISTER:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.389 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} MY_REGISTER:inst|inst5 {} } { 0.000ns 0.000ns 1.368ns 2.928ns 0.907ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.951 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.951 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 2.212ns 1.508ns 0.916ns } { 0.000ns 1.150ns 0.499ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.389 ns" { CK inst11 inst11~clkctrl MY_REGISTER:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.389 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} MY_REGISTER:inst|inst5 {} } { 0.000ns 0.000ns 1.368ns 2.928ns 0.907ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 480 376 440 560 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.247 ns" { MY_REGISTER:inst|inst5 MY_BINGXINGADD:inst3|74181:inst|45~17 MY_BINGXINGADD:inst3|74182:inst2|31~84 MY_BINGXINGADD:inst3|74182:inst2|31~85 MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.247 ns" { MY_REGISTER:inst|inst5 {} MY_BINGXINGADD:inst3|74181:inst|45~17 {} MY_BINGXINGADD:inst3|74182:inst2|31~84 {} MY_BINGXINGADD:inst3|74182:inst2|31~85 {} MY_BINGXINGADD:inst3|74181:inst1|75~107 {} MY_BINGXINGADD:inst3|74181:inst1|77~157 {} MY_BINGXINGADD:inst3|74181:inst1|77~160 {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.435ns 0.406ns 1.534ns 0.374ns 1.927ns 0.365ns 0.000ns } { 0.000ns 0.206ns 0.650ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.951 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.951 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 2.212ns 1.508ns 0.916ns } { 0.000ns 1.150ns 0.499ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.389 ns" { CK inst11 inst11~clkctrl MY_REGISTER:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.389 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} MY_REGISTER:inst|inst5 {} } { 0.000ns 0.000ns 1.368ns 2.928ns 0.907ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR2 " "Info: No valid register-to-register data paths exist for clock \"CPR2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR1 " "Info: No valid register-to-register data paths exist for clock \"CPR1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR0 " "Info: No valid register-to-register data paths exist for clock \"CPR0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "MY_REGISTER:inst2\|inst S1 CPR2 8.949 ns register " "Info: tsu for register \"MY_REGISTER:inst2\|inst\" (data pin = \"S1\", clock pin = \"CPR2\") is 8.949 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.067 ns + Longest pin register " "Info: + Longest pin to register delay is 15.067 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns S1 1 PIN PIN_86 8 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 8; PIN Node = 'S1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 832 -256 -88 848 "S1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.813 ns) + CELL(0.651 ns) 8.428 ns MY_BINGXINGADD:inst3\|74181:inst1\|44~17 2 COMB LCCOMB_X24_Y6_N26 2 " "Info: 2: + IC(6.813 ns) + CELL(0.651 ns) = 8.428 ns; Loc. = LCCOMB_X24_Y6_N26; Fanout = 2; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|44~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.464 ns" { S1 MY_BINGXINGADD:inst3|74181:inst1|44~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.616 ns) 10.057 ns MY_BINGXINGADD:inst3\|74181:inst1\|75~106 3 COMB LCCOMB_X24_Y6_N0 1 " "Info: 3: + IC(1.013 ns) + CELL(0.616 ns) = 10.057 ns; Loc. = LCCOMB_X24_Y6_N0; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|75~106'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { MY_BINGXINGADD:inst3|74181:inst1|44~17 MY_BINGXINGADD:inst3|74181:inst1|75~106 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.319 ns) 12.255 ns MY_BINGXINGADD:inst3\|74181:inst1\|75~107 4 COMB LCCOMB_X23_Y13_N22 2 " "Info: 4: + IC(1.879 ns) + CELL(0.319 ns) = 12.255 ns; Loc. = LCCOMB_X23_Y13_N22; Fanout = 2; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|75~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { MY_BINGXINGADD:inst3|74181:inst1|75~106 MY_BINGXINGADD:inst3|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.927 ns) + CELL(0.206 ns) 14.388 ns MY_BINGXINGADD:inst3\|74181:inst1\|77~157 5 COMB LCCOMB_X23_Y4_N30 1 " "Info: 5: + IC(1.927 ns) + CELL(0.206 ns) = 14.388 ns; Loc. = LCCOMB_X23_Y4_N30; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|77~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.133 ns" { MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 14.959 ns MY_BINGXINGADD:inst3\|74181:inst1\|77~160 6 COMB LCCOMB_X23_Y4_N10 1 " "Info: 6: + IC(0.365 ns) + CELL(0.206 ns) = 14.959 ns; Loc. = LCCOMB_X23_Y4_N10; Fanout = 1; COMB Node = 'MY_BINGXINGADD:inst3\|74181:inst1\|77~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 15.067 ns MY_REGISTER:inst2\|inst 7 REG LCFF_X23_Y4_N11 3 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 15.067 ns; Loc. = LCFF_X23_Y4_N11; Fanout = 3; REG Node = 'MY_REGISTER:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.070 ns ( 20.38 % ) " "Info: Total cell delay = 3.070 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.997 ns ( 79.62 % ) " "Info: Total interconnect delay = 11.997 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.067 ns" { S1 MY_BINGXINGADD:inst3|74181:inst1|44~17 MY_BINGXINGADD:inst3|74181:inst1|75~106 MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.067 ns" { S1 {} S1~combout {} MY_BINGXINGADD:inst3|74181:inst1|44~17 {} MY_BINGXINGADD:inst3|74181:inst1|75~106 {} MY_BINGXINGADD:inst3|74181:inst1|75~107 {} MY_BINGXINGADD:inst3|74181:inst1|77~157 {} MY_BINGXINGADD:inst3|74181:inst1|77~160 {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 6.813ns 1.013ns 1.879ns 1.927ns 0.365ns 0.000ns } { 0.000ns 0.964ns 0.651ns 0.616ns 0.319ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR2 destination 6.078 ns - Shortest register " "Info: - Shortest clock path from clock \"CPR2\" to destination register is 6.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CPR2 1 CLK PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'CPR2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR2 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 248 -264 -96 264 "CPR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.206 ns) 2.988 ns inst13 2 COMB LCCOMB_X30_Y6_N0 1 " "Info: 2: + IC(1.798 ns) + CELL(0.206 ns) = 2.988 ns; Loc. = LCCOMB_X30_Y6_N0; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { CPR2 inst13 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.000 ns) 4.496 ns inst13~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.508 ns) + CELL(0.000 ns) = 4.496 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.666 ns) 6.078 ns MY_REGISTER:inst2\|inst 4 REG LCFF_X23_Y4_N11 3 " "Info: 4: + IC(0.916 ns) + CELL(0.666 ns) = 6.078 ns; Loc. = LCFF_X23_Y4_N11; Fanout = 3; REG Node = 'MY_REGISTER:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.856 ns ( 30.54 % ) " "Info: Total cell delay = 1.856 ns ( 30.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.222 ns ( 69.46 % ) " "Info: Total interconnect delay = 4.222 ns ( 69.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.078 ns" { CPR2 inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.078 ns" { CPR2 {} CPR2~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 1.798ns 1.508ns 0.916ns } { 0.000ns 0.984ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.067 ns" { S1 MY_BINGXINGADD:inst3|74181:inst1|44~17 MY_BINGXINGADD:inst3|74181:inst1|75~106 MY_BINGXINGADD:inst3|74181:inst1|75~107 MY_BINGXINGADD:inst3|74181:inst1|77~157 MY_BINGXINGADD:inst3|74181:inst1|77~160 MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.067 ns" { S1 {} S1~combout {} MY_BINGXINGADD:inst3|74181:inst1|44~17 {} MY_BINGXINGADD:inst3|74181:inst1|75~106 {} MY_BINGXINGADD:inst3|74181:inst1|75~107 {} MY_BINGXINGADD:inst3|74181:inst1|77~157 {} MY_BINGXINGADD:inst3|74181:inst1|77~160 {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 6.813ns 1.013ns 1.879ns 1.927ns 0.365ns 0.000ns } { 0.000ns 0.964ns 0.651ns 0.616ns 0.319ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.078 ns" { CPR2 inst13 inst13~clkctrl MY_REGISTER:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.078 ns" { CPR2 {} CPR2~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst {} } { 0.000ns 0.000ns 1.798ns 1.508ns 0.916ns } { 0.000ns 0.984ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CK y0 MY_REGISTER:inst2\|inst7 18.225 ns register " "Info: tco from clock \"CK\" to destination pin \"y0\" through register \"MY_REGISTER:inst2\|inst7\" is 18.225 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 6.939 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to source register is 6.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { -16 -264 -96 0 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.212 ns) + CELL(0.499 ns) 3.861 ns inst13 2 COMB LCCOMB_X30_Y6_N0 1 " "Info: 2: + IC(2.212 ns) + CELL(0.499 ns) = 3.861 ns; Loc. = LCCOMB_X30_Y6_N0; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { CK inst13 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.000 ns) 5.369 ns inst13~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.508 ns) + CELL(0.000 ns) = 5.369 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 224 48 112 272 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 6.939 ns MY_REGISTER:inst2\|inst7 4 REG LCFF_X23_Y13_N17 3 " "Info: 4: + IC(0.904 ns) + CELL(0.666 ns) = 6.939 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 3; REG Node = 'MY_REGISTER:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { inst13~clkctrl MY_REGISTER:inst2|inst7 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 672 376 440 752 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 33.36 % ) " "Info: Total cell delay = 2.315 ns ( 33.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.624 ns ( 66.64 % ) " "Info: Total interconnect delay = 4.624 ns ( 66.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.939 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.939 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst7 {} } { 0.000ns 0.000ns 2.212ns 1.508ns 0.904ns } { 0.000ns 1.150ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 672 376 440 752 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.982 ns + Longest register pin " "Info: + Longest register to pin delay is 10.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_REGISTER:inst2\|inst7 1 REG LCFF_X23_Y13_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 3; REG Node = 'MY_REGISTER:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_REGISTER:inst2|inst7 } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 672 376 440 752 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.032 ns) + CELL(0.650 ns) 2.682 ns MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst\|inst2~76 2 COMB LCCOMB_X23_Y4_N0 1 " "Info: 2: + IC(2.032 ns) + CELL(0.650 ns) = 2.682 ns; Loc. = LCCOMB_X23_Y4_N0; Fanout = 1; COMB Node = 'MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst\|inst2~76'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { MY_REGISTER:inst2|inst7 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst|inst2~76 } "NODE_NAME" } } { "MY_DATASELECTOR1.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_DATASELECTOR1.bdf" { { 56 400 464 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.624 ns) 3.675 ns MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst\|inst2~77 3 COMB LCCOMB_X23_Y4_N18 1 " "Info: 3: + IC(0.369 ns) + CELL(0.624 ns) = 3.675 ns; Loc. = LCCOMB_X23_Y4_N18; Fanout = 1; COMB Node = 'MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst\|inst2~77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst|inst2~76 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst|inst2~77 } "NODE_NAME" } } { "MY_DATASELECTOR1.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_DATASELECTOR1.bdf" { { 56 400 464 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.624 ns) 4.682 ns MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst\|inst2~78 4 COMB LCCOMB_X23_Y4_N12 1 " "Info: 4: + IC(0.383 ns) + CELL(0.624 ns) = 4.682 ns; Loc. = LCCOMB_X23_Y4_N12; Fanout = 1; COMB Node = 'MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst\|inst2~78'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst|inst2~77 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst|inst2~78 } "NODE_NAME" } } { "MY_DATASELECTOR1.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_DATASELECTOR1.bdf" { { 56 400 464 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.204 ns) + CELL(3.096 ns) 10.982 ns y0 5 PIN PIN_34 0 " "Info: 5: + IC(3.204 ns) + CELL(3.096 ns) = 10.982 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'y0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst|inst2~78 y0 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 224 1528 1704 240 "y0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.994 ns ( 45.47 % ) " "Info: Total cell delay = 4.994 ns ( 45.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.988 ns ( 54.53 % ) " "Info: Total interconnect delay = 5.988 ns ( 54.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.982 ns" { MY_REGISTER:inst2|inst7 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst|inst2~76 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst|inst2~77 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst|inst2~78 y0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.982 ns" { MY_REGISTER:inst2|inst7 {} MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst|inst2~76 {} MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst|inst2~77 {} MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst|inst2~78 {} y0 {} } { 0.000ns 2.032ns 0.369ns 0.383ns 3.204ns } { 0.000ns 0.650ns 0.624ns 0.624ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.939 ns" { CK inst13 inst13~clkctrl MY_REGISTER:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.939 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} MY_REGISTER:inst2|inst7 {} } { 0.000ns 0.000ns 2.212ns 1.508ns 0.904ns } { 0.000ns 1.150ns 0.499ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.982 ns" { MY_REGISTER:inst2|inst7 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst|inst2~76 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst|inst2~77 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst|inst2~78 y0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.982 ns" { MY_REGISTER:inst2|inst7 {} MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst|inst2~76 {} MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst|inst2~77 {} MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst|inst2~78 {} y0 {} } { 0.000ns 2.032ns 0.369ns 0.383ns 3.204ns } { 0.000ns 0.650ns 0.624ns 0.624ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "LM y2 17.111 ns Longest " "Info: Longest tpd from source pin \"LM\" to destination pin \"y2\" is 17.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns LM 1 PIN PIN_103 8 " "Info: 1: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = PIN_103; Fanout = 8; PIN Node = 'LM'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LM } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 680 784 952 696 "LM" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.382 ns) + CELL(0.370 ns) 8.766 ns MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst2\|inst2~76 2 COMB LCCOMB_X23_Y5_N12 1 " "Info: 2: + IC(7.382 ns) + CELL(0.370 ns) = 8.766 ns; Loc. = LCCOMB_X23_Y5_N12; Fanout = 1; COMB Node = 'MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst2\|inst2~76'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.752 ns" { LM MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst2|inst2~76 } "NODE_NAME" } } { "MY_DATASELECTOR1.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_DATASELECTOR1.bdf" { { 56 400 464 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.651 ns) 9.810 ns MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst2\|inst2~77 3 COMB LCCOMB_X23_Y5_N16 1 " "Info: 3: + IC(0.393 ns) + CELL(0.651 ns) = 9.810 ns; Loc. = LCCOMB_X23_Y5_N16; Fanout = 1; COMB Node = 'MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst2\|inst2~77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst2|inst2~76 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst2|inst2~77 } "NODE_NAME" } } { "MY_DATASELECTOR1.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_DATASELECTOR1.bdf" { { 56 400 464 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.650 ns) 10.860 ns MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst2\|inst2~78 4 COMB LCCOMB_X23_Y5_N2 1 " "Info: 4: + IC(0.400 ns) + CELL(0.650 ns) = 10.860 ns; Loc. = LCCOMB_X23_Y5_N2; Fanout = 1; COMB Node = 'MY_DATASELECTOR8:inst9\|MY_DATASELECTOR1:inst2\|inst2~78'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst2|inst2~77 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst2|inst2~78 } "NODE_NAME" } } { "MY_DATASELECTOR1.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_DATASELECTOR1.bdf" { { 56 400 464 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.175 ns) + CELL(3.076 ns) 17.111 ns y2 5 PIN PIN_37 0 " "Info: 5: + IC(3.175 ns) + CELL(3.076 ns) = 17.111 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'y2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.251 ns" { MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst2|inst2~78 y2 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 256 1528 1704 272 "y2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.761 ns ( 33.67 % ) " "Info: Total cell delay = 5.761 ns ( 33.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.350 ns ( 66.33 % ) " "Info: Total interconnect delay = 11.350 ns ( 66.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.111 ns" { LM MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst2|inst2~76 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst2|inst2~77 MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst2|inst2~78 y2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.111 ns" { LM {} LM~combout {} MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst2|inst2~76 {} MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst2|inst2~77 {} MY_DATASELECTOR8:inst9|MY_DATASELECTOR1:inst2|inst2~78 {} y2 {} } { 0.000ns 0.000ns 7.382ns 0.393ns 0.400ns 3.175ns } { 0.000ns 1.014ns 0.370ns 0.651ns 0.650ns 3.076ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "MY_REGISTER:inst\|inst A7 CPR0 0.582 ns register " "Info: th for register \"MY_REGISTER:inst\|inst\" (data pin = \"A7\", clock pin = \"CPR0\") is 0.582 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR0 destination 7.908 ns + Longest register " "Info: + Longest clock path from clock \"CPR0\" to destination register is 7.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CPR0 1 CLK PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'CPR0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR0 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 136 -264 -96 152 "CPR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.623 ns) 3.401 ns inst11 2 COMB LCCOMB_X30_Y6_N26 1 " "Info: 2: + IC(1.804 ns) + CELL(0.623 ns) = 3.401 ns; Loc. = LCCOMB_X30_Y6_N26; Fanout = 1; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { CPR0 inst11 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 112 48 112 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.928 ns) + CELL(0.000 ns) 6.329 ns inst11~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.928 ns) + CELL(0.000 ns) = 6.329 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 112 48 112 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 7.908 ns MY_REGISTER:inst\|inst 4 REG LCFF_X28_Y6_N19 2 " "Info: 4: + IC(0.913 ns) + CELL(0.666 ns) = 7.908 ns; Loc. = LCFF_X28_Y6_N19; Fanout = 2; REG Node = 'MY_REGISTER:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { inst11~clkctrl MY_REGISTER:inst|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.263 ns ( 28.62 % ) " "Info: Total cell delay = 2.263 ns ( 28.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.645 ns ( 71.38 % ) " "Info: Total interconnect delay = 5.645 ns ( 71.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.908 ns" { CPR0 inst11 inst11~clkctrl MY_REGISTER:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.908 ns" { CPR0 {} CPR0~combout {} inst11 {} inst11~clkctrl {} MY_REGISTER:inst|inst {} } { 0.000ns 0.000ns 1.804ns 2.928ns 0.913ns } { 0.000ns 0.974ns 0.623ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.632 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns A7 1 PIN PIN_127 2 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 2; PIN Node = 'A7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7 } "NODE_NAME" } } { "MY_CONTROLEDADD.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_CONTROLEDADD.bdf" { { 344 -264 -96 360 "A7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.197 ns) + CELL(0.460 ns) 7.632 ns MY_REGISTER:inst\|inst 2 REG LCFF_X28_Y6_N19 2 " "Info: 2: + IC(6.197 ns) + CELL(0.460 ns) = 7.632 ns; Loc. = LCFF_X28_Y6_N19; Fanout = 2; REG Node = 'MY_REGISTER:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.657 ns" { A7 MY_REGISTER:inst|inst } "NODE_NAME" } } { "MY_REGISTER.bdf" "" { Schematic "D:/mulingyu/SmallProgram_2/MY_REGISTER.bdf" { { 0 376 440 80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.435 ns ( 18.80 % ) " "Info: Total cell delay = 1.435 ns ( 18.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.197 ns ( 81.20 % ) " "Info: Total interconnect delay = 6.197 ns ( 81.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.632 ns" { A7 MY_REGISTER:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.632 ns" { A7 {} A7~combout {} MY_REGISTER:inst|inst {} } { 0.000ns 0.000ns 6.197ns } { 0.000ns 0.975ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.908 ns" { CPR0 inst11 inst11~clkctrl MY_REGISTER:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.908 ns" { CPR0 {} CPR0~combout {} inst11 {} inst11~clkctrl {} MY_REGISTER:inst|inst {} } { 0.000ns 0.000ns 1.804ns 2.928ns 0.913ns } { 0.000ns 0.974ns 0.623ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.632 ns" { A7 MY_REGISTER:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.632 ns" { A7 {} A7~combout {} MY_REGISTER:inst|inst {} } { 0.000ns 0.000ns 6.197ns } { 0.000ns 0.975ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 10:51:27 2019 " "Info: Processing ended: Sat Apr 13 10:51:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
