
`timescale 1ns / 1ns

module test;


wire  Cout, Sum;

reg  A, B, C;



fulladder top(Cout, Sum, A, B, C); 
 
