#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Sep 10 11:15:16 2019
# Process ID: 15232
# Current directory: D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/synth_1
# Command line: vivado.exe -log Basy3CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Basy3CPU.tcl
# Log file: D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/synth_1/Basy3CPU.vds
# Journal file: D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Basy3CPU.tcl -notrace
Command: synth_design -top Basy3CPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1888 
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/nextPC.v:56]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 317.449 ; gain = 85.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Basy3CPU' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/Basy3CPU.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_div' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-638] synthesizing module 'manualClock' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/manualClock.v:22]
INFO: [Synth 8-256] done synthesizing module 'manualClock' (2#1) [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/manualClock.v:22]
INFO: [Synth 8-638] synthesizing module 'multiCycleCPU' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/multiCycleCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/PC.v:22]
INFO: [Synth 8-256] done synthesizing module 'PC' (3#1) [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/PC.v:22]
INFO: [Synth 8-638] synthesizing module 'InsMem' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:23]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'C:/Users/Sherry/Desktop/rom_data.txt'; please make sure the file is added to project and has read permission, ignoring [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:32]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
WARNING: [Synth 8-3848] Net rom in module/entity InsMem does not have driver. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:29]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'InsMem' (4#1) [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:23]
INFO: [Synth 8-638] synthesizing module 'IR' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-256] done synthesizing module 'IR' (5#1) [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-638] synthesizing module 'CU' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/CU.v:23]
WARNING: [Synth 8-6014] Unused sequential element mRD_reg was removed.  [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/CU.v:147]
INFO: [Synth 8-256] done synthesizing module 'CU' (6#1) [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/CU.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-226] default block is never used [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/ALU.v:30]
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX_32bits_2to1' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/MUX_32bits_2to1.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX_32bits_2to1' (8#1) [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/MUX_32bits_2to1.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX_5bit_4to1' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/MUX_5bit_4to1.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX_5bit_4to1' (9#1) [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/MUX_5bit_4to1.v:23]
INFO: [Synth 8-638] synthesizing module 'RF' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/RF.v:23]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/RF.v:45]
INFO: [Synth 8-256] done synthesizing module 'RF' (10#1) [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/RF.v:23]
INFO: [Synth 8-638] synthesizing module 'DR' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/DR.v:23]
INFO: [Synth 8-256] done synthesizing module 'DR' (11#1) [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/DR.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMem' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'DataMem' (12#1) [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/DataMem.v:23]
INFO: [Synth 8-638] synthesizing module 'Extend' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/Extend.v:23]
INFO: [Synth 8-256] done synthesizing module 'Extend' (13#1) [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/Extend.v:23]
INFO: [Synth 8-638] synthesizing module 'ExtendSa' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/ExtendSa.v:23]
INFO: [Synth 8-256] done synthesizing module 'ExtendSa' (14#1) [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/ExtendSa.v:23]
INFO: [Synth 8-638] synthesizing module 'nextPC' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/nextPC.v:23]
INFO: [Synth 8-226] default block is never used [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/nextPC.v:42]
WARNING: [Synth 8-567] referenced signal 'readData1' should be on the sensitivity list [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/nextPC.v:36]
WARNING: [Synth 8-567] referenced signal 'jump' should be on the sensitivity list [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/nextPC.v:36]
INFO: [Synth 8-256] done synthesizing module 'nextPC' (15#1) [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/nextPC.v:23]
INFO: [Synth 8-256] done synthesizing module 'multiCycleCPU' (16#1) [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/multiCycleCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'SelectDisplay' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/SelectDisplay.v:22]
INFO: [Synth 8-256] done synthesizing module 'SelectDisplay' (17#1) [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/SelectDisplay.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'NextPC' does not match port width (8) of module 'SelectDisplay' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/Basy3CPU.v:47]
INFO: [Synth 8-638] synthesizing module 'display' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/display.v:22]
INFO: [Synth 8-226] default block is never used [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/display.v:49]
INFO: [Synth 8-226] default block is never used [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/display.v:69]
INFO: [Synth 8-256] done synthesizing module 'display' (18#1) [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/display.v:22]
INFO: [Synth 8-256] done synthesizing module 'Basy3CPU' (19#1) [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/Basy3CPU.v:23]
WARNING: [Synth 8-3331] design SelectDisplay has unconnected port CLK
WARNING: [Synth 8-3331] design SelectDisplay has unconnected port Reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 354.270 ; gain = 122.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 354.270 ; gain = 122.695
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'Reset_IBUF'. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Basy3CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Basy3CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 657.238 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 657.238 ; gain = 425.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 657.238 ; gain = 425.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 657.238 ; gain = 425.664
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element wires_reg was removed.  [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/clk_div.v:35]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CU'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/CU.v:58]
INFO: [Synth 8-5546] ROM "PCSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCWre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "RegDst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IRWre" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'IDataOut_reg' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/InsMem.v:39]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/CU.v:58]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/CU.v:58]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              010 |                              001
                 iSTATE1 |                              011 |                              010
                 iSTATE3 |                              100 |                              100
*
                 iSTATE2 |                              001 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'CU'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/CU.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'PCWre_reg' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/CU.v:229]
WARNING: [Synth 8-327] inferring latch for variable 'PCSrc_reg' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/CU.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/CU.v:196]
WARNING: [Synth 8-327] inferring latch for variable 'PC4_reg' [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/nextPC.v:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 657.238 ; gain = 425.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 35    
	   2 Input      8 Bit        Muxes := 57    
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 68    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 47    
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module manualClock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module IR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module CU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MUX_32bits_2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX_5bit_4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module RF 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module DR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DataMem 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 35    
	   2 Input      8 Bit        Muxes := 57    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 55    
	   5 Input      1 Bit        Muxes := 46    
	   4 Input      1 Bit        Muxes := 15    
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module nextPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module SelectDisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "myCPU/myALU/zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element myclock/wires_reg was removed.  [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/sources_1/new/clk_div.v:35]
WARNING: [Synth 8-3917] design Basy3CPU has port dp driven by constant 1
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[15]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[14]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[13]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[12]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[11]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[10]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[9]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[8]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[7]
WARNING: [Synth 8-3331] design DataMem has unconnected port DAddr[6]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[31]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[30]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[29]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[28]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[27]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[26]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[25]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[24]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[23]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[22]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[21]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[20]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[19]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[18]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[17]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[16]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[15]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[14]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[13]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[12]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[11]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[10]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[9]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[8]
WARNING: [Synth 8-3331] design InsMem has unconnected port IAddr[7]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myInsMem /\IDataOut_reg[26] )
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[11]' (FDE_1) to 'myCPU/myIR/IR_reg[0]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[12]' (FDE_1) to 'myCPU/myIR/IR_reg[0]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[13]' (FDE_1) to 'myCPU/myIR/IR_reg[0]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[14]' (FDE_1) to 'myCPU/myIR/IR_reg[0]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[15]' (FDE_1) to 'myCPU/myIR/IR_reg[0]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[20]' (FDE_1) to 'myCPU/myIR/IR_reg[0]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[18]' (FDE_1) to 'myCPU/myIR/IR_reg[0]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[16]' (FDE_1) to 'myCPU/myIR/IR_reg[0]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[17]' (FDE_1) to 'myCPU/myIR/IR_reg[0]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[25]' (FDE_1) to 'myCPU/myIR/IR_reg[0]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[23]' (FDE_1) to 'myCPU/myIR/IR_reg[0]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[21]' (FDE_1) to 'myCPU/myIR/IR_reg[0]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[22]' (FDE_1) to 'myCPU/myIR/IR_reg[0]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[24]' (FDE_1) to 'myCPU/myIR/IR_reg[0]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[19]' (FDE_1) to 'myCPU/myIR/IR_reg[0]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[0]' (FDE_1) to 'myCPU/myIR/IR_reg[1]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[1]' (FDE_1) to 'myCPU/myIR/IR_reg[2]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[8]' (FDE_1) to 'myCPU/myIR/IR_reg[2]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[2]' (FDE_1) to 'myCPU/myIR/IR_reg[3]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[9]' (FDE_1) to 'myCPU/myIR/IR_reg[3]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[3]' (FDE_1) to 'myCPU/myIR/IR_reg[4]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[10]' (FDE_1) to 'myCPU/myIR/IR_reg[4]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[4]' (FDE_1) to 'myCPU/myIR/IR_reg[5]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[5]' (FDE_1) to 'myCPU/myIR/IR_reg[6]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[6]' (FDE_1) to 'myCPU/myIR/IR_reg[7]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[7]' (FDE_1) to 'myCPU/myIR/IR_reg[26]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[31]' (FDE_1) to 'myCPU/myIR/IR_reg[26]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[30]' (FDE_1) to 'myCPU/myIR/IR_reg[26]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[27]' (FDE_1) to 'myCPU/myIR/IR_reg[26]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[28]' (FDE_1) to 'myCPU/myIR/IR_reg[26]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IR_reg[29]' (FDE_1) to 'myCPU/myIR/IR_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myIR/IR_reg[26] )
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[11]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[12]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[13]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[14]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[15]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[20]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[18]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[16]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[17]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[25]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[23]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[21]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[22]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[24]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[19]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[0]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[1]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[8]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[2]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[9]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[3]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[10]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[4]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[5]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[6]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[7]' (FD) to 'myCPU/myIR/IDataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[31]' (FD) to 'myCPU/myIR/IDataOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[30]' (FD) to 'myCPU/myIR/IDataOut_reg[29]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[27]' (FD) to 'myCPU/myIR/IDataOut_reg[29]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[28]' (FD) to 'myCPU/myIR/IDataOut_reg[29]'
INFO: [Synth 8-3886] merging instance 'myCPU/myIR/IDataOut_reg[29]' (FD) to 'myCPU/myIR/IDataOut_reg[26]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[30]' (FD_1) to 'myCPU/myDBDR/DR_reg[30]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[31]' (FD_1) to 'myCPU/myDBDR/DR_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[28]' (FD_1) to 'myCPU/myDBDR/DR_reg[28]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[29]' (FD_1) to 'myCPU/myDBDR/DR_reg[29]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[26]' (FD_1) to 'myCPU/myDBDR/DR_reg[26]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[27]' (FD_1) to 'myCPU/myDBDR/DR_reg[27]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[24]' (FD_1) to 'myCPU/myDBDR/DR_reg[24]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[25]' (FD_1) to 'myCPU/myDBDR/DR_reg[25]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[22]' (FD_1) to 'myCPU/myDBDR/DR_reg[22]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[23]' (FD_1) to 'myCPU/myDBDR/DR_reg[23]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[20]' (FD_1) to 'myCPU/myDBDR/DR_reg[20]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[21]' (FD_1) to 'myCPU/myDBDR/DR_reg[21]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[18]' (FD_1) to 'myCPU/myDBDR/DR_reg[18]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[19]' (FD_1) to 'myCPU/myDBDR/DR_reg[19]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[16]' (FD_1) to 'myCPU/myDBDR/DR_reg[16]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[17]' (FD_1) to 'myCPU/myDBDR/DR_reg[17]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[14]' (FD_1) to 'myCPU/myDBDR/DR_reg[14]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[15]' (FD_1) to 'myCPU/myDBDR/DR_reg[15]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[12]' (FD_1) to 'myCPU/myDBDR/DR_reg[12]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[13]' (FD_1) to 'myCPU/myDBDR/DR_reg[13]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[0]' (FD_1) to 'myCPU/myDBDR/DR_reg[0]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[1]' (FD_1) to 'myCPU/myDBDR/DR_reg[1]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[2]' (FD_1) to 'myCPU/myDBDR/DR_reg[2]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[3]' (FD_1) to 'myCPU/myDBDR/DR_reg[3]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[4]' (FD_1) to 'myCPU/myDBDR/DR_reg[4]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DR_reg[5]' (FD_1) to 'myCPU/myDBDR/DR_reg[5]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DataOut_reg[30]' (FD) to 'myCPU/myDBDR/DataOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DataOut_reg[31]' (FD) to 'myCPU/myDBDR/DataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DataOut_reg[28]' (FD) to 'myCPU/myDBDR/DataOut_reg[28]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DataOut_reg[29]' (FD) to 'myCPU/myDBDR/DataOut_reg[29]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DataOut_reg[26]' (FD) to 'myCPU/myDBDR/DataOut_reg[26]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DataOut_reg[27]' (FD) to 'myCPU/myDBDR/DataOut_reg[27]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DataOut_reg[24]' (FD) to 'myCPU/myDBDR/DataOut_reg[24]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DataOut_reg[25]' (FD) to 'myCPU/myDBDR/DataOut_reg[25]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DataOut_reg[22]' (FD) to 'myCPU/myDBDR/DataOut_reg[22]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DataOut_reg[23]' (FD) to 'myCPU/myDBDR/DataOut_reg[23]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DataOut_reg[20]' (FD) to 'myCPU/myDBDR/DataOut_reg[20]'
INFO: [Synth 8-3886] merging instance 'myCPU/myALUDR/DataOut_reg[21]' (FD) to 'myCPU/myDBDR/DataOut_reg[21]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[50][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[49][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[48][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[47][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[46][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[45][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[44][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[43][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[42][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[41][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[40][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[39][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[38][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[37][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[36][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[35][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[60][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[59][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[58][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[57][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[56][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[55][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[54][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[53][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[52][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[51][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[34][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[33][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[32][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[31][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[30][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[29][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[28][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[27][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[26][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[25][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[24][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[23][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[22][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[21][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[20][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[19][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[18][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[17][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[16][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[15][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[14][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[13][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[12][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[11][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[10][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[9][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[8][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[50][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[49][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[48][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[47][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[46][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/myDM /\ram_reg[45][5] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[31]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[30]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[29]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[28]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[27]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[26]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[25]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[24]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[23]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[22]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[21]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[20]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[19]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[18]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[17]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[16]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[15]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[14]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[13]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[12]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[11]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[10]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[9]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[8]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[7]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[6]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[5]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[4]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[3]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[2]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[1]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (IDataOut_reg[0]) is unused and will be removed from module InsMem.
WARNING: [Synth 8-3332] Sequential element (myCPU/myIR/IR_reg[26]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myCU/PCSrc_reg[0]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myCU/RegDst_reg[1]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myCU/RegDst_reg[0]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myADR/DR_reg[31]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myADR/DR_reg[30]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myADR/DR_reg[29]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myADR/DR_reg[28]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myADR/DR_reg[27]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myADR/DR_reg[26]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myADR/DR_reg[25]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myADR/DR_reg[24]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myADR/DR_reg[23]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myADR/DR_reg[22]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myADR/DR_reg[21]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myADR/DR_reg[20]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myADR/DR_reg[19]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myADR/DR_reg[18]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myADR/DR_reg[17]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myADR/DR_reg[16]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myADR/DR_reg[15]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myADR/DR_reg[14]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myADR/DR_reg[13]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myADR/DR_reg[12]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myBDR/DR_reg[31]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myBDR/DR_reg[30]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myBDR/DR_reg[29]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myBDR/DR_reg[28]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myBDR/DR_reg[27]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myBDR/DR_reg[26]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myBDR/DR_reg[25]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myBDR/DR_reg[24]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myBDR/DR_reg[23]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myBDR/DR_reg[22]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myBDR/DR_reg[21]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myBDR/DR_reg[20]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myBDR/DR_reg[19]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myBDR/DR_reg[18]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myBDR/DR_reg[17]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myBDR/DR_reg[16]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myBDR/DR_reg[15]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myBDR/DR_reg[14]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myBDR/DR_reg[13]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (myCPU/myBDR/DR_reg[12]) is unused and will be removed from module Basy3CPU.
WARNING: [Synth 8-3332] Sequential element (ram_reg[60][7]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[60][6]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[60][5]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[60][4]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[60][3]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[60][2]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[60][1]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[60][0]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[59][7]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[59][6]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[59][5]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[59][4]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[59][3]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[59][2]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[59][1]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[59][0]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[58][7]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[58][6]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[58][5]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[58][4]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[58][3]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[58][2]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[58][1]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (ram_reg[58][0]) is unused and will be removed from module DataMem.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 657.238 ; gain = 425.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 657.238 ; gain = 425.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 657.238 ; gain = 425.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 657.238 ; gain = 425.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 657.238 ; gain = 425.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 657.238 ; gain = 425.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 657.238 ; gain = 425.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 657.238 ; gain = 425.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 657.238 ; gain = 425.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 657.238 ; gain = 425.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |    27|
|4     |LUT2   |    14|
|5     |LUT3   |     4|
|6     |LUT4   |     8|
|7     |LUT6   |     7|
|8     |FDCE   |    30|
|9     |FDRE   |     1|
|10    |LDCP   |     1|
|11    |IBUF   |     5|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-------------+--------------+------+
|      |Instance     |Module        |Cells |
+------+-------------+--------------+------+
|1     |top          |              |   117|
|2     |  myCPU      |multiCycleCPU |    46|
|3     |    myCU     |CU            |     9|
|4     |    myNextPC |nextPC        |    20|
|5     |    myPC     |PC            |    17|
|6     |  myclock    |clk_div       |    42|
|7     |  mykey      |manualClock   |     1|
|8     |  mymux      |display       |     8|
+------+-------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 657.238 ; gain = 425.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 784 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 657.238 ; gain = 122.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 657.238 ; gain = 425.664
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

268 Infos, 273 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 657.238 ; gain = 434.934
INFO: [Common 17-1381] The checkpoint 'D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/synth_1/Basy3CPU.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 657.238 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 11:15:51 2019...
