Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Nov 19 12:02:42 2024
| Host         : DESKTOP-VQQPT2C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_TOP_control_sets_placed.rpt
| Design       : UART_TOP
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    92 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            5 |
| No           | No                    | Yes                    |             142 |           52 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              22 |            8 |
| Yes          | No                    | Yes                    |             135 |           42 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                      Enable Signal                     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | tx_x/Tx_i_1_n_0                                        | reset_p_IBUF     |                1 |              1 |
|  clk_IBUF_BUFG | tx_y/Tx_i_1__0_n_0                                     | reset_p_IBUF     |                1 |              1 |
| ~clk_IBUF_BUFG | HC_SR04/HC_SR04_cntr_1/hc_sr04_trig1_out               |                  |                1 |              1 |
| ~clk_IBUF_BUFG | HC_SR04/HC_SR04_cntr_0/hc_sr04_trig1_out               |                  |                1 |              1 |
|  clk_IBUF_BUFG | HC_SR04/fnd/rc/E[0]                                    |                  |                2 |              4 |
|  clk_IBUF_BUFG | tx_x/sec_clk/ed/E[0]                                   | reset_p_IBUF     |                1 |              4 |
|  clk_IBUF_BUFG | tx_y/sec_clk/ed/E[0]                                   | reset_p_IBUF     |                1 |              4 |
| ~clk_IBUF_BUFG | HC_SR04/HC_SR04_cntr_1/edge_detector_0/E[0]            | reset_p_IBUF     |                1 |              4 |
| ~clk_IBUF_BUFG | HC_SR04/HC_SR04_cntr_0/edge_detector_0/E[0]            | reset_p_IBUF     |                1 |              4 |
|  clk_IBUF_BUFG | HC_SR04/fnd/rc/ed/E[0]                                 | reset_p_IBUF     |                2 |              5 |
| ~clk_IBUF_BUFG | HC_SR04/HC_SR04_cntr_1/usec_clk/ed/E[0]                | reset_p_IBUF     |                3 |              6 |
| ~clk_IBUF_BUFG | HC_SR04/HC_SR04_cntr_0/usec_clk/ed/E[0]                | reset_p_IBUF     |                3 |              6 |
| ~clk_IBUF_BUFG | HC_SR04/HC_SR04_cntr_1/usec_clk/ed/cnt_e_reg           | reset_p_IBUF     |                2 |              8 |
| ~clk_IBUF_BUFG | HC_SR04/HC_SR04_cntr_1/edge_detector_0/state_reg[0][0] |                  |                2 |              8 |
| ~clk_IBUF_BUFG | HC_SR04/HC_SR04_cntr_0/usec_clk/ed/cnt_e_reg           | reset_p_IBUF     |                2 |              8 |
| ~clk_IBUF_BUFG | HC_SR04/HC_SR04_cntr_0/edge_detector_0/state_reg[0][0] |                  |                2 |              8 |
| ~clk_IBUF_BUFG | tx_x/msec_clk/ed/E[0]                                  | reset_p_IBUF     |                3 |             10 |
| ~clk_IBUF_BUFG | tx_x/usec_clk/ed/ff_old_reg_0[0]                       | reset_p_IBUF     |                3 |             10 |
| ~clk_IBUF_BUFG | tx_y/usec_clk/ed/ff_old_reg_0[0]                       | reset_p_IBUF     |                3 |             10 |
| ~clk_IBUF_BUFG | tx_y/msec_clk/ed/E[0]                                  | reset_p_IBUF     |                3 |             10 |
|  clk_IBUF_BUFG |                                                        |                  |                5 |             17 |
|  clk_IBUF_BUFG | HC_SR04/HC_SR04_cntr_1/usec_clk/ed/ff_cur_reg_1        | reset_p_IBUF     |                6 |             22 |
|  clk_IBUF_BUFG | HC_SR04/HC_SR04_cntr_0/usec_clk/ed/ff_cur_reg_1        | reset_p_IBUF     |                6 |             22 |
|  clk_IBUF_BUFG |                                                        | reset_p_IBUF     |               25 |             38 |
| ~clk_IBUF_BUFG |                                                        | reset_p_IBUF     |               27 |            104 |
+----------------+--------------------------------------------------------+------------------+------------------+----------------+


