# CPU

FPGA based RISC-V central processing unit (RV32I)

# Getting Started

## Requirements

- iverilog 12.0 or above
- RISC-V GNU compiler toolchain for RV32I (https://github.com/riscv-collab/riscv-gnu-toolchain)

## Getting Started
```bash
git clone https://github.com/dcliche/cpu.git
cd cpu/rtl/tb
make run
```
