INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim/tb_channel_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD27
INFO: [VRFC 10-311] analyzing module IBUF_HD28
INFO: [VRFC 10-311] analyzing module IBUF_HD29
INFO: [VRFC 10-311] analyzing module IBUF_HD30
INFO: [VRFC 10-311] analyzing module IBUF_HD31
INFO: [VRFC 10-311] analyzing module IBUF_HD32
INFO: [VRFC 10-311] analyzing module IBUF_HD33
INFO: [VRFC 10-311] analyzing module IBUF_HD34
INFO: [VRFC 10-311] analyzing module IBUF_HD35
INFO: [VRFC 10-311] analyzing module IBUF_HD36
INFO: [VRFC 10-311] analyzing module IBUF_HD37
INFO: [VRFC 10-311] analyzing module IBUF_HD38
INFO: [VRFC 10-311] analyzing module IBUF_HD39
INFO: [VRFC 10-311] analyzing module IBUF_HD40
INFO: [VRFC 10-311] analyzing module IBUF_HD41
INFO: [VRFC 10-311] analyzing module IBUF_HD42
INFO: [VRFC 10-311] analyzing module IBUF_HD43
INFO: [VRFC 10-311] analyzing module IBUF_HD44
INFO: [VRFC 10-311] analyzing module IBUF_HD45
INFO: [VRFC 10-311] analyzing module IBUF_HD46
INFO: [VRFC 10-311] analyzing module IBUF_HD47
INFO: [VRFC 10-311] analyzing module IBUF_HD48
INFO: [VRFC 10-311] analyzing module IBUF_HD49
INFO: [VRFC 10-311] analyzing module IBUF_HD50
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_HD26
INFO: [VRFC 10-311] analyzing module Channel
INFO: [VRFC 10-311] analyzing module Channel_Eliminator_0_0
INFO: [VRFC 10-311] analyzing module Channel_Eliminator_0_0_Eliminator
INFO: [VRFC 10-311] analyzing module Channel_Encoder_0_0
INFO: [VRFC 10-311] analyzing module Channel_Encoder_0_0_Encoder
INFO: [VRFC 10-311] analyzing module Channel_Main_Counter_0_0
INFO: [VRFC 10-311] analyzing module Channel_Main_Counter_0_0_Main_Counter
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_Pipe
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_0
INFO: [VRFC 10-311] analyzing module Channel_wrapper
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_bram_fifo_rstlogic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_dc_ss_fwft
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_dmem
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_v13_2_9
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_v13_2_9_synth
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_memory
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_fwft
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_logic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_updn_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_logic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/work_directory/TDC/Channel/Channel/Channel.srcs/sim_1/new/tb_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_channel'
