vsim -gui work.memory
# vsim -gui work.memory 
# Start time: 01:19:16 on May 14,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# ** Fatal: (vsim-3348) Port length (32) does not match actual length (2) for port "/memory/DataMemoryInstance/ReadAddress".
#    Time: 0 ps  Iteration: 0  Instance: /memory/DataMemoryInstance File: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Data_Memory.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 01:19:17 on May 14,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of ALU.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of FlagReg.vhd was successful.
# Compile of Instruction_Memory.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RegFile.vhd was successful.
# Compile of StackReg.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of PredictorReg.vhd was successful.
# Compile of Data_Memory.vhd was successful.
# Compile of ProtectedFlagReg.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of WriteBack.vhd was successful.
# Compile of ExecuteMemory_Reg.vhd was successful.
# Compile of FetchDecode_Reg.vhd was successful.
# Compile of MemoryWriteBack_Reg.vhd was successful.
# Compile of DecodeExecute_Reg.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of ForwardingUnit.vhd was successful.
# 21 compiles, 0 failed with no errors.
vsim -gui work.memory
# vsim -gui work.memory 
# Start time: 01:19:58 on May 14,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# ** Fatal: (vsim-3348) Port length (32) does not match actual length (2) for port "/memory/DataMemoryInstance/ReadAddress".
#    Time: 0 ps  Iteration: 0  Instance: /memory/DataMemoryInstance File: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/Data_Memory.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 01:19:58 on May 14,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of Memory.vhd was successful.
vsim -gui work.memory
# vsim -gui work.memory 
# Start time: 01:28:47 on May 14,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
mem load -filltype inc -filldata 0 -fillradix symbolic -skip 0 /memory/DataMemoryInstance/ram
quit -sim
# End time: 01:30:24 on May 14,2024, Elapsed time: 0:01:37
# Errors: 0, Warnings: 2
vsim -gui work.memory
# vsim -gui work.memory 
# Start time: 01:30:39 on May 14,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
add wave -position insertpoint  \
sim:/memory/n \
sim:/memory/clk \
sim:/memory/en \
sim:/memory/rst \
sim:/memory/MemoryWrite \
sim:/memory/MemoryRead \
sim:/memory/MemoryEnable \
sim:/memory/MemoryAddress \
sim:/memory/MemoryWriteData \
sim:/memory/CALL_STD \
sim:/memory/REt \
sim:/memory/ALUOut \
sim:/memory/pcPlus \
sim:/memory/SecondOperand \
sim:/memory/SP \
sim:/memory/FreeProtectedStore \
sim:/memory/MemoryOut \
sim:/memory/WrongAddress \
sim:/memory/ProtectedFlag \
sim:/memory/Stack \
sim:/memory/DataMemoryReadData \
sim:/memory/ReadDataAddress \
sim:/memory/WriteDataAddress \
sim:/memory/DataMemoryWrongAddress \
sim:/memory/ProtectedFlagRegReadData \
sim:/memory/ProtectedFlagRegWrongAddress
force -freeze sim:/memory/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/memory/en 1 0
force -freeze sim:/memory/rst 0 0
force -freeze sim:/memory/MemoryWrite 0 0
force -freeze sim:/memory/MemoryRead 1 0
force -freeze sim:/memory/MemoryEnable 1 0
quit -sim
# End time: 01:34:16 on May 14,2024, Elapsed time: 0:03:37
# Errors: 0, Warnings: 1
# Compile of Controller.vhd failed with 1 errors.
# Compile of Controller.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Memory.vhd was successful.
