{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1669411114181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669411114182 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProjetoFinalIntermediaria 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"ProjetoFinalIntermediaria\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669411114202 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669411114264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669411114264 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669411115055 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669411115099 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669411115280 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "161 213 " "No exact pin location assignment(s) for 161 pins of 213 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1669411115601 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1669411122215 ""}
{ "Error" "EFPP_PLACER_ERROR_HEADER" "" "The Fitter failed to find a legal placement for all periphery components" { { "Error" "EFPP_UNABLE_TO_PLACE" "" "After placing as many components as possible, the following errors remain:" { { "Error" "EFPP_CANNOT_PLACE" "160 pins " "The Fitter cannot place 160 pins." { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "pin DadoLido\[7\], PC_OUT\[7\], DadoLido\[3\], PC_OUT\[3\], DadoLido\[31\] and other 155 pins " "The pin name(s): DadoLido\[7\], PC_OUT\[7\], DadoLido\[3\], PC_OUT\[3\], DadoLido\[31\] and other 155 pins" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_EQC_INFO" "These pins are 160 " "These pins are in a group of 160 components with similar legality requirements" {  } {  } 0 15647 "%1!s! in a group of %2!d! components with similar legality requirements" 0 0 "Design Software" 0 -1 1669411123009 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "97 " "No legal location could be found out of 97 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "ECIO_IO_NONE" "single-ended output " "There were not enough single-ended output pin locations available (52 locations affected)" { { "Info" "IFPP_NAME" "C1 " "C1. Already placed at this location: pin HEX5\[4\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HEX5\[4\] location PIN_C1 due to: User Location Constraints (PIN_C1) " "The I/O pad HEX5\[4\] is constrained to the location PIN_C1 due to: User Location Constraints (PIN_C1)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""}  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 25 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1669411123009 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "C2 " "C2. Already placed at this location: pin HEX5\[5\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HEX5\[5\] location PIN_C2 due to: User Location Constraints (PIN_C2) " "The I/O pad HEX5\[5\] is constrained to the location PIN_C2 due to: User Location Constraints (PIN_C2)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""}  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 25 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1669411123009 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "N1 " "N1. Already placed at this location: pin LEDR\[5\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad LEDR\[5\] location PIN_N1 due to: User Location Constraints (PIN_N1) " "The I/O pad LEDR\[5\] is constrained to the location PIN_N1 due to: User Location Constraints (PIN_N1)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""}  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 19 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1669411123009 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "U1 " "U1. Already placed at this location: pin LEDR\[7\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad LEDR\[7\] location PIN_U1 due to: User Location Constraints (PIN_U1) " "The I/O pad LEDR\[7\] is constrained to the location PIN_U1 due to: User Location Constraints (PIN_U1)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""}  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 19 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1669411123009 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "N2 " "N2. Already placed at this location: pin LEDR\[4\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad LEDR\[4\] location PIN_N2 due to: User Location Constraints (PIN_N2) " "The I/O pad LEDR\[4\] is constrained to the location PIN_N2 due to: User Location Constraints (PIN_N2)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""}  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 19 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1669411123009 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "U2 " "U2. Already placed at this location: pin LEDR\[6\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad LEDR\[6\] location PIN_U2 due to: User Location Constraints (PIN_U2) " "The I/O pad LEDR\[6\] is constrained to the location PIN_U2 due to: User Location Constraints (PIN_U2)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""}  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 19 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1669411123009 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "W2 " "W2. Already placed at this location: pin LEDR\[2\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad LEDR\[2\] location PIN_W2 due to: User Location Constraints (PIN_W2) " "The I/O pad LEDR\[2\] is constrained to the location PIN_W2 due to: User Location Constraints (PIN_W2)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""}  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 19 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1669411123009 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "AA1 " "AA1. Already placed at this location: pin LEDR\[1\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad LEDR\[1\] location PIN_AA1 due to: User Location Constraints (PIN_AA1) " "The I/O pad LEDR\[1\] is constrained to the location PIN_AA1 due to: User Location Constraints (PIN_AA1)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""}  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 19 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1669411123009 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "Y3 " "Y3. Already placed at this location: pin LEDR\[3\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad LEDR\[3\] location PIN_Y3 due to: User Location Constraints (PIN_Y3) " "The I/O pad LEDR\[3\] is constrained to the location PIN_Y3 due to: User Location Constraints (PIN_Y3)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""}  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 19 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1669411123009 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "AA2 " "AA2. Already placed at this location: pin LEDR\[0\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad LEDR\[0\] location PIN_AA2 due to: User Location Constraints (PIN_AA2) " "The I/O pad LEDR\[0\] is constrained to the location PIN_AA2 due to: User Location Constraints (PIN_AA2)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""}  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 19 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1669411123009 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "U7 " "U7. Already placed at this location: pin KEY\[0\]" { { "Info" "IFPP_VALID_PROPAGATED_REGION" "pin (8, 0) to (10, 0) " "The pin is constrained to the region (8, 0) to (10, 0) due to related logic" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad KEY\[0\] location PIN_U7 due to: User Location Constraints (PIN_U7) " "The I/O pad KEY\[0\] is constrained to the location PIN_U7 due to: User Location Constraints (PIN_U7)" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 13 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1669411123009 ""} { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""}  } {  } 0 175013 "The %1!s! is constrained to the region %2!s! due to related logic" 0 0 "Design Software" 0 -1 1669411123009 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "M8 " "M8. Already placed at this location: pin HEX5\[1\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HEX5\[1\] location PIN_M8 due to: User Location Constraints (PIN_M8) " "The I/O pad HEX5\[1\] is constrained to the location PIN_M8 due to: User Location Constraints (PIN_M8)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""}  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 25 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1669411123009 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "and 40 more locations not displayed " "and 40 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 1 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} { { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12352 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12351 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12344 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12342 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12343 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12341 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12338 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12340 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12337 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12339 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12396 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12446 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12448 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12466 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12465 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12473 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12486 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12485 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12494 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12496 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12495 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12504 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12502 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12503 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12501 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12514 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12516 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12513 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12515 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12524 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12522 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12523 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12521 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12530 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12532 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12529 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12531 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12541 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12539 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12540 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12538 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12547 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12549 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12548 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12557 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12555 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12556 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12554 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12559 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12561 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12558 } { 11 { 0 "There were not enough single-ended output pin locations available (52 locations affected)"} 12560 }  }  }  }  } }  } 0 184016 "There were not enough %1!s! pin locations available" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Error" "ECIO_INCOMPATIBLE_IO_VOLTAGE" "VCCIO 2.5V " "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)" { { "Info" "IFPP_NAME" "G1 " "G1" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "G2 " "G2" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "E2 " "E2" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "L1 " "L1" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "D3 " "D3" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "L2 " "L2" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "AB6 " "AB6" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "V9 " "V9" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "AB5 " "AB5" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "V10 " "V10" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "P8 " "P8" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "AA7 " "AA7" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""} { "Info" "IFPP_NAME" "and 33 more locations not displayed " "and 33 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1669411123009 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 1 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} { { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12350 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12349 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12346 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12348 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12345 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12347 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12424 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12422 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12423 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12421 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12430 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12432 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12429 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12431 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12440 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12438 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12439 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12437 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12445 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12447 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12456 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12454 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12455 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12453 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12458 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12460 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12457 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12459 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12464 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12462 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12463 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12461 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12468 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12467 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12476 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12474 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12475 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12478 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12480 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12477 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12479 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12488 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12487 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12493 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 2.5V (45 locations affected)"} 12546 }  }  }  }  } }  } 0 179008 "Could not find enough available I/O pin locations that can be configured to use a %1!s! voltage of %2!s!" 0 0 "Design Software" 0 -1 1669411123009 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1669411123009 ""}  } {  } 0 175001 "The Fitter cannot place %1!s!." 0 0 "Design Software" 0 -1 1669411123009 ""}  } {  } 0 14986 "After placing as many components as possible, the following errors remain:" 0 0 "Design Software" 0 -1 1669411123009 ""}  } {  } 0 14996 "The Fitter failed to find a legal placement for all periphery components" 0 0 "Fitter" 0 -1 1669411123009 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669411123015 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669411123025 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "34 " "Following 34 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PC_OUT\[0\] GND " "Pin PC_OUT\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PC_OUT[0] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PC_OUT\[1\] GND " "Pin PC_OUT\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PC_OUT[1] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[0\] GND " "Pin DadoLido\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[0] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[1\] GND " "Pin DadoLido\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[1] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[2\] GND " "Pin DadoLido\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[2] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[3\] GND " "Pin DadoLido\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[3] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[4\] GND " "Pin DadoLido\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[4] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[5\] GND " "Pin DadoLido\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[5] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[6\] GND " "Pin DadoLido\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[6] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[7\] GND " "Pin DadoLido\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[7] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[8\] GND " "Pin DadoLido\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[8] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[9\] GND " "Pin DadoLido\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[9] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[10\] GND " "Pin DadoLido\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[10] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[11\] GND " "Pin DadoLido\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[11] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[12\] GND " "Pin DadoLido\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[12] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[13\] GND " "Pin DadoLido\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[13] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[14\] GND " "Pin DadoLido\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[14] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[15\] GND " "Pin DadoLido\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[15] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[16\] GND " "Pin DadoLido\[16\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[16] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[17\] GND " "Pin DadoLido\[17\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[17] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[18\] GND " "Pin DadoLido\[18\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[18] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[19\] GND " "Pin DadoLido\[19\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[19] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[20\] GND " "Pin DadoLido\[20\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[20] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[21\] GND " "Pin DadoLido\[21\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[21] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[22\] GND " "Pin DadoLido\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[22] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[23\] GND " "Pin DadoLido\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[23] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[24\] GND " "Pin DadoLido\[24\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[24] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[25\] GND " "Pin DadoLido\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[25] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[26\] GND " "Pin DadoLido\[26\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[26] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[27\] GND " "Pin DadoLido\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[27] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[28\] GND " "Pin DadoLido\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[28] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[29\] GND " "Pin DadoLido\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[29] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[30\] GND " "Pin DadoLido\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[30] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DadoLido\[31\] GND " "Pin DadoLido\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DadoLido[31] } } } { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1669411124072 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1669411124072 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1669411124076 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 7 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 7 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5309 " "Peak virtual memory: 5309 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669411124553 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 25 18:18:44 2022 " "Processing ended: Fri Nov 25 18:18:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669411124553 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669411124553 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669411124553 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669411124553 ""}
