# Description

This repo is contain the implementation of risc-v in verilog. Currently it implements basic instruction and more will be implemented later. For the the synthesis and ASIC design, opensource digital design suit **QFlow** is used (http://opencircuitdesign.com/qflow/).  


# Folder structure
```
```
risc-v
│   readme.md
|   .gitignore   
│  project_vars.sh
│  qflow_exec.sh
│  qflow_vars.sh
└───layout
└───log
└───source
└───synthesis
└───verify
└───img
```
```

## Timing Diagram
![Image of uProcessor Timing Diagram](img/gtkwave_001.JPG)