[2025-09-17 09:51:21] START suite=qualcomm_srv trace=srv478_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv478_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2612475 heartbeat IPC: 3.828 cumulative IPC: 3.828 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5064297 heartbeat IPC: 4.079 cumulative IPC: 3.949 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5064297 cumulative IPC: 3.949 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5064297 cumulative IPC: 3.949 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14225810 heartbeat IPC: 1.092 cumulative IPC: 1.092 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 23469622 heartbeat IPC: 1.082 cumulative IPC: 1.087 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 32633830 heartbeat IPC: 1.091 cumulative IPC: 1.088 (Simulation time: 00 hr 04 min 53 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 41823887 heartbeat IPC: 1.088 cumulative IPC: 1.088 (Simulation time: 00 hr 06 min 03 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 50951463 heartbeat IPC: 1.096 cumulative IPC: 1.09 (Simulation time: 00 hr 07 min 15 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 60142523 heartbeat IPC: 1.088 cumulative IPC: 1.089 (Simulation time: 00 hr 08 min 26 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 69293688 heartbeat IPC: 1.093 cumulative IPC: 1.09 (Simulation time: 00 hr 09 min 38 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 78490157 heartbeat IPC: 1.087 cumulative IPC: 1.09 (Simulation time: 00 hr 10 min 51 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv478_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000017 cycles: 87654489 heartbeat IPC: 1.091 cumulative IPC: 1.09 (Simulation time: 00 hr 12 min 05 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 91932669 cumulative IPC: 1.088 (Simulation time: 00 hr 13 min 15 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 91932669 cumulative IPC: 1.088 (Simulation time: 00 hr 13 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv478_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.088 instructions: 100000002 cycles: 91932669
CPU 0 Branch Prediction Accuracy: 90.96% MPKI: 15.91 Average ROB Occupancy at Mispredict: 25.78
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3857
BRANCH_INDIRECT: 0.414
BRANCH_CONDITIONAL: 12.97
BRANCH_DIRECT_CALL: 0.9258
BRANCH_INDIRECT_CALL: 0.6004
BRANCH_RETURN: 0.618


====Backend Stall Breakdown====
ROB_STALL: 96800
LQ_STALL: 0
SQ_STALL: 554538


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 97.790695
REPLAY_LOAD: 76.92424
NON_REPLAY_LOAD: 20.597317

== Total ==
ADDR_TRANS: 4205
REPLAY_LOAD: 5077
NON_REPLAY_LOAD: 87518

== Counts ==
ADDR_TRANS: 43
REPLAY_LOAD: 66
NON_REPLAY_LOAD: 4249

cpu0->cpu0_STLB TOTAL        ACCESS:    1853086 HIT:    1848967 MISS:       4119 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1853086 HIT:    1848967 MISS:       4119 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 218 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8337608 HIT:    7113022 MISS:    1224586 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6771817 HIT:    5734852 MISS:    1036965 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     562000 HIT:     410858 MISS:     151142 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     996300 HIT:     966739 MISS:      29561 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7491 HIT:        573 MISS:       6918 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.49 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14909446 HIT:    8015643 MISS:    6893803 MSHR_MERGE:    1624011
cpu0->cpu0_L1I LOAD         ACCESS:   14909446 HIT:    8015643 MISS:    6893803 MSHR_MERGE:    1624011
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30365419 HIT:   26790057 MISS:    3575362 MSHR_MERGE:    1503840
cpu0->cpu0_L1D LOAD         ACCESS:   17100911 HIT:   15221183 MISS:    1879728 MSHR_MERGE:     377703
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13256110 HIT:   11568070 MISS:    1688040 MSHR_MERGE:    1126034
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8398 HIT:        804 MISS:       7594 MSHR_MERGE:        103
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.52 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12378933 HIT:   10486780 MISS:    1892153 MSHR_MERGE:     950369
cpu0->cpu0_ITLB LOAD         ACCESS:   12378933 HIT:   10486780 MISS:    1892153 MSHR_MERGE:     950369
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.069 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28820566 HIT:   27593800 MISS:    1226766 MSHR_MERGE:     315464
cpu0->cpu0_DTLB LOAD         ACCESS:   28820566 HIT:   27593800 MISS:    1226766 MSHR_MERGE:     315464
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.919 cycles
cpu0->LLC TOTAL        ACCESS:    1439074 HIT:    1386140 MISS:      52934 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1036965 HIT:    1017836 MISS:      19129 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     151142 HIT:     121560 MISS:      29582 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     244049 HIT:     243796 MISS:        253 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6918 HIT:       2948 MISS:       3970 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 122.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3195
  ROW_BUFFER_MISS:      49480
  AVG DBUS CONGESTED CYCLE: 3.476
Channel 0 WQ ROW_BUFFER_HIT:       1001
  ROW_BUFFER_MISS:      22201
  FULL:          0
Channel 0 REFRESHES ISSUED:       7661

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       510077       427063        94374         2612
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           96          379          268
  STLB miss resolved @ L2C                0           48          120          302           82
  STLB miss resolved @ LLC                0          124          239         1485          689
  STLB miss resolved @ MEM                0            1          317         2125         2172

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             161732        51053      1205417       183669          361
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           64           91           21
  STLB miss resolved @ L2C                0           49           49           45           10
  STLB miss resolved @ LLC                0           45          143          373           59
  STLB miss resolved @ MEM                0            0           68          229           91
[2025-09-17 10:04:37] END   suite=qualcomm_srv trace=srv478_ap (rc=0)
