Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jan 30 11:36:57 2026
| Host         : E10-E21C6500 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  226         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (90)
6. checking no_output_delay (72)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (90)
-------------------------------
 There are 90 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (72)
--------------------------------
 There are 72 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.663        0.000                      0                 2819        0.120        0.000                      0                 2819        3.750        0.000                       0                   891  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.663        0.000                      0                 2819        0.120        0.000                      0                 2819        3.750        0.000                       0                   891  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.328ns  (logic 1.657ns (22.611%)  route 5.671ns (77.389%))
  Logic Levels:           6  (LUT3=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y29         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start_reg_reg/Q
                         net (fo=18, routed)          0.922     2.373    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start_reg
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.329     2.702 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_6__0/O
                         net (fo=2, routed)           0.906     3.607    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_6
    SLICE_X33Y28         LUT6 (Prop_lut6_I3_O)        0.326     3.933 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_20/O
                         net (fo=1, routed)           0.686     4.619    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_2_0
    SLICE_X26Y29         LUT6 (Prop_lut6_I4_O)        0.124     4.743 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_6/O
                         net (fo=1, routed)           0.449     5.192    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.316 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_2/O
                         net (fo=32, routed)          1.521     6.837    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__22/A0
    SLICE_X34Y23         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     6.961 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__22/SP/O
                         net (fo=1, routed)           1.188     8.149    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__22_n_0
    SLICE_X31Y21         LUT3 (Prop_lut3_I0_O)        0.152     8.301 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[11]_i_1/O
                         net (fo=1, routed)           0.000     8.301    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[11]
    SLICE_X31Y21         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
    SLICE_X31Y21         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[11]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[11]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 1.621ns (22.598%)  route 5.553ns (77.402%))
  Logic Levels:           6  (LUT3=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y33         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/Q
                         net (fo=19, routed)          1.049     2.540    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]_2[2]
    SLICE_X27Y30         LUT3 (Prop_lut3_I2_O)        0.150     2.690 f  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[15]_i_10/O
                         net (fo=8, routed)           0.721     3.411    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_6_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I4_O)        0.332     3.743 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22/O
                         net (fo=1, routed)           0.888     4.630    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.124     4.754 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=1, routed)           0.441     5.195    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.319 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.299     6.618    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__26/A1
    SLICE_X34Y23         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.221     6.840 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__26/SP/O
                         net (fo=1, routed)           1.155     7.995    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__26_n_0
    SLICE_X33Y23         LUT3 (Prop_lut3_I0_O)        0.152     8.147 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[13]_i_1/O
                         net (fo=1, routed)           0.000     8.147    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[13]
    SLICE_X33Y23         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
    SLICE_X33Y23         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[13]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.895ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 1.375ns (19.377%)  route 5.721ns (80.623%))
  Logic Levels:           5  (LUT3=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=21, routed)          1.553     3.044    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]_2[6]
    SLICE_X26Y29         LUT3 (Prop_lut3_I1_O)        0.146     3.190 f  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0_i_14/O
                         net (fo=5, routed)           1.078     4.268    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.328     4.596 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15/O
                         net (fo=1, routed)           0.943     5.539    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.663 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.291     6.954    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__13/A3
    SLICE_X32Y20         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.107     7.061 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__13/SP/O
                         net (fo=1, routed)           0.856     7.917    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__13_n_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I2_O)        0.152     8.069 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[7]_i_1/O
                         net (fo=1, routed)           0.000     8.069    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[7]
    SLICE_X33Y20         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
    SLICE_X33Y20         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y20         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[7]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  2.895    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.989ns  (logic 1.375ns (19.673%)  route 5.614ns (80.327%))
  Logic Levels:           5  (LUT3=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=21, routed)          1.553     3.044    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]_2[6]
    SLICE_X26Y29         LUT3 (Prop_lut3_I1_O)        0.146     3.190 f  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0_i_14/O
                         net (fo=5, routed)           1.078     4.268    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.328     4.596 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15/O
                         net (fo=1, routed)           0.943     5.539    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.663 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.184     6.847    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__29/A3
    SLICE_X32Y23         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.107     6.954 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__29/SP/O
                         net (fo=1, routed)           0.856     7.810    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__29_n_0
    SLICE_X33Y23         LUT3 (Prop_lut3_I2_O)        0.152     7.962 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[15]_i_2/O
                         net (fo=1, routed)           0.000     7.962    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[15]
    SLICE_X33Y23         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
    SLICE_X33Y23         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.944ns  (logic 1.347ns (19.398%)  route 5.597ns (80.602%))
  Logic Levels:           5  (LUT3=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=21, routed)          1.553     3.044    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]_2[6]
    SLICE_X26Y29         LUT3 (Prop_lut3_I1_O)        0.146     3.190 f  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0_i_14/O
                         net (fo=5, routed)           1.078     4.268    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.328     4.596 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15/O
                         net (fo=1, routed)           0.943     5.539    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.663 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.208     6.870    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__8/A3
    SLICE_X34Y22         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.107     6.977 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__8/SP/O
                         net (fo=1, routed)           0.815     7.793    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__8_n_0
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.124     7.917 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[4]_i_1/O
                         net (fo=1, routed)           0.000     7.917    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[4]
    SLICE_X33Y22         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
    SLICE_X33Y22         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[4]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.949ns  (logic 1.097ns (15.780%)  route 5.853ns (84.220%))
  Logic Levels:           5  (LUT3=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=21, routed)          1.553     3.044    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]_2[6]
    SLICE_X26Y29         LUT3 (Prop_lut3_I1_O)        0.146     3.190 f  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0_i_14/O
                         net (fo=5, routed)           1.078     4.268    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.328     4.596 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15/O
                         net (fo=1, routed)           0.943     5.539    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.663 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.333     6.996    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__5/A3
    SLICE_X32Y22         RAMS32 (Prop_rams32_ADR3_O)
                                                     -0.171     6.825 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__5/SP/O
                         net (fo=1, routed)           0.946     7.770    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__5_n_0
    SLICE_X33Y22         LUT3 (Prop_lut3_I2_O)        0.152     7.922 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[3]_i_1/O
                         net (fo=1, routed)           0.000     7.922    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[3]
    SLICE_X33Y22         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
    SLICE_X33Y22         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[3]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.949ns  (logic 1.278ns (18.390%)  route 5.671ns (81.610%))
  Logic Levels:           5  (LUT3=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=21, routed)          1.553     3.044    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]_2[6]
    SLICE_X26Y29         LUT3 (Prop_lut3_I1_O)        0.146     3.190 f  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0_i_14/O
                         net (fo=5, routed)           1.078     4.268    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.328     4.596 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15/O
                         net (fo=1, routed)           0.943     5.539    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.663 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.291     6.954    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__1/A3
    SLICE_X32Y20         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.010     6.964 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__1/SP/O
                         net (fo=1, routed)           0.806     7.770    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__1_n_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I2_O)        0.152     7.922 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[1]_i_1/O
                         net (fo=1, routed)           0.000     7.922    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[1]
    SLICE_X33Y20         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
    SLICE_X33Y20         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y20         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.890ns  (logic 1.364ns (19.798%)  route 5.526ns (80.202%))
  Logic Levels:           5  (LUT3=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=21, routed)          1.553     3.044    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]_2[6]
    SLICE_X26Y29         LUT3 (Prop_lut3_I1_O)        0.146     3.190 f  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0_i_14/O
                         net (fo=5, routed)           1.078     4.268    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.328     4.596 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15/O
                         net (fo=1, routed)           0.943     5.539    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.663 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.317     6.980    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__0/A3
    SLICE_X32Y21         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124     7.104 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__0/SP/O
                         net (fo=1, routed)           0.634     7.739    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__0_n_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.124     7.863 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[0]_i_1/O
                         net (fo=1, routed)           0.000     7.863    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[0]
    SLICE_X33Y20         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
    SLICE_X33Y20         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y20         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.930ns  (logic 1.375ns (19.841%)  route 5.555ns (80.159%))
  Logic Levels:           5  (LUT3=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=21, routed)          1.553     3.044    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]_2[6]
    SLICE_X26Y29         LUT3 (Prop_lut3_I1_O)        0.146     3.190 f  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0_i_14/O
                         net (fo=5, routed)           1.078     4.268    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.328     4.596 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15/O
                         net (fo=1, routed)           0.943     5.539    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.663 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.333     6.996    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__9/A3
    SLICE_X32Y22         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.107     7.103 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__9/SP/O
                         net (fo=1, routed)           0.648     7.751    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__9_n_0
    SLICE_X33Y22         LUT3 (Prop_lut3_I2_O)        0.152     7.903 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[5]_i_1/O
                         net (fo=1, routed)           0.000     7.903    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[5]
    SLICE_X33Y22         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
    SLICE_X33Y22         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[5]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__15/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 1.269ns (21.095%)  route 4.747ns (78.905%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=21, routed)          1.553     3.044    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]_2[6]
    SLICE_X26Y29         LUT3 (Prop_lut3_I1_O)        0.146     3.190 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0_i_14/O
                         net (fo=5, routed)           0.794     3.984    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I4_O)        0.328     4.312 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/q0[15]_i_21/O
                         net (fo=1, routed)           0.716     5.027    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432/flow_control_loop_pipe_sequential_init_U/q0_reg[0]_2
    SLICE_X29Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.151 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432/flow_control_loop_pipe_sequential_init_U/q0[15]_i_9/O
                         net (fo=18, routed)          0.950     6.101    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/address0[0]
    SLICE_X33Y23         LUT3 (Prop_lut3_I2_O)        0.153     6.254 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/ram_reg_0_15_0_0_i_1/O
                         net (fo=16, routed)          0.735     6.989    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__15/WE
    SLICE_X30Y21         RAMS32                                       r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__15/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__15/WCLK
    SLICE_X30Y21         RAMS32                                       r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__15/SP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y21         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.736    10.153    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__15/SP
  -------------------------------------------------------------------
                         required time                         10.153    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  3.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_a_V_keep_V_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.615%)  route 0.122ns (46.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_a_V_keep_V_U/ap_clk
    SLICE_X37Y32         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_a_V_keep_V_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_a_V_keep_V_U/data_p1_reg[0]/Q
                         net (fo=3, routed)           0.122     0.673    bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0/D
    SLICE_X38Y31         RAMS32                                       r  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.432     0.432    bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0/WCLK
    SLICE_X38Y31         RAMS32                                       r  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X38Y31         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     0.553    bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__22/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/ap_clk
    SLICE_X35Y23         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/data_p1_reg[11]/Q
                         net (fo=2, routed)           0.122     0.673    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__22/D
    SLICE_X34Y23         RAMS32                                       r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.432     0.432    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__22/WCLK
    SLICE_X34Y23         RAMS32                                       r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__22/SP/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X34Y23         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     0.553    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__22/SP
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/data_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__5/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/ap_clk
    SLICE_X33Y21         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/data_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/data_p1_reg[3]/Q
                         net (fo=2, routed)           0.122     0.673    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__5/D
    SLICE_X32Y22         RAMS32                                       r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.432     0.432    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__5/WCLK
    SLICE_X32Y22         RAMS32                                       r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__5/SP/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X32Y22         RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     0.552    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__5/SP
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/data_p1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__12/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.505%)  route 0.128ns (47.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/ap_clk
    SLICE_X35Y21         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/data_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/data_p1_reg[6]/Q
                         net (fo=2, routed)           0.128     0.679    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__12/D
    SLICE_X32Y21         RAMS32                                       r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.432     0.432    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__12/WCLK
    SLICE_X32Y21         RAMS32                                       r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__12/SP/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X32Y21         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     0.556    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__12/SP
  -------------------------------------------------------------------
                         required time                         -0.556    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.751%)  route 0.126ns (47.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/ap_clk
    SLICE_X35Y21         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/data_p1_reg[0]/Q
                         net (fo=2, routed)           0.126     0.677    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0/D
    SLICE_X32Y20         RAMS32                                       r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.432     0.432    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0/WCLK
    SLICE_X32Y20         RAMS32                                       r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X32Y20         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     0.553    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/q1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.410     0.410    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/ap_clk
    SLICE_X40Y23         FDRE                                         r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/q1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/q1_reg[19]/Q
                         net (fo=1, routed)           0.053     0.604    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/q1[19]
    SLICE_X41Y23         FDRE                                         r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.432     0.432    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/ap_clk
    SLICE_X41Y23         FDRE                                         r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rdata_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y23         FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X25Y21         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p2_reg[5]/Q
                         net (fo=1, routed)           0.057     0.609    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p2_0[5]
    SLICE_X24Y21         LUT4 (Prop_lut4_I0_O)        0.045     0.654 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.654    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/p_0_in[5]
    SLICE_X24Y21         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X24Y21         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X24Y21         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/ap_loop_exit_ready_pp0_iter1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.254%)  route 0.087ns (31.746%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/ap_clk
    SLICE_X35Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/ap_loop_exit_ready_pp0_iter1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/ap_loop_exit_ready_pp0_iter1_reg_reg/Q
                         net (fo=5, routed)           0.087     0.638    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg
    SLICE_X34Y33         LUT4 (Prop_lut4_I2_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/flow_control_loop_pipe_sequential_init_U/ap_done_cache_i_1__2/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/flow_control_loop_pipe_sequential_init_U/ap_done_cache_i_1__2_n_0
    SLICE_X34Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X34Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X23Y24         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p2_reg[12]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p2_0[12]
    SLICE_X22Y24         LUT4 (Prop_lut4_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1[12]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/p_0_in[12]
    SLICE_X22Y24         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X22Y24         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X22Y24         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X23Y22         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p2_reg[9]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p2_0[9]
    SLICE_X22Y22         LUT4 (Prop_lut4_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/p_0_in[9]
    SLICE_X22Y22         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X22Y22         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X22Y22         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y8    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387/mac_muladd_16s_16s_16ns_16_4_1_U15/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y7    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/mac_muladd_16s_16s_16ns_16_4_1_U20/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y7    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405/mac_muladd_16s_16s_16ns_16_4_1_U25/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y10   bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414/mac_muladd_16s_16s_16ns_16_4_1_U30/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y8    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423/mac_muladd_16s_16s_16ns_16_4_1_U35/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y9    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432/mac_muladd_16s_16s_16ns_16_4_1_U40/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y11   bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441/mac_muladd_16s_16s_16ns_16_4_1_U45/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y10   bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450/mac_muladd_16s_16s_16ns_16_4_1_U50/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y9    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/mac_muladd_16s_16s_16ns_16_4_1_U55/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y6    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/mac_muladd_16s_16s_16ns_16_4_1_U9/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y24  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y24  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y24  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y24  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y26  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y26  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y26  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y26  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y26  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y26  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y24  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y24  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y24  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y24  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y26  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y26  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y26  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y26  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y26  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y26  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_DATA_IN_B_arvalid
                            (input port)
  Destination:            s_axi_DATA_IN_B_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.099ns  (logic 0.153ns (7.289%)  route 1.946ns (92.711%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_DATA_IN_B_arvalid (IN)
                         net (fo=9, unset)            0.973     0.973    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/s_axi_DATA_IN_B_ARVALID
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.153     1.126 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/s_axi_DATA_IN_B_WREADY_INST_0/O
                         net (fo=0)                   0.973     2.099    s_axi_DATA_IN_B_wready
                                                                      r  s_axi_DATA_IN_B_wready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_DATA_IN_B_arvalid
                            (input port)
  Destination:            s_axi_DATA_IN_B_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.863ns  (logic 0.043ns (4.981%)  route 0.820ns (95.019%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_DATA_IN_B_arvalid (IN)
                         net (fo=9, unset)            0.410     0.410    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/s_axi_DATA_IN_B_ARVALID
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.043     0.453 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/s_axi_DATA_IN_B_WREADY_INST_0/O
                         net (fo=0)                   0.410     0.863    s_axi_DATA_IN_B_wready
                                                                      r  s_axi_DATA_IN_B_wready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/wstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_DATA_IN_B_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.906ns  (logic 0.608ns (20.920%)  route 2.298ns (79.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/ap_clk
    SLICE_X40Y24         FDSE                                         r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/wstate_reg[1]/Q
                         net (fo=13, routed)          1.325     2.754    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/wstate[1]
    SLICE_X40Y24         LUT2 (Prop_lut2_I0_O)        0.152     2.906 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/s_axi_DATA_IN_B_BVALID_INST_0/O
                         net (fo=0)                   0.973     3.879    s_axi_DATA_IN_B_bvalid
                                                                      r  s_axi_DATA_IN_B_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/wstate_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_DATA_IN_B_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.454ns  (logic 0.609ns (24.821%)  route 1.845ns (75.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/ap_clk
    SLICE_X40Y24         FDSE                                         r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/wstate_reg[0]/Q
                         net (fo=13, routed)          0.872     2.301    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/wstate[0]
    SLICE_X42Y23         LUT5 (Prop_lut5_I1_O)        0.153     2.454 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/s_axi_DATA_IN_B_WREADY_INST_0/O
                         net (fo=0)                   0.973     3.427    s_axi_DATA_IN_B_wready
                                                                      r  s_axi_DATA_IN_B_wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_DATA_IN_B_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.423ns  (logic 0.580ns (23.941%)  route 1.843ns (76.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/ap_clk
    SLICE_X40Y22         FDRE                                         r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rstate_reg[0]/Q
                         net (fo=12, routed)          0.870     2.299    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rstate[0]
    SLICE_X42Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.423 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/s_axi_DATA_IN_B_ARREADY_INST_0/O
                         net (fo=0)                   0.973     3.396    s_axi_DATA_IN_B_arready
                                                                      r  s_axi_DATA_IN_B_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b_read_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_DATA_IN_B_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.390ns  (logic 0.636ns (26.612%)  route 1.754ns (73.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/ap_clk
    SLICE_X42Y23         FDRE                                         r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b_read_reg/Q
                         net (fo=34, routed)          0.781     2.272    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b_read
    SLICE_X40Y22         LUT3 (Prop_lut3_I2_O)        0.118     2.390 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/s_axi_DATA_IN_B_RVALID_INST_0/O
                         net (fo=0)                   0.973     3.363    s_axi_DATA_IN_B_rvalid
                                                                      r  s_axi_DATA_IN_B_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/wstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_DATA_IN_B_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.263ns  (logic 0.608ns (26.864%)  route 1.655ns (73.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/ap_clk
    SLICE_X40Y24         FDSE                                         r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/wstate_reg[1]/Q
                         net (fo=13, routed)          0.682     2.111    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/wstate[1]
    SLICE_X40Y24         LUT2 (Prop_lut2_I0_O)        0.152     2.263 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/s_axi_DATA_IN_B_AWREADY_INST_0/O
                         net (fo=0)                   0.973     3.236    s_axi_DATA_IN_B_awready
                                                                      r  s_axi_DATA_IN_B_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X22Y24         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[12]/Q
                         net (fo=0)                   0.973     2.464    result_tdata[12]
                                                                      r  result_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X22Y24         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[15]/Q
                         net (fo=0)                   0.973     2.464    result_tdata[15]
                                                                      r  result_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_tdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X22Y22         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[9]/Q
                         net (fo=0)                   0.973     2.464    result_tdata[9]
                                                                      r  result_tdata[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CTRL_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X32Y38         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, unset)            0.973     2.464    s_axi_CTRL_awready
                                                                      r  s_axi_CTRL_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CTRL_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X32Y38         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, unset)            0.973     2.464    s_axi_CTRL_bvalid
                                                                      r  s_axi_CTRL_bvalid (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CTRL_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X27Y38         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/Q
                         net (fo=2, unset)            0.410     0.948    s_axi_CTRL_rvalid
                                                                      r  s_axi_CTRL_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_DATA_IN_B_rdata[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.410     0.410    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/ap_clk
    SLICE_X37Y22         FDRE                                         r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rdata_reg[23]/Q
                         net (fo=0)                   0.410     0.948    s_axi_DATA_IN_B_rdata[23]
                                                                      r  s_axi_DATA_IN_B_rdata[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_DATA_IN_B_rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.410     0.410    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/ap_clk
    SLICE_X41Y23         FDRE                                         r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rdata_reg[2]/Q
                         net (fo=0)                   0.410     0.948    s_axi_DATA_IN_B_rdata[2]
                                                                      r  s_axi_DATA_IN_B_rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_DATA_IN_B_rdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.410     0.410    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/ap_clk
    SLICE_X41Y23         FDRE                                         r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rdata_reg[3]/Q
                         net (fo=0)                   0.410     0.948    s_axi_DATA_IN_B_rdata[3]
                                                                      r  s_axi_DATA_IN_B_rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_DATA_IN_B_rdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.410     0.410    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/ap_clk
    SLICE_X41Y23         FDRE                                         r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rdata_reg[4]/Q
                         net (fo=0)                   0.410     0.948    s_axi_DATA_IN_B_rdata[4]
                                                                      r  s_axi_DATA_IN_B_rdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_DATA_IN_B_rdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.410     0.410    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/ap_clk
    SLICE_X41Y23         FDRE                                         r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/rdata_reg[7]/Q
                         net (fo=0)                   0.410     0.948    s_axi_DATA_IN_B_rdata[7]
                                                                      r  s_axi_DATA_IN_B_rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X29Y37         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.410     0.961    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X25Y22         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[0]/Q
                         net (fo=0)                   0.410     0.961    result_tdata[0]
                                                                      r  result_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X21Y20         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[10]/Q
                         net (fo=0)                   0.410     0.961    result_tdata[10]
                                                                      r  result_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X21Y20         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.410     0.961    result_tdata[11]
                                                                      r  result_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           840 Endpoints
Min Delay           840 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.047ns  (logic 0.124ns (2.457%)  route 4.923ns (97.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=21, unset)           0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=158, routed)         3.950     5.047    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_rst_n_inv
    SLICE_X39Y29         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X39Y29         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/state_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.047ns  (logic 0.124ns (2.457%)  route 4.923ns (97.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=21, unset)           0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=158, routed)         3.950     5.047    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_rst_n_inv
    SLICE_X39Y29         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X39Y29         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/state_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.047ns  (logic 0.124ns (2.457%)  route 4.923ns (97.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=21, unset)           0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=158, routed)         3.950     5.047    bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/ap_rst_n_inv
    SLICE_X39Y29         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/ap_clk
    SLICE_X39Y29         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.047ns  (logic 0.124ns (2.457%)  route 4.923ns (97.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=21, unset)           0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=158, routed)         3.950     5.047    bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/ap_rst_n_inv
    SLICE_X39Y29         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/ap_clk
    SLICE_X39Y29         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/ack_in_t_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.047ns  (logic 0.124ns (2.457%)  route 4.923ns (97.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=21, unset)           0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=158, routed)         3.950     5.047    bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/ap_rst_n_inv
    SLICE_X39Y29         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/ack_in_t_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/ap_clk
    SLICE_X39Y29         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/ack_in_t_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.025ns  (logic 0.124ns (2.468%)  route 4.901ns (97.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=21, unset)           0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=158, routed)         3.928     5.025    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405/ap_rst_n_inv
    SLICE_X24Y30         FDSE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405/ap_clk
    SLICE_X24Y30         FDSE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405/ap_enable_reg_pp0_iter0_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.025ns  (logic 0.124ns (2.468%)  route 4.901ns (97.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=21, unset)           0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=158, routed)         3.928     5.025    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405/ap_rst_n_inv
    SLICE_X24Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405/ap_enable_reg_pp0_iter0_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405/ap_clk
    SLICE_X24Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405/ap_enable_reg_pp0_iter0_reg_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b_read_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.915ns  (logic 0.124ns (2.523%)  route 4.791ns (97.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=21, unset)           0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=158, routed)         3.818     4.915    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/ap_rst_n_inv
    SLICE_X42Y23         FDRE                                         r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b_read_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924     0.924    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/ap_clk
    SLICE_X42Y23         FDRE                                         r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b_read_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b_write_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.915ns  (logic 0.124ns (2.523%)  route 4.791ns (97.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=21, unset)           0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=158, routed)         3.818     4.915    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/ap_rst_n_inv
    SLICE_X42Y23         FDRE                                         r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b_write_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924     0.924    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/ap_clk
    SLICE_X42Y23         FDRE                                         r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b_write_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.893ns  (logic 0.124ns (2.534%)  route 4.769ns (97.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=21, unset)           0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=158, routed)         3.796     4.893    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_DATA_IN_B_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_0_0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_DATA_IN_B_wdata[0] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_0_0/D
    SLICE_X38Y24         RAMD32                                       r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_0_0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.432     0.432    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_0_0/WCLK
    SLICE_X38Y24         RAMD32                                       r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_0_0/DP/CLK

Slack:                    inf
  Source:                 s_axi_DATA_IN_B_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_DATA_IN_B_wdata[0] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_0_0/D
    SLICE_X38Y24         RAMD32                                       r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.432     0.432    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_0_0/WCLK
    SLICE_X38Y24         RAMD32                                       r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_0_0/SP/CLK

Slack:                    inf
  Source:                 s_axi_DATA_IN_B_wdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_10_10/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_DATA_IN_B_wdata[10] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_10_10/D
    SLICE_X36Y26         RAMD32                                       r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_10_10/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.432     0.432    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_10_10/WCLK
    SLICE_X36Y26         RAMD32                                       r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_10_10/DP/CLK

Slack:                    inf
  Source:                 s_axi_DATA_IN_B_wdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_10_10/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_DATA_IN_B_wdata[10] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_10_10/D
    SLICE_X36Y26         RAMD32                                       r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.432     0.432    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_10_10/WCLK
    SLICE_X36Y26         RAMD32                                       r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_10_10/SP/CLK

Slack:                    inf
  Source:                 s_axi_DATA_IN_B_wdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_11_11/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_DATA_IN_B_wdata[11] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_11_11/D
    SLICE_X36Y26         RAMD32                                       r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_11_11/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.432     0.432    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_11_11/WCLK
    SLICE_X36Y26         RAMD32                                       r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_11_11/DP/CLK

Slack:                    inf
  Source:                 s_axi_DATA_IN_B_wdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_11_11/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_DATA_IN_B_wdata[11] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_11_11/D
    SLICE_X36Y26         RAMD32                                       r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.432     0.432    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_11_11/WCLK
    SLICE_X36Y26         RAMD32                                       r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_11_11/SP/CLK

Slack:                    inf
  Source:                 s_axi_DATA_IN_B_wdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_12_12/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_DATA_IN_B_wdata[12] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_12_12/D
    SLICE_X36Y26         RAMD32                                       r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_12_12/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.432     0.432    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_12_12/WCLK
    SLICE_X36Y26         RAMD32                                       r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_12_12/DP/CLK

Slack:                    inf
  Source:                 s_axi_DATA_IN_B_wdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_12_12/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_DATA_IN_B_wdata[12] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_12_12/D
    SLICE_X36Y26         RAMD32                                       r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.432     0.432    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_12_12/WCLK
    SLICE_X36Y26         RAMD32                                       r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_12_12/SP/CLK

Slack:                    inf
  Source:                 s_axi_DATA_IN_B_wdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_13_13/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_DATA_IN_B_wdata[13] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_13_13/D
    SLICE_X36Y26         RAMD32                                       r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_13_13/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.432     0.432    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_13_13/WCLK
    SLICE_X36Y26         RAMD32                                       r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_13_13/DP/CLK

Slack:                    inf
  Source:                 s_axi_DATA_IN_B_wdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_13_13/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_DATA_IN_B_wdata[13] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_13_13/D
    SLICE_X36Y26         RAMD32                                       r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.432     0.432    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_13_13/WCLK
    SLICE_X36Y26         RAMD32                                       r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_0_15_13_13/SP/CLK





