///Register `DOEPEACHMSK1` reader
pub type R = crate::R<DOEPEACHMSK1rs>;
///Register `DOEPEACHMSK1` writer
pub type W = crate::W<DOEPEACHMSK1rs>;
///Field `XFRCM` reader - Transfer completed interrupt mask
pub type XFRCM_R = crate::BitReader;
///Field `XFRCM` writer - Transfer completed interrupt mask
pub type XFRCM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EPDM` reader - Endpoint disabled interrupt mask
pub type EPDM_R = crate::BitReader;
///Field `EPDM` writer - Endpoint disabled interrupt mask
pub type EPDM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TOM` reader - Timeout condition mask
pub type TOM_R = crate::BitReader;
///Field `TOM` writer - Timeout condition mask
pub type TOM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ITTXFEMSK` reader - IN token received when TxFIFO empty mask
pub type ITTXFEMSK_R = crate::BitReader;
///Field `ITTXFEMSK` writer - IN token received when TxFIFO empty mask
pub type ITTXFEMSK_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `INEPNMM` reader - IN token received with EP mismatch mask
pub type INEPNMM_R = crate::BitReader;
///Field `INEPNMM` writer - IN token received with EP mismatch mask
pub type INEPNMM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `INEPNEM` reader - IN endpoint NAK effective mask
pub type INEPNEM_R = crate::BitReader;
///Field `INEPNEM` writer - IN endpoint NAK effective mask
pub type INEPNEM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TXFURM` reader - OUT packet error mask
pub type TXFURM_R = crate::BitReader;
///Field `TXFURM` writer - OUT packet error mask
pub type TXFURM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `BIM` reader - BNA interrupt mask
pub type BIM_R = crate::BitReader;
///Field `BIM` writer - BNA interrupt mask
pub type BIM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `BERRM` reader - Bubble error interrupt mask
pub type BERRM_R = crate::BitReader;
///Field `BERRM` writer - Bubble error interrupt mask
pub type BERRM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `NAKM` reader - NAK interrupt mask
pub type NAKM_R = crate::BitReader;
///Field `NAKM` writer - NAK interrupt mask
pub type NAKM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `NYETM` reader - NYET interrupt mask
pub type NYETM_R = crate::BitReader;
///Field `NYETM` writer - NYET interrupt mask
pub type NYETM_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - Transfer completed interrupt mask
    #[inline(always)]
    pub fn xfrcm(&self) -> XFRCM_R {
        XFRCM_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - Endpoint disabled interrupt mask
    #[inline(always)]
    pub fn epdm(&self) -> EPDM_R {
        EPDM_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 3 - Timeout condition mask
    #[inline(always)]
    pub fn tom(&self) -> TOM_R {
        TOM_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - IN token received when TxFIFO empty mask
    #[inline(always)]
    pub fn ittxfemsk(&self) -> ITTXFEMSK_R {
        ITTXFEMSK_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - IN token received with EP mismatch mask
    #[inline(always)]
    pub fn inepnmm(&self) -> INEPNMM_R {
        INEPNMM_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - IN endpoint NAK effective mask
    #[inline(always)]
    pub fn inepnem(&self) -> INEPNEM_R {
        INEPNEM_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 8 - OUT packet error mask
    #[inline(always)]
    pub fn txfurm(&self) -> TXFURM_R {
        TXFURM_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - BNA interrupt mask
    #[inline(always)]
    pub fn bim(&self) -> BIM_R {
        BIM_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 12 - Bubble error interrupt mask
    #[inline(always)]
    pub fn berrm(&self) -> BERRM_R {
        BERRM_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - NAK interrupt mask
    #[inline(always)]
    pub fn nakm(&self) -> NAKM_R {
        NAKM_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - NYET interrupt mask
    #[inline(always)]
    pub fn nyetm(&self) -> NYETM_R {
        NYETM_R::new(((self.bits >> 14) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DOEPEACHMSK1")
            .field("xfrcm", &self.xfrcm())
            .field("epdm", &self.epdm())
            .field("tom", &self.tom())
            .field("ittxfemsk", &self.ittxfemsk())
            .field("inepnmm", &self.inepnmm())
            .field("inepnem", &self.inepnem())
            .field("txfurm", &self.txfurm())
            .field("bim", &self.bim())
            .field("berrm", &self.berrm())
            .field("nakm", &self.nakm())
            .field("nyetm", &self.nyetm())
            .finish()
    }
}
impl W {
    ///Bit 0 - Transfer completed interrupt mask
    #[inline(always)]
    pub fn xfrcm(&mut self) -> XFRCM_W<DOEPEACHMSK1rs> {
        XFRCM_W::new(self, 0)
    }
    ///Bit 1 - Endpoint disabled interrupt mask
    #[inline(always)]
    pub fn epdm(&mut self) -> EPDM_W<DOEPEACHMSK1rs> {
        EPDM_W::new(self, 1)
    }
    ///Bit 3 - Timeout condition mask
    #[inline(always)]
    pub fn tom(&mut self) -> TOM_W<DOEPEACHMSK1rs> {
        TOM_W::new(self, 3)
    }
    ///Bit 4 - IN token received when TxFIFO empty mask
    #[inline(always)]
    pub fn ittxfemsk(&mut self) -> ITTXFEMSK_W<DOEPEACHMSK1rs> {
        ITTXFEMSK_W::new(self, 4)
    }
    ///Bit 5 - IN token received with EP mismatch mask
    #[inline(always)]
    pub fn inepnmm(&mut self) -> INEPNMM_W<DOEPEACHMSK1rs> {
        INEPNMM_W::new(self, 5)
    }
    ///Bit 6 - IN endpoint NAK effective mask
    #[inline(always)]
    pub fn inepnem(&mut self) -> INEPNEM_W<DOEPEACHMSK1rs> {
        INEPNEM_W::new(self, 6)
    }
    ///Bit 8 - OUT packet error mask
    #[inline(always)]
    pub fn txfurm(&mut self) -> TXFURM_W<DOEPEACHMSK1rs> {
        TXFURM_W::new(self, 8)
    }
    ///Bit 9 - BNA interrupt mask
    #[inline(always)]
    pub fn bim(&mut self) -> BIM_W<DOEPEACHMSK1rs> {
        BIM_W::new(self, 9)
    }
    ///Bit 12 - Bubble error interrupt mask
    #[inline(always)]
    pub fn berrm(&mut self) -> BERRM_W<DOEPEACHMSK1rs> {
        BERRM_W::new(self, 12)
    }
    ///Bit 13 - NAK interrupt mask
    #[inline(always)]
    pub fn nakm(&mut self) -> NAKM_W<DOEPEACHMSK1rs> {
        NAKM_W::new(self, 13)
    }
    ///Bit 14 - NYET interrupt mask
    #[inline(always)]
    pub fn nyetm(&mut self) -> NYETM_W<DOEPEACHMSK1rs> {
        NYETM_W::new(self, 14)
    }
}
/**OTG_HS device each OUT endpoint-1 interrupt register

You can [`read`](crate::Reg::read) this register and get [`doepeachmsk1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`doepeachmsk1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32F405.html#OTG_HS_DEVICE:DOEPEACHMSK1)*/
pub struct DOEPEACHMSK1rs;
impl crate::RegisterSpec for DOEPEACHMSK1rs {
    type Ux = u32;
}
///`read()` method returns [`doepeachmsk1::R`](R) reader structure
impl crate::Readable for DOEPEACHMSK1rs {}
///`write(|w| ..)` method takes [`doepeachmsk1::W`](W) writer structure
impl crate::Writable for DOEPEACHMSK1rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets DOEPEACHMSK1 to value 0
impl crate::Resettable for DOEPEACHMSK1rs {}
