
Button.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029e0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002aec  08002aec  00012aec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b10  08002b10  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  08002b10  08002b10  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b10  08002b10  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b10  08002b10  00012b10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b14  08002b14  00012b14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08002b18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000118  20000080  08002b98  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000198  08002b98  00020198  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a933  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fb9  00000000  00000000  0002a9dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b10  00000000  00000000  0002c998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009b0  00000000  00000000  0002d4a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b39  00000000  00000000  0002de58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000efcb  00000000  00000000  00045991  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082767  00000000  00000000  0005495c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d70c3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029c8  00000000  00000000  000d7118  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000080 	.word	0x20000080
 8000128:	00000000 	.word	0x00000000
 800012c:	08002ad4 	.word	0x08002ad4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000084 	.word	0x20000084
 8000148:	08002ad4 	.word	0x08002ad4

0800014c <IsButtonPress>:
int TimerForKeyPress[5] = {300,300,300,300,300};

int button_flag[5];
int button_LongPress_flag[5];

int IsButtonPress(int index) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (button_flag[index] == 1) {
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <IsButtonPress+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <IsButtonPress+0x22>
		button_flag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <IsButtonPress+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <IsButtonPress+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	200000b8 	.word	0x200000b8

08000180 <subKeyProcess>:


void subKeyProcess(int index) {
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	button_flag[index] = 1;
 8000188:	4a04      	ldr	r2, [pc, #16]	; (800019c <subKeyProcess+0x1c>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	2101      	movs	r1, #1
 800018e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	200000b8 	.word	0x200000b8

080001a0 <getIndex>:

int getIndex(int index) {
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	6078      	str	r0, [r7, #4]
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	2b03      	cmp	r3, #3
 80001ac:	d823      	bhi.n	80001f6 <getIndex+0x56>
 80001ae:	a201      	add	r2, pc, #4	; (adr r2, 80001b4 <getIndex+0x14>)
 80001b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001b4:	080001c5 	.word	0x080001c5
 80001b8:	080001d3 	.word	0x080001d3
 80001bc:	080001df 	.word	0x080001df
 80001c0:	080001eb 	.word	0x080001eb
	switch(index){
		case 0:
			return HAL_GPIO_ReadPin(BUTTON0_GPIO_Port, BUTTON0_Pin);
 80001c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001c8:	480e      	ldr	r0, [pc, #56]	; (8000204 <getIndex+0x64>)
 80001ca:	f001 fc57 	bl	8001a7c <HAL_GPIO_ReadPin>
 80001ce:	4603      	mov	r3, r0
 80001d0:	e013      	b.n	80001fa <getIndex+0x5a>
			break;
		case 1:
			return HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 80001d2:	2101      	movs	r1, #1
 80001d4:	480c      	ldr	r0, [pc, #48]	; (8000208 <getIndex+0x68>)
 80001d6:	f001 fc51 	bl	8001a7c <HAL_GPIO_ReadPin>
 80001da:	4603      	mov	r3, r0
 80001dc:	e00d      	b.n	80001fa <getIndex+0x5a>
			break;
		case 2:
			return HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 80001de:	2102      	movs	r1, #2
 80001e0:	4809      	ldr	r0, [pc, #36]	; (8000208 <getIndex+0x68>)
 80001e2:	f001 fc4b 	bl	8001a7c <HAL_GPIO_ReadPin>
 80001e6:	4603      	mov	r3, r0
 80001e8:	e007      	b.n	80001fa <getIndex+0x5a>
			break;
		case 3:
			return HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin);
 80001ea:	2104      	movs	r1, #4
 80001ec:	4806      	ldr	r0, [pc, #24]	; (8000208 <getIndex+0x68>)
 80001ee:	f001 fc45 	bl	8001a7c <HAL_GPIO_ReadPin>
 80001f2:	4603      	mov	r3, r0
 80001f4:	e001      	b.n	80001fa <getIndex+0x5a>
			break;
		default:
			break;
 80001f6:	bf00      	nop
	}
	return 0;
 80001f8:	2300      	movs	r3, #0
}
 80001fa:	4618      	mov	r0, r3
 80001fc:	3708      	adds	r7, #8
 80001fe:	46bd      	mov	sp, r7
 8000200:	bd80      	pop	{r7, pc}
 8000202:	bf00      	nop
 8000204:	40011000 	.word	0x40011000
 8000208:	40010800 	.word	0x40010800

0800020c <getKeyInput>:

void getKeyInput() {
 800020c:	b580      	push	{r7, lr}
 800020e:	b082      	sub	sp, #8
 8000210:	af00      	add	r7, sp, #0
	for (int i = 0; i < 5; i++) {
 8000212:	2300      	movs	r3, #0
 8000214:	607b      	str	r3, [r7, #4]
 8000216:	e064      	b.n	80002e2 <getKeyInput+0xd6>
		KeyReg0[i] = KeyReg1[i];
 8000218:	4a36      	ldr	r2, [pc, #216]	; (80002f4 <getKeyInput+0xe8>)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000220:	4935      	ldr	r1, [pc, #212]	; (80002f8 <getKeyInput+0xec>)
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg2[i];
 8000228:	4a34      	ldr	r2, [pc, #208]	; (80002fc <getKeyInput+0xf0>)
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000230:	4930      	ldr	r1, [pc, #192]	; (80002f4 <getKeyInput+0xe8>)
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		KeyReg2[i] = getIndex(i) ;
 8000238:	6878      	ldr	r0, [r7, #4]
 800023a:	f7ff ffb1 	bl	80001a0 <getIndex>
 800023e:	4602      	mov	r2, r0
 8000240:	492e      	ldr	r1, [pc, #184]	; (80002fc <getKeyInput+0xf0>)
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		if ((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])) {
 8000248:	4a2b      	ldr	r2, [pc, #172]	; (80002f8 <getKeyInput+0xec>)
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000250:	4928      	ldr	r1, [pc, #160]	; (80002f4 <getKeyInput+0xe8>)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000258:	429a      	cmp	r2, r3
 800025a:	d13f      	bne.n	80002dc <getKeyInput+0xd0>
 800025c:	4a25      	ldr	r2, [pc, #148]	; (80002f4 <getKeyInput+0xe8>)
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000264:	4925      	ldr	r1, [pc, #148]	; (80002fc <getKeyInput+0xf0>)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800026c:	429a      	cmp	r2, r3
 800026e:	d135      	bne.n	80002dc <getKeyInput+0xd0>
			if (KeyReg3[i] != KeyReg2[i]) {
 8000270:	4a23      	ldr	r2, [pc, #140]	; (8000300 <getKeyInput+0xf4>)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000278:	4920      	ldr	r1, [pc, #128]	; (80002fc <getKeyInput+0xf0>)
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000280:	429a      	cmp	r2, r3
 8000282:	d017      	beq.n	80002b4 <getKeyInput+0xa8>
				KeyReg3[i] = KeyReg2[i];
 8000284:	4a1d      	ldr	r2, [pc, #116]	; (80002fc <getKeyInput+0xf0>)
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800028c:	491c      	ldr	r1, [pc, #112]	; (8000300 <getKeyInput+0xf4>)
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (KeyReg2[i] == PRESS_STATE) {
 8000294:	4a19      	ldr	r2, [pc, #100]	; (80002fc <getKeyInput+0xf0>)
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800029c:	2b00      	cmp	r3, #0
 800029e:	d11d      	bne.n	80002dc <getKeyInput+0xd0>
					//todo
					subKeyProcess(i);
 80002a0:	6878      	ldr	r0, [r7, #4]
 80002a2:	f7ff ff6d 	bl	8000180 <subKeyProcess>
					TimerForKeyPress[i] = 300;
 80002a6:	4a17      	ldr	r2, [pc, #92]	; (8000304 <getKeyInput+0xf8>)
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80002ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80002b2:	e013      	b.n	80002dc <getKeyInput+0xd0>

				}
			} else {
				TimerForKeyPress[i]--;
 80002b4:	4a13      	ldr	r2, [pc, #76]	; (8000304 <getKeyInput+0xf8>)
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002bc:	1e5a      	subs	r2, r3, #1
 80002be:	4911      	ldr	r1, [pc, #68]	; (8000304 <getKeyInput+0xf8>)
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (TimerForKeyPress[i] == 0) {
 80002c6:	4a0f      	ldr	r2, [pc, #60]	; (8000304 <getKeyInput+0xf8>)
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d104      	bne.n	80002dc <getKeyInput+0xd0>
					//todo
					KeyReg3[i] = NORMAL_STATE;
 80002d2:	4a0b      	ldr	r2, [pc, #44]	; (8000300 <getKeyInput+0xf4>)
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	2101      	movs	r1, #1
 80002d8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 5; i++) {
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	3301      	adds	r3, #1
 80002e0:	607b      	str	r3, [r7, #4]
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	2b04      	cmp	r3, #4
 80002e6:	dd97      	ble.n	8000218 <getKeyInput+0xc>
				}
			}
		}
	}
}
 80002e8:	bf00      	nop
 80002ea:	bf00      	nop
 80002ec:	3708      	adds	r7, #8
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bd80      	pop	{r7, pc}
 80002f2:	bf00      	nop
 80002f4:	20000014 	.word	0x20000014
 80002f8:	20000000 	.word	0x20000000
 80002fc:	20000028 	.word	0x20000028
 8000300:	2000003c 	.word	0x2000003c
 8000304:	20000050 	.word	0x20000050

08000308 <display7SEGA>:
#include "main.h"

int buffer_indexA[2];
int buffer_indexB[2];

void display7SEGA(int index) {
 8000308:	b580      	push	{r7, lr}
 800030a:	b082      	sub	sp, #8
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	2b09      	cmp	r3, #9
 8000314:	f200 80b8 	bhi.w	8000488 <display7SEGA+0x180>
 8000318:	a201      	add	r2, pc, #4	; (adr r2, 8000320 <display7SEGA+0x18>)
 800031a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800031e:	bf00      	nop
 8000320:	08000349 	.word	0x08000349
 8000324:	08000369 	.word	0x08000369
 8000328:	08000389 	.word	0x08000389
 800032c:	080003a9 	.word	0x080003a9
 8000330:	080003c9 	.word	0x080003c9
 8000334:	080003e9 	.word	0x080003e9
 8000338:	08000409 	.word	0x08000409
 800033c:	08000429 	.word	0x08000429
 8000340:	08000449 	.word	0x08000449
 8000344:	08000469 	.word	0x08000469
	switch (index) {
	case 0:
		HAL_GPIO_WritePin(GPIOB, PB6_Pin, SET);
 8000348:	2201      	movs	r2, #1
 800034a:	2140      	movs	r1, #64	; 0x40
 800034c:	4851      	ldr	r0, [pc, #324]	; (8000494 <display7SEGA+0x18c>)
 800034e:	f001 fbac 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB0_Pin | PB1_Pin | PB2_Pin, RESET);
 8000352:	2200      	movs	r2, #0
 8000354:	2107      	movs	r1, #7
 8000356:	484f      	ldr	r0, [pc, #316]	; (8000494 <display7SEGA+0x18c>)
 8000358:	f001 fba7 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB3_Pin | PB4_Pin | PB5_Pin, RESET);
 800035c:	2200      	movs	r2, #0
 800035e:	2138      	movs	r1, #56	; 0x38
 8000360:	484c      	ldr	r0, [pc, #304]	; (8000494 <display7SEGA+0x18c>)
 8000362:	f001 fba2 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 8000366:	e090      	b.n	800048a <display7SEGA+0x182>
	case 1:
		HAL_GPIO_WritePin(GPIOB, PB6_Pin | PB0_Pin, SET);
 8000368:	2201      	movs	r2, #1
 800036a:	2141      	movs	r1, #65	; 0x41
 800036c:	4849      	ldr	r0, [pc, #292]	; (8000494 <display7SEGA+0x18c>)
 800036e:	f001 fb9c 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB1_Pin | PB2_Pin, RESET);
 8000372:	2200      	movs	r2, #0
 8000374:	2106      	movs	r1, #6
 8000376:	4847      	ldr	r0, [pc, #284]	; (8000494 <display7SEGA+0x18c>)
 8000378:	f001 fb97 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB3_Pin | PB4_Pin | PB5_Pin, SET);
 800037c:	2201      	movs	r2, #1
 800037e:	2138      	movs	r1, #56	; 0x38
 8000380:	4844      	ldr	r0, [pc, #272]	; (8000494 <display7SEGA+0x18c>)
 8000382:	f001 fb92 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 8000386:	e080      	b.n	800048a <display7SEGA+0x182>
	case 2:
		HAL_GPIO_WritePin(GPIOB, PB2_Pin | PB5_Pin, SET);
 8000388:	2201      	movs	r2, #1
 800038a:	2124      	movs	r1, #36	; 0x24
 800038c:	4841      	ldr	r0, [pc, #260]	; (8000494 <display7SEGA+0x18c>)
 800038e:	f001 fb8c 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB0_Pin | PB1_Pin | PB6_Pin, RESET);
 8000392:	2200      	movs	r2, #0
 8000394:	2143      	movs	r1, #67	; 0x43
 8000396:	483f      	ldr	r0, [pc, #252]	; (8000494 <display7SEGA+0x18c>)
 8000398:	f001 fb87 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB3_Pin | PB4_Pin, RESET);
 800039c:	2200      	movs	r2, #0
 800039e:	2118      	movs	r1, #24
 80003a0:	483c      	ldr	r0, [pc, #240]	; (8000494 <display7SEGA+0x18c>)
 80003a2:	f001 fb82 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 80003a6:	e070      	b.n	800048a <display7SEGA+0x182>
	case 3:
		HAL_GPIO_WritePin(GPIOB, PB5_Pin | PB4_Pin, SET);
 80003a8:	2201      	movs	r2, #1
 80003aa:	2130      	movs	r1, #48	; 0x30
 80003ac:	4839      	ldr	r0, [pc, #228]	; (8000494 <display7SEGA+0x18c>)
 80003ae:	f001 fb7c 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB0_Pin | PB1_Pin | PB2_Pin, RESET);
 80003b2:	2200      	movs	r2, #0
 80003b4:	2107      	movs	r1, #7
 80003b6:	4837      	ldr	r0, [pc, #220]	; (8000494 <display7SEGA+0x18c>)
 80003b8:	f001 fb77 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB3_Pin | PB6_Pin, RESET);
 80003bc:	2200      	movs	r2, #0
 80003be:	2148      	movs	r1, #72	; 0x48
 80003c0:	4834      	ldr	r0, [pc, #208]	; (8000494 <display7SEGA+0x18c>)
 80003c2:	f001 fb72 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 80003c6:	e060      	b.n	800048a <display7SEGA+0x182>
	case 4:
		HAL_GPIO_WritePin(GPIOB, PB0_Pin | PB4_Pin | PB3_Pin, SET);
 80003c8:	2201      	movs	r2, #1
 80003ca:	2119      	movs	r1, #25
 80003cc:	4831      	ldr	r0, [pc, #196]	; (8000494 <display7SEGA+0x18c>)
 80003ce:	f001 fb6c 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB1_Pin | PB2_Pin, RESET);
 80003d2:	2200      	movs	r2, #0
 80003d4:	2106      	movs	r1, #6
 80003d6:	482f      	ldr	r0, [pc, #188]	; (8000494 <display7SEGA+0x18c>)
 80003d8:	f001 fb67 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB6_Pin | PB5_Pin, RESET);
 80003dc:	2200      	movs	r2, #0
 80003de:	2160      	movs	r1, #96	; 0x60
 80003e0:	482c      	ldr	r0, [pc, #176]	; (8000494 <display7SEGA+0x18c>)
 80003e2:	f001 fb62 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 80003e6:	e050      	b.n	800048a <display7SEGA+0x182>
	case 5:
		HAL_GPIO_WritePin(GPIOB, PB4_Pin | PB1_Pin, SET);
 80003e8:	2201      	movs	r2, #1
 80003ea:	2112      	movs	r1, #18
 80003ec:	4829      	ldr	r0, [pc, #164]	; (8000494 <display7SEGA+0x18c>)
 80003ee:	f001 fb5c 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB0_Pin | PB2_Pin, RESET);
 80003f2:	2200      	movs	r2, #0
 80003f4:	2105      	movs	r1, #5
 80003f6:	4827      	ldr	r0, [pc, #156]	; (8000494 <display7SEGA+0x18c>)
 80003f8:	f001 fb57 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB3_Pin | PB6_Pin | PB5_Pin, RESET);
 80003fc:	2200      	movs	r2, #0
 80003fe:	2168      	movs	r1, #104	; 0x68
 8000400:	4824      	ldr	r0, [pc, #144]	; (8000494 <display7SEGA+0x18c>)
 8000402:	f001 fb52 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 8000406:	e040      	b.n	800048a <display7SEGA+0x182>
	case 6:
		HAL_GPIO_WritePin(GPIOB, PB1_Pin, SET);
 8000408:	2201      	movs	r2, #1
 800040a:	2102      	movs	r1, #2
 800040c:	4821      	ldr	r0, [pc, #132]	; (8000494 <display7SEGA+0x18c>)
 800040e:	f001 fb4c 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB0_Pin | PB2_Pin | PB4_Pin, RESET);
 8000412:	2200      	movs	r2, #0
 8000414:	2115      	movs	r1, #21
 8000416:	481f      	ldr	r0, [pc, #124]	; (8000494 <display7SEGA+0x18c>)
 8000418:	f001 fb47 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB3_Pin | PB6_Pin | PB5_Pin, RESET);
 800041c:	2200      	movs	r2, #0
 800041e:	2168      	movs	r1, #104	; 0x68
 8000420:	481c      	ldr	r0, [pc, #112]	; (8000494 <display7SEGA+0x18c>)
 8000422:	f001 fb42 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 8000426:	e030      	b.n	800048a <display7SEGA+0x182>
	case 7:
		HAL_GPIO_WritePin(GPIOB, PB6_Pin, SET);
 8000428:	2201      	movs	r2, #1
 800042a:	2140      	movs	r1, #64	; 0x40
 800042c:	4819      	ldr	r0, [pc, #100]	; (8000494 <display7SEGA+0x18c>)
 800042e:	f001 fb3c 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB0_Pin | PB1_Pin | PB2_Pin, RESET);
 8000432:	2200      	movs	r2, #0
 8000434:	2107      	movs	r1, #7
 8000436:	4817      	ldr	r0, [pc, #92]	; (8000494 <display7SEGA+0x18c>)
 8000438:	f001 fb37 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB3_Pin | PB4_Pin | PB5_Pin, SET);
 800043c:	2201      	movs	r2, #1
 800043e:	2138      	movs	r1, #56	; 0x38
 8000440:	4814      	ldr	r0, [pc, #80]	; (8000494 <display7SEGA+0x18c>)
 8000442:	f001 fb32 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 8000446:	e020      	b.n	800048a <display7SEGA+0x182>
	case 8:
		HAL_GPIO_WritePin(GPIOB, PB6_Pin, RESET);
 8000448:	2200      	movs	r2, #0
 800044a:	2140      	movs	r1, #64	; 0x40
 800044c:	4811      	ldr	r0, [pc, #68]	; (8000494 <display7SEGA+0x18c>)
 800044e:	f001 fb2c 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB0_Pin | PB1_Pin | PB2_Pin, RESET);
 8000452:	2200      	movs	r2, #0
 8000454:	2107      	movs	r1, #7
 8000456:	480f      	ldr	r0, [pc, #60]	; (8000494 <display7SEGA+0x18c>)
 8000458:	f001 fb27 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB3_Pin | PB4_Pin | PB5_Pin, RESET);
 800045c:	2200      	movs	r2, #0
 800045e:	2138      	movs	r1, #56	; 0x38
 8000460:	480c      	ldr	r0, [pc, #48]	; (8000494 <display7SEGA+0x18c>)
 8000462:	f001 fb22 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 8000466:	e010      	b.n	800048a <display7SEGA+0x182>
	case 9:
		HAL_GPIO_WritePin(GPIOB, PB4_Pin, SET);
 8000468:	2201      	movs	r2, #1
 800046a:	2110      	movs	r1, #16
 800046c:	4809      	ldr	r0, [pc, #36]	; (8000494 <display7SEGA+0x18c>)
 800046e:	f001 fb1c 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB0_Pin | PB1_Pin | PB2_Pin, RESET);
 8000472:	2200      	movs	r2, #0
 8000474:	2107      	movs	r1, #7
 8000476:	4807      	ldr	r0, [pc, #28]	; (8000494 <display7SEGA+0x18c>)
 8000478:	f001 fb17 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB3_Pin | PB6_Pin | PB5_Pin, RESET);
 800047c:	2200      	movs	r2, #0
 800047e:	2168      	movs	r1, #104	; 0x68
 8000480:	4804      	ldr	r0, [pc, #16]	; (8000494 <display7SEGA+0x18c>)
 8000482:	f001 fb12 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 8000486:	e000      	b.n	800048a <display7SEGA+0x182>
	default:
		break;
 8000488:	bf00      	nop
	}

}
 800048a:	bf00      	nop
 800048c:	3708      	adds	r7, #8
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}
 8000492:	bf00      	nop
 8000494:	40010c00 	.word	0x40010c00

08000498 <display7SEGB>:

void display7SEGB(int index) {
 8000498:	b580      	push	{r7, lr}
 800049a:	b082      	sub	sp, #8
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	2b09      	cmp	r3, #9
 80004a4:	f200 80d6 	bhi.w	8000654 <display7SEGB+0x1bc>
 80004a8:	a201      	add	r2, pc, #4	; (adr r2, 80004b0 <display7SEGB+0x18>)
 80004aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004ae:	bf00      	nop
 80004b0:	080004d9 	.word	0x080004d9
 80004b4:	080004ff 	.word	0x080004ff
 80004b8:	08000525 	.word	0x08000525
 80004bc:	0800054b 	.word	0x0800054b
 80004c0:	08000571 	.word	0x08000571
 80004c4:	08000597 	.word	0x08000597
 80004c8:	080005bd 	.word	0x080005bd
 80004cc:	080005e3 	.word	0x080005e3
 80004d0:	08000609 	.word	0x08000609
 80004d4:	0800062f 	.word	0x0800062f
	switch (index) {
	case 0:
		HAL_GPIO_WritePin(GPIOB, PB13_Pin, SET);
 80004d8:	2201      	movs	r2, #1
 80004da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004de:	4860      	ldr	r0, [pc, #384]	; (8000660 <display7SEGB+0x1c8>)
 80004e0:	f001 fae3 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB7_Pin | PB8_Pin | PB9_Pin, RESET);
 80004e4:	2200      	movs	r2, #0
 80004e6:	f44f 7160 	mov.w	r1, #896	; 0x380
 80004ea:	485d      	ldr	r0, [pc, #372]	; (8000660 <display7SEGB+0x1c8>)
 80004ec:	f001 fadd 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB10_Pin | PB11_Pin | PB12_Pin, RESET);
 80004f0:	2200      	movs	r2, #0
 80004f2:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 80004f6:	485a      	ldr	r0, [pc, #360]	; (8000660 <display7SEGB+0x1c8>)
 80004f8:	f001 fad7 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 80004fc:	e0ab      	b.n	8000656 <display7SEGB+0x1be>
	case 1:
		HAL_GPIO_WritePin(GPIOB, PB13_Pin | PB7_Pin, SET);
 80004fe:	2201      	movs	r2, #1
 8000500:	f44f 5102 	mov.w	r1, #8320	; 0x2080
 8000504:	4856      	ldr	r0, [pc, #344]	; (8000660 <display7SEGB+0x1c8>)
 8000506:	f001 fad0 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB8_Pin | PB9_Pin, RESET);
 800050a:	2200      	movs	r2, #0
 800050c:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000510:	4853      	ldr	r0, [pc, #332]	; (8000660 <display7SEGB+0x1c8>)
 8000512:	f001 faca 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB10_Pin | PB11_Pin | PB12_Pin, SET);
 8000516:	2201      	movs	r2, #1
 8000518:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 800051c:	4850      	ldr	r0, [pc, #320]	; (8000660 <display7SEGB+0x1c8>)
 800051e:	f001 fac4 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 8000522:	e098      	b.n	8000656 <display7SEGB+0x1be>
	case 2:
		HAL_GPIO_WritePin(GPIOB, PB9_Pin | PB12_Pin, SET);
 8000524:	2201      	movs	r2, #1
 8000526:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 800052a:	484d      	ldr	r0, [pc, #308]	; (8000660 <display7SEGB+0x1c8>)
 800052c:	f001 fabd 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB7_Pin | PB8_Pin | PB13_Pin, RESET);
 8000530:	2200      	movs	r2, #0
 8000532:	f44f 5106 	mov.w	r1, #8576	; 0x2180
 8000536:	484a      	ldr	r0, [pc, #296]	; (8000660 <display7SEGB+0x1c8>)
 8000538:	f001 fab7 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB10_Pin | PB11_Pin, RESET);
 800053c:	2200      	movs	r2, #0
 800053e:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8000542:	4847      	ldr	r0, [pc, #284]	; (8000660 <display7SEGB+0x1c8>)
 8000544:	f001 fab1 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 8000548:	e085      	b.n	8000656 <display7SEGB+0x1be>
	case 3:
		HAL_GPIO_WritePin(GPIOB, PB12_Pin | PB11_Pin, SET);
 800054a:	2201      	movs	r2, #1
 800054c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8000550:	4843      	ldr	r0, [pc, #268]	; (8000660 <display7SEGB+0x1c8>)
 8000552:	f001 faaa 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB7_Pin | PB8_Pin | PB9_Pin, RESET);
 8000556:	2200      	movs	r2, #0
 8000558:	f44f 7160 	mov.w	r1, #896	; 0x380
 800055c:	4840      	ldr	r0, [pc, #256]	; (8000660 <display7SEGB+0x1c8>)
 800055e:	f001 faa4 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB10_Pin | PB13_Pin, RESET);
 8000562:	2200      	movs	r2, #0
 8000564:	f44f 5110 	mov.w	r1, #9216	; 0x2400
 8000568:	483d      	ldr	r0, [pc, #244]	; (8000660 <display7SEGB+0x1c8>)
 800056a:	f001 fa9e 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 800056e:	e072      	b.n	8000656 <display7SEGB+0x1be>
	case 4:
		HAL_GPIO_WritePin(GPIOB, PB7_Pin | PB11_Pin | PB10_Pin, SET);
 8000570:	2201      	movs	r2, #1
 8000572:	f44f 6148 	mov.w	r1, #3200	; 0xc80
 8000576:	483a      	ldr	r0, [pc, #232]	; (8000660 <display7SEGB+0x1c8>)
 8000578:	f001 fa97 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB8_Pin | PB9_Pin, RESET);
 800057c:	2200      	movs	r2, #0
 800057e:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000582:	4837      	ldr	r0, [pc, #220]	; (8000660 <display7SEGB+0x1c8>)
 8000584:	f001 fa91 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB13_Pin | PB12_Pin, RESET);
 8000588:	2200      	movs	r2, #0
 800058a:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800058e:	4834      	ldr	r0, [pc, #208]	; (8000660 <display7SEGB+0x1c8>)
 8000590:	f001 fa8b 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 8000594:	e05f      	b.n	8000656 <display7SEGB+0x1be>
	case 5:
		HAL_GPIO_WritePin(GPIOB, PB11_Pin | PB8_Pin, SET);
 8000596:	2201      	movs	r2, #1
 8000598:	f44f 6110 	mov.w	r1, #2304	; 0x900
 800059c:	4830      	ldr	r0, [pc, #192]	; (8000660 <display7SEGB+0x1c8>)
 800059e:	f001 fa84 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB7_Pin | PB9_Pin, RESET);
 80005a2:	2200      	movs	r2, #0
 80005a4:	f44f 7120 	mov.w	r1, #640	; 0x280
 80005a8:	482d      	ldr	r0, [pc, #180]	; (8000660 <display7SEGB+0x1c8>)
 80005aa:	f001 fa7e 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB10_Pin | PB13_Pin | PB12_Pin, RESET);
 80005ae:	2200      	movs	r2, #0
 80005b0:	f44f 5150 	mov.w	r1, #13312	; 0x3400
 80005b4:	482a      	ldr	r0, [pc, #168]	; (8000660 <display7SEGB+0x1c8>)
 80005b6:	f001 fa78 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 80005ba:	e04c      	b.n	8000656 <display7SEGB+0x1be>
	case 6:
		HAL_GPIO_WritePin(GPIOB, PB8_Pin, SET);
 80005bc:	2201      	movs	r2, #1
 80005be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005c2:	4827      	ldr	r0, [pc, #156]	; (8000660 <display7SEGB+0x1c8>)
 80005c4:	f001 fa71 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB7_Pin | PB9_Pin | PB11_Pin, RESET);
 80005c8:	2200      	movs	r2, #0
 80005ca:	f44f 6128 	mov.w	r1, #2688	; 0xa80
 80005ce:	4824      	ldr	r0, [pc, #144]	; (8000660 <display7SEGB+0x1c8>)
 80005d0:	f001 fa6b 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB10_Pin | PB13_Pin | PB12_Pin, RESET);
 80005d4:	2200      	movs	r2, #0
 80005d6:	f44f 5150 	mov.w	r1, #13312	; 0x3400
 80005da:	4821      	ldr	r0, [pc, #132]	; (8000660 <display7SEGB+0x1c8>)
 80005dc:	f001 fa65 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 80005e0:	e039      	b.n	8000656 <display7SEGB+0x1be>
	case 7:
		HAL_GPIO_WritePin(GPIOB, PB13_Pin, SET);
 80005e2:	2201      	movs	r2, #1
 80005e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005e8:	481d      	ldr	r0, [pc, #116]	; (8000660 <display7SEGB+0x1c8>)
 80005ea:	f001 fa5e 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB7_Pin | PB8_Pin | PB9_Pin, RESET);
 80005ee:	2200      	movs	r2, #0
 80005f0:	f44f 7160 	mov.w	r1, #896	; 0x380
 80005f4:	481a      	ldr	r0, [pc, #104]	; (8000660 <display7SEGB+0x1c8>)
 80005f6:	f001 fa58 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB10_Pin | PB11_Pin | PB12_Pin, SET);
 80005fa:	2201      	movs	r2, #1
 80005fc:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8000600:	4817      	ldr	r0, [pc, #92]	; (8000660 <display7SEGB+0x1c8>)
 8000602:	f001 fa52 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 8000606:	e026      	b.n	8000656 <display7SEGB+0x1be>
	case 8:
		HAL_GPIO_WritePin(GPIOB, PB13_Pin, RESET);
 8000608:	2200      	movs	r2, #0
 800060a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800060e:	4814      	ldr	r0, [pc, #80]	; (8000660 <display7SEGB+0x1c8>)
 8000610:	f001 fa4b 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB7_Pin | PB8_Pin | PB9_Pin, RESET);
 8000614:	2200      	movs	r2, #0
 8000616:	f44f 7160 	mov.w	r1, #896	; 0x380
 800061a:	4811      	ldr	r0, [pc, #68]	; (8000660 <display7SEGB+0x1c8>)
 800061c:	f001 fa45 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB10_Pin | PB11_Pin | PB12_Pin, RESET);
 8000620:	2200      	movs	r2, #0
 8000622:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8000626:	480e      	ldr	r0, [pc, #56]	; (8000660 <display7SEGB+0x1c8>)
 8000628:	f001 fa3f 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 800062c:	e013      	b.n	8000656 <display7SEGB+0x1be>
	case 9:
		HAL_GPIO_WritePin(GPIOB, PB11_Pin, SET);
 800062e:	2201      	movs	r2, #1
 8000630:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000634:	480a      	ldr	r0, [pc, #40]	; (8000660 <display7SEGB+0x1c8>)
 8000636:	f001 fa38 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB7_Pin | PB8_Pin | PB9_Pin, RESET);
 800063a:	2200      	movs	r2, #0
 800063c:	f44f 7160 	mov.w	r1, #896	; 0x380
 8000640:	4807      	ldr	r0, [pc, #28]	; (8000660 <display7SEGB+0x1c8>)
 8000642:	f001 fa32 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, PB10_Pin | PB13_Pin | PB12_Pin, RESET);
 8000646:	2200      	movs	r2, #0
 8000648:	f44f 5150 	mov.w	r1, #13312	; 0x3400
 800064c:	4804      	ldr	r0, [pc, #16]	; (8000660 <display7SEGB+0x1c8>)
 800064e:	f001 fa2c 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 8000652:	e000      	b.n	8000656 <display7SEGB+0x1be>
	default:
		break;
 8000654:	bf00      	nop
	}

}
 8000656:	bf00      	nop
 8000658:	3708      	adds	r7, #8
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	40010c00 	.word	0x40010c00

08000664 <update_indexA>:

void update_indexA(int index) {
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
	if (index >= 10) {
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	2b09      	cmp	r3, #9
 8000670:	dd17      	ble.n	80006a2 <update_indexA+0x3e>
		buffer_indexA[0] = index % 10;
 8000672:	6879      	ldr	r1, [r7, #4]
 8000674:	4b10      	ldr	r3, [pc, #64]	; (80006b8 <update_indexA+0x54>)
 8000676:	fb83 2301 	smull	r2, r3, r3, r1
 800067a:	109a      	asrs	r2, r3, #2
 800067c:	17cb      	asrs	r3, r1, #31
 800067e:	1ad2      	subs	r2, r2, r3
 8000680:	4613      	mov	r3, r2
 8000682:	009b      	lsls	r3, r3, #2
 8000684:	4413      	add	r3, r2
 8000686:	005b      	lsls	r3, r3, #1
 8000688:	1aca      	subs	r2, r1, r3
 800068a:	4b0c      	ldr	r3, [pc, #48]	; (80006bc <update_indexA+0x58>)
 800068c:	601a      	str	r2, [r3, #0]
		buffer_indexA[1] = index / 10;
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	4a09      	ldr	r2, [pc, #36]	; (80006b8 <update_indexA+0x54>)
 8000692:	fb82 1203 	smull	r1, r2, r2, r3
 8000696:	1092      	asrs	r2, r2, #2
 8000698:	17db      	asrs	r3, r3, #31
 800069a:	1ad3      	subs	r3, r2, r3
 800069c:	4a07      	ldr	r2, [pc, #28]	; (80006bc <update_indexA+0x58>)
 800069e:	6053      	str	r3, [r2, #4]
	} else {
		buffer_indexA[0] = index;
		buffer_indexA[1] = 0;
	}
}
 80006a0:	e005      	b.n	80006ae <update_indexA+0x4a>
		buffer_indexA[0] = index;
 80006a2:	4a06      	ldr	r2, [pc, #24]	; (80006bc <update_indexA+0x58>)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	6013      	str	r3, [r2, #0]
		buffer_indexA[1] = 0;
 80006a8:	4b04      	ldr	r3, [pc, #16]	; (80006bc <update_indexA+0x58>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	605a      	str	r2, [r3, #4]
}
 80006ae:	bf00      	nop
 80006b0:	370c      	adds	r7, #12
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bc80      	pop	{r7}
 80006b6:	4770      	bx	lr
 80006b8:	66666667 	.word	0x66666667
 80006bc:	200000f4 	.word	0x200000f4

080006c0 <update_indexB>:

void update_indexB(int index) {
 80006c0:	b480      	push	{r7}
 80006c2:	b083      	sub	sp, #12
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
	if (index >= 10) {
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	2b09      	cmp	r3, #9
 80006cc:	dd17      	ble.n	80006fe <update_indexB+0x3e>
		buffer_indexB[0] = index % 10;
 80006ce:	6879      	ldr	r1, [r7, #4]
 80006d0:	4b10      	ldr	r3, [pc, #64]	; (8000714 <update_indexB+0x54>)
 80006d2:	fb83 2301 	smull	r2, r3, r3, r1
 80006d6:	109a      	asrs	r2, r3, #2
 80006d8:	17cb      	asrs	r3, r1, #31
 80006da:	1ad2      	subs	r2, r2, r3
 80006dc:	4613      	mov	r3, r2
 80006de:	009b      	lsls	r3, r3, #2
 80006e0:	4413      	add	r3, r2
 80006e2:	005b      	lsls	r3, r3, #1
 80006e4:	1aca      	subs	r2, r1, r3
 80006e6:	4b0c      	ldr	r3, [pc, #48]	; (8000718 <update_indexB+0x58>)
 80006e8:	601a      	str	r2, [r3, #0]
		buffer_indexB[1] = index / 10;
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	4a09      	ldr	r2, [pc, #36]	; (8000714 <update_indexB+0x54>)
 80006ee:	fb82 1203 	smull	r1, r2, r2, r3
 80006f2:	1092      	asrs	r2, r2, #2
 80006f4:	17db      	asrs	r3, r3, #31
 80006f6:	1ad3      	subs	r3, r2, r3
 80006f8:	4a07      	ldr	r2, [pc, #28]	; (8000718 <update_indexB+0x58>)
 80006fa:	6053      	str	r3, [r2, #4]
	} else {
		buffer_indexB[0] = index;
		buffer_indexB[1] = 0;
	}
}
 80006fc:	e005      	b.n	800070a <update_indexB+0x4a>
		buffer_indexB[0] = index;
 80006fe:	4a06      	ldr	r2, [pc, #24]	; (8000718 <update_indexB+0x58>)
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	6013      	str	r3, [r2, #0]
		buffer_indexB[1] = 0;
 8000704:	4b04      	ldr	r3, [pc, #16]	; (8000718 <update_indexB+0x58>)
 8000706:	2200      	movs	r2, #0
 8000708:	605a      	str	r2, [r3, #4]
}
 800070a:	bf00      	nop
 800070c:	370c      	adds	r7, #12
 800070e:	46bd      	mov	sp, r7
 8000710:	bc80      	pop	{r7}
 8000712:	4770      	bx	lr
 8000714:	66666667 	.word	0x66666667
 8000718:	200000ec 	.word	0x200000ec

0800071c <update_7seg_A>:

void update_7seg_A() {
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
	switch (HAL_GPIO_ReadPin(GPIOA, PA4_Pin)) {
 8000720:	2110      	movs	r1, #16
 8000722:	4817      	ldr	r0, [pc, #92]	; (8000780 <update_7seg_A+0x64>)
 8000724:	f001 f9aa 	bl	8001a7c <HAL_GPIO_ReadPin>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d002      	beq.n	8000734 <update_7seg_A+0x18>
 800072e:	2b01      	cmp	r3, #1
 8000730:	d012      	beq.n	8000758 <update_7seg_A+0x3c>
		display7SEGA(buffer_indexA[0]);
		HAL_GPIO_WritePin(GPIOA, PA11_Pin, SET);
		HAL_GPIO_WritePin(GPIOA, PA12_Pin, RESET);
		break;
	default:
		break;
 8000732:	e023      	b.n	800077c <update_7seg_A+0x60>
		display7SEGA(buffer_indexA[1]);
 8000734:	4b13      	ldr	r3, [pc, #76]	; (8000784 <update_7seg_A+0x68>)
 8000736:	685b      	ldr	r3, [r3, #4]
 8000738:	4618      	mov	r0, r3
 800073a:	f7ff fde5 	bl	8000308 <display7SEGA>
		HAL_GPIO_WritePin(GPIOA, PA11_Pin, RESET);
 800073e:	2200      	movs	r2, #0
 8000740:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000744:	480e      	ldr	r0, [pc, #56]	; (8000780 <update_7seg_A+0x64>)
 8000746:	f001 f9b0 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA12_Pin, SET);
 800074a:	2201      	movs	r2, #1
 800074c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000750:	480b      	ldr	r0, [pc, #44]	; (8000780 <update_7seg_A+0x64>)
 8000752:	f001 f9aa 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 8000756:	e011      	b.n	800077c <update_7seg_A+0x60>
		display7SEGA(buffer_indexA[0]);
 8000758:	4b0a      	ldr	r3, [pc, #40]	; (8000784 <update_7seg_A+0x68>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	4618      	mov	r0, r3
 800075e:	f7ff fdd3 	bl	8000308 <display7SEGA>
		HAL_GPIO_WritePin(GPIOA, PA11_Pin, SET);
 8000762:	2201      	movs	r2, #1
 8000764:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000768:	4805      	ldr	r0, [pc, #20]	; (8000780 <update_7seg_A+0x64>)
 800076a:	f001 f99e 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA12_Pin, RESET);
 800076e:	2200      	movs	r2, #0
 8000770:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000774:	4802      	ldr	r0, [pc, #8]	; (8000780 <update_7seg_A+0x64>)
 8000776:	f001 f998 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 800077a:	bf00      	nop
	}
}
 800077c:	bf00      	nop
 800077e:	bd80      	pop	{r7, pc}
 8000780:	40010800 	.word	0x40010800
 8000784:	200000f4 	.word	0x200000f4

08000788 <update_7seg_B>:

void update_7seg_B() {
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
	switch (HAL_GPIO_ReadPin(GPIOA, PA4_Pin)) {
 800078c:	2110      	movs	r1, #16
 800078e:	4817      	ldr	r0, [pc, #92]	; (80007ec <update_7seg_B+0x64>)
 8000790:	f001 f974 	bl	8001a7c <HAL_GPIO_ReadPin>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d002      	beq.n	80007a0 <update_7seg_B+0x18>
 800079a:	2b01      	cmp	r3, #1
 800079c:	d012      	beq.n	80007c4 <update_7seg_B+0x3c>
		display7SEGB(buffer_indexB[0]);
		HAL_GPIO_WritePin(GPIOA, PA13_Pin, SET);
		HAL_GPIO_WritePin(GPIOA, PA14_Pin, RESET);
		break;
	default:
		break;
 800079e:	e023      	b.n	80007e8 <update_7seg_B+0x60>
		display7SEGB(buffer_indexB[1]);
 80007a0:	4b13      	ldr	r3, [pc, #76]	; (80007f0 <update_7seg_B+0x68>)
 80007a2:	685b      	ldr	r3, [r3, #4]
 80007a4:	4618      	mov	r0, r3
 80007a6:	f7ff fe77 	bl	8000498 <display7SEGB>
		HAL_GPIO_WritePin(GPIOA, PA13_Pin, RESET);
 80007aa:	2200      	movs	r2, #0
 80007ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007b0:	480e      	ldr	r0, [pc, #56]	; (80007ec <update_7seg_B+0x64>)
 80007b2:	f001 f97a 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA14_Pin, SET);
 80007b6:	2201      	movs	r2, #1
 80007b8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007bc:	480b      	ldr	r0, [pc, #44]	; (80007ec <update_7seg_B+0x64>)
 80007be:	f001 f974 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 80007c2:	e011      	b.n	80007e8 <update_7seg_B+0x60>
		display7SEGB(buffer_indexB[0]);
 80007c4:	4b0a      	ldr	r3, [pc, #40]	; (80007f0 <update_7seg_B+0x68>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	4618      	mov	r0, r3
 80007ca:	f7ff fe65 	bl	8000498 <display7SEGB>
		HAL_GPIO_WritePin(GPIOA, PA13_Pin, SET);
 80007ce:	2201      	movs	r2, #1
 80007d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007d4:	4805      	ldr	r0, [pc, #20]	; (80007ec <update_7seg_B+0x64>)
 80007d6:	f001 f968 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA14_Pin, RESET);
 80007da:	2200      	movs	r2, #0
 80007dc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007e0:	4802      	ldr	r0, [pc, #8]	; (80007ec <update_7seg_B+0x64>)
 80007e2:	f001 f962 	bl	8001aaa <HAL_GPIO_WritePin>
		break;
 80007e6:	bf00      	nop
	}
}
 80007e8:	bf00      	nop
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	40010800 	.word	0x40010800
 80007f0:	200000ec 	.word	0x200000ec

080007f4 <displayTraffic>:
int status_RED_B = 0;
int status_GREEN_B = 1;
int status_YELLOW_B = 0;


void displayTraffic() {
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
	//group a
	if (status_RED_A == 1) {
 80007f8:	4b3e      	ldr	r3, [pc, #248]	; (80008f4 <displayTraffic+0x100>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	2b01      	cmp	r3, #1
 80007fe:	d10e      	bne.n	800081e <displayTraffic+0x2a>
		HAL_GPIO_WritePin(GPIOA, PA5_Pin, SET);
 8000800:	2201      	movs	r2, #1
 8000802:	2120      	movs	r1, #32
 8000804:	483c      	ldr	r0, [pc, #240]	; (80008f8 <displayTraffic+0x104>)
 8000806:	f001 f950 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA6_Pin, RESET);
 800080a:	2200      	movs	r2, #0
 800080c:	2140      	movs	r1, #64	; 0x40
 800080e:	483a      	ldr	r0, [pc, #232]	; (80008f8 <displayTraffic+0x104>)
 8000810:	f001 f94b 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA7_Pin, RESET);
 8000814:	2200      	movs	r2, #0
 8000816:	2180      	movs	r1, #128	; 0x80
 8000818:	4837      	ldr	r0, [pc, #220]	; (80008f8 <displayTraffic+0x104>)
 800081a:	f001 f946 	bl	8001aaa <HAL_GPIO_WritePin>
	}
	if (status_YELLOW_A == 1) {
 800081e:	4b37      	ldr	r3, [pc, #220]	; (80008fc <displayTraffic+0x108>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	2b01      	cmp	r3, #1
 8000824:	d10e      	bne.n	8000844 <displayTraffic+0x50>
		HAL_GPIO_WritePin(GPIOA, PA5_Pin, RESET);
 8000826:	2200      	movs	r2, #0
 8000828:	2120      	movs	r1, #32
 800082a:	4833      	ldr	r0, [pc, #204]	; (80008f8 <displayTraffic+0x104>)
 800082c:	f001 f93d 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA6_Pin, SET);
 8000830:	2201      	movs	r2, #1
 8000832:	2140      	movs	r1, #64	; 0x40
 8000834:	4830      	ldr	r0, [pc, #192]	; (80008f8 <displayTraffic+0x104>)
 8000836:	f001 f938 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA7_Pin, RESET);
 800083a:	2200      	movs	r2, #0
 800083c:	2180      	movs	r1, #128	; 0x80
 800083e:	482e      	ldr	r0, [pc, #184]	; (80008f8 <displayTraffic+0x104>)
 8000840:	f001 f933 	bl	8001aaa <HAL_GPIO_WritePin>
	}
	if (status_GREEN_A == 1) {
 8000844:	4b2e      	ldr	r3, [pc, #184]	; (8000900 <displayTraffic+0x10c>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	2b01      	cmp	r3, #1
 800084a:	d10e      	bne.n	800086a <displayTraffic+0x76>
		HAL_GPIO_WritePin(GPIOA, PA5_Pin, RESET);
 800084c:	2200      	movs	r2, #0
 800084e:	2120      	movs	r1, #32
 8000850:	4829      	ldr	r0, [pc, #164]	; (80008f8 <displayTraffic+0x104>)
 8000852:	f001 f92a 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA6_Pin, RESET);
 8000856:	2200      	movs	r2, #0
 8000858:	2140      	movs	r1, #64	; 0x40
 800085a:	4827      	ldr	r0, [pc, #156]	; (80008f8 <displayTraffic+0x104>)
 800085c:	f001 f925 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA7_Pin, SET);
 8000860:	2201      	movs	r2, #1
 8000862:	2180      	movs	r1, #128	; 0x80
 8000864:	4824      	ldr	r0, [pc, #144]	; (80008f8 <displayTraffic+0x104>)
 8000866:	f001 f920 	bl	8001aaa <HAL_GPIO_WritePin>
	}
	//group b
	if (status_RED_B == 1) {
 800086a:	4b26      	ldr	r3, [pc, #152]	; (8000904 <displayTraffic+0x110>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	2b01      	cmp	r3, #1
 8000870:	d111      	bne.n	8000896 <displayTraffic+0xa2>
		HAL_GPIO_WritePin(GPIOA, PA8_Pin, SET);
 8000872:	2201      	movs	r2, #1
 8000874:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000878:	481f      	ldr	r0, [pc, #124]	; (80008f8 <displayTraffic+0x104>)
 800087a:	f001 f916 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA9_Pin, RESET);
 800087e:	2200      	movs	r2, #0
 8000880:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000884:	481c      	ldr	r0, [pc, #112]	; (80008f8 <displayTraffic+0x104>)
 8000886:	f001 f910 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA10_Pin, RESET);
 800088a:	2200      	movs	r2, #0
 800088c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000890:	4819      	ldr	r0, [pc, #100]	; (80008f8 <displayTraffic+0x104>)
 8000892:	f001 f90a 	bl	8001aaa <HAL_GPIO_WritePin>
	}
	if (status_YELLOW_B == 1) {
 8000896:	4b1c      	ldr	r3, [pc, #112]	; (8000908 <displayTraffic+0x114>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	2b01      	cmp	r3, #1
 800089c:	d111      	bne.n	80008c2 <displayTraffic+0xce>
		HAL_GPIO_WritePin(GPIOA, PA8_Pin, RESET);
 800089e:	2200      	movs	r2, #0
 80008a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008a4:	4814      	ldr	r0, [pc, #80]	; (80008f8 <displayTraffic+0x104>)
 80008a6:	f001 f900 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA9_Pin, SET);
 80008aa:	2201      	movs	r2, #1
 80008ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008b0:	4811      	ldr	r0, [pc, #68]	; (80008f8 <displayTraffic+0x104>)
 80008b2:	f001 f8fa 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA10_Pin, RESET);
 80008b6:	2200      	movs	r2, #0
 80008b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008bc:	480e      	ldr	r0, [pc, #56]	; (80008f8 <displayTraffic+0x104>)
 80008be:	f001 f8f4 	bl	8001aaa <HAL_GPIO_WritePin>
	}
	if (status_GREEN_B == 1) {
 80008c2:	4b12      	ldr	r3, [pc, #72]	; (800090c <displayTraffic+0x118>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	2b01      	cmp	r3, #1
 80008c8:	d111      	bne.n	80008ee <displayTraffic+0xfa>
		HAL_GPIO_WritePin(GPIOA, PA8_Pin, RESET);
 80008ca:	2200      	movs	r2, #0
 80008cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008d0:	4809      	ldr	r0, [pc, #36]	; (80008f8 <displayTraffic+0x104>)
 80008d2:	f001 f8ea 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA9_Pin, RESET);
 80008d6:	2200      	movs	r2, #0
 80008d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008dc:	4806      	ldr	r0, [pc, #24]	; (80008f8 <displayTraffic+0x104>)
 80008de:	f001 f8e4 	bl	8001aaa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, PA10_Pin, SET);
 80008e2:	2201      	movs	r2, #1
 80008e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008e8:	4803      	ldr	r0, [pc, #12]	; (80008f8 <displayTraffic+0x104>)
 80008ea:	f001 f8de 	bl	8001aaa <HAL_GPIO_WritePin>
	}
}
 80008ee:	bf00      	nop
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	20000064 	.word	0x20000064
 80008f8:	40010800 	.word	0x40010800
 80008fc:	200000a0 	.word	0x200000a0
 8000900:	2000009c 	.word	0x2000009c
 8000904:	200000a4 	.word	0x200000a4
 8000908:	200000a8 	.word	0x200000a8
 800090c:	20000068 	.word	0x20000068

08000910 <fsm_7seg_run>:
#include "fsm_7seg.h"

int countDownA = 5;
int countDownB = 3;

void fsm_7seg_run() {
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
	fsm_automatic_7segA();
 8000914:	f000 f804 	bl	8000920 <fsm_automatic_7segA>
	fsm_automatic_7segB();
 8000918:	f000 f87e 	bl	8000a18 <fsm_automatic_7segB>
}
 800091c:	bf00      	nop
 800091e:	bd80      	pop	{r7, pc}

08000920 <fsm_automatic_7segA>:



void fsm_automatic_7segA() {
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
	switch (status_A) {
 8000924:	4b39      	ldr	r3, [pc, #228]	; (8000a0c <fsm_automatic_7segA+0xec>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	3b0b      	subs	r3, #11
 800092a:	2b03      	cmp	r3, #3
 800092c:	d864      	bhi.n	80009f8 <fsm_automatic_7segA+0xd8>
 800092e:	a201      	add	r2, pc, #4	; (adr r2, 8000934 <fsm_automatic_7segA+0x14>)
 8000930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000934:	08000945 	.word	0x08000945
 8000938:	08000957 	.word	0x08000957
 800093c:	080009c3 	.word	0x080009c3
 8000940:	0800098d 	.word	0x0800098d
	case INIT:
		status_A = AUTO_RED;
 8000944:	4b31      	ldr	r3, [pc, #196]	; (8000a0c <fsm_automatic_7segA+0xec>)
 8000946:	220c      	movs	r2, #12
 8000948:	601a      	str	r2, [r3, #0]
		setTimer(5, 1000);
 800094a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800094e:	2005      	movs	r0, #5
 8000950:	f000 fbb0 	bl	80010b4 <setTimer>
		break;
 8000954:	e057      	b.n	8000a06 <fsm_automatic_7segA+0xe6>
	case AUTO_RED:
		if (countDownA <= 0) {
 8000956:	4b2e      	ldr	r3, [pc, #184]	; (8000a10 <fsm_automatic_7segA+0xf0>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	2b00      	cmp	r3, #0
 800095c:	dc02      	bgt.n	8000964 <fsm_automatic_7segA+0x44>
			countDownA = 3;
 800095e:	4b2c      	ldr	r3, [pc, #176]	; (8000a10 <fsm_automatic_7segA+0xf0>)
 8000960:	2203      	movs	r2, #3
 8000962:	601a      	str	r2, [r3, #0]
		}
		if (timer_flag[5] == 1) {
 8000964:	4b2b      	ldr	r3, [pc, #172]	; (8000a14 <fsm_automatic_7segA+0xf4>)
 8000966:	695b      	ldr	r3, [r3, #20]
 8000968:	2b01      	cmp	r3, #1
 800096a:	d147      	bne.n	80009fc <fsm_automatic_7segA+0xdc>
			update_indexA(countDownA);
 800096c:	4b28      	ldr	r3, [pc, #160]	; (8000a10 <fsm_automatic_7segA+0xf0>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4618      	mov	r0, r3
 8000972:	f7ff fe77 	bl	8000664 <update_indexA>
			countDownA--;
 8000976:	4b26      	ldr	r3, [pc, #152]	; (8000a10 <fsm_automatic_7segA+0xf0>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	3b01      	subs	r3, #1
 800097c:	4a24      	ldr	r2, [pc, #144]	; (8000a10 <fsm_automatic_7segA+0xf0>)
 800097e:	6013      	str	r3, [r2, #0]
			setTimer(5, 1000);
 8000980:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000984:	2005      	movs	r0, #5
 8000986:	f000 fb95 	bl	80010b4 <setTimer>
		}
		break;
 800098a:	e037      	b.n	80009fc <fsm_automatic_7segA+0xdc>
	case AUTO_GREEN:
		if (countDownA <= 0) {
 800098c:	4b20      	ldr	r3, [pc, #128]	; (8000a10 <fsm_automatic_7segA+0xf0>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	2b00      	cmp	r3, #0
 8000992:	dc02      	bgt.n	800099a <fsm_automatic_7segA+0x7a>
			countDownA = 2;
 8000994:	4b1e      	ldr	r3, [pc, #120]	; (8000a10 <fsm_automatic_7segA+0xf0>)
 8000996:	2202      	movs	r2, #2
 8000998:	601a      	str	r2, [r3, #0]
		}
		if (timer_flag[5] == 1) {
 800099a:	4b1e      	ldr	r3, [pc, #120]	; (8000a14 <fsm_automatic_7segA+0xf4>)
 800099c:	695b      	ldr	r3, [r3, #20]
 800099e:	2b01      	cmp	r3, #1
 80009a0:	d12e      	bne.n	8000a00 <fsm_automatic_7segA+0xe0>
			update_indexA(countDownA);
 80009a2:	4b1b      	ldr	r3, [pc, #108]	; (8000a10 <fsm_automatic_7segA+0xf0>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	4618      	mov	r0, r3
 80009a8:	f7ff fe5c 	bl	8000664 <update_indexA>
			countDownA--;
 80009ac:	4b18      	ldr	r3, [pc, #96]	; (8000a10 <fsm_automatic_7segA+0xf0>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	3b01      	subs	r3, #1
 80009b2:	4a17      	ldr	r2, [pc, #92]	; (8000a10 <fsm_automatic_7segA+0xf0>)
 80009b4:	6013      	str	r3, [r2, #0]
			setTimer(5, 1000);
 80009b6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80009ba:	2005      	movs	r0, #5
 80009bc:	f000 fb7a 	bl	80010b4 <setTimer>
		}
		break;
 80009c0:	e01e      	b.n	8000a00 <fsm_automatic_7segA+0xe0>
	case AUTO_YELLOW:
		if (countDownA <= 0) {
 80009c2:	4b13      	ldr	r3, [pc, #76]	; (8000a10 <fsm_automatic_7segA+0xf0>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	dc02      	bgt.n	80009d0 <fsm_automatic_7segA+0xb0>
			countDownA = 5;
 80009ca:	4b11      	ldr	r3, [pc, #68]	; (8000a10 <fsm_automatic_7segA+0xf0>)
 80009cc:	2205      	movs	r2, #5
 80009ce:	601a      	str	r2, [r3, #0]
		}
		if (timer_flag[5] == 1) {
 80009d0:	4b10      	ldr	r3, [pc, #64]	; (8000a14 <fsm_automatic_7segA+0xf4>)
 80009d2:	695b      	ldr	r3, [r3, #20]
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	d115      	bne.n	8000a04 <fsm_automatic_7segA+0xe4>
			update_indexA(countDownA);
 80009d8:	4b0d      	ldr	r3, [pc, #52]	; (8000a10 <fsm_automatic_7segA+0xf0>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4618      	mov	r0, r3
 80009de:	f7ff fe41 	bl	8000664 <update_indexA>
			countDownA--;
 80009e2:	4b0b      	ldr	r3, [pc, #44]	; (8000a10 <fsm_automatic_7segA+0xf0>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	3b01      	subs	r3, #1
 80009e8:	4a09      	ldr	r2, [pc, #36]	; (8000a10 <fsm_automatic_7segA+0xf0>)
 80009ea:	6013      	str	r3, [r2, #0]
			setTimer(5, 1000);
 80009ec:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80009f0:	2005      	movs	r0, #5
 80009f2:	f000 fb5f 	bl	80010b4 <setTimer>
		}
		break;
 80009f6:	e005      	b.n	8000a04 <fsm_automatic_7segA+0xe4>

	default:
		break;
 80009f8:	bf00      	nop
 80009fa:	e004      	b.n	8000a06 <fsm_automatic_7segA+0xe6>
		break;
 80009fc:	bf00      	nop
 80009fe:	e002      	b.n	8000a06 <fsm_automatic_7segA+0xe6>
		break;
 8000a00:	bf00      	nop
 8000a02:	e000      	b.n	8000a06 <fsm_automatic_7segA+0xe6>
		break;
 8000a04:	bf00      	nop
	}

}
 8000a06:	bf00      	nop
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	200000ac 	.word	0x200000ac
 8000a10:	2000006c 	.word	0x2000006c
 8000a14:	2000016c 	.word	0x2000016c

08000a18 <fsm_automatic_7segB>:

void fsm_automatic_7segB() {
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
	switch (status_B) {
 8000a1c:	4b39      	ldr	r3, [pc, #228]	; (8000b04 <fsm_automatic_7segB+0xec>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	3b0b      	subs	r3, #11
 8000a22:	2b03      	cmp	r3, #3
 8000a24:	d864      	bhi.n	8000af0 <fsm_automatic_7segB+0xd8>
 8000a26:	a201      	add	r2, pc, #4	; (adr r2, 8000a2c <fsm_automatic_7segB+0x14>)
 8000a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a2c:	08000a3d 	.word	0x08000a3d
 8000a30:	08000abb 	.word	0x08000abb
 8000a34:	08000a85 	.word	0x08000a85
 8000a38:	08000a4f 	.word	0x08000a4f
	case INIT:
		status_B = AUTO_GREEN;
 8000a3c:	4b31      	ldr	r3, [pc, #196]	; (8000b04 <fsm_automatic_7segB+0xec>)
 8000a3e:	220e      	movs	r2, #14
 8000a40:	601a      	str	r2, [r3, #0]
		setTimer(6, 1000);
 8000a42:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000a46:	2006      	movs	r0, #6
 8000a48:	f000 fb34 	bl	80010b4 <setTimer>
		break;
 8000a4c:	e057      	b.n	8000afe <fsm_automatic_7segB+0xe6>
	case AUTO_GREEN:
		if (countDownB <= 0) {
 8000a4e:	4b2e      	ldr	r3, [pc, #184]	; (8000b08 <fsm_automatic_7segB+0xf0>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	dc02      	bgt.n	8000a5c <fsm_automatic_7segB+0x44>
			countDownB = 2;
 8000a56:	4b2c      	ldr	r3, [pc, #176]	; (8000b08 <fsm_automatic_7segB+0xf0>)
 8000a58:	2202      	movs	r2, #2
 8000a5a:	601a      	str	r2, [r3, #0]
		}
		if (timer_flag[6] == 1) {
 8000a5c:	4b2b      	ldr	r3, [pc, #172]	; (8000b0c <fsm_automatic_7segB+0xf4>)
 8000a5e:	699b      	ldr	r3, [r3, #24]
 8000a60:	2b01      	cmp	r3, #1
 8000a62:	d147      	bne.n	8000af4 <fsm_automatic_7segB+0xdc>
			update_indexB(countDownB);
 8000a64:	4b28      	ldr	r3, [pc, #160]	; (8000b08 <fsm_automatic_7segB+0xf0>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f7ff fe29 	bl	80006c0 <update_indexB>
			countDownB--;
 8000a6e:	4b26      	ldr	r3, [pc, #152]	; (8000b08 <fsm_automatic_7segB+0xf0>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	3b01      	subs	r3, #1
 8000a74:	4a24      	ldr	r2, [pc, #144]	; (8000b08 <fsm_automatic_7segB+0xf0>)
 8000a76:	6013      	str	r3, [r2, #0]
			setTimer(6, 1000);
 8000a78:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000a7c:	2006      	movs	r0, #6
 8000a7e:	f000 fb19 	bl	80010b4 <setTimer>
		}
		break;
 8000a82:	e037      	b.n	8000af4 <fsm_automatic_7segB+0xdc>
	case AUTO_YELLOW:
		if (countDownB <= 0) {
 8000a84:	4b20      	ldr	r3, [pc, #128]	; (8000b08 <fsm_automatic_7segB+0xf0>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	dc02      	bgt.n	8000a92 <fsm_automatic_7segB+0x7a>
			countDownB = 5;
 8000a8c:	4b1e      	ldr	r3, [pc, #120]	; (8000b08 <fsm_automatic_7segB+0xf0>)
 8000a8e:	2205      	movs	r2, #5
 8000a90:	601a      	str	r2, [r3, #0]
		}
		if (timer_flag[6] == 1) {
 8000a92:	4b1e      	ldr	r3, [pc, #120]	; (8000b0c <fsm_automatic_7segB+0xf4>)
 8000a94:	699b      	ldr	r3, [r3, #24]
 8000a96:	2b01      	cmp	r3, #1
 8000a98:	d12e      	bne.n	8000af8 <fsm_automatic_7segB+0xe0>
			update_indexB(countDownB);
 8000a9a:	4b1b      	ldr	r3, [pc, #108]	; (8000b08 <fsm_automatic_7segB+0xf0>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f7ff fe0e 	bl	80006c0 <update_indexB>
			countDownB--;
 8000aa4:	4b18      	ldr	r3, [pc, #96]	; (8000b08 <fsm_automatic_7segB+0xf0>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	3b01      	subs	r3, #1
 8000aaa:	4a17      	ldr	r2, [pc, #92]	; (8000b08 <fsm_automatic_7segB+0xf0>)
 8000aac:	6013      	str	r3, [r2, #0]
			setTimer(6, 1000);
 8000aae:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000ab2:	2006      	movs	r0, #6
 8000ab4:	f000 fafe 	bl	80010b4 <setTimer>
		}
		break;
 8000ab8:	e01e      	b.n	8000af8 <fsm_automatic_7segB+0xe0>
	case AUTO_RED:
		if (countDownB <= 0) {
 8000aba:	4b13      	ldr	r3, [pc, #76]	; (8000b08 <fsm_automatic_7segB+0xf0>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	dc02      	bgt.n	8000ac8 <fsm_automatic_7segB+0xb0>
			countDownB = 3;
 8000ac2:	4b11      	ldr	r3, [pc, #68]	; (8000b08 <fsm_automatic_7segB+0xf0>)
 8000ac4:	2203      	movs	r2, #3
 8000ac6:	601a      	str	r2, [r3, #0]
		}
		if (timer_flag[6] == 1) {
 8000ac8:	4b10      	ldr	r3, [pc, #64]	; (8000b0c <fsm_automatic_7segB+0xf4>)
 8000aca:	699b      	ldr	r3, [r3, #24]
 8000acc:	2b01      	cmp	r3, #1
 8000ace:	d115      	bne.n	8000afc <fsm_automatic_7segB+0xe4>
			update_indexB(countDownB);
 8000ad0:	4b0d      	ldr	r3, [pc, #52]	; (8000b08 <fsm_automatic_7segB+0xf0>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f7ff fdf3 	bl	80006c0 <update_indexB>
			countDownB--;
 8000ada:	4b0b      	ldr	r3, [pc, #44]	; (8000b08 <fsm_automatic_7segB+0xf0>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	3b01      	subs	r3, #1
 8000ae0:	4a09      	ldr	r2, [pc, #36]	; (8000b08 <fsm_automatic_7segB+0xf0>)
 8000ae2:	6013      	str	r3, [r2, #0]
			setTimer(6, 1000);
 8000ae4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000ae8:	2006      	movs	r0, #6
 8000aea:	f000 fae3 	bl	80010b4 <setTimer>
		}
		break;
 8000aee:	e005      	b.n	8000afc <fsm_automatic_7segB+0xe4>
	default:
		break;
 8000af0:	bf00      	nop
 8000af2:	e004      	b.n	8000afe <fsm_automatic_7segB+0xe6>
		break;
 8000af4:	bf00      	nop
 8000af6:	e002      	b.n	8000afe <fsm_automatic_7segB+0xe6>
		break;
 8000af8:	bf00      	nop
 8000afa:	e000      	b.n	8000afe <fsm_automatic_7segB+0xe6>
		break;
 8000afc:	bf00      	nop
	}

}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	200000b0 	.word	0x200000b0
 8000b08:	20000070 	.word	0x20000070
 8000b0c:	2000016c 	.word	0x2000016c

08000b10 <fsm_automatic_run_A>:
 *      Author: Hy
 */

#include "fsm_automatic.h"

void fsm_automatic_run_A(){
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
	status_LED_A();
 8000b14:	f000 fbc6 	bl	80012a4 <status_LED_A>
	switch (status_A) {
 8000b18:	4b27      	ldr	r3, [pc, #156]	; (8000bb8 <fsm_automatic_run_A+0xa8>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	3b0b      	subs	r3, #11
 8000b1e:	2b03      	cmp	r3, #3
 8000b20:	d840      	bhi.n	8000ba4 <fsm_automatic_run_A+0x94>
 8000b22:	a201      	add	r2, pc, #4	; (adr r2, 8000b28 <fsm_automatic_run_A+0x18>)
 8000b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b28:	08000b39 	.word	0x08000b39
 8000b2c:	08000b4b 	.word	0x08000b4b
 8000b30:	08000b87 	.word	0x08000b87
 8000b34:	08000b69 	.word	0x08000b69
		case INIT:
			status_A = AUTO_RED;
 8000b38:	4b1f      	ldr	r3, [pc, #124]	; (8000bb8 <fsm_automatic_run_A+0xa8>)
 8000b3a:	220c      	movs	r2, #12
 8000b3c:	601a      	str	r2, [r3, #0]
			setTimer(1, 5000);
 8000b3e:	f241 3188 	movw	r1, #5000	; 0x1388
 8000b42:	2001      	movs	r0, #1
 8000b44:	f000 fab6 	bl	80010b4 <setTimer>
			break;
 8000b48:	e033      	b.n	8000bb2 <fsm_automatic_run_A+0xa2>
		case AUTO_RED:
			displayTraffic();
 8000b4a:	f7ff fe53 	bl	80007f4 <displayTraffic>
			if (timer_flag[1] == 1) {
 8000b4e:	4b1b      	ldr	r3, [pc, #108]	; (8000bbc <fsm_automatic_run_A+0xac>)
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	2b01      	cmp	r3, #1
 8000b54:	d128      	bne.n	8000ba8 <fsm_automatic_run_A+0x98>
				status_A = AUTO_GREEN;
 8000b56:	4b18      	ldr	r3, [pc, #96]	; (8000bb8 <fsm_automatic_run_A+0xa8>)
 8000b58:	220e      	movs	r2, #14
 8000b5a:	601a      	str	r2, [r3, #0]
				setTimer(1, 3000);
 8000b5c:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8000b60:	2001      	movs	r0, #1
 8000b62:	f000 faa7 	bl	80010b4 <setTimer>
			}
			break;
 8000b66:	e01f      	b.n	8000ba8 <fsm_automatic_run_A+0x98>
		case AUTO_GREEN:
			displayTraffic();
 8000b68:	f7ff fe44 	bl	80007f4 <displayTraffic>
			if (timer_flag[1] == 1) {
 8000b6c:	4b13      	ldr	r3, [pc, #76]	; (8000bbc <fsm_automatic_run_A+0xac>)
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	2b01      	cmp	r3, #1
 8000b72:	d11b      	bne.n	8000bac <fsm_automatic_run_A+0x9c>
				status_A = AUTO_YELLOW;
 8000b74:	4b10      	ldr	r3, [pc, #64]	; (8000bb8 <fsm_automatic_run_A+0xa8>)
 8000b76:	220d      	movs	r2, #13
 8000b78:	601a      	str	r2, [r3, #0]
				setTimer(1, 2000);
 8000b7a:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000b7e:	2001      	movs	r0, #1
 8000b80:	f000 fa98 	bl	80010b4 <setTimer>
			}

			break;
 8000b84:	e012      	b.n	8000bac <fsm_automatic_run_A+0x9c>
		case AUTO_YELLOW:
			displayTraffic();
 8000b86:	f7ff fe35 	bl	80007f4 <displayTraffic>
			if (timer_flag[1] == 1) {
 8000b8a:	4b0c      	ldr	r3, [pc, #48]	; (8000bbc <fsm_automatic_run_A+0xac>)
 8000b8c:	685b      	ldr	r3, [r3, #4]
 8000b8e:	2b01      	cmp	r3, #1
 8000b90:	d10e      	bne.n	8000bb0 <fsm_automatic_run_A+0xa0>
				status_A = AUTO_RED;
 8000b92:	4b09      	ldr	r3, [pc, #36]	; (8000bb8 <fsm_automatic_run_A+0xa8>)
 8000b94:	220c      	movs	r2, #12
 8000b96:	601a      	str	r2, [r3, #0]
				setTimer(1, 5000);
 8000b98:	f241 3188 	movw	r1, #5000	; 0x1388
 8000b9c:	2001      	movs	r0, #1
 8000b9e:	f000 fa89 	bl	80010b4 <setTimer>
			}
			break;
 8000ba2:	e005      	b.n	8000bb0 <fsm_automatic_run_A+0xa0>
		default:
			break;
 8000ba4:	bf00      	nop
 8000ba6:	e004      	b.n	8000bb2 <fsm_automatic_run_A+0xa2>
			break;
 8000ba8:	bf00      	nop
 8000baa:	e002      	b.n	8000bb2 <fsm_automatic_run_A+0xa2>
			break;
 8000bac:	bf00      	nop
 8000bae:	e000      	b.n	8000bb2 <fsm_automatic_run_A+0xa2>
			break;
 8000bb0:	bf00      	nop
		}
}
 8000bb2:	bf00      	nop
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	200000ac 	.word	0x200000ac
 8000bbc:	2000016c 	.word	0x2000016c

08000bc0 <fsm_automatic_run_B>:

void fsm_automatic_run_B(){
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
	status_LED_B();
 8000bc4:	f000 fbdc 	bl	8001380 <status_LED_B>
	switch (status_B) {
 8000bc8:	4b27      	ldr	r3, [pc, #156]	; (8000c68 <fsm_automatic_run_B+0xa8>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	3b0b      	subs	r3, #11
 8000bce:	2b03      	cmp	r3, #3
 8000bd0:	d840      	bhi.n	8000c54 <fsm_automatic_run_B+0x94>
 8000bd2:	a201      	add	r2, pc, #4	; (adr r2, 8000bd8 <fsm_automatic_run_B+0x18>)
 8000bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bd8:	08000be9 	.word	0x08000be9
 8000bdc:	08000c37 	.word	0x08000c37
 8000be0:	08000c19 	.word	0x08000c19
 8000be4:	08000bfb 	.word	0x08000bfb
		case INIT:
			status_B = AUTO_GREEN;
 8000be8:	4b1f      	ldr	r3, [pc, #124]	; (8000c68 <fsm_automatic_run_B+0xa8>)
 8000bea:	220e      	movs	r2, #14
 8000bec:	601a      	str	r2, [r3, #0]
			setTimer(2, 3000);
 8000bee:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8000bf2:	2002      	movs	r0, #2
 8000bf4:	f000 fa5e 	bl	80010b4 <setTimer>
			break;
 8000bf8:	e033      	b.n	8000c62 <fsm_automatic_run_B+0xa2>
		case AUTO_GREEN:
			displayTraffic();
 8000bfa:	f7ff fdfb 	bl	80007f4 <displayTraffic>
			if (timer_flag[2] == 1) {
 8000bfe:	4b1b      	ldr	r3, [pc, #108]	; (8000c6c <fsm_automatic_run_B+0xac>)
 8000c00:	689b      	ldr	r3, [r3, #8]
 8000c02:	2b01      	cmp	r3, #1
 8000c04:	d128      	bne.n	8000c58 <fsm_automatic_run_B+0x98>
				status_B = AUTO_YELLOW;
 8000c06:	4b18      	ldr	r3, [pc, #96]	; (8000c68 <fsm_automatic_run_B+0xa8>)
 8000c08:	220d      	movs	r2, #13
 8000c0a:	601a      	str	r2, [r3, #0]
				setTimer(2, 2000);
 8000c0c:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000c10:	2002      	movs	r0, #2
 8000c12:	f000 fa4f 	bl	80010b4 <setTimer>
			}

			break;
 8000c16:	e01f      	b.n	8000c58 <fsm_automatic_run_B+0x98>
		case AUTO_YELLOW:
			displayTraffic();
 8000c18:	f7ff fdec 	bl	80007f4 <displayTraffic>
			if (timer_flag[2] == 1) {
 8000c1c:	4b13      	ldr	r3, [pc, #76]	; (8000c6c <fsm_automatic_run_B+0xac>)
 8000c1e:	689b      	ldr	r3, [r3, #8]
 8000c20:	2b01      	cmp	r3, #1
 8000c22:	d11b      	bne.n	8000c5c <fsm_automatic_run_B+0x9c>
				status_B = AUTO_RED;
 8000c24:	4b10      	ldr	r3, [pc, #64]	; (8000c68 <fsm_automatic_run_B+0xa8>)
 8000c26:	220c      	movs	r2, #12
 8000c28:	601a      	str	r2, [r3, #0]
				setTimer(2, 5000);
 8000c2a:	f241 3188 	movw	r1, #5000	; 0x1388
 8000c2e:	2002      	movs	r0, #2
 8000c30:	f000 fa40 	bl	80010b4 <setTimer>
			}

			break;
 8000c34:	e012      	b.n	8000c5c <fsm_automatic_run_B+0x9c>
		case AUTO_RED:
			displayTraffic();
 8000c36:	f7ff fddd 	bl	80007f4 <displayTraffic>
			if (timer_flag[2] == 1) {
 8000c3a:	4b0c      	ldr	r3, [pc, #48]	; (8000c6c <fsm_automatic_run_B+0xac>)
 8000c3c:	689b      	ldr	r3, [r3, #8]
 8000c3e:	2b01      	cmp	r3, #1
 8000c40:	d10e      	bne.n	8000c60 <fsm_automatic_run_B+0xa0>
				status_B = AUTO_GREEN;
 8000c42:	4b09      	ldr	r3, [pc, #36]	; (8000c68 <fsm_automatic_run_B+0xa8>)
 8000c44:	220e      	movs	r2, #14
 8000c46:	601a      	str	r2, [r3, #0]
				setTimer(2, 3000);
 8000c48:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8000c4c:	2002      	movs	r0, #2
 8000c4e:	f000 fa31 	bl	80010b4 <setTimer>
			}

			break;
 8000c52:	e005      	b.n	8000c60 <fsm_automatic_run_B+0xa0>
		default:
			break;
 8000c54:	bf00      	nop
 8000c56:	e004      	b.n	8000c62 <fsm_automatic_run_B+0xa2>
			break;
 8000c58:	bf00      	nop
 8000c5a:	e002      	b.n	8000c62 <fsm_automatic_run_B+0xa2>
			break;
 8000c5c:	bf00      	nop
 8000c5e:	e000      	b.n	8000c62 <fsm_automatic_run_B+0xa2>
			break;
 8000c60:	bf00      	nop
		}
}
 8000c62:	bf00      	nop
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	200000b0 	.word	0x200000b0
 8000c6c:	2000016c 	.word	0x2000016c

08000c70 <fsm_automatic_run>:

void fsm_automatic_run() {
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
	fsm_automatic_run_A();
 8000c74:	f7ff ff4c 	bl	8000b10 <fsm_automatic_run_A>
	fsm_automatic_run_B();
 8000c78:	f7ff ffa2 	bl	8000bc0 <fsm_automatic_run_B>
}
 8000c7c:	bf00      	nop
 8000c7e:	bd80      	pop	{r7, pc}

08000c80 <fsm_manual_run>:
 *      Author: Hy
 */

#include "fsm_manual.h"

void fsm_manual_run() {
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
fsm_manual_run_A();
 8000c84:	f000 f804 	bl	8000c90 <fsm_manual_run_A>
fsm_manual_run_B();
 8000c88:	f000 f820 	bl	8000ccc <fsm_manual_run_B>
}
 8000c8c:	bf00      	nop
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <fsm_manual_run_A>:
void fsm_manual_run_A() {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
	status_LED_A();
 8000c94:	f000 fb06 	bl	80012a4 <status_LED_A>
	switch (status_A) {
 8000c98:	4b0b      	ldr	r3, [pc, #44]	; (8000cc8 <fsm_manual_run_A+0x38>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	2b18      	cmp	r3, #24
 8000c9e:	d009      	beq.n	8000cb4 <fsm_manual_run_A+0x24>
 8000ca0:	2b18      	cmp	r3, #24
 8000ca2:	dc0d      	bgt.n	8000cc0 <fsm_manual_run_A+0x30>
 8000ca4:	2b16      	cmp	r3, #22
 8000ca6:	d002      	beq.n	8000cae <fsm_manual_run_A+0x1e>
 8000ca8:	2b17      	cmp	r3, #23
 8000caa:	d006      	beq.n	8000cba <fsm_manual_run_A+0x2a>
	case MAN_YELLOW:
		displayTraffic();

		break;
	default:
		break;
 8000cac:	e008      	b.n	8000cc0 <fsm_manual_run_A+0x30>
		displayTraffic();
 8000cae:	f7ff fda1 	bl	80007f4 <displayTraffic>
		break;
 8000cb2:	e006      	b.n	8000cc2 <fsm_manual_run_A+0x32>
		displayTraffic();
 8000cb4:	f7ff fd9e 	bl	80007f4 <displayTraffic>
		break;
 8000cb8:	e003      	b.n	8000cc2 <fsm_manual_run_A+0x32>
		displayTraffic();
 8000cba:	f7ff fd9b 	bl	80007f4 <displayTraffic>
		break;
 8000cbe:	e000      	b.n	8000cc2 <fsm_manual_run_A+0x32>
		break;
 8000cc0:	bf00      	nop
	}
}
 8000cc2:	bf00      	nop
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	200000ac 	.word	0x200000ac

08000ccc <fsm_manual_run_B>:
void fsm_manual_run_B() {
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
	status_LED_B();
 8000cd0:	f000 fb56 	bl	8001380 <status_LED_B>
	switch (status_B) {
 8000cd4:	4b0b      	ldr	r3, [pc, #44]	; (8000d04 <fsm_manual_run_B+0x38>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	2b18      	cmp	r3, #24
 8000cda:	d009      	beq.n	8000cf0 <fsm_manual_run_B+0x24>
 8000cdc:	2b18      	cmp	r3, #24
 8000cde:	dc0d      	bgt.n	8000cfc <fsm_manual_run_B+0x30>
 8000ce0:	2b16      	cmp	r3, #22
 8000ce2:	d002      	beq.n	8000cea <fsm_manual_run_B+0x1e>
 8000ce4:	2b17      	cmp	r3, #23
 8000ce6:	d006      	beq.n	8000cf6 <fsm_manual_run_B+0x2a>
	case MAN_YELLOW:
		displayTraffic();

		break;
	default:
		break;
 8000ce8:	e008      	b.n	8000cfc <fsm_manual_run_B+0x30>
		displayTraffic();
 8000cea:	f7ff fd83 	bl	80007f4 <displayTraffic>
		break;
 8000cee:	e006      	b.n	8000cfe <fsm_manual_run_B+0x32>
		displayTraffic();
 8000cf0:	f7ff fd80 	bl	80007f4 <displayTraffic>
		break;
 8000cf4:	e003      	b.n	8000cfe <fsm_manual_run_B+0x32>
		displayTraffic();
 8000cf6:	f7ff fd7d 	bl	80007f4 <displayTraffic>
		break;
 8000cfa:	e000      	b.n	8000cfe <fsm_manual_run_B+0x32>
		break;
 8000cfc:	bf00      	nop
	}
}
 8000cfe:	bf00      	nop
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	200000b0 	.word	0x200000b0

08000d08 <countPressButton1>:
 *      Author: Hy
 */

#include "fsm_setting.h"

void countPressButton1(){
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
	if(IsButtonPress(1) == 1){
 8000d0c:	2001      	movs	r0, #1
 8000d0e:	f7ff fa1d 	bl	800014c <IsButtonPress>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b01      	cmp	r3, #1
 8000d16:	d104      	bne.n	8000d22 <countPressButton1+0x1a>
		status_mode++;
 8000d18:	4b06      	ldr	r3, [pc, #24]	; (8000d34 <countPressButton1+0x2c>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	4a05      	ldr	r2, [pc, #20]	; (8000d34 <countPressButton1+0x2c>)
 8000d20:	6013      	str	r3, [r2, #0]
	}
	if(status_mode == MODE4 + 1){
 8000d22:	4b04      	ldr	r3, [pc, #16]	; (8000d34 <countPressButton1+0x2c>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	2b05      	cmp	r3, #5
 8000d28:	d102      	bne.n	8000d30 <countPressButton1+0x28>
		status_mode = MODE0;
 8000d2a:	4b02      	ldr	r3, [pc, #8]	; (8000d34 <countPressButton1+0x2c>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	601a      	str	r2, [r3, #0]
	}
}
 8000d30:	bf00      	nop
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	200000b4 	.word	0x200000b4

08000d38 <fsm_mode>:

void fsm_mode(){
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
	countPressButton1();
 8000d3c:	f7ff ffe4 	bl	8000d08 <countPressButton1>
	switch(status_mode){
 8000d40:	4b38      	ldr	r3, [pc, #224]	; (8000e24 <fsm_mode+0xec>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	2b04      	cmp	r3, #4
 8000d46:	d869      	bhi.n	8000e1c <fsm_mode+0xe4>
 8000d48:	a201      	add	r2, pc, #4	; (adr r2, 8000d50 <fsm_mode+0x18>)
 8000d4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d4e:	bf00      	nop
 8000d50:	08000d65 	.word	0x08000d65
 8000d54:	08000d79 	.word	0x08000d79
 8000d58:	08000d99 	.word	0x08000d99
 8000d5c:	08000dc5 	.word	0x08000dc5
 8000d60:	08000df1 	.word	0x08000df1
	case MODE0:
		status_mode = MODE1;
 8000d64:	4b2f      	ldr	r3, [pc, #188]	; (8000e24 <fsm_mode+0xec>)
 8000d66:	2201      	movs	r2, #1
 8000d68:	601a      	str	r2, [r3, #0]
		status_A = INIT;
 8000d6a:	4b2f      	ldr	r3, [pc, #188]	; (8000e28 <fsm_mode+0xf0>)
 8000d6c:	220b      	movs	r2, #11
 8000d6e:	601a      	str	r2, [r3, #0]
		status_B = INIT;
 8000d70:	4b2e      	ldr	r3, [pc, #184]	; (8000e2c <fsm_mode+0xf4>)
 8000d72:	220b      	movs	r2, #11
 8000d74:	601a      	str	r2, [r3, #0]
		break;
 8000d76:	e052      	b.n	8000e1e <fsm_mode+0xe6>
	case MODE1:

		if(IsButtonPress(1) == 1){
 8000d78:	2001      	movs	r0, #1
 8000d7a:	f7ff f9e7 	bl	800014c <IsButtonPress>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b01      	cmp	r3, #1
 8000d82:	d102      	bne.n	8000d8a <fsm_mode+0x52>
			status_mode = MODE2;
 8000d84:	4b27      	ldr	r3, [pc, #156]	; (8000e24 <fsm_mode+0xec>)
 8000d86:	2202      	movs	r2, #2
 8000d88:	601a      	str	r2, [r3, #0]
		}
		if(IsButtonPress(2) == 1){
 8000d8a:	2002      	movs	r0, #2
 8000d8c:	f7ff f9de 	bl	800014c <IsButtonPress>
			// add value
		}
		if(IsButtonPress(3) == 1){
 8000d90:	2003      	movs	r0, #3
 8000d92:	f7ff f9db 	bl	800014c <IsButtonPress>
			//set value
		}
		break;
 8000d96:	e042      	b.n	8000e1e <fsm_mode+0xe6>
	case MODE2:
		status_A = MAN_RED;
 8000d98:	4b23      	ldr	r3, [pc, #140]	; (8000e28 <fsm_mode+0xf0>)
 8000d9a:	2216      	movs	r2, #22
 8000d9c:	601a      	str	r2, [r3, #0]
		status_B = MAN_RED;
 8000d9e:	4b23      	ldr	r3, [pc, #140]	; (8000e2c <fsm_mode+0xf4>)
 8000da0:	2216      	movs	r2, #22
 8000da2:	601a      	str	r2, [r3, #0]
		if(IsButtonPress(1) == 1){
 8000da4:	2001      	movs	r0, #1
 8000da6:	f7ff f9d1 	bl	800014c <IsButtonPress>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b01      	cmp	r3, #1
 8000dae:	d102      	bne.n	8000db6 <fsm_mode+0x7e>
			status_mode = MODE3;
 8000db0:	4b1c      	ldr	r3, [pc, #112]	; (8000e24 <fsm_mode+0xec>)
 8000db2:	2203      	movs	r2, #3
 8000db4:	601a      	str	r2, [r3, #0]
		}
		if(IsButtonPress(2) == 1){
 8000db6:	2002      	movs	r0, #2
 8000db8:	f7ff f9c8 	bl	800014c <IsButtonPress>
			// add value
		}
		if(IsButtonPress(3) == 1){
 8000dbc:	2003      	movs	r0, #3
 8000dbe:	f7ff f9c5 	bl	800014c <IsButtonPress>
			//set value
		}
		break;
 8000dc2:	e02c      	b.n	8000e1e <fsm_mode+0xe6>
	case MODE3:
		status_A = MAN_YELLOW;
 8000dc4:	4b18      	ldr	r3, [pc, #96]	; (8000e28 <fsm_mode+0xf0>)
 8000dc6:	2217      	movs	r2, #23
 8000dc8:	601a      	str	r2, [r3, #0]
		status_B = MAN_YELLOW;
 8000dca:	4b18      	ldr	r3, [pc, #96]	; (8000e2c <fsm_mode+0xf4>)
 8000dcc:	2217      	movs	r2, #23
 8000dce:	601a      	str	r2, [r3, #0]
		if(IsButtonPress(1) == 1){
 8000dd0:	2001      	movs	r0, #1
 8000dd2:	f7ff f9bb 	bl	800014c <IsButtonPress>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b01      	cmp	r3, #1
 8000dda:	d102      	bne.n	8000de2 <fsm_mode+0xaa>
			status_mode = MODE4;
 8000ddc:	4b11      	ldr	r3, [pc, #68]	; (8000e24 <fsm_mode+0xec>)
 8000dde:	2204      	movs	r2, #4
 8000de0:	601a      	str	r2, [r3, #0]
		}
		if(IsButtonPress(2) == 1){
 8000de2:	2002      	movs	r0, #2
 8000de4:	f7ff f9b2 	bl	800014c <IsButtonPress>
			// add value
		}
		if(IsButtonPress(3) == 1){
 8000de8:	2003      	movs	r0, #3
 8000dea:	f7ff f9af 	bl	800014c <IsButtonPress>
			//set value
		}
		break;
 8000dee:	e016      	b.n	8000e1e <fsm_mode+0xe6>
	case MODE4:
		status_A = MAN_GREEN;
 8000df0:	4b0d      	ldr	r3, [pc, #52]	; (8000e28 <fsm_mode+0xf0>)
 8000df2:	2218      	movs	r2, #24
 8000df4:	601a      	str	r2, [r3, #0]
		status_B = MAN_GREEN;
 8000df6:	4b0d      	ldr	r3, [pc, #52]	; (8000e2c <fsm_mode+0xf4>)
 8000df8:	2218      	movs	r2, #24
 8000dfa:	601a      	str	r2, [r3, #0]
		if(IsButtonPress(1) == 1){
 8000dfc:	2001      	movs	r0, #1
 8000dfe:	f7ff f9a5 	bl	800014c <IsButtonPress>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b01      	cmp	r3, #1
 8000e06:	d102      	bne.n	8000e0e <fsm_mode+0xd6>
			status_mode = MODE0;
 8000e08:	4b06      	ldr	r3, [pc, #24]	; (8000e24 <fsm_mode+0xec>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	601a      	str	r2, [r3, #0]
		}
		if(IsButtonPress(2) == 1){
 8000e0e:	2002      	movs	r0, #2
 8000e10:	f7ff f99c 	bl	800014c <IsButtonPress>
			// add value
		}
		if(IsButtonPress(3) == 1){
 8000e14:	2003      	movs	r0, #3
 8000e16:	f7ff f999 	bl	800014c <IsButtonPress>
			//set value
		}
		break;
 8000e1a:	e000      	b.n	8000e1e <fsm_mode+0xe6>
	default:
		break;
 8000e1c:	bf00      	nop
	}
}
 8000e1e:	bf00      	nop
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	200000b4 	.word	0x200000b4
 8000e28:	200000ac 	.word	0x200000ac
 8000e2c:	200000b0 	.word	0x200000b0

08000e30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e34:	f000 fb38 	bl	80014a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e38:	f000 f824 	bl	8000e84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e3c:	f000 f8aa 	bl	8000f94 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000e40:	f000 f85c 	bl	8000efc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (& htim2 );
 8000e44:	480c      	ldr	r0, [pc, #48]	; (8000e78 <main+0x48>)
 8000e46:	f001 fa8d 	bl	8002364 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  status_A = INIT;
 8000e4a:	4b0c      	ldr	r3, [pc, #48]	; (8000e7c <main+0x4c>)
 8000e4c:	220b      	movs	r2, #11
 8000e4e:	601a      	str	r2, [r3, #0]
  status_B= INIT;
 8000e50:	4b0b      	ldr	r3, [pc, #44]	; (8000e80 <main+0x50>)
 8000e52:	220b      	movs	r2, #11
 8000e54:	601a      	str	r2, [r3, #0]

  setTimer(0,500);
 8000e56:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000e5a:	2000      	movs	r0, #0
 8000e5c:	f000 f92a 	bl	80010b4 <setTimer>

  while (1)
  {
    /* USER CODE END WHILE */
	  timer_check();
 8000e60:	f000 fa06 	bl	8001270 <timer_check>
	  fsm_automatic_run();
 8000e64:	f7ff ff04 	bl	8000c70 <fsm_automatic_run>
	  fsm_7seg_run();
 8000e68:	f7ff fd52 	bl	8000910 <fsm_7seg_run>
	  fsm_manual_run();
 8000e6c:	f7ff ff08 	bl	8000c80 <fsm_manual_run>
	  fsm_mode();
 8000e70:	f7ff ff62 	bl	8000d38 <fsm_mode>
	  timer_check();
 8000e74:	e7f4      	b.n	8000e60 <main+0x30>
 8000e76:	bf00      	nop
 8000e78:	200000fc 	.word	0x200000fc
 8000e7c:	200000ac 	.word	0x200000ac
 8000e80:	200000b0 	.word	0x200000b0

08000e84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b090      	sub	sp, #64	; 0x40
 8000e88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e8a:	f107 0318 	add.w	r3, r7, #24
 8000e8e:	2228      	movs	r2, #40	; 0x28
 8000e90:	2100      	movs	r1, #0
 8000e92:	4618      	mov	r0, r3
 8000e94:	f001 fe16 	bl	8002ac4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e98:	1d3b      	adds	r3, r7, #4
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	605a      	str	r2, [r3, #4]
 8000ea0:	609a      	str	r2, [r3, #8]
 8000ea2:	60da      	str	r2, [r3, #12]
 8000ea4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000eae:	2310      	movs	r3, #16
 8000eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eb6:	f107 0318 	add.w	r3, r7, #24
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f000 fe26 	bl	8001b0c <HAL_RCC_OscConfig>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000ec6:	f000 f8ef 	bl	80010a8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eca:	230f      	movs	r3, #15
 8000ecc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000eda:	2300      	movs	r3, #0
 8000edc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ede:	1d3b      	adds	r3, r7, #4
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f001 f892 	bl	800200c <HAL_RCC_ClockConfig>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000eee:	f000 f8db 	bl	80010a8 <Error_Handler>
  }
}
 8000ef2:	bf00      	nop
 8000ef4:	3740      	adds	r7, #64	; 0x40
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
	...

08000efc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b086      	sub	sp, #24
 8000f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f02:	f107 0308 	add.w	r3, r7, #8
 8000f06:	2200      	movs	r2, #0
 8000f08:	601a      	str	r2, [r3, #0]
 8000f0a:	605a      	str	r2, [r3, #4]
 8000f0c:	609a      	str	r2, [r3, #8]
 8000f0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f10:	463b      	mov	r3, r7
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f18:	4b1d      	ldr	r3, [pc, #116]	; (8000f90 <MX_TIM2_Init+0x94>)
 8000f1a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f1e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000f20:	4b1b      	ldr	r3, [pc, #108]	; (8000f90 <MX_TIM2_Init+0x94>)
 8000f22:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000f26:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f28:	4b19      	ldr	r3, [pc, #100]	; (8000f90 <MX_TIM2_Init+0x94>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000f2e:	4b18      	ldr	r3, [pc, #96]	; (8000f90 <MX_TIM2_Init+0x94>)
 8000f30:	2209      	movs	r2, #9
 8000f32:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f34:	4b16      	ldr	r3, [pc, #88]	; (8000f90 <MX_TIM2_Init+0x94>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f3a:	4b15      	ldr	r3, [pc, #84]	; (8000f90 <MX_TIM2_Init+0x94>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f40:	4813      	ldr	r0, [pc, #76]	; (8000f90 <MX_TIM2_Init+0x94>)
 8000f42:	f001 f9bf 	bl	80022c4 <HAL_TIM_Base_Init>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000f4c:	f000 f8ac 	bl	80010a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f54:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f56:	f107 0308 	add.w	r3, r7, #8
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	480c      	ldr	r0, [pc, #48]	; (8000f90 <MX_TIM2_Init+0x94>)
 8000f5e:	f001 fb3d 	bl	80025dc <HAL_TIM_ConfigClockSource>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000f68:	f000 f89e 	bl	80010a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f70:	2300      	movs	r3, #0
 8000f72:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f74:	463b      	mov	r3, r7
 8000f76:	4619      	mov	r1, r3
 8000f78:	4805      	ldr	r0, [pc, #20]	; (8000f90 <MX_TIM2_Init+0x94>)
 8000f7a:	f001 fd15 	bl	80029a8 <HAL_TIMEx_MasterConfigSynchronization>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000f84:	f000 f890 	bl	80010a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f88:	bf00      	nop
 8000f8a:	3718      	adds	r7, #24
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	200000fc 	.word	0x200000fc

08000f94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b088      	sub	sp, #32
 8000f98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9a:	f107 0310 	add.w	r3, r7, #16
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	605a      	str	r2, [r3, #4]
 8000fa4:	609a      	str	r2, [r3, #8]
 8000fa6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fa8:	4b35      	ldr	r3, [pc, #212]	; (8001080 <MX_GPIO_Init+0xec>)
 8000faa:	699b      	ldr	r3, [r3, #24]
 8000fac:	4a34      	ldr	r2, [pc, #208]	; (8001080 <MX_GPIO_Init+0xec>)
 8000fae:	f043 0310 	orr.w	r3, r3, #16
 8000fb2:	6193      	str	r3, [r2, #24]
 8000fb4:	4b32      	ldr	r3, [pc, #200]	; (8001080 <MX_GPIO_Init+0xec>)
 8000fb6:	699b      	ldr	r3, [r3, #24]
 8000fb8:	f003 0310 	and.w	r3, r3, #16
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fc0:	4b2f      	ldr	r3, [pc, #188]	; (8001080 <MX_GPIO_Init+0xec>)
 8000fc2:	699b      	ldr	r3, [r3, #24]
 8000fc4:	4a2e      	ldr	r2, [pc, #184]	; (8001080 <MX_GPIO_Init+0xec>)
 8000fc6:	f043 0304 	orr.w	r3, r3, #4
 8000fca:	6193      	str	r3, [r2, #24]
 8000fcc:	4b2c      	ldr	r3, [pc, #176]	; (8001080 <MX_GPIO_Init+0xec>)
 8000fce:	699b      	ldr	r3, [r3, #24]
 8000fd0:	f003 0304 	and.w	r3, r3, #4
 8000fd4:	60bb      	str	r3, [r7, #8]
 8000fd6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd8:	4b29      	ldr	r3, [pc, #164]	; (8001080 <MX_GPIO_Init+0xec>)
 8000fda:	699b      	ldr	r3, [r3, #24]
 8000fdc:	4a28      	ldr	r2, [pc, #160]	; (8001080 <MX_GPIO_Init+0xec>)
 8000fde:	f043 0308 	orr.w	r3, r3, #8
 8000fe2:	6193      	str	r3, [r2, #24]
 8000fe4:	4b26      	ldr	r3, [pc, #152]	; (8001080 <MX_GPIO_Init+0xec>)
 8000fe6:	699b      	ldr	r3, [r3, #24]
 8000fe8:	f003 0308 	and.w	r3, r3, #8
 8000fec:	607b      	str	r3, [r7, #4]
 8000fee:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA3_Pin|PA4_Pin|PA5_Pin|PA6_Pin
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	f64f 71f8 	movw	r1, #65528	; 0xfff8
 8000ff6:	4823      	ldr	r0, [pc, #140]	; (8001084 <MX_GPIO_Init+0xf0>)
 8000ff8:	f000 fd57 	bl	8001aaa <HAL_GPIO_WritePin>
                          |PA7_Pin|PA8_Pin|PA9_Pin|PA10_Pin
                          |PA11_Pin|PA12_Pin|PA13_Pin|PA14_Pin
                          |PA15_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PB0_Pin|PB1_Pin|PB2_Pin|PB10_Pin
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8001002:	4821      	ldr	r0, [pc, #132]	; (8001088 <MX_GPIO_Init+0xf4>)
 8001004:	f000 fd51 	bl	8001aaa <HAL_GPIO_WritePin>
                          |PB11_Pin|PB12_Pin|PB13_Pin|PB3_Pin
                          |PB4_Pin|PB5_Pin|PB6_Pin|PB7_Pin
                          |PB8_Pin|PB9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : BUTTON0_Pin */
  GPIO_InitStruct.Pin = BUTTON0_Pin;
 8001008:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800100c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800100e:	2300      	movs	r3, #0
 8001010:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001012:	2301      	movs	r3, #1
 8001014:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON0_GPIO_Port, &GPIO_InitStruct);
 8001016:	f107 0310 	add.w	r3, r7, #16
 800101a:	4619      	mov	r1, r3
 800101c:	481b      	ldr	r0, [pc, #108]	; (800108c <MX_GPIO_Init+0xf8>)
 800101e:	f000 fbb3 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 8001022:	2307      	movs	r3, #7
 8001024:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001026:	2300      	movs	r3, #0
 8001028:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800102a:	2301      	movs	r3, #1
 800102c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800102e:	f107 0310 	add.w	r3, r7, #16
 8001032:	4619      	mov	r1, r3
 8001034:	4813      	ldr	r0, [pc, #76]	; (8001084 <MX_GPIO_Init+0xf0>)
 8001036:	f000 fba7 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3_Pin PA4_Pin PA5_Pin PA6_Pin
                           PA7_Pin PA8_Pin PA9_Pin PA10_Pin
                           PA11_Pin PA12_Pin PA13_Pin PA14_Pin
                           PA15_Pin */
  GPIO_InitStruct.Pin = PA3_Pin|PA4_Pin|PA5_Pin|PA6_Pin
 800103a:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 800103e:	613b      	str	r3, [r7, #16]
                          |PA7_Pin|PA8_Pin|PA9_Pin|PA10_Pin
                          |PA11_Pin|PA12_Pin|PA13_Pin|PA14_Pin
                          |PA15_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001040:	2301      	movs	r3, #1
 8001042:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001044:	2300      	movs	r3, #0
 8001046:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001048:	2302      	movs	r3, #2
 800104a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800104c:	f107 0310 	add.w	r3, r7, #16
 8001050:	4619      	mov	r1, r3
 8001052:	480c      	ldr	r0, [pc, #48]	; (8001084 <MX_GPIO_Init+0xf0>)
 8001054:	f000 fb98 	bl	8001788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0_Pin PB1_Pin PB2_Pin PB10_Pin
                           PB11_Pin PB12_Pin PB13_Pin PB3_Pin
                           PB4_Pin PB5_Pin PB6_Pin PB7_Pin
                           PB8_Pin PB9_Pin */
  GPIO_InitStruct.Pin = PB0_Pin|PB1_Pin|PB2_Pin|PB10_Pin
 8001058:	f643 73ff 	movw	r3, #16383	; 0x3fff
 800105c:	613b      	str	r3, [r7, #16]
                          |PB11_Pin|PB12_Pin|PB13_Pin|PB3_Pin
                          |PB4_Pin|PB5_Pin|PB6_Pin|PB7_Pin
                          |PB8_Pin|PB9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800105e:	2301      	movs	r3, #1
 8001060:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	2300      	movs	r3, #0
 8001064:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001066:	2302      	movs	r3, #2
 8001068:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800106a:	f107 0310 	add.w	r3, r7, #16
 800106e:	4619      	mov	r1, r3
 8001070:	4805      	ldr	r0, [pc, #20]	; (8001088 <MX_GPIO_Init+0xf4>)
 8001072:	f000 fb89 	bl	8001788 <HAL_GPIO_Init>

}
 8001076:	bf00      	nop
 8001078:	3720      	adds	r7, #32
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40021000 	.word	0x40021000
 8001084:	40010800 	.word	0x40010800
 8001088:	40010c00 	.word	0x40010c00
 800108c:	40011000 	.word	0x40011000

08001090 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim )
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
	timerun();
 8001098:	f000 f82c 	bl	80010f4 <timerun>
	getKeyInput();
 800109c:	f7ff f8b6 	bl	800020c <getKeyInput>
}
 80010a0:	bf00      	nop
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010ac:	b672      	cpsid	i
}
 80010ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010b0:	e7fe      	b.n	80010b0 <Error_Handler+0x8>
	...

080010b4 <setTimer>:
#define TICK 10

int timer_flag[10];
int timer_counter[10];

void setTimer(int index, int counter) {
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
 80010bc:	6039      	str	r1, [r7, #0]
	timer_flag[index] = 0;
 80010be:	4a0a      	ldr	r2, [pc, #40]	; (80010e8 <setTimer+0x34>)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2100      	movs	r1, #0
 80010c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	timer_counter[index] = counter / TICK;
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	4a08      	ldr	r2, [pc, #32]	; (80010ec <setTimer+0x38>)
 80010cc:	fb82 1203 	smull	r1, r2, r2, r3
 80010d0:	1092      	asrs	r2, r2, #2
 80010d2:	17db      	asrs	r3, r3, #31
 80010d4:	1ad2      	subs	r2, r2, r3
 80010d6:	4906      	ldr	r1, [pc, #24]	; (80010f0 <setTimer+0x3c>)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80010de:	bf00      	nop
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bc80      	pop	{r7}
 80010e6:	4770      	bx	lr
 80010e8:	2000016c 	.word	0x2000016c
 80010ec:	66666667 	.word	0x66666667
 80010f0:	20000144 	.word	0x20000144

080010f4 <timerun>:

void timerun() {
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
	for (int i = 0; i < 10; i++) {
 80010fa:	2300      	movs	r3, #0
 80010fc:	607b      	str	r3, [r7, #4]
 80010fe:	e01c      	b.n	800113a <timerun+0x46>
		if (timer_counter[i] >= 0) {
 8001100:	4a12      	ldr	r2, [pc, #72]	; (800114c <timerun+0x58>)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001108:	2b00      	cmp	r3, #0
 800110a:	db13      	blt.n	8001134 <timerun+0x40>
			timer_counter[i]--;
 800110c:	4a0f      	ldr	r2, [pc, #60]	; (800114c <timerun+0x58>)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001114:	1e5a      	subs	r2, r3, #1
 8001116:	490d      	ldr	r1, [pc, #52]	; (800114c <timerun+0x58>)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counter[i] <= 0){
 800111e:	4a0b      	ldr	r2, [pc, #44]	; (800114c <timerun+0x58>)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001126:	2b00      	cmp	r3, #0
 8001128:	dc04      	bgt.n	8001134 <timerun+0x40>
				timer_flag[i] = 1;
 800112a:	4a09      	ldr	r2, [pc, #36]	; (8001150 <timerun+0x5c>)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2101      	movs	r1, #1
 8001130:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 10; i++) {
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	3301      	adds	r3, #1
 8001138:	607b      	str	r3, [r7, #4]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2b09      	cmp	r3, #9
 800113e:	dddf      	ble.n	8001100 <timerun+0xc>
			}
		}
	}
}
 8001140:	bf00      	nop
 8001142:	bf00      	nop
 8001144:	370c      	adds	r7, #12
 8001146:	46bd      	mov	sp, r7
 8001148:	bc80      	pop	{r7}
 800114a:	4770      	bx	lr
 800114c:	20000144 	.word	0x20000144
 8001150:	2000016c 	.word	0x2000016c

08001154 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001154:	b480      	push	{r7}
 8001156:	b085      	sub	sp, #20
 8001158:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800115a:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <HAL_MspInit+0x5c>)
 800115c:	699b      	ldr	r3, [r3, #24]
 800115e:	4a14      	ldr	r2, [pc, #80]	; (80011b0 <HAL_MspInit+0x5c>)
 8001160:	f043 0301 	orr.w	r3, r3, #1
 8001164:	6193      	str	r3, [r2, #24]
 8001166:	4b12      	ldr	r3, [pc, #72]	; (80011b0 <HAL_MspInit+0x5c>)
 8001168:	699b      	ldr	r3, [r3, #24]
 800116a:	f003 0301 	and.w	r3, r3, #1
 800116e:	60bb      	str	r3, [r7, #8]
 8001170:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001172:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <HAL_MspInit+0x5c>)
 8001174:	69db      	ldr	r3, [r3, #28]
 8001176:	4a0e      	ldr	r2, [pc, #56]	; (80011b0 <HAL_MspInit+0x5c>)
 8001178:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800117c:	61d3      	str	r3, [r2, #28]
 800117e:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <HAL_MspInit+0x5c>)
 8001180:	69db      	ldr	r3, [r3, #28]
 8001182:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001186:	607b      	str	r3, [r7, #4]
 8001188:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800118a:	4b0a      	ldr	r3, [pc, #40]	; (80011b4 <HAL_MspInit+0x60>)
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	60fb      	str	r3, [r7, #12]
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800119e:	60fb      	str	r3, [r7, #12]
 80011a0:	4a04      	ldr	r2, [pc, #16]	; (80011b4 <HAL_MspInit+0x60>)
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011a6:	bf00      	nop
 80011a8:	3714      	adds	r7, #20
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bc80      	pop	{r7}
 80011ae:	4770      	bx	lr
 80011b0:	40021000 	.word	0x40021000
 80011b4:	40010000 	.word	0x40010000

080011b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011c8:	d113      	bne.n	80011f2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011ca:	4b0c      	ldr	r3, [pc, #48]	; (80011fc <HAL_TIM_Base_MspInit+0x44>)
 80011cc:	69db      	ldr	r3, [r3, #28]
 80011ce:	4a0b      	ldr	r2, [pc, #44]	; (80011fc <HAL_TIM_Base_MspInit+0x44>)
 80011d0:	f043 0301 	orr.w	r3, r3, #1
 80011d4:	61d3      	str	r3, [r2, #28]
 80011d6:	4b09      	ldr	r3, [pc, #36]	; (80011fc <HAL_TIM_Base_MspInit+0x44>)
 80011d8:	69db      	ldr	r3, [r3, #28]
 80011da:	f003 0301 	and.w	r3, r3, #1
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80011e2:	2200      	movs	r2, #0
 80011e4:	2100      	movs	r1, #0
 80011e6:	201c      	movs	r0, #28
 80011e8:	f000 fa97 	bl	800171a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80011ec:	201c      	movs	r0, #28
 80011ee:	f000 fab0 	bl	8001752 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80011f2:	bf00      	nop
 80011f4:	3710      	adds	r7, #16
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40021000 	.word	0x40021000

08001200 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001204:	e7fe      	b.n	8001204 <NMI_Handler+0x4>

08001206 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001206:	b480      	push	{r7}
 8001208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800120a:	e7fe      	b.n	800120a <HardFault_Handler+0x4>

0800120c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001210:	e7fe      	b.n	8001210 <MemManage_Handler+0x4>

08001212 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001212:	b480      	push	{r7}
 8001214:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001216:	e7fe      	b.n	8001216 <BusFault_Handler+0x4>

08001218 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800121c:	e7fe      	b.n	800121c <UsageFault_Handler+0x4>

0800121e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800121e:	b480      	push	{r7}
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001222:	bf00      	nop
 8001224:	46bd      	mov	sp, r7
 8001226:	bc80      	pop	{r7}
 8001228:	4770      	bx	lr

0800122a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800122a:	b480      	push	{r7}
 800122c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800122e:	bf00      	nop
 8001230:	46bd      	mov	sp, r7
 8001232:	bc80      	pop	{r7}
 8001234:	4770      	bx	lr

08001236 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001236:	b480      	push	{r7}
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800123a:	bf00      	nop
 800123c:	46bd      	mov	sp, r7
 800123e:	bc80      	pop	{r7}
 8001240:	4770      	bx	lr

08001242 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001242:	b580      	push	{r7, lr}
 8001244:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001246:	f000 f975 	bl	8001534 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
	...

08001250 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001254:	4802      	ldr	r0, [pc, #8]	; (8001260 <TIM2_IRQHandler+0x10>)
 8001256:	f001 f8d1 	bl	80023fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800125a:	bf00      	nop
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	200000fc 	.word	0x200000fc

08001264 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001268:	bf00      	nop
 800126a:	46bd      	mov	sp, r7
 800126c:	bc80      	pop	{r7}
 800126e:	4770      	bx	lr

08001270 <timer_check>:
 *      Author: Hy
 */

#include "timer_check.h"

void timer_check(){
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
	if(timer_flag[0] == 1){
 8001274:	4b09      	ldr	r3, [pc, #36]	; (800129c <timer_check+0x2c>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	2b01      	cmp	r3, #1
 800127a:	d10c      	bne.n	8001296 <timer_check+0x26>
		HAL_GPIO_TogglePin(GPIOA, PA4_Pin);
 800127c:	2110      	movs	r1, #16
 800127e:	4808      	ldr	r0, [pc, #32]	; (80012a0 <timer_check+0x30>)
 8001280:	f000 fc2b 	bl	8001ada <HAL_GPIO_TogglePin>
		update_7seg_A();
 8001284:	f7ff fa4a 	bl	800071c <update_7seg_A>
		update_7seg_B();
 8001288:	f7ff fa7e 	bl	8000788 <update_7seg_B>
		setTimer(0,500);
 800128c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001290:	2000      	movs	r0, #0
 8001292:	f7ff ff0f 	bl	80010b4 <setTimer>
	}
}
 8001296:	bf00      	nop
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	2000016c 	.word	0x2000016c
 80012a0:	40010800 	.word	0x40010800

080012a4 <status_LED_A>:
 *      Author: Hy
 */

#include "update_status_traffic.h"

void status_LED_A() {
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
	switch (status_A) {
 80012a8:	4b31      	ldr	r3, [pc, #196]	; (8001370 <status_LED_A+0xcc>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	3b0c      	subs	r3, #12
 80012ae:	2b0c      	cmp	r3, #12
 80012b0:	d858      	bhi.n	8001364 <status_LED_A+0xc0>
 80012b2:	a201      	add	r2, pc, #4	; (adr r2, 80012b8 <status_LED_A+0x14>)
 80012b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012b8:	080012ed 	.word	0x080012ed
 80012bc:	0800133d 	.word	0x0800133d
 80012c0:	08001315 	.word	0x08001315
 80012c4:	08001365 	.word	0x08001365
 80012c8:	08001365 	.word	0x08001365
 80012cc:	08001365 	.word	0x08001365
 80012d0:	08001365 	.word	0x08001365
 80012d4:	08001365 	.word	0x08001365
 80012d8:	08001365 	.word	0x08001365
 80012dc:	08001365 	.word	0x08001365
 80012e0:	08001301 	.word	0x08001301
 80012e4:	08001351 	.word	0x08001351
 80012e8:	08001329 	.word	0x08001329
	case AUTO_RED:
		status_RED_A = 1;
 80012ec:	4b21      	ldr	r3, [pc, #132]	; (8001374 <status_LED_A+0xd0>)
 80012ee:	2201      	movs	r2, #1
 80012f0:	601a      	str	r2, [r3, #0]
		status_GREEN_A = 0;
 80012f2:	4b21      	ldr	r3, [pc, #132]	; (8001378 <status_LED_A+0xd4>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
		status_YELLOW_A = 0;
 80012f8:	4b20      	ldr	r3, [pc, #128]	; (800137c <status_LED_A+0xd8>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	601a      	str	r2, [r3, #0]
		break;
 80012fe:	e032      	b.n	8001366 <status_LED_A+0xc2>
	case MAN_RED:
		status_RED_A = 1;
 8001300:	4b1c      	ldr	r3, [pc, #112]	; (8001374 <status_LED_A+0xd0>)
 8001302:	2201      	movs	r2, #1
 8001304:	601a      	str	r2, [r3, #0]
		status_GREEN_A = 0;
 8001306:	4b1c      	ldr	r3, [pc, #112]	; (8001378 <status_LED_A+0xd4>)
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
		status_YELLOW_A = 0;
 800130c:	4b1b      	ldr	r3, [pc, #108]	; (800137c <status_LED_A+0xd8>)
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
		break;
 8001312:	e028      	b.n	8001366 <status_LED_A+0xc2>
	case AUTO_GREEN:
		status_RED_A = 0;
 8001314:	4b17      	ldr	r3, [pc, #92]	; (8001374 <status_LED_A+0xd0>)
 8001316:	2200      	movs	r2, #0
 8001318:	601a      	str	r2, [r3, #0]
		status_GREEN_A = 1;
 800131a:	4b17      	ldr	r3, [pc, #92]	; (8001378 <status_LED_A+0xd4>)
 800131c:	2201      	movs	r2, #1
 800131e:	601a      	str	r2, [r3, #0]
		status_YELLOW_A = 0;
 8001320:	4b16      	ldr	r3, [pc, #88]	; (800137c <status_LED_A+0xd8>)
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
		break;
 8001326:	e01e      	b.n	8001366 <status_LED_A+0xc2>
	case MAN_GREEN:
		status_RED_A = 0;
 8001328:	4b12      	ldr	r3, [pc, #72]	; (8001374 <status_LED_A+0xd0>)
 800132a:	2200      	movs	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
		status_GREEN_A = 1;
 800132e:	4b12      	ldr	r3, [pc, #72]	; (8001378 <status_LED_A+0xd4>)
 8001330:	2201      	movs	r2, #1
 8001332:	601a      	str	r2, [r3, #0]
		status_YELLOW_A = 0;
 8001334:	4b11      	ldr	r3, [pc, #68]	; (800137c <status_LED_A+0xd8>)
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
		break;
 800133a:	e014      	b.n	8001366 <status_LED_A+0xc2>
	case AUTO_YELLOW:
		status_RED_A = 0;
 800133c:	4b0d      	ldr	r3, [pc, #52]	; (8001374 <status_LED_A+0xd0>)
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]
		status_GREEN_A = 0;
 8001342:	4b0d      	ldr	r3, [pc, #52]	; (8001378 <status_LED_A+0xd4>)
 8001344:	2200      	movs	r2, #0
 8001346:	601a      	str	r2, [r3, #0]
		status_YELLOW_A = 1;
 8001348:	4b0c      	ldr	r3, [pc, #48]	; (800137c <status_LED_A+0xd8>)
 800134a:	2201      	movs	r2, #1
 800134c:	601a      	str	r2, [r3, #0]
		break;
 800134e:	e00a      	b.n	8001366 <status_LED_A+0xc2>
	case MAN_YELLOW:
		status_RED_A = 0;
 8001350:	4b08      	ldr	r3, [pc, #32]	; (8001374 <status_LED_A+0xd0>)
 8001352:	2200      	movs	r2, #0
 8001354:	601a      	str	r2, [r3, #0]
		status_GREEN_A = 0;
 8001356:	4b08      	ldr	r3, [pc, #32]	; (8001378 <status_LED_A+0xd4>)
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
		status_YELLOW_A = 1;
 800135c:	4b07      	ldr	r3, [pc, #28]	; (800137c <status_LED_A+0xd8>)
 800135e:	2201      	movs	r2, #1
 8001360:	601a      	str	r2, [r3, #0]
		break;
 8001362:	e000      	b.n	8001366 <status_LED_A+0xc2>
	default:
		break;
 8001364:	bf00      	nop
	}
}
 8001366:	bf00      	nop
 8001368:	46bd      	mov	sp, r7
 800136a:	bc80      	pop	{r7}
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	200000ac 	.word	0x200000ac
 8001374:	20000064 	.word	0x20000064
 8001378:	2000009c 	.word	0x2000009c
 800137c:	200000a0 	.word	0x200000a0

08001380 <status_LED_B>:

void status_LED_B(){
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
	switch (status_B) {
 8001384:	4b31      	ldr	r3, [pc, #196]	; (800144c <status_LED_B+0xcc>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	3b0c      	subs	r3, #12
 800138a:	2b0c      	cmp	r3, #12
 800138c:	d858      	bhi.n	8001440 <status_LED_B+0xc0>
 800138e:	a201      	add	r2, pc, #4	; (adr r2, 8001394 <status_LED_B+0x14>)
 8001390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001394:	080013c9 	.word	0x080013c9
 8001398:	080013f1 	.word	0x080013f1
 800139c:	080013dd 	.word	0x080013dd
 80013a0:	08001441 	.word	0x08001441
 80013a4:	08001441 	.word	0x08001441
 80013a8:	08001441 	.word	0x08001441
 80013ac:	08001441 	.word	0x08001441
 80013b0:	08001441 	.word	0x08001441
 80013b4:	08001441 	.word	0x08001441
 80013b8:	08001441 	.word	0x08001441
 80013bc:	08001405 	.word	0x08001405
 80013c0:	0800142d 	.word	0x0800142d
 80013c4:	08001419 	.word	0x08001419
	case AUTO_RED:
		status_RED_B = 1;
 80013c8:	4b21      	ldr	r3, [pc, #132]	; (8001450 <status_LED_B+0xd0>)
 80013ca:	2201      	movs	r2, #1
 80013cc:	601a      	str	r2, [r3, #0]
		status_GREEN_B = 0;
 80013ce:	4b21      	ldr	r3, [pc, #132]	; (8001454 <status_LED_B+0xd4>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
		status_YELLOW_B = 0;
 80013d4:	4b20      	ldr	r3, [pc, #128]	; (8001458 <status_LED_B+0xd8>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	601a      	str	r2, [r3, #0]
		break;
 80013da:	e032      	b.n	8001442 <status_LED_B+0xc2>
	case AUTO_GREEN:
		status_RED_B = 0;
 80013dc:	4b1c      	ldr	r3, [pc, #112]	; (8001450 <status_LED_B+0xd0>)
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
		status_GREEN_B = 1;
 80013e2:	4b1c      	ldr	r3, [pc, #112]	; (8001454 <status_LED_B+0xd4>)
 80013e4:	2201      	movs	r2, #1
 80013e6:	601a      	str	r2, [r3, #0]
		status_YELLOW_B = 0;
 80013e8:	4b1b      	ldr	r3, [pc, #108]	; (8001458 <status_LED_B+0xd8>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
		break;
 80013ee:	e028      	b.n	8001442 <status_LED_B+0xc2>
	case AUTO_YELLOW:
		status_RED_B = 0;
 80013f0:	4b17      	ldr	r3, [pc, #92]	; (8001450 <status_LED_B+0xd0>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]
		status_GREEN_B = 0;
 80013f6:	4b17      	ldr	r3, [pc, #92]	; (8001454 <status_LED_B+0xd4>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
		status_YELLOW_B = 1;
 80013fc:	4b16      	ldr	r3, [pc, #88]	; (8001458 <status_LED_B+0xd8>)
 80013fe:	2201      	movs	r2, #1
 8001400:	601a      	str	r2, [r3, #0]
		break;
 8001402:	e01e      	b.n	8001442 <status_LED_B+0xc2>
	case MAN_RED:
		status_RED_B = 1;
 8001404:	4b12      	ldr	r3, [pc, #72]	; (8001450 <status_LED_B+0xd0>)
 8001406:	2201      	movs	r2, #1
 8001408:	601a      	str	r2, [r3, #0]
		status_GREEN_B = 0;
 800140a:	4b12      	ldr	r3, [pc, #72]	; (8001454 <status_LED_B+0xd4>)
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
		status_YELLOW_B = 0;
 8001410:	4b11      	ldr	r3, [pc, #68]	; (8001458 <status_LED_B+0xd8>)
 8001412:	2200      	movs	r2, #0
 8001414:	601a      	str	r2, [r3, #0]
		break;
 8001416:	e014      	b.n	8001442 <status_LED_B+0xc2>
	case MAN_GREEN:
		status_RED_B = 0;
 8001418:	4b0d      	ldr	r3, [pc, #52]	; (8001450 <status_LED_B+0xd0>)
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]
		status_GREEN_B = 1;
 800141e:	4b0d      	ldr	r3, [pc, #52]	; (8001454 <status_LED_B+0xd4>)
 8001420:	2201      	movs	r2, #1
 8001422:	601a      	str	r2, [r3, #0]
		status_YELLOW_B = 0;
 8001424:	4b0c      	ldr	r3, [pc, #48]	; (8001458 <status_LED_B+0xd8>)
 8001426:	2200      	movs	r2, #0
 8001428:	601a      	str	r2, [r3, #0]
		break;
 800142a:	e00a      	b.n	8001442 <status_LED_B+0xc2>
	case MAN_YELLOW:
		status_RED_B = 0;
 800142c:	4b08      	ldr	r3, [pc, #32]	; (8001450 <status_LED_B+0xd0>)
 800142e:	2200      	movs	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
		status_GREEN_B = 0;
 8001432:	4b08      	ldr	r3, [pc, #32]	; (8001454 <status_LED_B+0xd4>)
 8001434:	2200      	movs	r2, #0
 8001436:	601a      	str	r2, [r3, #0]
		status_YELLOW_B = 1;
 8001438:	4b07      	ldr	r3, [pc, #28]	; (8001458 <status_LED_B+0xd8>)
 800143a:	2201      	movs	r2, #1
 800143c:	601a      	str	r2, [r3, #0]
		break;
 800143e:	e000      	b.n	8001442 <status_LED_B+0xc2>
	default:
		break;
 8001440:	bf00      	nop
	}
}
 8001442:	bf00      	nop
 8001444:	46bd      	mov	sp, r7
 8001446:	bc80      	pop	{r7}
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	200000b0 	.word	0x200000b0
 8001450:	200000a4 	.word	0x200000a4
 8001454:	20000068 	.word	0x20000068
 8001458:	200000a8 	.word	0x200000a8

0800145c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800145c:	f7ff ff02 	bl	8001264 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001460:	480b      	ldr	r0, [pc, #44]	; (8001490 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001462:	490c      	ldr	r1, [pc, #48]	; (8001494 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001464:	4a0c      	ldr	r2, [pc, #48]	; (8001498 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001466:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001468:	e002      	b.n	8001470 <LoopCopyDataInit>

0800146a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800146a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800146c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800146e:	3304      	adds	r3, #4

08001470 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001470:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001472:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001474:	d3f9      	bcc.n	800146a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001476:	4a09      	ldr	r2, [pc, #36]	; (800149c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001478:	4c09      	ldr	r4, [pc, #36]	; (80014a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800147a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800147c:	e001      	b.n	8001482 <LoopFillZerobss>

0800147e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800147e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001480:	3204      	adds	r2, #4

08001482 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001482:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001484:	d3fb      	bcc.n	800147e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001486:	f001 faf9 	bl	8002a7c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800148a:	f7ff fcd1 	bl	8000e30 <main>
  bx lr
 800148e:	4770      	bx	lr
  ldr r0, =_sdata
 8001490:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001494:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001498:	08002b18 	.word	0x08002b18
  ldr r2, =_sbss
 800149c:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80014a0:	20000198 	.word	0x20000198

080014a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014a4:	e7fe      	b.n	80014a4 <ADC1_2_IRQHandler>
	...

080014a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014ac:	4b08      	ldr	r3, [pc, #32]	; (80014d0 <HAL_Init+0x28>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a07      	ldr	r2, [pc, #28]	; (80014d0 <HAL_Init+0x28>)
 80014b2:	f043 0310 	orr.w	r3, r3, #16
 80014b6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014b8:	2003      	movs	r0, #3
 80014ba:	f000 f923 	bl	8001704 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014be:	200f      	movs	r0, #15
 80014c0:	f000 f808 	bl	80014d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014c4:	f7ff fe46 	bl	8001154 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014c8:	2300      	movs	r3, #0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	40022000 	.word	0x40022000

080014d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014dc:	4b12      	ldr	r3, [pc, #72]	; (8001528 <HAL_InitTick+0x54>)
 80014de:	681a      	ldr	r2, [r3, #0]
 80014e0:	4b12      	ldr	r3, [pc, #72]	; (800152c <HAL_InitTick+0x58>)
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	4619      	mov	r1, r3
 80014e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80014f2:	4618      	mov	r0, r3
 80014f4:	f000 f93b 	bl	800176e <HAL_SYSTICK_Config>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e00e      	b.n	8001520 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2b0f      	cmp	r3, #15
 8001506:	d80a      	bhi.n	800151e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001508:	2200      	movs	r2, #0
 800150a:	6879      	ldr	r1, [r7, #4]
 800150c:	f04f 30ff 	mov.w	r0, #4294967295
 8001510:	f000 f903 	bl	800171a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001514:	4a06      	ldr	r2, [pc, #24]	; (8001530 <HAL_InitTick+0x5c>)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800151a:	2300      	movs	r3, #0
 800151c:	e000      	b.n	8001520 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800151e:	2301      	movs	r3, #1
}
 8001520:	4618      	mov	r0, r3
 8001522:	3708      	adds	r7, #8
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	20000074 	.word	0x20000074
 800152c:	2000007c 	.word	0x2000007c
 8001530:	20000078 	.word	0x20000078

08001534 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001538:	4b05      	ldr	r3, [pc, #20]	; (8001550 <HAL_IncTick+0x1c>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	461a      	mov	r2, r3
 800153e:	4b05      	ldr	r3, [pc, #20]	; (8001554 <HAL_IncTick+0x20>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4413      	add	r3, r2
 8001544:	4a03      	ldr	r2, [pc, #12]	; (8001554 <HAL_IncTick+0x20>)
 8001546:	6013      	str	r3, [r2, #0]
}
 8001548:	bf00      	nop
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr
 8001550:	2000007c 	.word	0x2000007c
 8001554:	20000194 	.word	0x20000194

08001558 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  return uwTick;
 800155c:	4b02      	ldr	r3, [pc, #8]	; (8001568 <HAL_GetTick+0x10>)
 800155e:	681b      	ldr	r3, [r3, #0]
}
 8001560:	4618      	mov	r0, r3
 8001562:	46bd      	mov	sp, r7
 8001564:	bc80      	pop	{r7}
 8001566:	4770      	bx	lr
 8001568:	20000194 	.word	0x20000194

0800156c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800156c:	b480      	push	{r7}
 800156e:	b085      	sub	sp, #20
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	f003 0307 	and.w	r3, r3, #7
 800157a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800157c:	4b0c      	ldr	r3, [pc, #48]	; (80015b0 <__NVIC_SetPriorityGrouping+0x44>)
 800157e:	68db      	ldr	r3, [r3, #12]
 8001580:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001582:	68ba      	ldr	r2, [r7, #8]
 8001584:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001588:	4013      	ands	r3, r2
 800158a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001594:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001598:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800159c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800159e:	4a04      	ldr	r2, [pc, #16]	; (80015b0 <__NVIC_SetPriorityGrouping+0x44>)
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	60d3      	str	r3, [r2, #12]
}
 80015a4:	bf00      	nop
 80015a6:	3714      	adds	r7, #20
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bc80      	pop	{r7}
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	e000ed00 	.word	0xe000ed00

080015b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015b8:	4b04      	ldr	r3, [pc, #16]	; (80015cc <__NVIC_GetPriorityGrouping+0x18>)
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	0a1b      	lsrs	r3, r3, #8
 80015be:	f003 0307 	and.w	r3, r3, #7
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bc80      	pop	{r7}
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	e000ed00 	.word	0xe000ed00

080015d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	db0b      	blt.n	80015fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015e2:	79fb      	ldrb	r3, [r7, #7]
 80015e4:	f003 021f 	and.w	r2, r3, #31
 80015e8:	4906      	ldr	r1, [pc, #24]	; (8001604 <__NVIC_EnableIRQ+0x34>)
 80015ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ee:	095b      	lsrs	r3, r3, #5
 80015f0:	2001      	movs	r0, #1
 80015f2:	fa00 f202 	lsl.w	r2, r0, r2
 80015f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015fa:	bf00      	nop
 80015fc:	370c      	adds	r7, #12
 80015fe:	46bd      	mov	sp, r7
 8001600:	bc80      	pop	{r7}
 8001602:	4770      	bx	lr
 8001604:	e000e100 	.word	0xe000e100

08001608 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	4603      	mov	r3, r0
 8001610:	6039      	str	r1, [r7, #0]
 8001612:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001618:	2b00      	cmp	r3, #0
 800161a:	db0a      	blt.n	8001632 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	b2da      	uxtb	r2, r3
 8001620:	490c      	ldr	r1, [pc, #48]	; (8001654 <__NVIC_SetPriority+0x4c>)
 8001622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001626:	0112      	lsls	r2, r2, #4
 8001628:	b2d2      	uxtb	r2, r2
 800162a:	440b      	add	r3, r1
 800162c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001630:	e00a      	b.n	8001648 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	b2da      	uxtb	r2, r3
 8001636:	4908      	ldr	r1, [pc, #32]	; (8001658 <__NVIC_SetPriority+0x50>)
 8001638:	79fb      	ldrb	r3, [r7, #7]
 800163a:	f003 030f 	and.w	r3, r3, #15
 800163e:	3b04      	subs	r3, #4
 8001640:	0112      	lsls	r2, r2, #4
 8001642:	b2d2      	uxtb	r2, r2
 8001644:	440b      	add	r3, r1
 8001646:	761a      	strb	r2, [r3, #24]
}
 8001648:	bf00      	nop
 800164a:	370c      	adds	r7, #12
 800164c:	46bd      	mov	sp, r7
 800164e:	bc80      	pop	{r7}
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	e000e100 	.word	0xe000e100
 8001658:	e000ed00 	.word	0xe000ed00

0800165c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800165c:	b480      	push	{r7}
 800165e:	b089      	sub	sp, #36	; 0x24
 8001660:	af00      	add	r7, sp, #0
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	60b9      	str	r1, [r7, #8]
 8001666:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	f003 0307 	and.w	r3, r3, #7
 800166e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	f1c3 0307 	rsb	r3, r3, #7
 8001676:	2b04      	cmp	r3, #4
 8001678:	bf28      	it	cs
 800167a:	2304      	movcs	r3, #4
 800167c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	3304      	adds	r3, #4
 8001682:	2b06      	cmp	r3, #6
 8001684:	d902      	bls.n	800168c <NVIC_EncodePriority+0x30>
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	3b03      	subs	r3, #3
 800168a:	e000      	b.n	800168e <NVIC_EncodePriority+0x32>
 800168c:	2300      	movs	r3, #0
 800168e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001690:	f04f 32ff 	mov.w	r2, #4294967295
 8001694:	69bb      	ldr	r3, [r7, #24]
 8001696:	fa02 f303 	lsl.w	r3, r2, r3
 800169a:	43da      	mvns	r2, r3
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	401a      	ands	r2, r3
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016a4:	f04f 31ff 	mov.w	r1, #4294967295
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	fa01 f303 	lsl.w	r3, r1, r3
 80016ae:	43d9      	mvns	r1, r3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b4:	4313      	orrs	r3, r2
         );
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3724      	adds	r7, #36	; 0x24
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bc80      	pop	{r7}
 80016be:	4770      	bx	lr

080016c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	3b01      	subs	r3, #1
 80016cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016d0:	d301      	bcc.n	80016d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016d2:	2301      	movs	r3, #1
 80016d4:	e00f      	b.n	80016f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016d6:	4a0a      	ldr	r2, [pc, #40]	; (8001700 <SysTick_Config+0x40>)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	3b01      	subs	r3, #1
 80016dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016de:	210f      	movs	r1, #15
 80016e0:	f04f 30ff 	mov.w	r0, #4294967295
 80016e4:	f7ff ff90 	bl	8001608 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016e8:	4b05      	ldr	r3, [pc, #20]	; (8001700 <SysTick_Config+0x40>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016ee:	4b04      	ldr	r3, [pc, #16]	; (8001700 <SysTick_Config+0x40>)
 80016f0:	2207      	movs	r2, #7
 80016f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016f4:	2300      	movs	r3, #0
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	e000e010 	.word	0xe000e010

08001704 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f7ff ff2d 	bl	800156c <__NVIC_SetPriorityGrouping>
}
 8001712:	bf00      	nop
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}

0800171a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800171a:	b580      	push	{r7, lr}
 800171c:	b086      	sub	sp, #24
 800171e:	af00      	add	r7, sp, #0
 8001720:	4603      	mov	r3, r0
 8001722:	60b9      	str	r1, [r7, #8]
 8001724:	607a      	str	r2, [r7, #4]
 8001726:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001728:	2300      	movs	r3, #0
 800172a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800172c:	f7ff ff42 	bl	80015b4 <__NVIC_GetPriorityGrouping>
 8001730:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001732:	687a      	ldr	r2, [r7, #4]
 8001734:	68b9      	ldr	r1, [r7, #8]
 8001736:	6978      	ldr	r0, [r7, #20]
 8001738:	f7ff ff90 	bl	800165c <NVIC_EncodePriority>
 800173c:	4602      	mov	r2, r0
 800173e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001742:	4611      	mov	r1, r2
 8001744:	4618      	mov	r0, r3
 8001746:	f7ff ff5f 	bl	8001608 <__NVIC_SetPriority>
}
 800174a:	bf00      	nop
 800174c:	3718      	adds	r7, #24
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}

08001752 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001752:	b580      	push	{r7, lr}
 8001754:	b082      	sub	sp, #8
 8001756:	af00      	add	r7, sp, #0
 8001758:	4603      	mov	r3, r0
 800175a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800175c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001760:	4618      	mov	r0, r3
 8001762:	f7ff ff35 	bl	80015d0 <__NVIC_EnableIRQ>
}
 8001766:	bf00      	nop
 8001768:	3708      	adds	r7, #8
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}

0800176e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	b082      	sub	sp, #8
 8001772:	af00      	add	r7, sp, #0
 8001774:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001776:	6878      	ldr	r0, [r7, #4]
 8001778:	f7ff ffa2 	bl	80016c0 <SysTick_Config>
 800177c:	4603      	mov	r3, r0
}
 800177e:	4618      	mov	r0, r3
 8001780:	3708      	adds	r7, #8
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
	...

08001788 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001788:	b480      	push	{r7}
 800178a:	b08b      	sub	sp, #44	; 0x2c
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001792:	2300      	movs	r3, #0
 8001794:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001796:	2300      	movs	r3, #0
 8001798:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800179a:	e148      	b.n	8001a2e <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800179c:	2201      	movs	r2, #1
 800179e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a0:	fa02 f303 	lsl.w	r3, r2, r3
 80017a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	69fa      	ldr	r2, [r7, #28]
 80017ac:	4013      	ands	r3, r2
 80017ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	429a      	cmp	r2, r3
 80017b6:	f040 8137 	bne.w	8001a28 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	4aa3      	ldr	r2, [pc, #652]	; (8001a4c <HAL_GPIO_Init+0x2c4>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d05e      	beq.n	8001882 <HAL_GPIO_Init+0xfa>
 80017c4:	4aa1      	ldr	r2, [pc, #644]	; (8001a4c <HAL_GPIO_Init+0x2c4>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d875      	bhi.n	80018b6 <HAL_GPIO_Init+0x12e>
 80017ca:	4aa1      	ldr	r2, [pc, #644]	; (8001a50 <HAL_GPIO_Init+0x2c8>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d058      	beq.n	8001882 <HAL_GPIO_Init+0xfa>
 80017d0:	4a9f      	ldr	r2, [pc, #636]	; (8001a50 <HAL_GPIO_Init+0x2c8>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d86f      	bhi.n	80018b6 <HAL_GPIO_Init+0x12e>
 80017d6:	4a9f      	ldr	r2, [pc, #636]	; (8001a54 <HAL_GPIO_Init+0x2cc>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d052      	beq.n	8001882 <HAL_GPIO_Init+0xfa>
 80017dc:	4a9d      	ldr	r2, [pc, #628]	; (8001a54 <HAL_GPIO_Init+0x2cc>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d869      	bhi.n	80018b6 <HAL_GPIO_Init+0x12e>
 80017e2:	4a9d      	ldr	r2, [pc, #628]	; (8001a58 <HAL_GPIO_Init+0x2d0>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d04c      	beq.n	8001882 <HAL_GPIO_Init+0xfa>
 80017e8:	4a9b      	ldr	r2, [pc, #620]	; (8001a58 <HAL_GPIO_Init+0x2d0>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d863      	bhi.n	80018b6 <HAL_GPIO_Init+0x12e>
 80017ee:	4a9b      	ldr	r2, [pc, #620]	; (8001a5c <HAL_GPIO_Init+0x2d4>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d046      	beq.n	8001882 <HAL_GPIO_Init+0xfa>
 80017f4:	4a99      	ldr	r2, [pc, #612]	; (8001a5c <HAL_GPIO_Init+0x2d4>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d85d      	bhi.n	80018b6 <HAL_GPIO_Init+0x12e>
 80017fa:	2b12      	cmp	r3, #18
 80017fc:	d82a      	bhi.n	8001854 <HAL_GPIO_Init+0xcc>
 80017fe:	2b12      	cmp	r3, #18
 8001800:	d859      	bhi.n	80018b6 <HAL_GPIO_Init+0x12e>
 8001802:	a201      	add	r2, pc, #4	; (adr r2, 8001808 <HAL_GPIO_Init+0x80>)
 8001804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001808:	08001883 	.word	0x08001883
 800180c:	0800185d 	.word	0x0800185d
 8001810:	0800186f 	.word	0x0800186f
 8001814:	080018b1 	.word	0x080018b1
 8001818:	080018b7 	.word	0x080018b7
 800181c:	080018b7 	.word	0x080018b7
 8001820:	080018b7 	.word	0x080018b7
 8001824:	080018b7 	.word	0x080018b7
 8001828:	080018b7 	.word	0x080018b7
 800182c:	080018b7 	.word	0x080018b7
 8001830:	080018b7 	.word	0x080018b7
 8001834:	080018b7 	.word	0x080018b7
 8001838:	080018b7 	.word	0x080018b7
 800183c:	080018b7 	.word	0x080018b7
 8001840:	080018b7 	.word	0x080018b7
 8001844:	080018b7 	.word	0x080018b7
 8001848:	080018b7 	.word	0x080018b7
 800184c:	08001865 	.word	0x08001865
 8001850:	08001879 	.word	0x08001879
 8001854:	4a82      	ldr	r2, [pc, #520]	; (8001a60 <HAL_GPIO_Init+0x2d8>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d013      	beq.n	8001882 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800185a:	e02c      	b.n	80018b6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	623b      	str	r3, [r7, #32]
          break;
 8001862:	e029      	b.n	80018b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	3304      	adds	r3, #4
 800186a:	623b      	str	r3, [r7, #32]
          break;
 800186c:	e024      	b.n	80018b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	68db      	ldr	r3, [r3, #12]
 8001872:	3308      	adds	r3, #8
 8001874:	623b      	str	r3, [r7, #32]
          break;
 8001876:	e01f      	b.n	80018b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	330c      	adds	r3, #12
 800187e:	623b      	str	r3, [r7, #32]
          break;
 8001880:	e01a      	b.n	80018b8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d102      	bne.n	8001890 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800188a:	2304      	movs	r3, #4
 800188c:	623b      	str	r3, [r7, #32]
          break;
 800188e:	e013      	b.n	80018b8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	2b01      	cmp	r3, #1
 8001896:	d105      	bne.n	80018a4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001898:	2308      	movs	r3, #8
 800189a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	69fa      	ldr	r2, [r7, #28]
 80018a0:	611a      	str	r2, [r3, #16]
          break;
 80018a2:	e009      	b.n	80018b8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018a4:	2308      	movs	r3, #8
 80018a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	69fa      	ldr	r2, [r7, #28]
 80018ac:	615a      	str	r2, [r3, #20]
          break;
 80018ae:	e003      	b.n	80018b8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018b0:	2300      	movs	r3, #0
 80018b2:	623b      	str	r3, [r7, #32]
          break;
 80018b4:	e000      	b.n	80018b8 <HAL_GPIO_Init+0x130>
          break;
 80018b6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018b8:	69bb      	ldr	r3, [r7, #24]
 80018ba:	2bff      	cmp	r3, #255	; 0xff
 80018bc:	d801      	bhi.n	80018c2 <HAL_GPIO_Init+0x13a>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	e001      	b.n	80018c6 <HAL_GPIO_Init+0x13e>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	3304      	adds	r3, #4
 80018c6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018c8:	69bb      	ldr	r3, [r7, #24]
 80018ca:	2bff      	cmp	r3, #255	; 0xff
 80018cc:	d802      	bhi.n	80018d4 <HAL_GPIO_Init+0x14c>
 80018ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	e002      	b.n	80018da <HAL_GPIO_Init+0x152>
 80018d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d6:	3b08      	subs	r3, #8
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	210f      	movs	r1, #15
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	fa01 f303 	lsl.w	r3, r1, r3
 80018e8:	43db      	mvns	r3, r3
 80018ea:	401a      	ands	r2, r3
 80018ec:	6a39      	ldr	r1, [r7, #32]
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	fa01 f303 	lsl.w	r3, r1, r3
 80018f4:	431a      	orrs	r2, r3
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001902:	2b00      	cmp	r3, #0
 8001904:	f000 8090 	beq.w	8001a28 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001908:	4b56      	ldr	r3, [pc, #344]	; (8001a64 <HAL_GPIO_Init+0x2dc>)
 800190a:	699b      	ldr	r3, [r3, #24]
 800190c:	4a55      	ldr	r2, [pc, #340]	; (8001a64 <HAL_GPIO_Init+0x2dc>)
 800190e:	f043 0301 	orr.w	r3, r3, #1
 8001912:	6193      	str	r3, [r2, #24]
 8001914:	4b53      	ldr	r3, [pc, #332]	; (8001a64 <HAL_GPIO_Init+0x2dc>)
 8001916:	699b      	ldr	r3, [r3, #24]
 8001918:	f003 0301 	and.w	r3, r3, #1
 800191c:	60bb      	str	r3, [r7, #8]
 800191e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001920:	4a51      	ldr	r2, [pc, #324]	; (8001a68 <HAL_GPIO_Init+0x2e0>)
 8001922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001924:	089b      	lsrs	r3, r3, #2
 8001926:	3302      	adds	r3, #2
 8001928:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800192c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800192e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001930:	f003 0303 	and.w	r3, r3, #3
 8001934:	009b      	lsls	r3, r3, #2
 8001936:	220f      	movs	r2, #15
 8001938:	fa02 f303 	lsl.w	r3, r2, r3
 800193c:	43db      	mvns	r3, r3
 800193e:	68fa      	ldr	r2, [r7, #12]
 8001940:	4013      	ands	r3, r2
 8001942:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	4a49      	ldr	r2, [pc, #292]	; (8001a6c <HAL_GPIO_Init+0x2e4>)
 8001948:	4293      	cmp	r3, r2
 800194a:	d00d      	beq.n	8001968 <HAL_GPIO_Init+0x1e0>
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	4a48      	ldr	r2, [pc, #288]	; (8001a70 <HAL_GPIO_Init+0x2e8>)
 8001950:	4293      	cmp	r3, r2
 8001952:	d007      	beq.n	8001964 <HAL_GPIO_Init+0x1dc>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	4a47      	ldr	r2, [pc, #284]	; (8001a74 <HAL_GPIO_Init+0x2ec>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d101      	bne.n	8001960 <HAL_GPIO_Init+0x1d8>
 800195c:	2302      	movs	r3, #2
 800195e:	e004      	b.n	800196a <HAL_GPIO_Init+0x1e2>
 8001960:	2303      	movs	r3, #3
 8001962:	e002      	b.n	800196a <HAL_GPIO_Init+0x1e2>
 8001964:	2301      	movs	r3, #1
 8001966:	e000      	b.n	800196a <HAL_GPIO_Init+0x1e2>
 8001968:	2300      	movs	r3, #0
 800196a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800196c:	f002 0203 	and.w	r2, r2, #3
 8001970:	0092      	lsls	r2, r2, #2
 8001972:	4093      	lsls	r3, r2
 8001974:	68fa      	ldr	r2, [r7, #12]
 8001976:	4313      	orrs	r3, r2
 8001978:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800197a:	493b      	ldr	r1, [pc, #236]	; (8001a68 <HAL_GPIO_Init+0x2e0>)
 800197c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800197e:	089b      	lsrs	r3, r3, #2
 8001980:	3302      	adds	r3, #2
 8001982:	68fa      	ldr	r2, [r7, #12]
 8001984:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001990:	2b00      	cmp	r3, #0
 8001992:	d006      	beq.n	80019a2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001994:	4b38      	ldr	r3, [pc, #224]	; (8001a78 <HAL_GPIO_Init+0x2f0>)
 8001996:	689a      	ldr	r2, [r3, #8]
 8001998:	4937      	ldr	r1, [pc, #220]	; (8001a78 <HAL_GPIO_Init+0x2f0>)
 800199a:	69bb      	ldr	r3, [r7, #24]
 800199c:	4313      	orrs	r3, r2
 800199e:	608b      	str	r3, [r1, #8]
 80019a0:	e006      	b.n	80019b0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80019a2:	4b35      	ldr	r3, [pc, #212]	; (8001a78 <HAL_GPIO_Init+0x2f0>)
 80019a4:	689a      	ldr	r2, [r3, #8]
 80019a6:	69bb      	ldr	r3, [r7, #24]
 80019a8:	43db      	mvns	r3, r3
 80019aa:	4933      	ldr	r1, [pc, #204]	; (8001a78 <HAL_GPIO_Init+0x2f0>)
 80019ac:	4013      	ands	r3, r2
 80019ae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d006      	beq.n	80019ca <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019bc:	4b2e      	ldr	r3, [pc, #184]	; (8001a78 <HAL_GPIO_Init+0x2f0>)
 80019be:	68da      	ldr	r2, [r3, #12]
 80019c0:	492d      	ldr	r1, [pc, #180]	; (8001a78 <HAL_GPIO_Init+0x2f0>)
 80019c2:	69bb      	ldr	r3, [r7, #24]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	60cb      	str	r3, [r1, #12]
 80019c8:	e006      	b.n	80019d8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019ca:	4b2b      	ldr	r3, [pc, #172]	; (8001a78 <HAL_GPIO_Init+0x2f0>)
 80019cc:	68da      	ldr	r2, [r3, #12]
 80019ce:	69bb      	ldr	r3, [r7, #24]
 80019d0:	43db      	mvns	r3, r3
 80019d2:	4929      	ldr	r1, [pc, #164]	; (8001a78 <HAL_GPIO_Init+0x2f0>)
 80019d4:	4013      	ands	r3, r2
 80019d6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d006      	beq.n	80019f2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019e4:	4b24      	ldr	r3, [pc, #144]	; (8001a78 <HAL_GPIO_Init+0x2f0>)
 80019e6:	685a      	ldr	r2, [r3, #4]
 80019e8:	4923      	ldr	r1, [pc, #140]	; (8001a78 <HAL_GPIO_Init+0x2f0>)
 80019ea:	69bb      	ldr	r3, [r7, #24]
 80019ec:	4313      	orrs	r3, r2
 80019ee:	604b      	str	r3, [r1, #4]
 80019f0:	e006      	b.n	8001a00 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80019f2:	4b21      	ldr	r3, [pc, #132]	; (8001a78 <HAL_GPIO_Init+0x2f0>)
 80019f4:	685a      	ldr	r2, [r3, #4]
 80019f6:	69bb      	ldr	r3, [r7, #24]
 80019f8:	43db      	mvns	r3, r3
 80019fa:	491f      	ldr	r1, [pc, #124]	; (8001a78 <HAL_GPIO_Init+0x2f0>)
 80019fc:	4013      	ands	r3, r2
 80019fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d006      	beq.n	8001a1a <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a0c:	4b1a      	ldr	r3, [pc, #104]	; (8001a78 <HAL_GPIO_Init+0x2f0>)
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	4919      	ldr	r1, [pc, #100]	; (8001a78 <HAL_GPIO_Init+0x2f0>)
 8001a12:	69bb      	ldr	r3, [r7, #24]
 8001a14:	4313      	orrs	r3, r2
 8001a16:	600b      	str	r3, [r1, #0]
 8001a18:	e006      	b.n	8001a28 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a1a:	4b17      	ldr	r3, [pc, #92]	; (8001a78 <HAL_GPIO_Init+0x2f0>)
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	69bb      	ldr	r3, [r7, #24]
 8001a20:	43db      	mvns	r3, r3
 8001a22:	4915      	ldr	r1, [pc, #84]	; (8001a78 <HAL_GPIO_Init+0x2f0>)
 8001a24:	4013      	ands	r3, r2
 8001a26:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a34:	fa22 f303 	lsr.w	r3, r2, r3
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	f47f aeaf 	bne.w	800179c <HAL_GPIO_Init+0x14>
  }
}
 8001a3e:	bf00      	nop
 8001a40:	bf00      	nop
 8001a42:	372c      	adds	r7, #44	; 0x2c
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bc80      	pop	{r7}
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	10320000 	.word	0x10320000
 8001a50:	10310000 	.word	0x10310000
 8001a54:	10220000 	.word	0x10220000
 8001a58:	10210000 	.word	0x10210000
 8001a5c:	10120000 	.word	0x10120000
 8001a60:	10110000 	.word	0x10110000
 8001a64:	40021000 	.word	0x40021000
 8001a68:	40010000 	.word	0x40010000
 8001a6c:	40010800 	.word	0x40010800
 8001a70:	40010c00 	.word	0x40010c00
 8001a74:	40011000 	.word	0x40011000
 8001a78:	40010400 	.word	0x40010400

08001a7c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b085      	sub	sp, #20
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	460b      	mov	r3, r1
 8001a86:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	689a      	ldr	r2, [r3, #8]
 8001a8c:	887b      	ldrh	r3, [r7, #2]
 8001a8e:	4013      	ands	r3, r2
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d002      	beq.n	8001a9a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a94:	2301      	movs	r3, #1
 8001a96:	73fb      	strb	r3, [r7, #15]
 8001a98:	e001      	b.n	8001a9e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	3714      	adds	r7, #20
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bc80      	pop	{r7}
 8001aa8:	4770      	bx	lr

08001aaa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	b083      	sub	sp, #12
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	6078      	str	r0, [r7, #4]
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	807b      	strh	r3, [r7, #2]
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001aba:	787b      	ldrb	r3, [r7, #1]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d003      	beq.n	8001ac8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ac0:	887a      	ldrh	r2, [r7, #2]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ac6:	e003      	b.n	8001ad0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ac8:	887b      	ldrh	r3, [r7, #2]
 8001aca:	041a      	lsls	r2, r3, #16
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	611a      	str	r2, [r3, #16]
}
 8001ad0:	bf00      	nop
 8001ad2:	370c      	adds	r7, #12
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bc80      	pop	{r7}
 8001ad8:	4770      	bx	lr

08001ada <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ada:	b480      	push	{r7}
 8001adc:	b085      	sub	sp, #20
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	6078      	str	r0, [r7, #4]
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	68db      	ldr	r3, [r3, #12]
 8001aea:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001aec:	887a      	ldrh	r2, [r7, #2]
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	4013      	ands	r3, r2
 8001af2:	041a      	lsls	r2, r3, #16
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	43d9      	mvns	r1, r3
 8001af8:	887b      	ldrh	r3, [r7, #2]
 8001afa:	400b      	ands	r3, r1
 8001afc:	431a      	orrs	r2, r3
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	611a      	str	r2, [r3, #16]
}
 8001b02:	bf00      	nop
 8001b04:	3714      	adds	r7, #20
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bc80      	pop	{r7}
 8001b0a:	4770      	bx	lr

08001b0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b086      	sub	sp, #24
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d101      	bne.n	8001b1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e26c      	b.n	8001ff8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 0301 	and.w	r3, r3, #1
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	f000 8087 	beq.w	8001c3a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b2c:	4b92      	ldr	r3, [pc, #584]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f003 030c 	and.w	r3, r3, #12
 8001b34:	2b04      	cmp	r3, #4
 8001b36:	d00c      	beq.n	8001b52 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b38:	4b8f      	ldr	r3, [pc, #572]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f003 030c 	and.w	r3, r3, #12
 8001b40:	2b08      	cmp	r3, #8
 8001b42:	d112      	bne.n	8001b6a <HAL_RCC_OscConfig+0x5e>
 8001b44:	4b8c      	ldr	r3, [pc, #560]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b50:	d10b      	bne.n	8001b6a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b52:	4b89      	ldr	r3, [pc, #548]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d06c      	beq.n	8001c38 <HAL_RCC_OscConfig+0x12c>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d168      	bne.n	8001c38 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e246      	b.n	8001ff8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b72:	d106      	bne.n	8001b82 <HAL_RCC_OscConfig+0x76>
 8001b74:	4b80      	ldr	r3, [pc, #512]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a7f      	ldr	r2, [pc, #508]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001b7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b7e:	6013      	str	r3, [r2, #0]
 8001b80:	e02e      	b.n	8001be0 <HAL_RCC_OscConfig+0xd4>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d10c      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x98>
 8001b8a:	4b7b      	ldr	r3, [pc, #492]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a7a      	ldr	r2, [pc, #488]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001b90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b94:	6013      	str	r3, [r2, #0]
 8001b96:	4b78      	ldr	r3, [pc, #480]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a77      	ldr	r2, [pc, #476]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001b9c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ba0:	6013      	str	r3, [r2, #0]
 8001ba2:	e01d      	b.n	8001be0 <HAL_RCC_OscConfig+0xd4>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bac:	d10c      	bne.n	8001bc8 <HAL_RCC_OscConfig+0xbc>
 8001bae:	4b72      	ldr	r3, [pc, #456]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a71      	ldr	r2, [pc, #452]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001bb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bb8:	6013      	str	r3, [r2, #0]
 8001bba:	4b6f      	ldr	r3, [pc, #444]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a6e      	ldr	r2, [pc, #440]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001bc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bc4:	6013      	str	r3, [r2, #0]
 8001bc6:	e00b      	b.n	8001be0 <HAL_RCC_OscConfig+0xd4>
 8001bc8:	4b6b      	ldr	r3, [pc, #428]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a6a      	ldr	r2, [pc, #424]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001bce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bd2:	6013      	str	r3, [r2, #0]
 8001bd4:	4b68      	ldr	r3, [pc, #416]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a67      	ldr	r2, [pc, #412]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001bda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bde:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d013      	beq.n	8001c10 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be8:	f7ff fcb6 	bl	8001558 <HAL_GetTick>
 8001bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bee:	e008      	b.n	8001c02 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bf0:	f7ff fcb2 	bl	8001558 <HAL_GetTick>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	2b64      	cmp	r3, #100	; 0x64
 8001bfc:	d901      	bls.n	8001c02 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	e1fa      	b.n	8001ff8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c02:	4b5d      	ldr	r3, [pc, #372]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d0f0      	beq.n	8001bf0 <HAL_RCC_OscConfig+0xe4>
 8001c0e:	e014      	b.n	8001c3a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c10:	f7ff fca2 	bl	8001558 <HAL_GetTick>
 8001c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c16:	e008      	b.n	8001c2a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c18:	f7ff fc9e 	bl	8001558 <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	2b64      	cmp	r3, #100	; 0x64
 8001c24:	d901      	bls.n	8001c2a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e1e6      	b.n	8001ff8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c2a:	4b53      	ldr	r3, [pc, #332]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d1f0      	bne.n	8001c18 <HAL_RCC_OscConfig+0x10c>
 8001c36:	e000      	b.n	8001c3a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 0302 	and.w	r3, r3, #2
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d063      	beq.n	8001d0e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c46:	4b4c      	ldr	r3, [pc, #304]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	f003 030c 	and.w	r3, r3, #12
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d00b      	beq.n	8001c6a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c52:	4b49      	ldr	r3, [pc, #292]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	f003 030c 	and.w	r3, r3, #12
 8001c5a:	2b08      	cmp	r3, #8
 8001c5c:	d11c      	bne.n	8001c98 <HAL_RCC_OscConfig+0x18c>
 8001c5e:	4b46      	ldr	r3, [pc, #280]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d116      	bne.n	8001c98 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c6a:	4b43      	ldr	r3, [pc, #268]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0302 	and.w	r3, r3, #2
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d005      	beq.n	8001c82 <HAL_RCC_OscConfig+0x176>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	691b      	ldr	r3, [r3, #16]
 8001c7a:	2b01      	cmp	r3, #1
 8001c7c:	d001      	beq.n	8001c82 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e1ba      	b.n	8001ff8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c82:	4b3d      	ldr	r3, [pc, #244]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	695b      	ldr	r3, [r3, #20]
 8001c8e:	00db      	lsls	r3, r3, #3
 8001c90:	4939      	ldr	r1, [pc, #228]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001c92:	4313      	orrs	r3, r2
 8001c94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c96:	e03a      	b.n	8001d0e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	691b      	ldr	r3, [r3, #16]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d020      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ca0:	4b36      	ldr	r3, [pc, #216]	; (8001d7c <HAL_RCC_OscConfig+0x270>)
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ca6:	f7ff fc57 	bl	8001558 <HAL_GetTick>
 8001caa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cac:	e008      	b.n	8001cc0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cae:	f7ff fc53 	bl	8001558 <HAL_GetTick>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	693b      	ldr	r3, [r7, #16]
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d901      	bls.n	8001cc0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001cbc:	2303      	movs	r3, #3
 8001cbe:	e19b      	b.n	8001ff8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cc0:	4b2d      	ldr	r3, [pc, #180]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f003 0302 	and.w	r3, r3, #2
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d0f0      	beq.n	8001cae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ccc:	4b2a      	ldr	r3, [pc, #168]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	695b      	ldr	r3, [r3, #20]
 8001cd8:	00db      	lsls	r3, r3, #3
 8001cda:	4927      	ldr	r1, [pc, #156]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	600b      	str	r3, [r1, #0]
 8001ce0:	e015      	b.n	8001d0e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ce2:	4b26      	ldr	r3, [pc, #152]	; (8001d7c <HAL_RCC_OscConfig+0x270>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce8:	f7ff fc36 	bl	8001558 <HAL_GetTick>
 8001cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cee:	e008      	b.n	8001d02 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cf0:	f7ff fc32 	bl	8001558 <HAL_GetTick>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	1ad3      	subs	r3, r2, r3
 8001cfa:	2b02      	cmp	r3, #2
 8001cfc:	d901      	bls.n	8001d02 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e17a      	b.n	8001ff8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d02:	4b1d      	ldr	r3, [pc, #116]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d1f0      	bne.n	8001cf0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f003 0308 	and.w	r3, r3, #8
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d03a      	beq.n	8001d90 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	699b      	ldr	r3, [r3, #24]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d019      	beq.n	8001d56 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d22:	4b17      	ldr	r3, [pc, #92]	; (8001d80 <HAL_RCC_OscConfig+0x274>)
 8001d24:	2201      	movs	r2, #1
 8001d26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d28:	f7ff fc16 	bl	8001558 <HAL_GetTick>
 8001d2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d2e:	e008      	b.n	8001d42 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d30:	f7ff fc12 	bl	8001558 <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d901      	bls.n	8001d42 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e15a      	b.n	8001ff8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d42:	4b0d      	ldr	r3, [pc, #52]	; (8001d78 <HAL_RCC_OscConfig+0x26c>)
 8001d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d46:	f003 0302 	and.w	r3, r3, #2
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d0f0      	beq.n	8001d30 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d4e:	2001      	movs	r0, #1
 8001d50:	f000 fa9a 	bl	8002288 <RCC_Delay>
 8001d54:	e01c      	b.n	8001d90 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d56:	4b0a      	ldr	r3, [pc, #40]	; (8001d80 <HAL_RCC_OscConfig+0x274>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d5c:	f7ff fbfc 	bl	8001558 <HAL_GetTick>
 8001d60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d62:	e00f      	b.n	8001d84 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d64:	f7ff fbf8 	bl	8001558 <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d908      	bls.n	8001d84 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d72:	2303      	movs	r3, #3
 8001d74:	e140      	b.n	8001ff8 <HAL_RCC_OscConfig+0x4ec>
 8001d76:	bf00      	nop
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	42420000 	.word	0x42420000
 8001d80:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d84:	4b9e      	ldr	r3, [pc, #632]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d88:	f003 0302 	and.w	r3, r3, #2
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d1e9      	bne.n	8001d64 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f003 0304 	and.w	r3, r3, #4
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	f000 80a6 	beq.w	8001eea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001da2:	4b97      	ldr	r3, [pc, #604]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001da4:	69db      	ldr	r3, [r3, #28]
 8001da6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d10d      	bne.n	8001dca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dae:	4b94      	ldr	r3, [pc, #592]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001db0:	69db      	ldr	r3, [r3, #28]
 8001db2:	4a93      	ldr	r2, [pc, #588]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001db4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001db8:	61d3      	str	r3, [r2, #28]
 8001dba:	4b91      	ldr	r3, [pc, #580]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001dbc:	69db      	ldr	r3, [r3, #28]
 8001dbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dc2:	60bb      	str	r3, [r7, #8]
 8001dc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dca:	4b8e      	ldr	r3, [pc, #568]	; (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d118      	bne.n	8001e08 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dd6:	4b8b      	ldr	r3, [pc, #556]	; (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a8a      	ldr	r2, [pc, #552]	; (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001ddc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001de0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001de2:	f7ff fbb9 	bl	8001558 <HAL_GetTick>
 8001de6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001de8:	e008      	b.n	8001dfc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dea:	f7ff fbb5 	bl	8001558 <HAL_GetTick>
 8001dee:	4602      	mov	r2, r0
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	2b64      	cmp	r3, #100	; 0x64
 8001df6:	d901      	bls.n	8001dfc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	e0fd      	b.n	8001ff8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dfc:	4b81      	ldr	r3, [pc, #516]	; (8002004 <HAL_RCC_OscConfig+0x4f8>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d0f0      	beq.n	8001dea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	2b01      	cmp	r3, #1
 8001e0e:	d106      	bne.n	8001e1e <HAL_RCC_OscConfig+0x312>
 8001e10:	4b7b      	ldr	r3, [pc, #492]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001e12:	6a1b      	ldr	r3, [r3, #32]
 8001e14:	4a7a      	ldr	r2, [pc, #488]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001e16:	f043 0301 	orr.w	r3, r3, #1
 8001e1a:	6213      	str	r3, [r2, #32]
 8001e1c:	e02d      	b.n	8001e7a <HAL_RCC_OscConfig+0x36e>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	68db      	ldr	r3, [r3, #12]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d10c      	bne.n	8001e40 <HAL_RCC_OscConfig+0x334>
 8001e26:	4b76      	ldr	r3, [pc, #472]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001e28:	6a1b      	ldr	r3, [r3, #32]
 8001e2a:	4a75      	ldr	r2, [pc, #468]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001e2c:	f023 0301 	bic.w	r3, r3, #1
 8001e30:	6213      	str	r3, [r2, #32]
 8001e32:	4b73      	ldr	r3, [pc, #460]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001e34:	6a1b      	ldr	r3, [r3, #32]
 8001e36:	4a72      	ldr	r2, [pc, #456]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001e38:	f023 0304 	bic.w	r3, r3, #4
 8001e3c:	6213      	str	r3, [r2, #32]
 8001e3e:	e01c      	b.n	8001e7a <HAL_RCC_OscConfig+0x36e>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	2b05      	cmp	r3, #5
 8001e46:	d10c      	bne.n	8001e62 <HAL_RCC_OscConfig+0x356>
 8001e48:	4b6d      	ldr	r3, [pc, #436]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001e4a:	6a1b      	ldr	r3, [r3, #32]
 8001e4c:	4a6c      	ldr	r2, [pc, #432]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001e4e:	f043 0304 	orr.w	r3, r3, #4
 8001e52:	6213      	str	r3, [r2, #32]
 8001e54:	4b6a      	ldr	r3, [pc, #424]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001e56:	6a1b      	ldr	r3, [r3, #32]
 8001e58:	4a69      	ldr	r2, [pc, #420]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001e5a:	f043 0301 	orr.w	r3, r3, #1
 8001e5e:	6213      	str	r3, [r2, #32]
 8001e60:	e00b      	b.n	8001e7a <HAL_RCC_OscConfig+0x36e>
 8001e62:	4b67      	ldr	r3, [pc, #412]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001e64:	6a1b      	ldr	r3, [r3, #32]
 8001e66:	4a66      	ldr	r2, [pc, #408]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001e68:	f023 0301 	bic.w	r3, r3, #1
 8001e6c:	6213      	str	r3, [r2, #32]
 8001e6e:	4b64      	ldr	r3, [pc, #400]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001e70:	6a1b      	ldr	r3, [r3, #32]
 8001e72:	4a63      	ldr	r2, [pc, #396]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001e74:	f023 0304 	bic.w	r3, r3, #4
 8001e78:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d015      	beq.n	8001eae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e82:	f7ff fb69 	bl	8001558 <HAL_GetTick>
 8001e86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e88:	e00a      	b.n	8001ea0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e8a:	f7ff fb65 	bl	8001558 <HAL_GetTick>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d901      	bls.n	8001ea0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	e0ab      	b.n	8001ff8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ea0:	4b57      	ldr	r3, [pc, #348]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001ea2:	6a1b      	ldr	r3, [r3, #32]
 8001ea4:	f003 0302 	and.w	r3, r3, #2
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d0ee      	beq.n	8001e8a <HAL_RCC_OscConfig+0x37e>
 8001eac:	e014      	b.n	8001ed8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eae:	f7ff fb53 	bl	8001558 <HAL_GetTick>
 8001eb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eb4:	e00a      	b.n	8001ecc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eb6:	f7ff fb4f 	bl	8001558 <HAL_GetTick>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d901      	bls.n	8001ecc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	e095      	b.n	8001ff8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ecc:	4b4c      	ldr	r3, [pc, #304]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001ece:	6a1b      	ldr	r3, [r3, #32]
 8001ed0:	f003 0302 	and.w	r3, r3, #2
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d1ee      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ed8:	7dfb      	ldrb	r3, [r7, #23]
 8001eda:	2b01      	cmp	r3, #1
 8001edc:	d105      	bne.n	8001eea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ede:	4b48      	ldr	r3, [pc, #288]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001ee0:	69db      	ldr	r3, [r3, #28]
 8001ee2:	4a47      	ldr	r2, [pc, #284]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001ee4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ee8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	69db      	ldr	r3, [r3, #28]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	f000 8081 	beq.w	8001ff6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ef4:	4b42      	ldr	r3, [pc, #264]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f003 030c 	and.w	r3, r3, #12
 8001efc:	2b08      	cmp	r3, #8
 8001efe:	d061      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	69db      	ldr	r3, [r3, #28]
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	d146      	bne.n	8001f96 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f08:	4b3f      	ldr	r3, [pc, #252]	; (8002008 <HAL_RCC_OscConfig+0x4fc>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f0e:	f7ff fb23 	bl	8001558 <HAL_GetTick>
 8001f12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f14:	e008      	b.n	8001f28 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f16:	f7ff fb1f 	bl	8001558 <HAL_GetTick>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	2b02      	cmp	r3, #2
 8001f22:	d901      	bls.n	8001f28 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f24:	2303      	movs	r3, #3
 8001f26:	e067      	b.n	8001ff8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f28:	4b35      	ldr	r3, [pc, #212]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d1f0      	bne.n	8001f16 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6a1b      	ldr	r3, [r3, #32]
 8001f38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f3c:	d108      	bne.n	8001f50 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f3e:	4b30      	ldr	r3, [pc, #192]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	492d      	ldr	r1, [pc, #180]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f50:	4b2b      	ldr	r3, [pc, #172]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6a19      	ldr	r1, [r3, #32]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f60:	430b      	orrs	r3, r1
 8001f62:	4927      	ldr	r1, [pc, #156]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001f64:	4313      	orrs	r3, r2
 8001f66:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f68:	4b27      	ldr	r3, [pc, #156]	; (8002008 <HAL_RCC_OscConfig+0x4fc>)
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f6e:	f7ff faf3 	bl	8001558 <HAL_GetTick>
 8001f72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f74:	e008      	b.n	8001f88 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f76:	f7ff faef 	bl	8001558 <HAL_GetTick>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	2b02      	cmp	r3, #2
 8001f82:	d901      	bls.n	8001f88 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f84:	2303      	movs	r3, #3
 8001f86:	e037      	b.n	8001ff8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f88:	4b1d      	ldr	r3, [pc, #116]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d0f0      	beq.n	8001f76 <HAL_RCC_OscConfig+0x46a>
 8001f94:	e02f      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f96:	4b1c      	ldr	r3, [pc, #112]	; (8002008 <HAL_RCC_OscConfig+0x4fc>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f9c:	f7ff fadc 	bl	8001558 <HAL_GetTick>
 8001fa0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fa2:	e008      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fa4:	f7ff fad8 	bl	8001558 <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	d901      	bls.n	8001fb6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e020      	b.n	8001ff8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fb6:	4b12      	ldr	r3, [pc, #72]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d1f0      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x498>
 8001fc2:	e018      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	69db      	ldr	r3, [r3, #28]
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d101      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e013      	b.n	8001ff8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fd0:	4b0b      	ldr	r3, [pc, #44]	; (8002000 <HAL_RCC_OscConfig+0x4f4>)
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6a1b      	ldr	r3, [r3, #32]
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	d106      	bne.n	8001ff2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d001      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e000      	b.n	8001ff8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001ff6:	2300      	movs	r3, #0
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3718      	adds	r7, #24
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40021000 	.word	0x40021000
 8002004:	40007000 	.word	0x40007000
 8002008:	42420060 	.word	0x42420060

0800200c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d101      	bne.n	8002020 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	e0d0      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002020:	4b6a      	ldr	r3, [pc, #424]	; (80021cc <HAL_RCC_ClockConfig+0x1c0>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f003 0307 	and.w	r3, r3, #7
 8002028:	683a      	ldr	r2, [r7, #0]
 800202a:	429a      	cmp	r2, r3
 800202c:	d910      	bls.n	8002050 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800202e:	4b67      	ldr	r3, [pc, #412]	; (80021cc <HAL_RCC_ClockConfig+0x1c0>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f023 0207 	bic.w	r2, r3, #7
 8002036:	4965      	ldr	r1, [pc, #404]	; (80021cc <HAL_RCC_ClockConfig+0x1c0>)
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	4313      	orrs	r3, r2
 800203c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800203e:	4b63      	ldr	r3, [pc, #396]	; (80021cc <HAL_RCC_ClockConfig+0x1c0>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 0307 	and.w	r3, r3, #7
 8002046:	683a      	ldr	r2, [r7, #0]
 8002048:	429a      	cmp	r2, r3
 800204a:	d001      	beq.n	8002050 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e0b8      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 0302 	and.w	r3, r3, #2
 8002058:	2b00      	cmp	r3, #0
 800205a:	d020      	beq.n	800209e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 0304 	and.w	r3, r3, #4
 8002064:	2b00      	cmp	r3, #0
 8002066:	d005      	beq.n	8002074 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002068:	4b59      	ldr	r3, [pc, #356]	; (80021d0 <HAL_RCC_ClockConfig+0x1c4>)
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	4a58      	ldr	r2, [pc, #352]	; (80021d0 <HAL_RCC_ClockConfig+0x1c4>)
 800206e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002072:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 0308 	and.w	r3, r3, #8
 800207c:	2b00      	cmp	r3, #0
 800207e:	d005      	beq.n	800208c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002080:	4b53      	ldr	r3, [pc, #332]	; (80021d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	4a52      	ldr	r2, [pc, #328]	; (80021d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002086:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800208a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800208c:	4b50      	ldr	r3, [pc, #320]	; (80021d0 <HAL_RCC_ClockConfig+0x1c4>)
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	494d      	ldr	r1, [pc, #308]	; (80021d0 <HAL_RCC_ClockConfig+0x1c4>)
 800209a:	4313      	orrs	r3, r2
 800209c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d040      	beq.n	800212c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d107      	bne.n	80020c2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020b2:	4b47      	ldr	r3, [pc, #284]	; (80021d0 <HAL_RCC_ClockConfig+0x1c4>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d115      	bne.n	80020ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e07f      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	2b02      	cmp	r3, #2
 80020c8:	d107      	bne.n	80020da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020ca:	4b41      	ldr	r3, [pc, #260]	; (80021d0 <HAL_RCC_ClockConfig+0x1c4>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d109      	bne.n	80020ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e073      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020da:	4b3d      	ldr	r3, [pc, #244]	; (80021d0 <HAL_RCC_ClockConfig+0x1c4>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 0302 	and.w	r3, r3, #2
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d101      	bne.n	80020ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e06b      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020ea:	4b39      	ldr	r3, [pc, #228]	; (80021d0 <HAL_RCC_ClockConfig+0x1c4>)
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	f023 0203 	bic.w	r2, r3, #3
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	4936      	ldr	r1, [pc, #216]	; (80021d0 <HAL_RCC_ClockConfig+0x1c4>)
 80020f8:	4313      	orrs	r3, r2
 80020fa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020fc:	f7ff fa2c 	bl	8001558 <HAL_GetTick>
 8002100:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002102:	e00a      	b.n	800211a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002104:	f7ff fa28 	bl	8001558 <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002112:	4293      	cmp	r3, r2
 8002114:	d901      	bls.n	800211a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002116:	2303      	movs	r3, #3
 8002118:	e053      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800211a:	4b2d      	ldr	r3, [pc, #180]	; (80021d0 <HAL_RCC_ClockConfig+0x1c4>)
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	f003 020c 	and.w	r2, r3, #12
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	429a      	cmp	r2, r3
 800212a:	d1eb      	bne.n	8002104 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800212c:	4b27      	ldr	r3, [pc, #156]	; (80021cc <HAL_RCC_ClockConfig+0x1c0>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 0307 	and.w	r3, r3, #7
 8002134:	683a      	ldr	r2, [r7, #0]
 8002136:	429a      	cmp	r2, r3
 8002138:	d210      	bcs.n	800215c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800213a:	4b24      	ldr	r3, [pc, #144]	; (80021cc <HAL_RCC_ClockConfig+0x1c0>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f023 0207 	bic.w	r2, r3, #7
 8002142:	4922      	ldr	r1, [pc, #136]	; (80021cc <HAL_RCC_ClockConfig+0x1c0>)
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	4313      	orrs	r3, r2
 8002148:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800214a:	4b20      	ldr	r3, [pc, #128]	; (80021cc <HAL_RCC_ClockConfig+0x1c0>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0307 	and.w	r3, r3, #7
 8002152:	683a      	ldr	r2, [r7, #0]
 8002154:	429a      	cmp	r2, r3
 8002156:	d001      	beq.n	800215c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	e032      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0304 	and.w	r3, r3, #4
 8002164:	2b00      	cmp	r3, #0
 8002166:	d008      	beq.n	800217a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002168:	4b19      	ldr	r3, [pc, #100]	; (80021d0 <HAL_RCC_ClockConfig+0x1c4>)
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	4916      	ldr	r1, [pc, #88]	; (80021d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002176:	4313      	orrs	r3, r2
 8002178:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 0308 	and.w	r3, r3, #8
 8002182:	2b00      	cmp	r3, #0
 8002184:	d009      	beq.n	800219a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002186:	4b12      	ldr	r3, [pc, #72]	; (80021d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	691b      	ldr	r3, [r3, #16]
 8002192:	00db      	lsls	r3, r3, #3
 8002194:	490e      	ldr	r1, [pc, #56]	; (80021d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002196:	4313      	orrs	r3, r2
 8002198:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800219a:	f000 f821 	bl	80021e0 <HAL_RCC_GetSysClockFreq>
 800219e:	4602      	mov	r2, r0
 80021a0:	4b0b      	ldr	r3, [pc, #44]	; (80021d0 <HAL_RCC_ClockConfig+0x1c4>)
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	091b      	lsrs	r3, r3, #4
 80021a6:	f003 030f 	and.w	r3, r3, #15
 80021aa:	490a      	ldr	r1, [pc, #40]	; (80021d4 <HAL_RCC_ClockConfig+0x1c8>)
 80021ac:	5ccb      	ldrb	r3, [r1, r3]
 80021ae:	fa22 f303 	lsr.w	r3, r2, r3
 80021b2:	4a09      	ldr	r2, [pc, #36]	; (80021d8 <HAL_RCC_ClockConfig+0x1cc>)
 80021b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021b6:	4b09      	ldr	r3, [pc, #36]	; (80021dc <HAL_RCC_ClockConfig+0x1d0>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7ff f98a 	bl	80014d4 <HAL_InitTick>

  return HAL_OK;
 80021c0:	2300      	movs	r3, #0
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3710      	adds	r7, #16
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	40022000 	.word	0x40022000
 80021d0:	40021000 	.word	0x40021000
 80021d4:	08002aec 	.word	0x08002aec
 80021d8:	20000074 	.word	0x20000074
 80021dc:	20000078 	.word	0x20000078

080021e0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b087      	sub	sp, #28
 80021e4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021e6:	2300      	movs	r3, #0
 80021e8:	60fb      	str	r3, [r7, #12]
 80021ea:	2300      	movs	r3, #0
 80021ec:	60bb      	str	r3, [r7, #8]
 80021ee:	2300      	movs	r3, #0
 80021f0:	617b      	str	r3, [r7, #20]
 80021f2:	2300      	movs	r3, #0
 80021f4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80021f6:	2300      	movs	r3, #0
 80021f8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80021fa:	4b1e      	ldr	r3, [pc, #120]	; (8002274 <HAL_RCC_GetSysClockFreq+0x94>)
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	f003 030c 	and.w	r3, r3, #12
 8002206:	2b04      	cmp	r3, #4
 8002208:	d002      	beq.n	8002210 <HAL_RCC_GetSysClockFreq+0x30>
 800220a:	2b08      	cmp	r3, #8
 800220c:	d003      	beq.n	8002216 <HAL_RCC_GetSysClockFreq+0x36>
 800220e:	e027      	b.n	8002260 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002210:	4b19      	ldr	r3, [pc, #100]	; (8002278 <HAL_RCC_GetSysClockFreq+0x98>)
 8002212:	613b      	str	r3, [r7, #16]
      break;
 8002214:	e027      	b.n	8002266 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	0c9b      	lsrs	r3, r3, #18
 800221a:	f003 030f 	and.w	r3, r3, #15
 800221e:	4a17      	ldr	r2, [pc, #92]	; (800227c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002220:	5cd3      	ldrb	r3, [r2, r3]
 8002222:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d010      	beq.n	8002250 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800222e:	4b11      	ldr	r3, [pc, #68]	; (8002274 <HAL_RCC_GetSysClockFreq+0x94>)
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	0c5b      	lsrs	r3, r3, #17
 8002234:	f003 0301 	and.w	r3, r3, #1
 8002238:	4a11      	ldr	r2, [pc, #68]	; (8002280 <HAL_RCC_GetSysClockFreq+0xa0>)
 800223a:	5cd3      	ldrb	r3, [r2, r3]
 800223c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a0d      	ldr	r2, [pc, #52]	; (8002278 <HAL_RCC_GetSysClockFreq+0x98>)
 8002242:	fb02 f203 	mul.w	r2, r2, r3
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	fbb2 f3f3 	udiv	r3, r2, r3
 800224c:	617b      	str	r3, [r7, #20]
 800224e:	e004      	b.n	800225a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	4a0c      	ldr	r2, [pc, #48]	; (8002284 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002254:	fb02 f303 	mul.w	r3, r2, r3
 8002258:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	613b      	str	r3, [r7, #16]
      break;
 800225e:	e002      	b.n	8002266 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002260:	4b05      	ldr	r3, [pc, #20]	; (8002278 <HAL_RCC_GetSysClockFreq+0x98>)
 8002262:	613b      	str	r3, [r7, #16]
      break;
 8002264:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002266:	693b      	ldr	r3, [r7, #16]
}
 8002268:	4618      	mov	r0, r3
 800226a:	371c      	adds	r7, #28
 800226c:	46bd      	mov	sp, r7
 800226e:	bc80      	pop	{r7}
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	40021000 	.word	0x40021000
 8002278:	007a1200 	.word	0x007a1200
 800227c:	08002afc 	.word	0x08002afc
 8002280:	08002b0c 	.word	0x08002b0c
 8002284:	003d0900 	.word	0x003d0900

08002288 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002288:	b480      	push	{r7}
 800228a:	b085      	sub	sp, #20
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002290:	4b0a      	ldr	r3, [pc, #40]	; (80022bc <RCC_Delay+0x34>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a0a      	ldr	r2, [pc, #40]	; (80022c0 <RCC_Delay+0x38>)
 8002296:	fba2 2303 	umull	r2, r3, r2, r3
 800229a:	0a5b      	lsrs	r3, r3, #9
 800229c:	687a      	ldr	r2, [r7, #4]
 800229e:	fb02 f303 	mul.w	r3, r2, r3
 80022a2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022a4:	bf00      	nop
  }
  while (Delay --);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	1e5a      	subs	r2, r3, #1
 80022aa:	60fa      	str	r2, [r7, #12]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d1f9      	bne.n	80022a4 <RCC_Delay+0x1c>
}
 80022b0:	bf00      	nop
 80022b2:	bf00      	nop
 80022b4:	3714      	adds	r7, #20
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bc80      	pop	{r7}
 80022ba:	4770      	bx	lr
 80022bc:	20000074 	.word	0x20000074
 80022c0:	10624dd3 	.word	0x10624dd3

080022c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d101      	bne.n	80022d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e041      	b.n	800235a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d106      	bne.n	80022f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022ea:	6878      	ldr	r0, [r7, #4]
 80022ec:	f7fe ff64 	bl	80011b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2202      	movs	r2, #2
 80022f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	3304      	adds	r3, #4
 8002300:	4619      	mov	r1, r3
 8002302:	4610      	mov	r0, r2
 8002304:	f000 fa56 	bl	80027b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2201      	movs	r2, #1
 800230c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2201      	movs	r2, #1
 8002314:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2201      	movs	r2, #1
 800231c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2201      	movs	r2, #1
 8002324:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2201      	movs	r2, #1
 8002334:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2201      	movs	r2, #1
 800233c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2201      	movs	r2, #1
 8002344:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2201      	movs	r2, #1
 800234c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2201      	movs	r2, #1
 8002354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002358:	2300      	movs	r3, #0
}
 800235a:	4618      	mov	r0, r3
 800235c:	3708      	adds	r7, #8
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
	...

08002364 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002364:	b480      	push	{r7}
 8002366:	b085      	sub	sp, #20
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002372:	b2db      	uxtb	r3, r3
 8002374:	2b01      	cmp	r3, #1
 8002376:	d001      	beq.n	800237c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	e035      	b.n	80023e8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2202      	movs	r2, #2
 8002380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	68da      	ldr	r2, [r3, #12]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f042 0201 	orr.w	r2, r2, #1
 8002392:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a16      	ldr	r2, [pc, #88]	; (80023f4 <HAL_TIM_Base_Start_IT+0x90>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d009      	beq.n	80023b2 <HAL_TIM_Base_Start_IT+0x4e>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023a6:	d004      	beq.n	80023b2 <HAL_TIM_Base_Start_IT+0x4e>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a12      	ldr	r2, [pc, #72]	; (80023f8 <HAL_TIM_Base_Start_IT+0x94>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d111      	bne.n	80023d6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	f003 0307 	and.w	r3, r3, #7
 80023bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	2b06      	cmp	r3, #6
 80023c2:	d010      	beq.n	80023e6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f042 0201 	orr.w	r2, r2, #1
 80023d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023d4:	e007      	b.n	80023e6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f042 0201 	orr.w	r2, r2, #1
 80023e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023e6:	2300      	movs	r3, #0
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3714      	adds	r7, #20
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bc80      	pop	{r7}
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	40012c00 	.word	0x40012c00
 80023f8:	40000400 	.word	0x40000400

080023fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	691b      	ldr	r3, [r3, #16]
 8002412:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	f003 0302 	and.w	r3, r3, #2
 800241a:	2b00      	cmp	r3, #0
 800241c:	d020      	beq.n	8002460 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	f003 0302 	and.w	r3, r3, #2
 8002424:	2b00      	cmp	r3, #0
 8002426:	d01b      	beq.n	8002460 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f06f 0202 	mvn.w	r2, #2
 8002430:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2201      	movs	r2, #1
 8002436:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	699b      	ldr	r3, [r3, #24]
 800243e:	f003 0303 	and.w	r3, r3, #3
 8002442:	2b00      	cmp	r3, #0
 8002444:	d003      	beq.n	800244e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f000 f998 	bl	800277c <HAL_TIM_IC_CaptureCallback>
 800244c:	e005      	b.n	800245a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f000 f98b 	bl	800276a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	f000 f99a 	bl	800278e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	f003 0304 	and.w	r3, r3, #4
 8002466:	2b00      	cmp	r3, #0
 8002468:	d020      	beq.n	80024ac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	f003 0304 	and.w	r3, r3, #4
 8002470:	2b00      	cmp	r3, #0
 8002472:	d01b      	beq.n	80024ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f06f 0204 	mvn.w	r2, #4
 800247c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2202      	movs	r2, #2
 8002482:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	699b      	ldr	r3, [r3, #24]
 800248a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800248e:	2b00      	cmp	r3, #0
 8002490:	d003      	beq.n	800249a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f000 f972 	bl	800277c <HAL_TIM_IC_CaptureCallback>
 8002498:	e005      	b.n	80024a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f000 f965 	bl	800276a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	f000 f974 	bl	800278e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2200      	movs	r2, #0
 80024aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	f003 0308 	and.w	r3, r3, #8
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d020      	beq.n	80024f8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	f003 0308 	and.w	r3, r3, #8
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d01b      	beq.n	80024f8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f06f 0208 	mvn.w	r2, #8
 80024c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2204      	movs	r2, #4
 80024ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	69db      	ldr	r3, [r3, #28]
 80024d6:	f003 0303 	and.w	r3, r3, #3
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d003      	beq.n	80024e6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f000 f94c 	bl	800277c <HAL_TIM_IC_CaptureCallback>
 80024e4:	e005      	b.n	80024f2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f000 f93f 	bl	800276a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024ec:	6878      	ldr	r0, [r7, #4]
 80024ee:	f000 f94e 	bl	800278e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2200      	movs	r2, #0
 80024f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	f003 0310 	and.w	r3, r3, #16
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d020      	beq.n	8002544 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	f003 0310 	and.w	r3, r3, #16
 8002508:	2b00      	cmp	r3, #0
 800250a:	d01b      	beq.n	8002544 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f06f 0210 	mvn.w	r2, #16
 8002514:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2208      	movs	r2, #8
 800251a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	69db      	ldr	r3, [r3, #28]
 8002522:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002526:	2b00      	cmp	r3, #0
 8002528:	d003      	beq.n	8002532 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f000 f926 	bl	800277c <HAL_TIM_IC_CaptureCallback>
 8002530:	e005      	b.n	800253e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	f000 f919 	bl	800276a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002538:	6878      	ldr	r0, [r7, #4]
 800253a:	f000 f928 	bl	800278e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2200      	movs	r2, #0
 8002542:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	f003 0301 	and.w	r3, r3, #1
 800254a:	2b00      	cmp	r3, #0
 800254c:	d00c      	beq.n	8002568 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	f003 0301 	and.w	r3, r3, #1
 8002554:	2b00      	cmp	r3, #0
 8002556:	d007      	beq.n	8002568 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f06f 0201 	mvn.w	r2, #1
 8002560:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f7fe fd94 	bl	8001090 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800256e:	2b00      	cmp	r3, #0
 8002570:	d00c      	beq.n	800258c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002578:	2b00      	cmp	r3, #0
 800257a:	d007      	beq.n	800258c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002584:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f000 fa6f 	bl	8002a6a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002592:	2b00      	cmp	r3, #0
 8002594:	d00c      	beq.n	80025b0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800259c:	2b00      	cmp	r3, #0
 800259e:	d007      	beq.n	80025b0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80025a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f000 f8f8 	bl	80027a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	f003 0320 	and.w	r3, r3, #32
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d00c      	beq.n	80025d4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	f003 0320 	and.w	r3, r3, #32
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d007      	beq.n	80025d4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f06f 0220 	mvn.w	r2, #32
 80025cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f000 fa42 	bl	8002a58 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80025d4:	bf00      	nop
 80025d6:	3710      	adds	r7, #16
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}

080025dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025e6:	2300      	movs	r3, #0
 80025e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d101      	bne.n	80025f8 <HAL_TIM_ConfigClockSource+0x1c>
 80025f4:	2302      	movs	r3, #2
 80025f6:	e0b4      	b.n	8002762 <HAL_TIM_ConfigClockSource+0x186>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2201      	movs	r2, #1
 80025fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2202      	movs	r2, #2
 8002604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002616:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800261e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	68ba      	ldr	r2, [r7, #8]
 8002626:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002630:	d03e      	beq.n	80026b0 <HAL_TIM_ConfigClockSource+0xd4>
 8002632:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002636:	f200 8087 	bhi.w	8002748 <HAL_TIM_ConfigClockSource+0x16c>
 800263a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800263e:	f000 8086 	beq.w	800274e <HAL_TIM_ConfigClockSource+0x172>
 8002642:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002646:	d87f      	bhi.n	8002748 <HAL_TIM_ConfigClockSource+0x16c>
 8002648:	2b70      	cmp	r3, #112	; 0x70
 800264a:	d01a      	beq.n	8002682 <HAL_TIM_ConfigClockSource+0xa6>
 800264c:	2b70      	cmp	r3, #112	; 0x70
 800264e:	d87b      	bhi.n	8002748 <HAL_TIM_ConfigClockSource+0x16c>
 8002650:	2b60      	cmp	r3, #96	; 0x60
 8002652:	d050      	beq.n	80026f6 <HAL_TIM_ConfigClockSource+0x11a>
 8002654:	2b60      	cmp	r3, #96	; 0x60
 8002656:	d877      	bhi.n	8002748 <HAL_TIM_ConfigClockSource+0x16c>
 8002658:	2b50      	cmp	r3, #80	; 0x50
 800265a:	d03c      	beq.n	80026d6 <HAL_TIM_ConfigClockSource+0xfa>
 800265c:	2b50      	cmp	r3, #80	; 0x50
 800265e:	d873      	bhi.n	8002748 <HAL_TIM_ConfigClockSource+0x16c>
 8002660:	2b40      	cmp	r3, #64	; 0x40
 8002662:	d058      	beq.n	8002716 <HAL_TIM_ConfigClockSource+0x13a>
 8002664:	2b40      	cmp	r3, #64	; 0x40
 8002666:	d86f      	bhi.n	8002748 <HAL_TIM_ConfigClockSource+0x16c>
 8002668:	2b30      	cmp	r3, #48	; 0x30
 800266a:	d064      	beq.n	8002736 <HAL_TIM_ConfigClockSource+0x15a>
 800266c:	2b30      	cmp	r3, #48	; 0x30
 800266e:	d86b      	bhi.n	8002748 <HAL_TIM_ConfigClockSource+0x16c>
 8002670:	2b20      	cmp	r3, #32
 8002672:	d060      	beq.n	8002736 <HAL_TIM_ConfigClockSource+0x15a>
 8002674:	2b20      	cmp	r3, #32
 8002676:	d867      	bhi.n	8002748 <HAL_TIM_ConfigClockSource+0x16c>
 8002678:	2b00      	cmp	r3, #0
 800267a:	d05c      	beq.n	8002736 <HAL_TIM_ConfigClockSource+0x15a>
 800267c:	2b10      	cmp	r3, #16
 800267e:	d05a      	beq.n	8002736 <HAL_TIM_ConfigClockSource+0x15a>
 8002680:	e062      	b.n	8002748 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6818      	ldr	r0, [r3, #0]
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	6899      	ldr	r1, [r3, #8]
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685a      	ldr	r2, [r3, #4]
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	68db      	ldr	r3, [r3, #12]
 8002692:	f000 f96a 	bl	800296a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80026a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	68ba      	ldr	r2, [r7, #8]
 80026ac:	609a      	str	r2, [r3, #8]
      break;
 80026ae:	e04f      	b.n	8002750 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6818      	ldr	r0, [r3, #0]
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	6899      	ldr	r1, [r3, #8]
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	685a      	ldr	r2, [r3, #4]
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	f000 f953 	bl	800296a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	689a      	ldr	r2, [r3, #8]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80026d2:	609a      	str	r2, [r3, #8]
      break;
 80026d4:	e03c      	b.n	8002750 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6818      	ldr	r0, [r3, #0]
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	6859      	ldr	r1, [r3, #4]
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	461a      	mov	r2, r3
 80026e4:	f000 f8ca 	bl	800287c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2150      	movs	r1, #80	; 0x50
 80026ee:	4618      	mov	r0, r3
 80026f0:	f000 f921 	bl	8002936 <TIM_ITRx_SetConfig>
      break;
 80026f4:	e02c      	b.n	8002750 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6818      	ldr	r0, [r3, #0]
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	6859      	ldr	r1, [r3, #4]
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	68db      	ldr	r3, [r3, #12]
 8002702:	461a      	mov	r2, r3
 8002704:	f000 f8e8 	bl	80028d8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2160      	movs	r1, #96	; 0x60
 800270e:	4618      	mov	r0, r3
 8002710:	f000 f911 	bl	8002936 <TIM_ITRx_SetConfig>
      break;
 8002714:	e01c      	b.n	8002750 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6818      	ldr	r0, [r3, #0]
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	6859      	ldr	r1, [r3, #4]
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	461a      	mov	r2, r3
 8002724:	f000 f8aa 	bl	800287c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	2140      	movs	r1, #64	; 0x40
 800272e:	4618      	mov	r0, r3
 8002730:	f000 f901 	bl	8002936 <TIM_ITRx_SetConfig>
      break;
 8002734:	e00c      	b.n	8002750 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4619      	mov	r1, r3
 8002740:	4610      	mov	r0, r2
 8002742:	f000 f8f8 	bl	8002936 <TIM_ITRx_SetConfig>
      break;
 8002746:	e003      	b.n	8002750 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	73fb      	strb	r3, [r7, #15]
      break;
 800274c:	e000      	b.n	8002750 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800274e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2200      	movs	r2, #0
 800275c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002760:	7bfb      	ldrb	r3, [r7, #15]
}
 8002762:	4618      	mov	r0, r3
 8002764:	3710      	adds	r7, #16
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}

0800276a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800276a:	b480      	push	{r7}
 800276c:	b083      	sub	sp, #12
 800276e:	af00      	add	r7, sp, #0
 8002770:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002772:	bf00      	nop
 8002774:	370c      	adds	r7, #12
 8002776:	46bd      	mov	sp, r7
 8002778:	bc80      	pop	{r7}
 800277a:	4770      	bx	lr

0800277c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002784:	bf00      	nop
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	bc80      	pop	{r7}
 800278c:	4770      	bx	lr

0800278e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800278e:	b480      	push	{r7}
 8002790:	b083      	sub	sp, #12
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002796:	bf00      	nop
 8002798:	370c      	adds	r7, #12
 800279a:	46bd      	mov	sp, r7
 800279c:	bc80      	pop	{r7}
 800279e:	4770      	bx	lr

080027a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b083      	sub	sp, #12
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027a8:	bf00      	nop
 80027aa:	370c      	adds	r7, #12
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bc80      	pop	{r7}
 80027b0:	4770      	bx	lr
	...

080027b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b085      	sub	sp, #20
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	4a2b      	ldr	r2, [pc, #172]	; (8002874 <TIM_Base_SetConfig+0xc0>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d007      	beq.n	80027dc <TIM_Base_SetConfig+0x28>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027d2:	d003      	beq.n	80027dc <TIM_Base_SetConfig+0x28>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	4a28      	ldr	r2, [pc, #160]	; (8002878 <TIM_Base_SetConfig+0xc4>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d108      	bne.n	80027ee <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	68fa      	ldr	r2, [r7, #12]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4a20      	ldr	r2, [pc, #128]	; (8002874 <TIM_Base_SetConfig+0xc0>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d007      	beq.n	8002806 <TIM_Base_SetConfig+0x52>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027fc:	d003      	beq.n	8002806 <TIM_Base_SetConfig+0x52>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4a1d      	ldr	r2, [pc, #116]	; (8002878 <TIM_Base_SetConfig+0xc4>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d108      	bne.n	8002818 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800280c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	68db      	ldr	r3, [r3, #12]
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	4313      	orrs	r3, r2
 8002816:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	695b      	ldr	r3, [r3, #20]
 8002822:	4313      	orrs	r3, r2
 8002824:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	68fa      	ldr	r2, [r7, #12]
 800282a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	689a      	ldr	r2, [r3, #8]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4a0d      	ldr	r2, [pc, #52]	; (8002874 <TIM_Base_SetConfig+0xc0>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d103      	bne.n	800284c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	691a      	ldr	r2, [r3, #16]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2201      	movs	r2, #1
 8002850:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	691b      	ldr	r3, [r3, #16]
 8002856:	f003 0301 	and.w	r3, r3, #1
 800285a:	2b00      	cmp	r3, #0
 800285c:	d005      	beq.n	800286a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	691b      	ldr	r3, [r3, #16]
 8002862:	f023 0201 	bic.w	r2, r3, #1
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	611a      	str	r2, [r3, #16]
  }
}
 800286a:	bf00      	nop
 800286c:	3714      	adds	r7, #20
 800286e:	46bd      	mov	sp, r7
 8002870:	bc80      	pop	{r7}
 8002872:	4770      	bx	lr
 8002874:	40012c00 	.word	0x40012c00
 8002878:	40000400 	.word	0x40000400

0800287c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800287c:	b480      	push	{r7}
 800287e:	b087      	sub	sp, #28
 8002880:	af00      	add	r7, sp, #0
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	60b9      	str	r1, [r7, #8]
 8002886:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6a1b      	ldr	r3, [r3, #32]
 800288c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	6a1b      	ldr	r3, [r3, #32]
 8002892:	f023 0201 	bic.w	r2, r3, #1
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	699b      	ldr	r3, [r3, #24]
 800289e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80028a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	011b      	lsls	r3, r3, #4
 80028ac:	693a      	ldr	r2, [r7, #16]
 80028ae:	4313      	orrs	r3, r2
 80028b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	f023 030a 	bic.w	r3, r3, #10
 80028b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80028ba:	697a      	ldr	r2, [r7, #20]
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	4313      	orrs	r3, r2
 80028c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	693a      	ldr	r2, [r7, #16]
 80028c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	697a      	ldr	r2, [r7, #20]
 80028cc:	621a      	str	r2, [r3, #32]
}
 80028ce:	bf00      	nop
 80028d0:	371c      	adds	r7, #28
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bc80      	pop	{r7}
 80028d6:	4770      	bx	lr

080028d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028d8:	b480      	push	{r7}
 80028da:	b087      	sub	sp, #28
 80028dc:	af00      	add	r7, sp, #0
 80028de:	60f8      	str	r0, [r7, #12]
 80028e0:	60b9      	str	r1, [r7, #8]
 80028e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	6a1b      	ldr	r3, [r3, #32]
 80028e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	6a1b      	ldr	r3, [r3, #32]
 80028ee:	f023 0210 	bic.w	r2, r3, #16
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	699b      	ldr	r3, [r3, #24]
 80028fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002902:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	031b      	lsls	r3, r3, #12
 8002908:	693a      	ldr	r2, [r7, #16]
 800290a:	4313      	orrs	r3, r2
 800290c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002914:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	011b      	lsls	r3, r3, #4
 800291a:	697a      	ldr	r2, [r7, #20]
 800291c:	4313      	orrs	r3, r2
 800291e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	693a      	ldr	r2, [r7, #16]
 8002924:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	697a      	ldr	r2, [r7, #20]
 800292a:	621a      	str	r2, [r3, #32]
}
 800292c:	bf00      	nop
 800292e:	371c      	adds	r7, #28
 8002930:	46bd      	mov	sp, r7
 8002932:	bc80      	pop	{r7}
 8002934:	4770      	bx	lr

08002936 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002936:	b480      	push	{r7}
 8002938:	b085      	sub	sp, #20
 800293a:	af00      	add	r7, sp, #0
 800293c:	6078      	str	r0, [r7, #4]
 800293e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800294c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800294e:	683a      	ldr	r2, [r7, #0]
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	4313      	orrs	r3, r2
 8002954:	f043 0307 	orr.w	r3, r3, #7
 8002958:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	68fa      	ldr	r2, [r7, #12]
 800295e:	609a      	str	r2, [r3, #8]
}
 8002960:	bf00      	nop
 8002962:	3714      	adds	r7, #20
 8002964:	46bd      	mov	sp, r7
 8002966:	bc80      	pop	{r7}
 8002968:	4770      	bx	lr

0800296a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800296a:	b480      	push	{r7}
 800296c:	b087      	sub	sp, #28
 800296e:	af00      	add	r7, sp, #0
 8002970:	60f8      	str	r0, [r7, #12]
 8002972:	60b9      	str	r1, [r7, #8]
 8002974:	607a      	str	r2, [r7, #4]
 8002976:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002984:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	021a      	lsls	r2, r3, #8
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	431a      	orrs	r2, r3
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	4313      	orrs	r3, r2
 8002992:	697a      	ldr	r2, [r7, #20]
 8002994:	4313      	orrs	r3, r2
 8002996:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	697a      	ldr	r2, [r7, #20]
 800299c:	609a      	str	r2, [r3, #8]
}
 800299e:	bf00      	nop
 80029a0:	371c      	adds	r7, #28
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bc80      	pop	{r7}
 80029a6:	4770      	bx	lr

080029a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b085      	sub	sp, #20
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d101      	bne.n	80029c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029bc:	2302      	movs	r3, #2
 80029be:	e041      	b.n	8002a44 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2201      	movs	r2, #1
 80029c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2202      	movs	r2, #2
 80029cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	68fa      	ldr	r2, [r7, #12]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	68fa      	ldr	r2, [r7, #12]
 80029f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a14      	ldr	r2, [pc, #80]	; (8002a50 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d009      	beq.n	8002a18 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a0c:	d004      	beq.n	8002a18 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a10      	ldr	r2, [pc, #64]	; (8002a54 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d10c      	bne.n	8002a32 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a1e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	68ba      	ldr	r2, [r7, #8]
 8002a26:	4313      	orrs	r3, r2
 8002a28:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	68ba      	ldr	r2, [r7, #8]
 8002a30:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2201      	movs	r2, #1
 8002a36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a42:	2300      	movs	r3, #0
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3714      	adds	r7, #20
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bc80      	pop	{r7}
 8002a4c:	4770      	bx	lr
 8002a4e:	bf00      	nop
 8002a50:	40012c00 	.word	0x40012c00
 8002a54:	40000400 	.word	0x40000400

08002a58 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a60:	bf00      	nop
 8002a62:	370c      	adds	r7, #12
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bc80      	pop	{r7}
 8002a68:	4770      	bx	lr

08002a6a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a6a:	b480      	push	{r7}
 8002a6c:	b083      	sub	sp, #12
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a72:	bf00      	nop
 8002a74:	370c      	adds	r7, #12
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bc80      	pop	{r7}
 8002a7a:	4770      	bx	lr

08002a7c <__libc_init_array>:
 8002a7c:	b570      	push	{r4, r5, r6, lr}
 8002a7e:	2600      	movs	r6, #0
 8002a80:	4d0c      	ldr	r5, [pc, #48]	; (8002ab4 <__libc_init_array+0x38>)
 8002a82:	4c0d      	ldr	r4, [pc, #52]	; (8002ab8 <__libc_init_array+0x3c>)
 8002a84:	1b64      	subs	r4, r4, r5
 8002a86:	10a4      	asrs	r4, r4, #2
 8002a88:	42a6      	cmp	r6, r4
 8002a8a:	d109      	bne.n	8002aa0 <__libc_init_array+0x24>
 8002a8c:	f000 f822 	bl	8002ad4 <_init>
 8002a90:	2600      	movs	r6, #0
 8002a92:	4d0a      	ldr	r5, [pc, #40]	; (8002abc <__libc_init_array+0x40>)
 8002a94:	4c0a      	ldr	r4, [pc, #40]	; (8002ac0 <__libc_init_array+0x44>)
 8002a96:	1b64      	subs	r4, r4, r5
 8002a98:	10a4      	asrs	r4, r4, #2
 8002a9a:	42a6      	cmp	r6, r4
 8002a9c:	d105      	bne.n	8002aaa <__libc_init_array+0x2e>
 8002a9e:	bd70      	pop	{r4, r5, r6, pc}
 8002aa0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002aa4:	4798      	blx	r3
 8002aa6:	3601      	adds	r6, #1
 8002aa8:	e7ee      	b.n	8002a88 <__libc_init_array+0xc>
 8002aaa:	f855 3b04 	ldr.w	r3, [r5], #4
 8002aae:	4798      	blx	r3
 8002ab0:	3601      	adds	r6, #1
 8002ab2:	e7f2      	b.n	8002a9a <__libc_init_array+0x1e>
 8002ab4:	08002b10 	.word	0x08002b10
 8002ab8:	08002b10 	.word	0x08002b10
 8002abc:	08002b10 	.word	0x08002b10
 8002ac0:	08002b14 	.word	0x08002b14

08002ac4 <memset>:
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	4402      	add	r2, r0
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d100      	bne.n	8002ace <memset+0xa>
 8002acc:	4770      	bx	lr
 8002ace:	f803 1b01 	strb.w	r1, [r3], #1
 8002ad2:	e7f9      	b.n	8002ac8 <memset+0x4>

08002ad4 <_init>:
 8002ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ad6:	bf00      	nop
 8002ad8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ada:	bc08      	pop	{r3}
 8002adc:	469e      	mov	lr, r3
 8002ade:	4770      	bx	lr

08002ae0 <_fini>:
 8002ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ae2:	bf00      	nop
 8002ae4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ae6:	bc08      	pop	{r3}
 8002ae8:	469e      	mov	lr, r3
 8002aea:	4770      	bx	lr
