Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Oct  4 19:22:02 2022
| Host         : BCC4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LogisimToplevelShell_timing_summary_routed.rpt -pb LogisimToplevelShell_timing_summary_routed.pb -rpx LogisimToplevelShell_timing_summary_routed.rpx -warn_on_violation
| Design       : LogisimToplevelShell
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: single_cycle_riscv_0/FPGADigit_1/u_divider/clk_N_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.853     -158.145                     65                  862        0.212        0.000                      0                  862        3.750        0.000                       0                   212  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.853     -158.145                     65                  862        0.212        0.000                      0                  862        3.750        0.000                       0                   212  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           65  Failing Endpoints,  Worst Slack       -3.853ns,  Total Violation     -158.145ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.853ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.517ns  (logic 8.181ns (60.524%)  route 5.336ns (39.476%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.644     5.247    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y60          FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.456     5.703 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/Q
                         net (fo=4, routed)           0.822     6.524    single_cycle_riscv_0/REGISTER_FILE_1/Q[10]
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.124     6.648 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_33/O
                         net (fo=105, routed)         0.471     7.119    single_cycle_riscv_0/REGISTER_FILE_1/p_0_in
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.243 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.177     8.420    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/ADDRB3
    SLICE_X8Y63          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     8.570 r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMB/O
                         net (fo=4, routed)           0.539     9.109    single_cycle_riscv_0/regfile0/rdata10[14]
    SLICE_X9Y63          LUT6 (Prop_lut6_I0_O)        0.348     9.457 r  single_cycle_riscv_0/regfile0/Result__0_i_3/O
                         net (fo=14, routed)          0.551    10.008    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_95_0[14]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    14.044 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.046    single_cycle_riscv_0/ALU_1/Muler/Result__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.564 r  single_cycle_riscv_0/ALU_1/Muler/Result__1/P[0]
                         net (fo=2, routed)           0.836    16.400    single_cycle_riscv_0/ALU_1/Muler/Result__1_n_105
    SLICE_X11Y62         LUT2 (Prop_lut2_I0_O)        0.124    16.524 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry_i_3/O
                         net (fo=1, routed)           0.000    16.524    single_cycle_riscv_0/ALU_1/Muler/Result_carry_i_3_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.074 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry/CO[3]
                         net (fo=1, routed)           0.000    17.074    single_cycle_riscv_0/ALU_1/Muler/Result_carry_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.188 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.188    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.522 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__1/O[1]
                         net (fo=1, routed)           0.449    17.971    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_1000[9]
    SLICE_X9Y64          LUT6 (Prop_lut6_I5_O)        0.303    18.274 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_24_29_i_1_comp/O
                         net (fo=2, routed)           0.489    18.764    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/DIA1
    SLICE_X10Y64         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.522    14.945    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X10Y64         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y64         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.910    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -18.764    
  -------------------------------------------------------------------
                         slack                                 -3.853    

Slack (VIOLATED) :        -3.822ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.501ns  (logic 8.277ns (61.309%)  route 5.224ns (38.691%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.644     5.247    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y60          FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.456     5.703 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/Q
                         net (fo=4, routed)           0.822     6.524    single_cycle_riscv_0/REGISTER_FILE_1/Q[10]
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.124     6.648 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_33/O
                         net (fo=105, routed)         0.471     7.119    single_cycle_riscv_0/REGISTER_FILE_1/p_0_in
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.243 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.177     8.420    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/ADDRB3
    SLICE_X8Y63          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     8.570 r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMB/O
                         net (fo=4, routed)           0.539     9.109    single_cycle_riscv_0/regfile0/rdata10[14]
    SLICE_X9Y63          LUT6 (Prop_lut6_I0_O)        0.348     9.457 r  single_cycle_riscv_0/regfile0/Result__0_i_3/O
                         net (fo=14, routed)          0.551    10.008    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_95_0[14]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    14.044 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.046    single_cycle_riscv_0/ALU_1/Muler/Result__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.564 r  single_cycle_riscv_0/ALU_1/Muler/Result__1/P[0]
                         net (fo=2, routed)           0.836    16.400    single_cycle_riscv_0/ALU_1/Muler/Result__1_n_105
    SLICE_X11Y62         LUT2 (Prop_lut2_I0_O)        0.124    16.524 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry_i_3/O
                         net (fo=1, routed)           0.000    16.524    single_cycle_riscv_0/ALU_1/Muler/Result_carry_i_3_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.074 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry/CO[3]
                         net (fo=1, routed)           0.000    17.074    single_cycle_riscv_0/ALU_1/Muler/Result_carry_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.188 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.188    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.302 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.302    single_cycle_riscv_0/ALU_1/Muler/Result_carry__1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.615 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__2/O[3]
                         net (fo=1, routed)           0.314    17.929    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_1000[15]
    SLICE_X8Y65          LUT6 (Prop_lut6_I5_O)        0.306    18.235 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_30_31_i_1_comp/O
                         net (fo=2, routed)           0.512    18.747    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/DIA1
    SLICE_X8Y64          RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519    14.942    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X8Y64          RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X8Y64          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.925    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -18.747    
  -------------------------------------------------------------------
                         slack                                 -3.822    

Slack (VIOLATED) :        -3.813ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.506ns  (logic 8.067ns (59.730%)  route 5.439ns (40.270%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.644     5.247    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y60          FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.456     5.703 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/Q
                         net (fo=4, routed)           0.822     6.524    single_cycle_riscv_0/REGISTER_FILE_1/Q[10]
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.124     6.648 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_33/O
                         net (fo=105, routed)         0.471     7.119    single_cycle_riscv_0/REGISTER_FILE_1/p_0_in
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.243 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.177     8.420    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/ADDRB3
    SLICE_X8Y63          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     8.570 r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMB/O
                         net (fo=4, routed)           0.539     9.109    single_cycle_riscv_0/regfile0/rdata10[14]
    SLICE_X9Y63          LUT6 (Prop_lut6_I0_O)        0.348     9.457 r  single_cycle_riscv_0/regfile0/Result__0_i_3/O
                         net (fo=14, routed)          0.551    10.008    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_95_0[14]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    14.044 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.046    single_cycle_riscv_0/ALU_1/Muler/Result__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.564 r  single_cycle_riscv_0/ALU_1/Muler/Result__1/P[0]
                         net (fo=2, routed)           0.836    16.400    single_cycle_riscv_0/ALU_1/Muler/Result__1_n_105
    SLICE_X11Y62         LUT2 (Prop_lut2_I0_O)        0.124    16.524 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry_i_3/O
                         net (fo=1, routed)           0.000    16.524    single_cycle_riscv_0/ALU_1/Muler/Result_carry_i_3_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.074 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry/CO[3]
                         net (fo=1, routed)           0.000    17.074    single_cycle_riscv_0/ALU_1/Muler/Result_carry_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.408 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0/O[1]
                         net (fo=1, routed)           0.548    17.956    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_1000[5]
    SLICE_X11Y60         LUT6 (Prop_lut6_I5_O)        0.303    18.259 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_18_23_i_3_comp/O
                         net (fo=2, routed)           0.494    18.753    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/DIB1
    SLICE_X12Y61         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.521    14.944    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y61         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X12Y61         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.939    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -18.753    
  -------------------------------------------------------------------
                         slack                                 -3.813    

Slack (VIOLATED) :        -3.811ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.484ns  (logic 8.295ns (61.518%)  route 5.189ns (38.482%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.644     5.247    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y60          FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.456     5.703 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/Q
                         net (fo=4, routed)           0.822     6.524    single_cycle_riscv_0/REGISTER_FILE_1/Q[10]
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.124     6.648 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_33/O
                         net (fo=105, routed)         0.471     7.119    single_cycle_riscv_0/REGISTER_FILE_1/p_0_in
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.243 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.177     8.420    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/ADDRB3
    SLICE_X8Y63          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     8.570 r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMB/O
                         net (fo=4, routed)           0.539     9.109    single_cycle_riscv_0/regfile0/rdata10[14]
    SLICE_X9Y63          LUT6 (Prop_lut6_I0_O)        0.348     9.457 r  single_cycle_riscv_0/regfile0/Result__0_i_3/O
                         net (fo=14, routed)          0.551    10.008    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_95_0[14]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    14.044 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.046    single_cycle_riscv_0/ALU_1/Muler/Result__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.564 r  single_cycle_riscv_0/ALU_1/Muler/Result__1/P[0]
                         net (fo=2, routed)           0.836    16.400    single_cycle_riscv_0/ALU_1/Muler/Result__1_n_105
    SLICE_X11Y62         LUT2 (Prop_lut2_I0_O)        0.124    16.524 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry_i_3/O
                         net (fo=1, routed)           0.000    16.524    single_cycle_riscv_0/ALU_1/Muler/Result_carry_i_3_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.074 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry/CO[3]
                         net (fo=1, routed)           0.000    17.074    single_cycle_riscv_0/ALU_1/Muler/Result_carry_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.188 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.188    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.302 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.302    single_cycle_riscv_0/ALU_1/Muler/Result_carry__1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.636 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__2/O[1]
                         net (fo=1, routed)           0.304    17.940    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_1000[13]
    SLICE_X9Y65          LUT6 (Prop_lut6_I5_O)        0.303    18.243 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_24_29_i_5_comp/O
                         net (fo=2, routed)           0.487    18.731    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/DIC1
    SLICE_X10Y64         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.522    14.945    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X10Y64         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y64         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.919    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -18.731    
  -------------------------------------------------------------------
                         slack                                 -3.811    

Slack (VIOLATED) :        -3.810ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.503ns  (logic 8.067ns (59.741%)  route 5.436ns (40.259%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.644     5.247    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y60          FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.456     5.703 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/Q
                         net (fo=4, routed)           0.822     6.524    single_cycle_riscv_0/REGISTER_FILE_1/Q[10]
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.124     6.648 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_33/O
                         net (fo=105, routed)         0.471     7.119    single_cycle_riscv_0/REGISTER_FILE_1/p_0_in
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.243 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.177     8.420    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/ADDRB3
    SLICE_X8Y63          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     8.570 r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMB/O
                         net (fo=4, routed)           0.539     9.109    single_cycle_riscv_0/regfile0/rdata10[14]
    SLICE_X9Y63          LUT6 (Prop_lut6_I0_O)        0.348     9.457 r  single_cycle_riscv_0/regfile0/Result__0_i_3/O
                         net (fo=14, routed)          0.551    10.008    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_95_0[14]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    14.044 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.046    single_cycle_riscv_0/ALU_1/Muler/Result__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.564 r  single_cycle_riscv_0/ALU_1/Muler/Result__1/P[0]
                         net (fo=2, routed)           0.836    16.400    single_cycle_riscv_0/ALU_1/Muler/Result__1_n_105
    SLICE_X11Y62         LUT2 (Prop_lut2_I0_O)        0.124    16.524 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry_i_3/O
                         net (fo=1, routed)           0.000    16.524    single_cycle_riscv_0/ALU_1/Muler/Result_carry_i_3_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.074 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry/CO[3]
                         net (fo=1, routed)           0.000    17.074    single_cycle_riscv_0/ALU_1/Muler/Result_carry_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.408 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0/O[1]
                         net (fo=1, routed)           0.548    17.956    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_1000[5]
    SLICE_X11Y60         LUT6 (Prop_lut6_I5_O)        0.303    18.259 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_18_23_i_3_comp/O
                         net (fo=2, routed)           0.491    18.750    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/DIB1
    SLICE_X12Y60         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.522    14.945    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X12Y60         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X12Y60         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.940    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -18.750    
  -------------------------------------------------------------------
                         slack                                 -3.810    

Slack (VIOLATED) :        -3.764ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.437ns  (logic 8.049ns (59.901%)  route 5.388ns (40.099%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.644     5.247    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y60          FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.456     5.703 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/Q
                         net (fo=4, routed)           0.822     6.524    single_cycle_riscv_0/REGISTER_FILE_1/Q[10]
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.124     6.648 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_33/O
                         net (fo=105, routed)         0.471     7.119    single_cycle_riscv_0/REGISTER_FILE_1/p_0_in
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.243 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.177     8.420    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/ADDRB3
    SLICE_X8Y63          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     8.570 r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMB/O
                         net (fo=4, routed)           0.539     9.109    single_cycle_riscv_0/regfile0/rdata10[14]
    SLICE_X9Y63          LUT6 (Prop_lut6_I0_O)        0.348     9.457 r  single_cycle_riscv_0/regfile0/Result__0_i_3/O
                         net (fo=14, routed)          0.551    10.008    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_95_0[14]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    14.044 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.046    single_cycle_riscv_0/ALU_1/Muler/Result__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.564 r  single_cycle_riscv_0/ALU_1/Muler/Result__1/P[0]
                         net (fo=2, routed)           0.836    16.400    single_cycle_riscv_0/ALU_1/Muler/Result__1_n_105
    SLICE_X11Y62         LUT2 (Prop_lut2_I0_O)        0.124    16.524 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry_i_3/O
                         net (fo=1, routed)           0.000    16.524    single_cycle_riscv_0/ALU_1/Muler/Result_carry_i_3_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.074 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry/CO[3]
                         net (fo=1, routed)           0.000    17.074    single_cycle_riscv_0/ALU_1/Muler/Result_carry_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.387 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0/O[3]
                         net (fo=1, routed)           0.601    17.988    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_1000[7]
    SLICE_X13Y61         LUT6 (Prop_lut6_I5_O)        0.306    18.294 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_18_23_i_5_comp/O
                         net (fo=2, routed)           0.390    18.684    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/DIC1
    SLICE_X12Y60         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.522    14.945    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X12Y60         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X12Y60         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.919    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -18.684    
  -------------------------------------------------------------------
                         slack                                 -3.764    

Slack (VIOLATED) :        -3.763ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.523ns  (logic 8.065ns (59.639%)  route 5.458ns (40.361%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.644     5.247    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y60          FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.456     5.703 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/Q
                         net (fo=4, routed)           0.822     6.524    single_cycle_riscv_0/REGISTER_FILE_1/Q[10]
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.124     6.648 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_33/O
                         net (fo=105, routed)         0.471     7.119    single_cycle_riscv_0/REGISTER_FILE_1/p_0_in
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.243 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.177     8.420    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/ADDRB3
    SLICE_X8Y63          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     8.570 r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMB/O
                         net (fo=4, routed)           0.539     9.109    single_cycle_riscv_0/regfile0/rdata10[14]
    SLICE_X9Y63          LUT6 (Prop_lut6_I0_O)        0.348     9.457 r  single_cycle_riscv_0/regfile0/Result__0_i_3/O
                         net (fo=14, routed)          0.551    10.008    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_95_0[14]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    14.044 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.046    single_cycle_riscv_0/ALU_1/Muler/Result__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.564 r  single_cycle_riscv_0/ALU_1/Muler/Result__1/P[0]
                         net (fo=2, routed)           0.836    16.400    single_cycle_riscv_0/ALU_1/Muler/Result__1_n_105
    SLICE_X11Y62         LUT2 (Prop_lut2_I0_O)        0.124    16.524 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry_i_3/O
                         net (fo=1, routed)           0.000    16.524    single_cycle_riscv_0/ALU_1/Muler/Result_carry_i_3_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.074 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry/CO[3]
                         net (fo=1, routed)           0.000    17.074    single_cycle_riscv_0/ALU_1/Muler/Result_carry_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.188 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.188    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.410 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__1/O[0]
                         net (fo=1, routed)           0.437    17.847    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_1000[8]
    SLICE_X11Y60         LUT6 (Prop_lut6_I5_O)        0.299    18.146 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_24_29_i_2_comp/O
                         net (fo=2, routed)           0.624    18.770    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/DIA0
    SLICE_X10Y65         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.521    14.944    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X10Y65         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X10Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    15.006    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -18.770    
  -------------------------------------------------------------------
                         slack                                 -3.763    

Slack (VIOLATED) :        -3.762ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.523ns  (logic 8.065ns (59.640%)  route 5.458ns (40.360%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.644     5.247    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y60          FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.456     5.703 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/Q
                         net (fo=4, routed)           0.822     6.524    single_cycle_riscv_0/REGISTER_FILE_1/Q[10]
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.124     6.648 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_33/O
                         net (fo=105, routed)         0.471     7.119    single_cycle_riscv_0/REGISTER_FILE_1/p_0_in
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.243 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.177     8.420    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/ADDRB3
    SLICE_X8Y63          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     8.570 r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMB/O
                         net (fo=4, routed)           0.539     9.109    single_cycle_riscv_0/regfile0/rdata10[14]
    SLICE_X9Y63          LUT6 (Prop_lut6_I0_O)        0.348     9.457 r  single_cycle_riscv_0/regfile0/Result__0_i_3/O
                         net (fo=14, routed)          0.551    10.008    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_95_0[14]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    14.044 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.046    single_cycle_riscv_0/ALU_1/Muler/Result__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.564 r  single_cycle_riscv_0/ALU_1/Muler/Result__1/P[0]
                         net (fo=2, routed)           0.836    16.400    single_cycle_riscv_0/ALU_1/Muler/Result__1_n_105
    SLICE_X11Y62         LUT2 (Prop_lut2_I0_O)        0.124    16.524 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry_i_3/O
                         net (fo=1, routed)           0.000    16.524    single_cycle_riscv_0/ALU_1/Muler/Result_carry_i_3_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.074 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry/CO[3]
                         net (fo=1, routed)           0.000    17.074    single_cycle_riscv_0/ALU_1/Muler/Result_carry_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.188 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.188    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.410 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__1/O[0]
                         net (fo=1, routed)           0.437    17.847    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_1000[8]
    SLICE_X11Y60         LUT6 (Prop_lut6_I5_O)        0.299    18.146 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_24_29_i_2_comp/O
                         net (fo=2, routed)           0.624    18.770    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/DIA0
    SLICE_X10Y64         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.522    14.945    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X10Y64         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y64         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    15.007    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -18.770    
  -------------------------------------------------------------------
                         slack                                 -3.762    

Slack (VIOLATED) :        -3.762ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.508ns  (logic 8.179ns (60.550%)  route 5.329ns (39.450%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.644     5.247    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y60          FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.456     5.703 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/Q
                         net (fo=4, routed)           0.822     6.524    single_cycle_riscv_0/REGISTER_FILE_1/Q[10]
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.124     6.648 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_33/O
                         net (fo=105, routed)         0.471     7.119    single_cycle_riscv_0/REGISTER_FILE_1/p_0_in
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.243 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.177     8.420    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/ADDRB3
    SLICE_X8Y63          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     8.570 r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMB/O
                         net (fo=4, routed)           0.539     9.109    single_cycle_riscv_0/regfile0/rdata10[14]
    SLICE_X9Y63          LUT6 (Prop_lut6_I0_O)        0.348     9.457 r  single_cycle_riscv_0/regfile0/Result__0_i_3/O
                         net (fo=14, routed)          0.551    10.008    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_95_0[14]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    14.044 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.046    single_cycle_riscv_0/ALU_1/Muler/Result__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.564 r  single_cycle_riscv_0/ALU_1/Muler/Result__1/P[0]
                         net (fo=2, routed)           0.836    16.400    single_cycle_riscv_0/ALU_1/Muler/Result__1_n_105
    SLICE_X11Y62         LUT2 (Prop_lut2_I0_O)        0.124    16.524 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry_i_3/O
                         net (fo=1, routed)           0.000    16.524    single_cycle_riscv_0/ALU_1/Muler/Result_carry_i_3_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.074 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry/CO[3]
                         net (fo=1, routed)           0.000    17.074    single_cycle_riscv_0/ALU_1/Muler/Result_carry_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.188 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.188    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.302 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.302    single_cycle_riscv_0/ALU_1/Muler/Result_carry__1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.524 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__2/O[0]
                         net (fo=1, routed)           0.443    17.967    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_1000[12]
    SLICE_X9Y66          LUT6 (Prop_lut6_I5_O)        0.299    18.266 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_24_29_i_6_comp/O
                         net (fo=2, routed)           0.489    18.754    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/DIC0
    SLICE_X10Y65         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.521    14.944    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X10Y65         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X10Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.992    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -18.754    
  -------------------------------------------------------------------
                         slack                                 -3.762    

Slack (VIOLATED) :        -3.761ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.508ns  (logic 8.179ns (60.549%)  route 5.329ns (39.451%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.644     5.247    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y60          FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.456     5.703 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[11]/Q
                         net (fo=4, routed)           0.822     6.524    single_cycle_riscv_0/REGISTER_FILE_1/Q[10]
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.124     6.648 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_33/O
                         net (fo=105, routed)         0.471     7.119    single_cycle_riscv_0/REGISTER_FILE_1/p_0_in
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.243 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.177     8.420    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/ADDRB3
    SLICE_X8Y63          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     8.570 r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMB/O
                         net (fo=4, routed)           0.539     9.109    single_cycle_riscv_0/regfile0/rdata10[14]
    SLICE_X9Y63          LUT6 (Prop_lut6_I0_O)        0.348     9.457 r  single_cycle_riscv_0/regfile0/Result__0_i_3/O
                         net (fo=14, routed)          0.551    10.008    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_95_0[14]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    14.044 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.046    single_cycle_riscv_0/ALU_1/Muler/Result__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.564 r  single_cycle_riscv_0/ALU_1/Muler/Result__1/P[0]
                         net (fo=2, routed)           0.836    16.400    single_cycle_riscv_0/ALU_1/Muler/Result__1_n_105
    SLICE_X11Y62         LUT2 (Prop_lut2_I0_O)        0.124    16.524 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry_i_3/O
                         net (fo=1, routed)           0.000    16.524    single_cycle_riscv_0/ALU_1/Muler/Result_carry_i_3_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.074 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry/CO[3]
                         net (fo=1, routed)           0.000    17.074    single_cycle_riscv_0/ALU_1/Muler/Result_carry_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.188 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.188    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.302 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.302    single_cycle_riscv_0/ALU_1/Muler/Result_carry__1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.524 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__2/O[0]
                         net (fo=1, routed)           0.443    17.967    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_1000[12]
    SLICE_X9Y66          LUT6 (Prop_lut6_I5_O)        0.299    18.266 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_24_29_i_6_comp/O
                         net (fo=2, routed)           0.489    18.755    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/DIC0
    SLICE_X10Y64         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.522    14.945    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X10Y64         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y64         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.993    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -18.755    
  -------------------------------------------------------------------
                         slack                                 -3.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_tick_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCKGEN_0/s_derived_clock_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.591     1.510    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  LogisimTickGenerator_0/s_tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.128     1.638 r  LogisimTickGenerator_0/s_tick_reg_reg/Q
                         net (fo=3, routed)           0.076     1.714    LogisimTickGenerator_0/s_FPGA_Tick
    SLICE_X4Y76          LUT2 (Prop_lut2_I0_O)        0.099     1.813 r  LogisimTickGenerator_0/s_derived_clock_reg_i_1/O
                         net (fo=1, routed)           0.000     1.813    CLOCKGEN_0/s_derived_clock_reg_reg_0
    SLICE_X4Y76          FDRE                                         r  CLOCKGEN_0/s_derived_clock_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.859     2.024    CLOCKGEN_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  CLOCKGEN_0/s_derived_clock_reg_reg/C
                         clock pessimism             -0.513     1.510    
    SLICE_X4Y76          FDRE (Hold_fdre_C_D)         0.091     1.601    CLOCKGEN_0/s_derived_clock_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.596     1.515    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y81          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDSE (Prop_fdse_C_Q)         0.164     1.679 r  LogisimTickGenerator_0/s_count_reg_reg[9]/Q
                         net (fo=3, routed)           0.078     1.757    LogisimTickGenerator_0/s_count_reg[9]
    SLICE_X6Y81          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.886 r  LogisimTickGenerator_0/s_count_next0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.886    LogisimTickGenerator_0/data0[10]
    SLICE_X6Y81          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.865     2.030    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y81          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[10]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X6Y81          FDSE (Hold_fdse_C_D)         0.134     1.649    LogisimTickGenerator_0/s_count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.596     1.515    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y81          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDSE (Prop_fdse_C_Q)         0.164     1.679 r  LogisimTickGenerator_0/s_count_reg_reg[11]/Q
                         net (fo=3, routed)           0.078     1.757    LogisimTickGenerator_0/s_count_reg[11]
    SLICE_X6Y81          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.886 r  LogisimTickGenerator_0/s_count_next0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.886    LogisimTickGenerator_0/data0[12]
    SLICE_X6Y81          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.865     2.030    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[12]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.134     1.649    LogisimTickGenerator_0/s_count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.598     1.517    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y83          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDSE (Prop_fdse_C_Q)         0.164     1.681 r  LogisimTickGenerator_0/s_count_reg_reg[17]/Q
                         net (fo=3, routed)           0.078     1.759    LogisimTickGenerator_0/s_count_reg[17]
    SLICE_X6Y83          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.888 r  LogisimTickGenerator_0/s_count_next0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.888    LogisimTickGenerator_0/data0[18]
    SLICE_X6Y83          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.867     2.032    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y83          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[18]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X6Y83          FDSE (Hold_fdse_C_D)         0.134     1.651    LogisimTickGenerator_0/s_count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.598     1.517    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y83          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDSE (Prop_fdse_C_Q)         0.164     1.681 r  LogisimTickGenerator_0/s_count_reg_reg[19]/Q
                         net (fo=3, routed)           0.078     1.759    LogisimTickGenerator_0/s_count_reg[19]
    SLICE_X6Y83          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.888 r  LogisimTickGenerator_0/s_count_next0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.888    LogisimTickGenerator_0/data0[20]
    SLICE_X6Y83          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.867     2.032    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[20]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.134     1.651    LogisimTickGenerator_0/s_count_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.597     1.516    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y82          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDSE (Prop_fdse_C_Q)         0.164     1.680 r  LogisimTickGenerator_0/s_count_reg_reg[13]/Q
                         net (fo=3, routed)           0.078     1.758    LogisimTickGenerator_0/s_count_reg[13]
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.887 r  LogisimTickGenerator_0/s_count_next0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.887    LogisimTickGenerator_0/data0[14]
    SLICE_X6Y82          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.866     2.031    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[14]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.134     1.650    LogisimTickGenerator_0/s_count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.597     1.516    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y82          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDSE (Prop_fdse_C_Q)         0.164     1.680 r  LogisimTickGenerator_0/s_count_reg_reg[15]/Q
                         net (fo=3, routed)           0.078     1.758    LogisimTickGenerator_0/s_count_reg[15]
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.887 r  LogisimTickGenerator_0/s_count_next0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.887    LogisimTickGenerator_0/data0[16]
    SLICE_X6Y82          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.866     2.031    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y82          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[16]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X6Y82          FDSE (Hold_fdse_C_D)         0.134     1.650    LogisimTickGenerator_0/s_count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.599     1.518    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y84          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDSE (Prop_fdse_C_Q)         0.164     1.682 r  LogisimTickGenerator_0/s_count_reg_reg[21]/Q
                         net (fo=3, routed)           0.078     1.760    LogisimTickGenerator_0/s_count_reg[21]
    SLICE_X6Y84          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.889 r  LogisimTickGenerator_0/s_count_next0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.889    LogisimTickGenerator_0/data0[22]
    SLICE_X6Y84          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.868     2.033    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[22]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.134     1.652    LogisimTickGenerator_0/s_count_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.599     1.518    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  LogisimTickGenerator_0/s_count_reg_reg[23]/Q
                         net (fo=3, routed)           0.078     1.760    LogisimTickGenerator_0/s_count_reg[23]
    SLICE_X6Y84          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.889 r  LogisimTickGenerator_0/s_count_next0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.889    LogisimTickGenerator_0/data0[24]
    SLICE_X6Y84          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.868     2.033    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[24]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.134     1.652    LogisimTickGenerator_0/s_count_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.599     1.518    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  LogisimTickGenerator_0/s_count_reg_reg[25]/Q
                         net (fo=3, routed)           0.078     1.760    LogisimTickGenerator_0/s_count_reg[25]
    SLICE_X6Y85          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.889 r  LogisimTickGenerator_0/s_count_next0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.889    LogisimTickGenerator_0/data0[26]
    SLICE_X6Y85          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.869     2.034    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[26]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.134     1.652    LogisimTickGenerator_0/s_count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_GlobalClock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  FPGA_GlobalClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y76     CLOCKGEN_0/s_derived_clock_reg_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y76     CLOCKGEN_0/s_output_regs_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y76     CLOCKGEN_0/s_output_regs_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y62     single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[10]_replica/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y80     LogisimTickGenerator_0/s_count_reg_reg[0]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X6Y81     LogisimTickGenerator_0/s_count_reg_reg[10]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X6Y81     LogisimTickGenerator_0/s_count_reg_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y81     LogisimTickGenerator_0/s_count_reg_reg[12]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X6Y82     LogisimTickGenerator_0/s_count_reg_reg[13]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y63     single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y63     single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y63     single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y63     single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y63     single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y63     single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y63     single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y63     single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y64    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y64    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y60     single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y60     single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y60     single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y60     single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y60     single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y60     single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y60     single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y60     single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y60     single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y60     single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMC/CLK



