/*
 * stm32f407xx.h
 *
 *  Created on: Feb 19, 2026
 *      Author: Andrew Flis
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

#include<stdint.h>

#define __vo volatile

//*********************************START: Processor Specific Details*********************************************
/*
 * ARM Cortex Mx Processor NVIC ISERx register address
 */
#define NVIC_ISER0			((__vo uint32_t*)0xE000E100)
#define NVIC_ISER1			((__vo uint32_t*)0xE000E104)
#define NVIC_ISER2			((__vo uint32_t*)0xE000E108)
#define NVIC_ISER3			((__vo uint32_t*)0xE000E10C)

/*
 * ARM Cortex Mx Processor NVIC ICERx register address
 */
#define NVIC_ICER0			((__vo uint32_t*)0xE000E180)
#define NVIC_ICER1			((__vo uint32_t*)0xE000E184)
#define NVIC_ICER2			((__vo uint32_t*)0xE000E188)
#define NVIC_ICER3			((__vo uint32_t*)0xE000E18C)

//*********************************END: Processor Specific Details************************************************

/*
 * base addresses of Flash & SRAM
 */

#define FLASH_BASEADDR		0x08000000U
#define SRAM1_BASEADDR		0x20000000U // 112KB
#define SRAM2_BASEADDR		0x20001C00U // 16KB
#define ROM					0x1FFF0000U
#define SRAM 				SRAM1_BASEADDR

/*
 * base addresses of PHBx & APBx BUS Peripheral
 */

#define PERIPH_BASE			0x40000000U
#define APB1PERIPH_BASE		PERIPH_BASE
#define APB2PERIPH_BASE		0x40010000U
#define AHB1PERIPH_BASE		0x40020000U
#define AHB2PERIPH_BASE		0x50000000U

/*
 * base addresses of AHB1 Peripherals
 */

#define GPIOA_BASEADDR		(AHB1PERIPH_BASE + 0x0000)
#define GPIOB_BASEADDR		(AHB1PERIPH_BASE + 0x0400)
#define GPIOC_BASEADDR		(AHB1PERIPH_BASE + 0x0800)
#define GPIOD_BASEADDR		(AHB1PERIPH_BASE + 0x0C00)
#define GPIOE_BASEADDR		(AHB1PERIPH_BASE + 0x1000)
#define GPIOF_BASEADDR		(AHB1PERIPH_BASE + 0x1400)
#define GPIOG_BASEADDR		(AHB1PERIPH_BASE + 0x1800)
#define GPIOH_BASEADDR		(AHB1PERIPH_BASE + 0x1C00)
#define GPIOI_BASEADDR		(AHB1PERIPH_BASE + 0x2000)
#define RCC_BASEADDR		(AHB1PERIPH_BASE + 0x3800)

/*
 * base addresses of APB1 Peripherals
 */

#define I2C1_BASEADDR		(APB1PERIPH_BASE + 0x5400)
#define I2C2_BASEADDR		(APB1PERIPH_BASE + 0x5800)
#define I2C3_BASEADDR		(APB1PERIPH_BASE + 0x5C00)
#define SPI2_BASEADDR		(APB1PERIPH_BASE + 0x3800)
#define SPI3_BASEADDR		(APB1PERIPH_BASE + 0x3C00)
#define USART2_BASEADDR		(APB1PERIPH_BASE + 0x4400)
#define USART3_BASEADDR		(APB1PERIPH_BASE + 0x4800)
#define UART4_BASEADDR		(APB1PERIPH_BASE + 0x4C00)
#define UART5_BASEADDR		(APB1PERIPH_BASE + 0x5000)

/*
 * base addresses of APB2 Peripherals
 */

#define EXTI_BASEADDR		(APB2PERIPH_BASE + 0x3C00)
#define SPII_BASEADDR		(APB2PERIPH_BASE + 0x3000)
#define SYSCFG_BASEADDR		(APB2PERIPH_BASE + 0x3800)
#define USART1_BASEADDR		(APB2PERIPH_BASE + 0x1000)
#define USART6_BASEADDR		(APB2PERIPH_BASE + 0x1400)

//******************************************************************************

/*
 * Peripheral Register Definition Structure for GPIO
 */
typedef struct
{
	__vo uint32_t MODER;
	__vo uint32_t OTYPER;
	__vo uint32_t OSPEEDR;
	__vo uint32_t PUPDR;
	__vo uint32_t IDR;
	__vo uint32_t ODR;
	__vo uint32_t BSRR;
	__vo uint32_t LCKR;
	__vo uint32_t AFR[2];	// AF[0] : GPIO	alt func low register, AF[1] : GPIO alt func high register
}GPIO_RegDef_t;


/*
 * Peripheral Register Definition Structure for RCC
 */
typedef struct
{
	__vo uint32_t CR;
	__vo uint32_t PLLCFGR;
	__vo uint32_t CFGR;
	__vo uint32_t CIR;
	__vo uint32_t AHB1RSTR;
	__vo uint32_t AHB2RSTR;
	__vo uint32_t AHB3RSTR;
	uint32_t RESERVED0;
	__vo uint32_t APB1RSTR;
	__vo uint32_t APB2RSTR;
	uint32_t RESERVED1[2];
	__vo uint32_t AHB1ENR;
	__vo uint32_t AHB2ENR;
	__vo uint32_t AHB3ENR;
	uint32_t RESERVED2;
	__vo uint32_t APB1ENR;
	__vo uint32_t APB2ENR;
	uint32_t RESERVED3[2];
	__vo uint32_t AHB1LPENR;
	__vo uint32_t AHB2LPENR;
	__vo uint32_t AHB3LPENR;
	uint32_t RESERVED4;
	__vo uint32_t APB1LPENR;
	__vo uint32_t APB2LPENR;
	uint32_t RESERVED5[2];
	__vo uint32_t BDCR;
	__vo uint32_t CSR;
	uint32_t RESERVED6[2];
	__vo uint32_t SSCGR;
	__vo uint32_t PLLI2SCFGR;
	__vo uint32_t PLLSAICFGR;
	__vo uint32_t DCKCFGR;
	__vo uint32_t CKGATENR;
	__vo uint32_t DCKCFGR2;

}RCC_RegDef_t;


/*
 * Peripheral Register Definition Structure for EXTI
 */
typedef struct
{
	__vo uint32_t IMR;		//0x00
	__vo uint32_t EMR;		//0x04
	__vo uint32_t RTSR;		//0x08
	__vo uint32_t FTSR;		//0x0C
	__vo uint32_t SWIER;	//0x10
	__vo uint32_t ODPRR;	//0x14

}EXTI_RegDef_t;

/*
 * Peripheral Register Definition Structure for SYSCFG
 */
typedef struct
{
	__vo uint32_t MEMRMP;		//0x00
	__vo uint32_t PMC;			//0x04
	__vo uint32_t EXTICR[4];	//0x08-0x14
	uint32_t RESERVED1[2];		//0x18-0x1C
	__vo uint32_t CMPCR;			//0x20
	uint32_t RESERVED2[2];		//0x24-0x28
	__vo uint32_t CFGR;			//0x2C

}SYSCFG_RegDef_t;

/*
 * Peripheral Definitions
 */
#define GPIOA	((GPIO_RegDef_t*) GPIOA_BASEADDR)
#define GPIOB	((GPIO_RegDef_t*) GPIOB_BASEADDR)
#define GPIOC	((GPIO_RegDef_t*) GPIOC_BASEADDR)
#define GPIOD	((GPIO_RegDef_t*) GPIOD_BASEADDR)
#define GPIOE	((GPIO_RegDef_t*) GPIOE_BASEADDR)
#define GPIOF	((GPIO_RegDef_t*) GPIOF_BASEADDR)
#define GPIOG	((GPIO_RegDef_t*) GPIOG_BASEADDR)
#define GPIOH	((GPIO_RegDef_t*) GPIOH_BASEADDR)
#define GPIOI	((GPIO_RegDef_t*) GPIOI_BASEADDR)

#define RCC 	((RCC_RegDef_t*) RCC_BASEADDR)

#define EXTI 	((EXTI_RegDef_t*) EXTI_BASEADDR)

#define SYSCFG 	((SYSCFG_RegDef_t*) SYSCFG_BASEADDR)

// Enable Macros ************************************************

/*
 *  Clock Enable Macros for GPIOx Peripherals
 */
#define GPIOA_PCLK_EN()	(RCC->AHB1ENR |= (1 << 0))
#define GPIOB_PCLK_EN()	(RCC->AHB1ENR |= (1 << 1))
#define GPIOC_PCLK_EN()	(RCC->AHB1ENR |= (1 << 2))
#define GPIOD_PCLK_EN()	(RCC->AHB1ENR |= (1 << 3))
#define GPIOE_PCLK_EN()	(RCC->AHB1ENR |= (1 << 4))
#define GPIOF_PCLK_EN()	(RCC->AHB1ENR |= (1 << 5))
#define GPIOG_PCLK_EN()	(RCC->AHB1ENR |= (1 << 6))
#define GPIOH_PCLK_EN()	(RCC->AHB1ENR |= (1 << 7))

/*
 *  Clock Enable Macros for I2Cx Peripherals
 */
#define I2C1_PCLK_EN()	(RCC->AHB1ENR |= (1 << 21))
#define I2C2_PCLK_EN()	(RCC->AHB1ENR |= (1 << 22))
#define I2C3_PCLK_EN()	(RCC->AHB1ENR |= (1 << 23))

/*
 *  Clock Enable Macros for SPIx Peripherals
 */
#define SPI1_PCLK_EN()	(RCC->AHB2ENR |= (1 << 12))
#define SPI2_PCLK_EN()	(RCC->AHB1ENR |= (1 << 14))
#define SPI3_PCLK_EN()	(RCC->AHB1ENR |= (1 << 15))
#define SPI4_PCLK_EN()	(RCC->AHB2ENR |= (1 << 13))

/*
 *  Clock Enable Macros for USARTx Peripherals
 */
#define USART1_PCLK_EN()	(RCC->AHB2ENR |= (1 << 4))
#define USART2_PCLK_EN()	(RCC->AHB1ENR |= (1 << 17))
#define USART3_PCLK_EN() 	(RCC->AHB1ENR |= (1 << 18))
#define UART4_PCLK_EN()		(RCC->AHB1ENR |= (1 << 19))
#define UART5_PCLK_EN()		(RCC->AHB1ENR |= (1 << 20))
#define USART6_PCLK_EN()	(RCC->AHB1ENR |= (1 << 5))

/*
 *  Clock Enable Macros for SYSCFG Peripherals
 */
#define SYSCFG_PCLK_EN()	(RCC->AHB2ENR |= (1 << 14))

// Disable Macros ************************************************

/*
 *  Clock Disable Macros for GPIOx Peripherals
 */
#define GPIOA_PCLK_DI()	(RCC->AHB1ENR &= ~(1 << 0))
#define GPIOB_PCLK_DI()	(RCC->AHB1ENR &= ~(1 << 1))
#define GPIOC_PCLK_DI()	(RCC->AHB1ENR &= ~(1 << 2))
#define GPIOD_PCLK_DI()	(RCC->AHB1ENR &= ~(1 << 3))
#define GPIOE_PCLK_DI()	(RCC->AHB1ENR &= ~(1 << 4))
#define GPIOF_PCLK_DI()	(RCC->AHB1ENR &= ~(1 << 5))
#define GPIOG_PCLK_DI()	(RCC->AHB1ENR &= ~(1 << 6))
#define GPIOH_PCLK_DI()	(RCC->AHB1ENR &= ~(1 << 7))

/*
 *  Clock Disable Macros for I2Cx Peripherals
 */
#define I2C1_PCLK_DI()	(RCC->AHB1ENR &= ~(1 << 21))
#define I2C2_PCLK_DI()	(RCC->AHB1ENR &= ~(1 << 22))
#define I2C3_PCLK_DI()	(RCC->AHB1ENR &= ~(1 << 23))

/*
 *  Clock Disable Macros for SPIx Peripherals
 */
#define SPI1_PCLK_DI()	(RCC->AHB2ENR &= ~(1 << 12))
#define SPI2_PCLK_DI()	(RCC->AHB1ENR &= ~(1 << 14))
#define SPI3_PCLK_DI()	(RCC->AHB1ENR &= ~(1 << 15))
#define SPI4_PCLK_DI()	(RCC->AHB2ENR &= ~(1 << 13))

/*
 *  Clock Disable Macros for USARTx Peripherals
 */
#define USART1_PCLK_DI()	(RCC->AHB2ENR &= ~(1 << 0))
#define USART2_PCLK_DI()	(RCC->AHB1ENR &= ~(1 << 17))
#define USART3_PCLK_DI() 	(RCC->AHB1ENR &= ~(1 << 18))
#define UART4_PCLK_DI()		(RCC->AHB1ENR &= ~(1 << 19))
#define UART5_PCLK_DI()		(RCC->AHB1ENR &= ~(1 << 20))
#define USART6_PCLK_DI()	(RCC->AHB1ENR &= ~(1 << 5))

/*
 *  Clock Disable Macros for SYSCFG Peripherals
 */
#define SYSCFG_PCLK_DI()	(RCC->AHB2ENR &= ~(1 << 14))

// Reset Macros ************************************************

/*
 *  Reset Macros for GPIOx Peripherals
 */
#define GPIOA_REG_RESET()	do{ (RCC->AHB1RSTR |= (1 << 0)); (RCC->AHB1RSTR &= ~(1 << 0)); }while(0)
#define GPIOB_REG_RESET()	do{ (RCC->AHB1RSTR |= (1 << 1)); (RCC->AHB1RSTR &= ~(1 << 1)); }while(0)
#define GPIOC_REG_RESET()	do{ (RCC->AHB1RSTR |= (1 << 2)); (RCC->AHB1RSTR &= ~(1 << 2)); }while(0)
#define GPIOD_REG_RESET()	do{ (RCC->AHB1RSTR |= (1 << 3)); (RCC->AHB1RSTR &= ~(1 << 3)); }while(0)
#define GPIOE_REG_RESET()	do{ (RCC->AHB1RSTR |= (1 << 4)); (RCC->AHB1RSTR &= ~(1 << 4)); }while(0)
#define GPIOF_REG_RESET()	do{ (RCC->AHB1RSTR |= (1 << 5)); (RCC->AHB1RSTR &= ~(1 << 5)); }while(0)
#define GPIOG_REG_RESET()	do{ (RCC->AHB1RSTR |= (1 << 6)); (RCC->AHB1RSTR &= ~(1 << 6)); }while(0)
#define GPIOH_REG_RESET()	do{ (RCC->AHB1RSTR |= (1 << 7)); (RCC->AHB1RSTR &= ~(1 << 7)); }while(0)

/*
 *  Returns port code for given GPIOx base address
 */

#define GPIO_BASEADDR_TO_CODE(x)	( (x == GPIOA)?0:\
		(x == GPIOB)?1:\
				(x == GPIOC)?2:\
						(x == GPIOD)?3:\
								(x == GPIOE)?4:\
										(x == GPIOF)?5:\
												(x == GPIOG)?6:\
														(x == GPIOH)?7:0 )

/*
 * IRQ Numbers of STM32 F407x MCU
 * SPECIFIC TO MCU
 */

#define IRQ_NO_EXTI0		6
#define IRQ_NO_EXTI1		7
#define IRQ_NO_EXTI2		8
#define IRQ_NO_EXTI3		9
#define IRQ_NO_EXTI4		10
#define IRQ_NO_EXTI9_5		23
#define IRQ_NO_EXTI15_10	40

/*
 * Generic Macros
 */
#define ENABLE 				1
#define DISABLE 			0
#define SET 				ENABLE
#define RESET 				DISABLE
#define GPIO_PIN_SET		SET
#define GPIO_PIN_RESET		RESET

/*
 * Include drivers
 */
#include "stm32f407xx_gpio_driver.h"

#endif /* INC_STM32F407XX_H_ */
