# JTAG adapter setup
adapter speed 100

set chain_length 5


if { [ info exists protocol ] == 0 } {
  # If not specified on the cmd line, default to jtag
  set protocol jtag
}

if { [ info exists connection ] == 0 } {
  # If not specified on the cmd line, default to probe
  set connection probe
}

set debug_config "${protocol}_${connection}"
# Bring in the correct configuration script for the specified debug config
switch ${debug_config} {
  jtag_probe {
    echo "Using JTAG"
    source [find interface/ftdi/olimex-arm-usb-tiny-h.cfg]
    set chain_length 5
  }
  cjtag_probe {
    echo "Using cJTAG"
    source [find interface/ftdi/olimex-arm-jtag-cjtag.cfg]
  }
  jtag_tunnel {
    echo "Using JTAG tunnel"
    source [find interface/ftdi/arty-onboard-ftdi.cfg]
    set chain_length 6
  }
  cjtag_tunnel {
    error "Configuration not implemented in this release: ${debug_config}"
  }
  default {
    error "Unknown configuration specified: ${debug_config}"
  }
}


set _CHIPNAME riscv
jtag newtap $_CHIPNAME cpu -irlen $chain_length

set _TARGETNAME_0 $_CHIPNAME.cpu

target create $_TARGETNAME_0 riscv -chain-position $_TARGETNAME_0
  
$_TARGETNAME_0 configure -work-area-phys 0 -work-area-size 0x8000 -work-area-backup 1

if { $chain_length == 6 } {
  riscv use_bscan_tunnel 5
}

# Custom VEER registers.
# reg csr_xxx
$_TARGETNAME_0 riscv expose_csrs 1984=mrac 1986=mcpc
$_TARGETNAME_0 riscv expose_csrs 1992=dicawics 1993=dicad0 1993=dicad1 1994=dicago 1995=dicad0h
$_TARGETNAME_0 riscv expose_csrs 2032=micect
$_TARGETNAME_0 riscv expose_csrs 2041=mfdc
$_TARGETNAME_0 riscv expose_csrs 2047=mscause
$_TARGETNAME_0 riscv expose_csrs 4032=mdseac


init
if { [info exists authkey] } {
  riscv authdata_write $authkey
}

if {[ info exists pulse_srst]} {
  ftdi_set_signal nSRST 0
  ftdi_set_signal nSRST z
  sleep 1500
}
halt

# Current FPGA only supports abstract access. June 19 RTL update may support system bus.
riscv set_mem_access abstract

echo "Ready for Remote Connections"
