v {xschem version=3.4.7 file_version=1.2}
G {}
K {type=subcircuit
format="@name @pinlist @symname"
template="name=x1"
}
V {}
S {}
E {}
N 770 -2750 770 -2730 {lab=VDD}
N 770 -2750 790 -2750 {lab=VDD}
N 770 -2610 770 -2590 {lab=VSS}
N 770 -2590 790 -2590 {lab=VSS}
N 970 -2730 970 -2710 {lab=VDD}
N 970 -2730 990 -2730 {lab=VDD}
N 970 -2590 970 -2570 {lab=VSS}
N 970 -2570 990 -2570 {lab=VSS}
N 840 -2670 920 -2670 {lab=#net1}
N 900 -2640 920 -2640 {lab=SEL[2]}
N 1040 -2650 1090 -2650 {lab=#net2}
N 690 -2690 720 -2690 {lab=SEL[0]}
N 690 -2660 720 -2660 {lab=SEL[1]}
N 1160 -2730 1160 -2710 {lab=VDD}
N 1160 -2730 1180 -2730 {lab=VDD}
N 1160 -2590 1160 -2570 {lab=VSS}
N 1160 -2570 1180 -2570 {lab=VSS}
N 1280 -2650 1320 -2650 {lab=EN0_in}
N 770 -2490 770 -2470 {lab=VDD}
N 770 -2490 790 -2490 {lab=VDD}
N 770 -2350 770 -2330 {lab=VSS}
N 770 -2330 790 -2330 {lab=VSS}
N 1000 -2490 1000 -2470 {lab=VDD}
N 1000 -2490 1020 -2490 {lab=VDD}
N 1000 -2350 1000 -2330 {lab=VSS}
N 1000 -2330 1020 -2330 {lab=VSS}
N 690 -2430 720 -2430 {lab=SEL[0]}
N 690 -2400 720 -2400 {lab=SEL[1]}
N 840 -2410 930 -2410 {lab=#net3}
N 1260 -2470 1260 -2450 {lab=VDD}
N 1260 -2470 1280 -2470 {lab=VDD}
N 1260 -2330 1260 -2310 {lab=VSS}
N 1260 -2310 1280 -2310 {lab=VSS}
N 1120 -2410 1210 -2410 {lab=#net4}
N 1180 -2380 1210 -2380 {lab=SEL[2]}
N 1330 -2390 1520 -2390 {lab=EN1_in}
N 800 -2240 800 -2220 {lab=VDD}
N 800 -2240 820 -2240 {lab=VDD}
N 800 -2100 800 -2080 {lab=VSS}
N 800 -2080 820 -2080 {lab=VSS}
N 700 -2160 730 -2160 {lab=SEL[0]}
N 1080 -2220 1080 -2200 {lab=VDD}
N 1080 -2220 1100 -2220 {lab=VDD}
N 1080 -2080 1080 -2060 {lab=VSS}
N 1080 -2060 1100 -2060 {lab=VSS}
N 920 -2160 1030 -2160 {lab=#net5}
N 1000 -2130 1030 -2130 {lab=SEL[1]}
N 1070 -2000 1070 -1980 {lab=VDD}
N 1070 -2000 1090 -2000 {lab=VDD}
N 1070 -1860 1070 -1840 {lab=VSS}
N 1070 -1840 1090 -1840 {lab=VSS}
N 980 -1920 1000 -1920 {lab=SEL[2]}
N 1270 -2200 1270 -2180 {lab=VDD}
N 1270 -2200 1290 -2200 {lab=VDD}
N 1270 -2060 1270 -2040 {lab=VSS}
N 1270 -2040 1290 -2040 {lab=VSS}
N 1220 -2110 1220 -1920 {lab=#net6}
N 1190 -1920 1220 -1920 {lab=#net6}
N 1150 -2140 1220 -2140 {lab=#net7}
N 1340 -2120 1520 -2120 {lab=EN2_in}
N 810 -1760 810 -1740 {lab=VDD}
N 810 -1760 830 -1760 {lab=VDD}
N 810 -1620 810 -1600 {lab=VSS}
N 810 -1600 830 -1600 {lab=VSS}
N 710 -1680 740 -1680 {lab=SEL[0]}
N 1080 -1740 1080 -1720 {lab=VDD}
N 1080 -1740 1100 -1740 {lab=VDD}
N 1080 -1600 1080 -1580 {lab=VSS}
N 1080 -1580 1100 -1580 {lab=VSS}
N 920 -1680 1030 -1680 {lab=#net8}
N 990 -1650 1030 -1650 {lab=SEL[1]}
N 1300 -1720 1300 -1700 {lab=VDD}
N 1300 -1720 1320 -1720 {lab=VDD}
N 1300 -1580 1300 -1560 {lab=VSS}
N 1300 -1560 1320 -1560 {lab=VSS}
N 1150 -1660 1250 -1660 {lab=#net9}
N 1220 -1630 1250 -1630 {lab=SEL[2]}
N 1370 -1640 1430 -1640 {lab=EN3_in}
N 860 -1380 860 -1360 {lab=VDD}
N 860 -1380 880 -1380 {lab=VDD}
N 860 -1240 860 -1220 {lab=VSS}
N 860 -1220 880 -1220 {lab=VSS}
N 930 -1300 980 -1300 {lab=#net10}
N 1050 -1380 1050 -1360 {lab=VDD}
N 1050 -1380 1070 -1380 {lab=VDD}
N 1050 -1240 1050 -1220 {lab=VSS}
N 1050 -1220 1070 -1220 {lab=VSS}
N 1170 -1300 1210 -1300 {lab=#net11}
N 780 -1290 810 -1290 {lab=SEL[2]}
N 780 -1320 810 -1320 {lab=SEL[1]}
N 1260 -1390 1260 -1370 {lab=VDD}
N 1260 -1390 1280 -1390 {lab=VDD}
N 1260 -1250 1260 -1230 {lab=VSS}
N 1260 -1230 1280 -1230 {lab=VSS}
N 1200 -1370 1200 -1330 {lab=SEL[0]}
N 1200 -1330 1210 -1330 {lab=SEL[0]}
N 1330 -1310 1360 -1310 {lab=EN4_in}
N 810 -1120 810 -1100 {lab=VDD}
N 810 -1120 830 -1120 {lab=VDD}
N 810 -980 810 -960 {lab=VSS}
N 810 -960 830 -960 {lab=VSS}
N 710 -1040 740 -1040 {lab=SEL[1]}
N 1090 -1130 1090 -1110 {lab=VDD}
N 1090 -1130 1110 -1130 {lab=VDD}
N 1090 -990 1090 -970 {lab=VSS}
N 1090 -970 1110 -970 {lab=VSS}
N 930 -1040 1040 -1040 {lab=#net12}
N 1010 -1070 1040 -1070 {lab=SEL[0]}
N 1300 -1110 1300 -1090 {lab=VDD}
N 1300 -1110 1320 -1110 {lab=VDD}
N 1300 -970 1300 -950 {lab=VSS}
N 1300 -950 1320 -950 {lab=VSS}
N 1160 -1050 1250 -1050 {lab=#net13}
N 1220 -1020 1250 -1020 {lab=SEL[2]}
N 1370 -1030 1410 -1030 {lab=EN5_in}
N 820 -870 820 -850 {lab=VDD}
N 820 -870 840 -870 {lab=VDD}
N 820 -730 820 -710 {lab=VSS}
N 820 -710 840 -710 {lab=VSS}
N 740 -810 770 -810 {lab=SEL[0]}
N 740 -780 770 -780 {lab=SEL[1]}
N 1170 -850 1170 -830 {lab=VDD}
N 1170 -850 1190 -850 {lab=VDD}
N 1170 -710 1170 -690 {lab=VSS}
N 1170 -690 1190 -690 {lab=VSS}
N 890 -790 1120 -790 {lab=#net14}
N 970 -630 970 -610 {lab=VDD}
N 970 -630 990 -630 {lab=VDD}
N 970 -490 970 -470 {lab=VSS}
N 970 -470 990 -470 {lab=VSS}
N 1090 -760 1090 -550 {lab=#net15}
N 1090 -760 1120 -760 {lab=#net15}
N 860 -550 900 -550 {lab=SEL[2]}
N 1240 -770 1300 -770 {lab=EN6_in}
N 940 -410 940 -390 {lab=VDD}
N 940 -410 960 -410 {lab=VDD}
N 940 -270 940 -250 {lab=VSS}
N 940 -250 960 -250 {lab=VSS}
N 1140 -390 1140 -370 {lab=VDD}
N 1140 -390 1160 -390 {lab=VDD}
N 1140 -250 1140 -230 {lab=VSS}
N 1140 -230 1160 -230 {lab=VSS}
N 1010 -330 1090 -330 {lab=#net16}
N 1070 -300 1090 -300 {lab=SEL[2]}
N 1210 -310 1260 -310 {lab=EN7_in}
N 860 -350 890 -350 {lab=SEL[0]}
N 860 -320 890 -320 {lab=SEL[1]}
N 0 -530 40 -530 {lab=VDD}
N 0 -500 40 -500 {lab=VSS}
N -0 -620 40 -620 {lab=SEL[0]}
N 0 -590 40 -590 {lab=SEL[1]}
N 0 -560 40 -560 {lab=SEL[2]}
N -0 -470 40 -470 {lab=EN0}
N 0 -450 40 -450 {lab=EN1}
N 0 -430 40 -430 {lab=EN2}
N 0 -410 40 -410 {lab=EN3}
N 0 -390 40 -390 {lab=EN4}
N 0 -370 40 -370 {lab=EN5}
N 0 -350 40 -350 {lab=EN6}
N 0 -330 40 -330 {lab=EN7}
N 1570 -2710 1570 -2690 {lab=VDD}
N 1570 -2710 1590 -2710 {lab=VDD}
N 1570 -2570 1570 -2550 {lab=VSS}
N 1570 -2550 1590 -2550 {lab=VSS}
N 1500 -2620 1520 -2620 {lab=EN}
N 1320 -2650 1520 -2650 {lab=EN0_in}
N 1570 -2450 1570 -2430 {lab=VDD}
N 1570 -2450 1590 -2450 {lab=VDD}
N 1570 -2310 1570 -2290 {lab=VSS}
N 1570 -2290 1590 -2290 {lab=VSS}
N 1500 -2360 1520 -2360 {lab=EN}
N 1570 -2180 1570 -2160 {lab=VDD}
N 1570 -2180 1590 -2180 {lab=VDD}
N 1570 -2040 1570 -2020 {lab=VSS}
N 1570 -2020 1590 -2020 {lab=VSS}
N 1500 -2090 1520 -2090 {lab=EN}
N 1570 -1700 1570 -1680 {lab=VDD}
N 1570 -1700 1590 -1700 {lab=VDD}
N 1570 -1560 1570 -1540 {lab=VSS}
N 1570 -1540 1590 -1540 {lab=VSS}
N 1500 -1610 1520 -1610 {lab=EN}
N 1570 -1370 1570 -1350 {lab=VDD}
N 1570 -1370 1590 -1370 {lab=VDD}
N 1570 -1230 1570 -1210 {lab=VSS}
N 1570 -1210 1590 -1210 {lab=VSS}
N 1500 -1280 1520 -1280 {lab=EN}
N 1570 -1090 1570 -1070 {lab=VDD}
N 1570 -1090 1590 -1090 {lab=VDD}
N 1570 -950 1570 -930 {lab=VSS}
N 1570 -930 1590 -930 {lab=VSS}
N 1500 -1000 1520 -1000 {lab=EN}
N 1570 -830 1570 -810 {lab=VDD}
N 1570 -830 1590 -830 {lab=VDD}
N 1570 -690 1570 -670 {lab=VSS}
N 1570 -670 1590 -670 {lab=VSS}
N 1500 -740 1520 -740 {lab=EN}
N 1570 -370 1570 -350 {lab=VDD}
N 1570 -370 1590 -370 {lab=VDD}
N 1570 -230 1570 -210 {lab=VSS}
N 1570 -210 1590 -210 {lab=VSS}
N 1500 -280 1520 -280 {lab=EN}
N 1430 -1640 1520 -1640 {lab=EN3_in}
N 1360 -1310 1520 -1310 {lab=EN4_in}
N 1410 -1030 1520 -1030 {lab=EN5_in}
N 1300 -770 1520 -770 {lab=EN6_in}
N 1260 -310 1520 -310 {lab=EN7_in}
N 1500 -740 1500 -280 {lab=EN}
N 1500 -1000 1500 -730 {lab=EN}
N 1500 -1280 1500 -1000 {lab=EN}
N 1500 -1610 1500 -1280 {lab=EN}
N 1500 -2090 1500 -1610 {lab=EN}
N 1500 -2360 1500 -2090 {lab=EN}
N 1500 -2620 1500 -2360 {lab=EN}
N 1500 -2730 1500 -2620 {lab=EN}
C {lab_pin.sym} 40 -620 0 1 {name=p5 sig_type=std_logic lab=SEL[0]}
C {lab_pin.sym} 40 -590 0 1 {name=p6 sig_type=std_logic lab=SEL[1]}
C {lab_pin.sym} 40 -560 0 1 {name=p7 sig_type=std_logic lab=SEL[2]}
C {libs/core_test/test_and/test_and.sym} 720 -2610 0 0 {name=x3}
C {lab_pin.sym} 790 -2750 0 1 {name=p8 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 790 -2590 0 1 {name=p9 sig_type=std_logic lab=VSS}
C {libs/core_test/test_and/test_and.sym} 920 -2590 0 0 {name=x4}
C {lab_pin.sym} 990 -2730 0 1 {name=p10 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 990 -2570 0 1 {name=p11 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 690 -2690 0 0 {name=p12 sig_type=std_logic lab=SEL[0]}
C {lab_pin.sym} 690 -2660 0 0 {name=p13 sig_type=std_logic lab=SEL[1]}
C {lab_pin.sym} 900 -2640 0 0 {name=p14 sig_type=std_logic lab=SEL[2]}
C {lab_wire.sym} 1640 -2630 0 1 {name=p15 sig_type=std_logic lab=EN0}
C {libs/core_test/test_inv/test_inv.sym} 1090 -2590 0 0 {name=x5}
C {lab_pin.sym} 1180 -2730 0 1 {name=p16 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1180 -2570 0 1 {name=p17 sig_type=std_logic lab=VSS}
C {libs/core_test/test_and/test_and.sym} 720 -2350 0 0 {name=x6}
C {libs/core_test/test_inv/test_inv.sym} 930 -2350 0 0 {name=x7}
C {lab_pin.sym} 790 -2490 0 1 {name=p18 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 790 -2330 0 1 {name=p19 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1020 -2490 0 1 {name=p20 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1020 -2330 0 1 {name=p21 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 690 -2430 0 0 {name=p22 sig_type=std_logic lab=SEL[0]}
C {lab_pin.sym} 690 -2400 0 0 {name=p23 sig_type=std_logic lab=SEL[1]}
C {libs/core_test/test_and/test_and.sym} 1210 -2330 0 0 {name=x8}
C {lab_pin.sym} 1280 -2470 0 1 {name=p24 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1280 -2310 0 1 {name=p25 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1180 -2380 0 0 {name=p26 sig_type=std_logic lab=SEL[2]}
C {lab_wire.sym} 1370 -2390 0 1 {name=p27 sig_type=std_logic lab=EN1_in}
C {libs/core_test/test_inv/test_inv.sym} 730 -2100 0 0 {name=x9}
C {lab_pin.sym} 820 -2240 0 1 {name=p28 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 820 -2080 0 1 {name=p29 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 700 -2160 0 0 {name=p30 sig_type=std_logic lab=SEL[0]}
C {libs/core_test/test_and/test_and.sym} 1030 -2080 0 0 {name=x10}
C {lab_pin.sym} 1100 -2220 0 1 {name=p31 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1100 -2060 0 1 {name=p32 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1000 -2130 0 0 {name=p33 sig_type=std_logic lab=SEL[1]}
C {libs/core_test/test_inv/test_inv.sym} 1000 -1860 0 0 {name=x11}
C {lab_pin.sym} 1090 -2000 0 1 {name=p34 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1090 -1840 0 1 {name=p35 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 980 -1920 0 0 {name=p36 sig_type=std_logic lab=SEL[2]}
C {libs/core_test/test_and/test_and.sym} 1220 -2060 0 0 {name=x12}
C {lab_pin.sym} 1290 -2200 0 1 {name=p37 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1290 -2040 0 1 {name=p38 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 1380 -2120 0 1 {name=p39 sig_type=std_logic lab=EN2_in}
C {libs/core_test/test_inv/test_inv.sym} 740 -1620 0 0 {name=x13}
C {lab_pin.sym} 830 -1760 0 1 {name=p40 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 830 -1600 0 1 {name=p41 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 710 -1680 0 0 {name=p42 sig_type=std_logic lab=SEL[0]}
C {libs/core_test/test_and/test_and.sym} 1030 -1600 0 0 {name=x14}
C {lab_pin.sym} 1100 -1740 0 1 {name=p43 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1100 -1580 0 1 {name=p44 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 990 -1650 0 0 {name=p45 sig_type=std_logic lab=SEL[1]}
C {libs/core_test/test_and/test_and.sym} 1250 -1580 0 0 {name=x15}
C {lab_pin.sym} 1320 -1720 0 1 {name=p46 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1320 -1560 0 1 {name=p47 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1220 -1630 0 0 {name=p48 sig_type=std_logic lab=SEL[2]}
C {lab_wire.sym} 1420 -1640 0 1 {name=p49 sig_type=std_logic lab=EN3_in}
C {libs/core_test/test_and/test_and.sym} 810 -1240 0 0 {name=x16}
C {lab_pin.sym} 880 -1380 0 1 {name=p50 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 880 -1220 0 1 {name=p51 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 1400 -1310 0 1 {name=p52 sig_type=std_logic lab=EN4_in}
C {libs/core_test/test_inv/test_inv.sym} 980 -1240 0 0 {name=x17}
C {lab_pin.sym} 1070 -1380 0 1 {name=p53 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1070 -1220 0 1 {name=p54 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 780 -1320 0 0 {name=p55 sig_type=std_logic lab=SEL[1]}
C {lab_pin.sym} 780 -1290 0 0 {name=p56 sig_type=std_logic lab=SEL[2]}
C {libs/core_test/test_and/test_and.sym} 1210 -1250 0 0 {name=x18}
C {lab_pin.sym} 1280 -1390 0 1 {name=p57 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1280 -1230 0 1 {name=p58 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1200 -1370 0 0 {name=p59 sig_type=std_logic lab=SEL[0]}
C {libs/core_test/test_inv/test_inv.sym} 740 -980 0 0 {name=x19}
C {lab_pin.sym} 830 -1120 0 1 {name=p60 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 830 -960 0 1 {name=p61 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1010 -1070 0 0 {name=p62 sig_type=std_logic lab=SEL[0]}
C {libs/core_test/test_and/test_and.sym} 1040 -990 0 0 {name=x20}
C {lab_pin.sym} 1110 -1130 0 1 {name=p63 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1110 -970 0 1 {name=p64 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 710 -1040 0 0 {name=p65 sig_type=std_logic lab=SEL[1]}
C {libs/core_test/test_and/test_and.sym} 1250 -970 0 0 {name=x21}
C {lab_pin.sym} 1320 -1110 0 1 {name=p66 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1320 -950 0 1 {name=p67 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1220 -1020 0 0 {name=p68 sig_type=std_logic lab=SEL[2]}
C {lab_wire.sym} 1420 -1030 0 1 {name=p69 sig_type=std_logic lab=EN5_in}
C {libs/core_test/test_and/test_and.sym} 770 -730 0 0 {name=x22}
C {lab_pin.sym} 840 -870 0 1 {name=p70 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 840 -710 0 1 {name=p71 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 740 -810 0 0 {name=p72 sig_type=std_logic lab=SEL[0]}
C {lab_pin.sym} 740 -780 0 0 {name=p73 sig_type=std_logic lab=SEL[1]}
C {libs/core_test/test_and/test_and.sym} 1120 -710 0 0 {name=x23}
C {lab_pin.sym} 1190 -850 0 1 {name=p74 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1190 -690 0 1 {name=p75 sig_type=std_logic lab=VSS}
C {libs/core_test/test_inv/test_inv.sym} 900 -490 0 0 {name=x24}
C {lab_pin.sym} 990 -630 0 1 {name=p76 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 990 -470 0 1 {name=p77 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 860 -550 0 0 {name=p78 sig_type=std_logic lab=SEL[2]}
C {lab_wire.sym} 1320 -770 0 1 {name=p79 sig_type=std_logic lab=EN6_in}
C {libs/core_test/test_and/test_and.sym} 890 -270 0 0 {name=x25}
C {lab_pin.sym} 960 -410 0 1 {name=p80 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 960 -250 0 1 {name=p81 sig_type=std_logic lab=VSS}
C {libs/core_test/test_and/test_and.sym} 1090 -250 0 0 {name=x26}
C {lab_pin.sym} 1160 -390 0 1 {name=p82 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1160 -230 0 1 {name=p83 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 860 -350 0 0 {name=p84 sig_type=std_logic lab=SEL[0]}
C {lab_pin.sym} 860 -320 0 0 {name=p85 sig_type=std_logic lab=SEL[1]}
C {lab_pin.sym} 1070 -300 0 0 {name=p86 sig_type=std_logic lab=SEL[2]}
C {lab_wire.sym} 1320 -310 0 1 {name=p87 sig_type=std_logic lab=EN7_in}
C {lab_pin.sym} 0 -530 0 0 {name=p88 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 0 -500 0 0 {name=p89 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 0 -470 0 0 {name=p90 sig_type=std_logic lab=EN0}
C {iopin.sym} 40 -530 0 0 {name=p91 lab=VDD}
C {iopin.sym} 40 -500 0 0 {name=p92 lab=VSS}
C {ipin.sym} 0 -620 0 0 {name=p93 lab=SEL[0]}
C {ipin.sym} 0 -590 0 0 {name=p94 lab=SEL[1]}
C {ipin.sym} 0 -560 0 0 {name=p95 lab=SEL[2]}
C {opin.sym} 40 -470 0 0 {name=p96 lab=EN0}
C {lab_pin.sym} 0 -450 0 0 {name=p97 sig_type=std_logic lab=EN1}
C {opin.sym} 40 -450 0 0 {name=p98 lab=EN1}
C {lab_pin.sym} 0 -430 0 0 {name=p99 sig_type=std_logic lab=EN2}
C {opin.sym} 40 -430 0 0 {name=p100 lab=EN2}
C {lab_pin.sym} 0 -410 0 0 {name=p101 sig_type=std_logic lab=EN3}
C {opin.sym} 40 -410 0 0 {name=p102 lab=EN3}
C {lab_pin.sym} 0 -390 0 0 {name=p103 sig_type=std_logic lab=EN4}
C {opin.sym} 40 -390 0 0 {name=p104 lab=EN4}
C {lab_pin.sym} 0 -370 0 0 {name=p105 sig_type=std_logic lab=EN5}
C {opin.sym} 40 -370 0 0 {name=p106 lab=EN5}
C {lab_pin.sym} 0 -350 0 0 {name=p107 sig_type=std_logic lab=EN6}
C {opin.sym} 40 -350 0 0 {name=p108 lab=EN6}
C {lab_pin.sym} 0 -330 0 0 {name=p109 sig_type=std_logic lab=EN7}
C {opin.sym} 40 -330 0 0 {name=p110 lab=EN7}
C {libs/core_test/test_and/test_and.sym} 1520 -2570 0 0 {name=x1}
C {lab_pin.sym} 1590 -2710 0 1 {name=p1 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1590 -2550 0 1 {name=p2 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 1350 -2650 0 1 {name=p3 sig_type=std_logic lab=EN0_in}
C {lab_wire.sym} 1640 -2370 0 1 {name=p4 sig_type=std_logic lab=EN1}
C {libs/core_test/test_and/test_and.sym} 1520 -2310 0 0 {name=x2}
C {lab_pin.sym} 1590 -2450 0 1 {name=p111 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1590 -2290 0 1 {name=p112 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 1640 -2100 0 1 {name=p113 sig_type=std_logic lab=EN2}
C {libs/core_test/test_and/test_and.sym} 1520 -2040 0 0 {name=x27}
C {lab_pin.sym} 1590 -2180 0 1 {name=p114 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1590 -2020 0 1 {name=p115 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 1640 -1620 0 1 {name=p116 sig_type=std_logic lab=EN3}
C {libs/core_test/test_and/test_and.sym} 1520 -1560 0 0 {name=x28}
C {lab_pin.sym} 1590 -1700 0 1 {name=p117 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1590 -1540 0 1 {name=p118 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 1640 -1290 0 1 {name=p119 sig_type=std_logic lab=EN4}
C {libs/core_test/test_and/test_and.sym} 1520 -1230 0 0 {name=x29}
C {lab_pin.sym} 1590 -1370 0 1 {name=p120 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1590 -1210 0 1 {name=p121 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 1640 -1010 0 1 {name=p122 sig_type=std_logic lab=EN5}
C {libs/core_test/test_and/test_and.sym} 1520 -950 0 0 {name=x30}
C {lab_pin.sym} 1590 -1090 0 1 {name=p123 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1590 -930 0 1 {name=p124 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 1640 -750 0 1 {name=p125 sig_type=std_logic lab=EN6}
C {libs/core_test/test_and/test_and.sym} 1520 -690 0 0 {name=x31}
C {lab_pin.sym} 1590 -830 0 1 {name=p126 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1590 -670 0 1 {name=p127 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 1640 -290 0 1 {name=p128 sig_type=std_logic lab=EN7}
C {libs/core_test/test_and/test_and.sym} 1520 -230 0 0 {name=x32}
C {lab_pin.sym} 1590 -370 0 1 {name=p129 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1590 -210 0 1 {name=p130 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 1500 -2730 0 1 {name=p131 sig_type=std_logic lab=EN}
C {ipin.sym} 0 -660 0 0 {name=p132 lab=EN}
