$comment
	File created using the following command:
		vcd file mux.msim.vcd -direction
$end
$date
	Fri Jun 14 09:36:40 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module mux_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 1 # S $end
$var wire 1 $ Y [3] $end
$var wire 1 % Y [2] $end
$var wire 1 & Y [1] $end
$var wire 1 ' Y [0] $end
$var wire 1 ( sampler $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / Y[0]~output_o $end
$var wire 1 0 Y[1]~output_o $end
$var wire 1 1 Y[2]~output_o $end
$var wire 1 2 Y[3]~output_o $end
$var wire 1 3 B[0]~input_o $end
$var wire 1 4 S~input_o $end
$var wire 1 5 A[0]~input_o $end
$var wire 1 6 Y~0_combout $end
$var wire 1 7 A[1]~input_o $end
$var wire 1 8 B[1]~input_o $end
$var wire 1 9 Y~1_combout $end
$var wire 1 : A[2]~input_o $end
$var wire 1 ; B[2]~input_o $end
$var wire 1 < Y~2_combout $end
$var wire 1 = A[3]~input_o $end
$var wire 1 > B[3]~input_o $end
$var wire 1 ? Y~3_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
1#
0'
0&
0%
0$
x(
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
14
05
06
07
08
09
0:
0;
0<
0=
0>
0?
$end
#40000
b1000 !
b1100 !
1:
1=
0(
#160000
b100 !
b0 !
0:
0=
1(
#240000
b100 "
b110 "
18
1;
0(
19
1<
10
11
1&
1%
#320000
b10 "
b0 "
08
0;
1(
09
0<
00
01
0&
0%
#460000
b10 !
b11 !
b111 !
15
17
1:
0(
#660000
b101 !
b100 !
b0 !
05
07
0:
1(
#680000
b1000 "
0#
b1010 "
18
1>
04
0(
#700000
b1000 !
b1100 !
1:
1=
1(
1<
1?
11
12
1%
1$
#860000
b100 !
b0 !
0:
0=
0(
0<
0?
01
02
0%
0$
#900000
b10 !
b10 "
b0 "
08
0>
17
1(
19
10
1&
#980000
b0 !
07
0(
09
00
0&
#1000000
