// Seed: 4036514568
module module_0 (
    input tri1 id_0,
    output wand id_1
    , id_9,
    input uwire id_2,
    input wand id_3,
    input tri0 id_4,
    output wire id_5,
    input supply1 id_6,
    input wor id_7
    , id_10
);
  id_11(
      1'b0 + -1
  );
  assign id_10 = -1'b0;
  assign id_5 = id_4;
  assign module_1.id_2 = 0;
  assign id_11 = -1;
  logic id_12, id_13;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    output wand id_2,
    input supply0 id_3,
    output tri0 id_4#(
        .id_6(1),
        .id_7(1)
    )
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_0,
      id_1,
      id_1
  );
endmodule
