{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 13:37:06 2023 " "Info: Processing started: Thu Dec 14 13:37:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_d1 " "Info: Assuming node \"clk_d1\" is an undefined clock" {  } { { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_d1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_d1 register i\[0\] register x_t\[7\]~reg0 340.02 MHz 2.941 ns Internal " "Info: Clock \"clk_d1\" has Internal fmax of 340.02 MHz between source register \"i\[0\]\" and destination register \"x_t\[7\]~reg0\" (period= 2.941 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.727 ns + Longest register register " "Info: + Longest register to register delay is 2.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[0\] 1 REG LCFF_X45_Y34_N9 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y34_N9; Fanout = 12; REG Node = 'i\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[0] } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.275 ns) 0.628 ns Add0~1 2 COMB LCCOMB_X45_Y34_N2 2 " "Info: 2: + IC(0.353 ns) + CELL(0.275 ns) = 0.628 ns; Loc. = LCCOMB_X45_Y34_N2; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { i[0] Add0~1 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.485 ns) 1.373 ns Add2~1 3 COMB LCCOMB_X45_Y34_N14 2 " "Info: 3: + IC(0.260 ns) + CELL(0.485 ns) = 1.373 ns; Loc. = LCCOMB_X45_Y34_N14; Fanout = 2; COMB Node = 'Add2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { Add0~1 Add2~1 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.444 ns Add2~3 4 COMB LCCOMB_X45_Y34_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.444 ns; Loc. = LCCOMB_X45_Y34_N16; Fanout = 2; COMB Node = 'Add2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~1 Add2~3 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.515 ns Add2~5 5 COMB LCCOMB_X45_Y34_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.515 ns; Loc. = LCCOMB_X45_Y34_N18; Fanout = 2; COMB Node = 'Add2~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~3 Add2~5 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.586 ns Add2~7 6 COMB LCCOMB_X45_Y34_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.586 ns; Loc. = LCCOMB_X45_Y34_N20; Fanout = 2; COMB Node = 'Add2~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~5 Add2~7 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.657 ns Add2~9 7 COMB LCCOMB_X45_Y34_N22 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.657 ns; Loc. = LCCOMB_X45_Y34_N22; Fanout = 1; COMB Node = 'Add2~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add2~7 Add2~9 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.067 ns Add2~10 8 COMB LCCOMB_X45_Y34_N24 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 2.067 ns; Loc. = LCCOMB_X45_Y34_N24; Fanout = 1; COMB Node = 'Add2~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add2~9 Add2~10 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.150 ns) 2.643 ns Selector6~0 9 COMB LCCOMB_X45_Y34_N6 1 " "Info: 9: + IC(0.426 ns) + CELL(0.150 ns) = 2.643 ns; Loc. = LCCOMB_X45_Y34_N6; Fanout = 1; COMB Node = 'Selector6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { Add2~10 Selector6~0 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.727 ns x_t\[7\]~reg0 10 REG LCFF_X45_Y34_N7 2 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 2.727 ns; Loc. = LCFF_X45_Y34_N7; Fanout = 2; REG Node = 'x_t\[7\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector6~0 x_t[7]~reg0 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 94 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 61.90 % ) " "Info: Total cell delay = 1.688 ns ( 61.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.039 ns ( 38.10 % ) " "Info: Total interconnect delay = 1.039 ns ( 38.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { i[0] Add0~1 Add2~1 Add2~3 Add2~5 Add2~7 Add2~9 Add2~10 Selector6~0 x_t[7]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { i[0] {} Add0~1 {} Add2~1 {} Add2~3 {} Add2~5 {} Add2~7 {} Add2~9 {} Add2~10 {} Selector6~0 {} x_t[7]~reg0 {} } { 0.000ns 0.353ns 0.260ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.426ns 0.000ns } { 0.000ns 0.275ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_d1 destination 2.683 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_d1\" to destination register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_d1 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_d1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_d1 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_d1~clkctrl 2 COMB CLKCTRL_G3 31 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'clk_d1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_d1 clk_d1~clkctrl } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns x_t\[7\]~reg0 3 REG LCFF_X45_Y34_N7 2 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X45_Y34_N7; Fanout = 2; REG Node = 'x_t\[7\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_d1~clkctrl x_t[7]~reg0 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 94 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk_d1 clk_d1~clkctrl x_t[7]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk_d1 {} clk_d1~combout {} clk_d1~clkctrl {} x_t[7]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_d1 source 2.683 ns - Longest register " "Info: - Longest clock path from clock \"clk_d1\" to source register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_d1 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_d1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_d1 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_d1~clkctrl 2 COMB CLKCTRL_G3 31 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'clk_d1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_d1 clk_d1~clkctrl } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns i\[0\] 3 REG LCFF_X45_Y34_N9 12 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X45_Y34_N9; Fanout = 12; REG Node = 'i\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_d1~clkctrl i[0] } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk_d1 clk_d1~clkctrl i[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk_d1 {} clk_d1~combout {} clk_d1~clkctrl {} i[0] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk_d1 clk_d1~clkctrl x_t[7]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk_d1 {} clk_d1~combout {} clk_d1~clkctrl {} x_t[7]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk_d1 clk_d1~clkctrl i[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk_d1 {} clk_d1~combout {} clk_d1~clkctrl {} i[0] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 94 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 94 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { i[0] Add0~1 Add2~1 Add2~3 Add2~5 Add2~7 Add2~9 Add2~10 Selector6~0 x_t[7]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { i[0] {} Add0~1 {} Add2~1 {} Add2~3 {} Add2~5 {} Add2~7 {} Add2~9 {} Add2~10 {} Selector6~0 {} x_t[7]~reg0 {} } { 0.000ns 0.353ns 0.260ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.426ns 0.000ns } { 0.000ns 0.275ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk_d1 clk_d1~clkctrl x_t[7]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk_d1 {} clk_d1~combout {} clk_d1~clkctrl {} x_t[7]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk_d1 clk_d1~clkctrl i[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk_d1 {} clk_d1~combout {} clk_d1~clkctrl {} i[0] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "st_square.s_cursor_a done clk_d1 3.206 ns register " "Info: tsu for register \"st_square.s_cursor_a\" (data pin = \"done\", clock pin = \"clk_d1\") is 3.206 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.924 ns + Longest pin register " "Info: + Longest pin to register delay is 5.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns done 1 PIN PIN_F15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F15; Fanout = 3; PIN Node = 'done'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { done } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.860 ns) + CELL(0.150 ns) 5.840 ns Selector3~0 2 COMB LCCOMB_X44_Y34_N30 1 " "Info: 2: + IC(4.860 ns) + CELL(0.150 ns) = 5.840 ns; Loc. = LCCOMB_X44_Y34_N30; Fanout = 1; COMB Node = 'Selector3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.010 ns" { done Selector3~0 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.924 ns st_square.s_cursor_a 3 REG LCFF_X44_Y34_N31 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.924 ns; Loc. = LCFF_X44_Y34_N31; Fanout = 4; REG Node = 'st_square.s_cursor_a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector3~0 st_square.s_cursor_a } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.064 ns ( 17.96 % ) " "Info: Total cell delay = 1.064 ns ( 17.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.860 ns ( 82.04 % ) " "Info: Total interconnect delay = 4.860 ns ( 82.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.924 ns" { done Selector3~0 st_square.s_cursor_a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.924 ns" { done {} done~combout {} Selector3~0 {} st_square.s_cursor_a {} } { 0.000ns 0.000ns 4.860ns 0.000ns } { 0.000ns 0.830ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_d1 destination 2.682 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_d1\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_d1 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_d1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_d1 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_d1~clkctrl 2 COMB CLKCTRL_G3 31 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'clk_d1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_d1 clk_d1~clkctrl } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns st_square.s_cursor_a 3 REG LCFF_X44_Y34_N31 4 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X44_Y34_N31; Fanout = 4; REG Node = 'st_square.s_cursor_a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clk_d1~clkctrl st_square.s_cursor_a } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk_d1 clk_d1~clkctrl st_square.s_cursor_a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk_d1 {} clk_d1~combout {} clk_d1~clkctrl {} st_square.s_cursor_a {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.924 ns" { done Selector3~0 st_square.s_cursor_a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.924 ns" { done {} done~combout {} Selector3~0 {} st_square.s_cursor_a {} } { 0.000ns 0.000ns 4.860ns 0.000ns } { 0.000ns 0.830ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk_d1 clk_d1~clkctrl st_square.s_cursor_a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk_d1 {} clk_d1~combout {} clk_d1~clkctrl {} st_square.s_cursor_a {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_d1 x_t\[3\] x_t\[3\]~reg0 7.373 ns register " "Info: tco from clock \"clk_d1\" to destination pin \"x_t\[3\]\" through register \"x_t\[3\]~reg0\" is 7.373 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_d1 source 2.683 ns + Longest register " "Info: + Longest clock path from clock \"clk_d1\" to source register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_d1 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_d1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_d1 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_d1~clkctrl 2 COMB CLKCTRL_G3 31 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'clk_d1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_d1 clk_d1~clkctrl } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns x_t\[3\]~reg0 3 REG LCFF_X46_Y34_N7 1 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X46_Y34_N7; Fanout = 1; REG Node = 'x_t\[3\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_d1~clkctrl x_t[3]~reg0 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 94 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk_d1 clk_d1~clkctrl x_t[3]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk_d1 {} clk_d1~combout {} clk_d1~clkctrl {} x_t[3]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 94 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.440 ns + Longest register pin " "Info: + Longest register to pin delay is 4.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns x_t\[3\]~reg0 1 REG LCFF_X46_Y34_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y34_N7; Fanout = 1; REG Node = 'x_t\[3\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_t[3]~reg0 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 94 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.661 ns) + CELL(2.779 ns) 4.440 ns x_t\[3\] 2 PIN PIN_F21 0 " "Info: 2: + IC(1.661 ns) + CELL(2.779 ns) = 4.440 ns; Loc. = PIN_F21; Fanout = 0; PIN Node = 'x_t\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.440 ns" { x_t[3]~reg0 x_t[3] } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.779 ns ( 62.59 % ) " "Info: Total cell delay = 2.779 ns ( 62.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.661 ns ( 37.41 % ) " "Info: Total interconnect delay = 1.661 ns ( 37.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.440 ns" { x_t[3]~reg0 x_t[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.440 ns" { x_t[3]~reg0 {} x_t[3] {} } { 0.000ns 1.661ns } { 0.000ns 2.779ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk_d1 clk_d1~clkctrl x_t[3]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk_d1 {} clk_d1~combout {} clk_d1~clkctrl {} x_t[3]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.440 ns" { x_t[3]~reg0 x_t[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.440 ns" { x_t[3]~reg0 {} x_t[3] {} } { 0.000ns 1.661ns } { 0.000ns 2.779ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "t_x\[4\] nrst clk_d1 -0.830 ns register " "Info: th for register \"t_x\[4\]\" (data pin = \"nrst\", clock pin = \"clk_d1\") is -0.830 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_d1 destination 2.682 ns + Longest register " "Info: + Longest clock path from clock \"clk_d1\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_d1 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_d1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_d1 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_d1~clkctrl 2 COMB CLKCTRL_G3 31 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'clk_d1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_d1 clk_d1~clkctrl } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns t_x\[4\] 3 REG LCFF_X44_Y34_N5 3 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X44_Y34_N5; Fanout = 3; REG Node = 't_x\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clk_d1~clkctrl t_x[4] } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk_d1 clk_d1~clkctrl t_x[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk_d1 {} clk_d1~combout {} clk_d1~clkctrl {} t_x[4] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 94 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.778 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns nrst 1 PIN PIN_P1 16 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 16; PIN Node = 'nrst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.276 ns) + CELL(0.419 ns) 3.694 ns t_x\[4\]~0 2 COMB LCCOMB_X44_Y34_N4 1 " "Info: 2: + IC(2.276 ns) + CELL(0.419 ns) = 3.694 ns; Loc. = LCCOMB_X44_Y34_N4; Fanout = 1; COMB Node = 't_x\[4\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { nrst t_x[4]~0 } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.778 ns t_x\[4\] 3 REG LCFF_X44_Y34_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.778 ns; Loc. = LCFF_X44_Y34_N5; Fanout = 3; REG Node = 't_x\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { t_x[4]~0 t_x[4] } "NODE_NAME" } } { "square.vhd" "" { Text "C:/Users/vdi/Documents/Github/ESDC-project/Restored/square.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 39.76 % ) " "Info: Total cell delay = 1.502 ns ( 39.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.276 ns ( 60.24 % ) " "Info: Total interconnect delay = 2.276 ns ( 60.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.778 ns" { nrst t_x[4]~0 t_x[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.778 ns" { nrst {} nrst~combout {} t_x[4]~0 {} t_x[4] {} } { 0.000ns 0.000ns 2.276ns 0.000ns } { 0.000ns 0.999ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk_d1 clk_d1~clkctrl t_x[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk_d1 {} clk_d1~combout {} clk_d1~clkctrl {} t_x[4] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.778 ns" { nrst t_x[4]~0 t_x[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.778 ns" { nrst {} nrst~combout {} t_x[4]~0 {} t_x[4] {} } { 0.000ns 0.000ns 2.276ns 0.000ns } { 0.000ns 0.999ns 0.419ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 13:37:07 2023 " "Info: Processing ended: Thu Dec 14 13:37:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
