
****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Mar  1 22:27:29 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/azureuser/btreeBlock/vivado/find.tcl
# set_param general.maxThreads 4
# read_verilog /home/azureuser/btreeBlock/verilog/find/2/statement/9/find.v
# read_xdc     /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc
# synth_design -name find -top find -part xc7v2000tflg1925-1 -include_dirs /home/azureuser/btreeBlock/verilog/find/2/statement/9/includes/ -flatten_hierarchy none
Command: synth_design -name find -top find -part xc7v2000tflg1925-1 -include_dirs /home/azureuser/btreeBlock/verilog/find/2/statement/9/includes/ -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7v2000t'
INFO: [Common 17-86] Your Synthesis license expires in 24 day(s)
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3287561
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2573.336 ; gain = 437.949 ; free physical = 11843 ; free virtual = 144097
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'find' [/home/azureuser/btreeBlock/verilog/find/2/statement/9/find.v:6]
INFO: [Synth 8-6155] done synthesizing module 'find' (0#1) [/home/azureuser/btreeBlock/verilog/find/2/statement/9/find.v:6]
WARNING: [Synth 8-6014] Unused sequential element M_9_reg was removed.  [/home/azureuser/btreeBlock/verilog/find/2/statement/9/includes/M.vh:4]
WARNING: [Synth 8-6014] Unused sequential element branch_0_StuckSA_Memory_Based_11_base_offset_reg was removed.  [/home/azureuser/btreeBlock/verilog/find/2/statement/9/find.v:64]
WARNING: [Synth 8-6014] Unused sequential element branch_0_StuckSA_Transaction_13_reg was removed.  [/home/azureuser/btreeBlock/verilog/find/2/statement/9/find.v:65]
WARNING: [Synth 8-6014] Unused sequential element leaf_0_StuckSA_Memory_Based_23_base_offset_reg was removed.  [/home/azureuser/btreeBlock/verilog/find/2/statement/9/find.v:66]
WARNING: [Synth 8-6014] Unused sequential element leaf_0_StuckSA_Transaction_25_reg was removed.  [/home/azureuser/btreeBlock/verilog/find/2/statement/9/find.v:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2646.305 ; gain = 510.918 ; free physical = 11780 ; free virtual = 144035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2664.117 ; gain = 528.730 ; free physical = 11768 ; free virtual = 144023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2664.117 ; gain = 528.730 ; free physical = 11768 ; free virtual = 144023
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2664.117 ; gain = 0.000 ; free physical = 11762 ; free virtual = 144017
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc]
Finished Parsing XDC File [/home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/find_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/find_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2831.742 ; gain = 0.000 ; free physical = 11835 ; free virtual = 144091
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2831.742 ; gain = 0.000 ; free physical = 11835 ; free virtual = 144091
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2831.742 ; gain = 696.355 ; free physical = 11811 ; free virtual = 144066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7v2000tflg1925-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2839.746 ; gain = 704.359 ; free physical = 11811 ; free virtual = 144066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property MAX_FANOUT = 16 for stop. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for data[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for reset. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for clock. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for Key[4]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for Data[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for step[31]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for stopped. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_17_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_16_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_15_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_14_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_13_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_12_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_11_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_10_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_9_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_8_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_7_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_6_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_5_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_4_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_3_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_2_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_1_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_0_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for step__0. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_0_in__0[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for stopped__0. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for step0[31]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2839.746 ; gain = 704.359 ; free physical = 11811 ; free virtual = 144066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2839.746 ; gain = 704.359 ; free physical = 11809 ; free virtual = 144066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	              182 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 18    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2160 (col length:60)
BRAMs: 2584 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2839.746 ; gain = 704.359 ; free physical = 11794 ; free virtual = 144054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 2842.746 ; gain = 707.359 ; free physical = 11755 ; free virtual = 144016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 2863.777 ; gain = 728.391 ; free physical = 11748 ; free virtual = 144009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 2863.777 ; gain = 728.391 ; free physical = 11748 ; free virtual = 144009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 3017.590 ; gain = 882.203 ; free physical = 11578 ; free virtual = 143839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 3017.590 ; gain = 882.203 ; free physical = 11578 ; free virtual = 143839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 3017.590 ; gain = 882.203 ; free physical = 11578 ; free virtual = 143839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT3   |     4|
|5     |LUT4   |     4|
|6     |LUT5   |     4|
|7     |LUT6   |    16|
|8     |MUXF7  |     8|
|9     |FDRE   |   259|
|10    |FDSE   |    32|
|11    |IBUF   |    11|
|12    |OBUF   |     6|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 3017.590 ; gain = 882.203 ; free physical = 11578 ; free virtual = 143839
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3017.590 ; gain = 714.578 ; free physical = 11578 ; free virtual = 143839
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 3017.598 ; gain = 882.203 ; free physical = 11578 ; free virtual = 143839
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3017.598 ; gain = 0.000 ; free physical = 11578 ; free virtual = 143839
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc]
Finished Parsing XDC File [/home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3025.594 ; gain = 0.000 ; free physical = 11715 ; free virtual = 143976
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5c3e1e57
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:24 . Memory (MB): peak = 3025.594 ; gain = 1652.711 ; free physical = 11715 ; free virtual = 143976
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2545.745; main = 2489.825; forked = 322.109
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3821.148; main = 3025.598; forked = 909.367
# write_checkpoint -force /home/azureuser/btreeBlock/verilog/find/vivado/dcp/synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3057.609 ; gain = 0.000 ; free physical = 11715 ; free virtual = 143976
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3057.609 ; gain = 0.000 ; free physical = 11715 ; free virtual = 143976
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3057.609 ; gain = 0.000 ; free physical = 11715 ; free virtual = 143976
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3057.609 ; gain = 0.000 ; free physical = 11715 ; free virtual = 143976
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3057.609 ; gain = 0.000 ; free physical = 11715 ; free virtual = 143976
Wrote Device Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3057.609 ; gain = 0.000 ; free physical = 11715 ; free virtual = 143978
Write Physdb Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3057.609 ; gain = 0.000 ; free physical = 11715 ; free virtual = 143978
INFO: [Common 17-1381] The checkpoint '/home/azureuser/btreeBlock/verilog/find/vivado/dcp/synth.dcp' has been generated.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3057.609 ; gain = 0.000 ; free physical = 11702 ; free virtual = 143963

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13a2074a6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3500.117 ; gain = 442.508 ; free physical = 11407 ; free virtual = 143668

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 13a2074a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 13a2074a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369
Phase 1 Initialization | Checksum: 13a2074a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 13a2074a6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 13a2074a6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369
Phase 2 Timer Update And Timing Data Collection | Checksum: 13a2074a6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1ef0b976d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369
Retarget | Checksum: 1ef0b976d
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1c4ce65b1

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369
Constant propagation | Checksum: 1c4ce65b1
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 164 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369
Phase 5 Sweep | Checksum: 2a08eb4a6

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369
Sweep | Checksum: 2a08eb4a6
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 59 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2a08eb4a6

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369
BUFG optimization | Checksum: 2a08eb4a6
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2a08eb4a6

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369
Shift Register Optimization | Checksum: 2a08eb4a6
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2a08eb4a6

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369
Post Processing Netlist | Checksum: 2a08eb4a6
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 28b03b48a

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369
Phase 9.2 Verifying Netlist Connectivity | Checksum: 28b03b48a

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369
Phase 9 Finalization | Checksum: 28b03b48a

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |             164  |                                              0  |
|  Sweep                        |               0  |              59  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 28b03b48a

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 28b03b48a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 28b03b48a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369
Ending Netlist Obfuscation Task | Checksum: 28b03b48a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 3771.055 ; gain = 713.445 ; free physical = 11108 ; free virtual = 143369
# write_checkpoint -force /home/azureuser/btreeBlock/verilog/find/vivado/dcp/opt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143369
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143370
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143370
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143371
Write Physdb Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11108 ; free virtual = 143371
INFO: [Common 17-1381] The checkpoint '/home/azureuser/btreeBlock/verilog/find/vivado/dcp/opt.dcp' has been generated.
# report_bus_skew -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/bus_skew.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_clock_interaction -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/clock_interaction.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_control_sets -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11089 ; free virtual = 143350
# report_cdc -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/cdc.rpt
INFO: [Timing 38-91] UpdateTimingParams: No interconnect No Cell Dly, Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-314] The report_cdc command only analyzes and reports clock domain crossing paths where clocks have been defined on both source and destination sides. Ports with no input delay constraint are skipped. Please run check_timing to verify there are no missing clock definitions in your design, nor any unconstrained input port.
# report_design_analysis -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/design_analysis.rpt
INFO: [Implflow 30-839]  
# report_drc -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/drc.rpt
Command: report_drc -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/azureuser/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/azureuser/btreeBlock/verilog/find/vivado/reports/drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11066 ; free virtual = 143327
# report_high_fanout_nets -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/high_fanout_nets.rpt
report_high_fanout_nets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11066 ; free virtual = 143327
# report_methodology -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/methodology.rpt
Command: report_methodology -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/methodology.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/azureuser/btreeBlock/verilog/find/vivado/reports/methodology.rpt.
report_methodology completed successfully
# report_power -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/power.rpt
Command: report_power -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing_summary -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/statement/9/timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_utilization -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/utilization.rpt
# place_design -directive AltSpreadLogic_high
Command: place_design -directive AltSpreadLogic_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'AltSpreadLogic_high' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11096 ; free virtual = 143357
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d78b5076

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11096 ; free virtual = 143357
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11096 ; free virtual = 143357

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 167c5ca2c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11073 ; free virtual = 143334

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 256851ad3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11073 ; free virtual = 143334

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 256851ad3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11073 ; free virtual = 143334
Phase 1 Placer Initialization | Checksum: 256851ad3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3771.055 ; gain = 0.000 ; free physical = 11073 ; free virtual = 143334

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2394c68eb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3774.066 ; gain = 3.012 ; free physical = 11073 ; free virtual = 143334

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1cdcf2336

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3774.066 ; gain = 3.012 ; free physical = 11073 ; free virtual = 143334

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1cdcf2336

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3774.066 ; gain = 3.012 ; free physical = 11073 ; free virtual = 143334

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1b543338b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3817.895 ; gain = 46.840 ; free physical = 10978 ; free virtual = 143239

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1b543338b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3817.895 ; gain = 46.840 ; free physical = 10978 ; free virtual = 143239

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3817.895 ; gain = 0.000 ; free physical = 10978 ; free virtual = 143239

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 26ca88e94

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3817.895 ; gain = 46.840 ; free physical = 10976 ; free virtual = 143237
Phase 2.5 Global Place Phase2 | Checksum: 1d2d94ce6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3817.895 ; gain = 46.840 ; free physical = 10959 ; free virtual = 143219
Phase 2 Global Placement | Checksum: 1d2d94ce6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3817.895 ; gain = 46.840 ; free physical = 10959 ; free virtual = 143219

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ccb4a733

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3817.895 ; gain = 46.840 ; free physical = 10959 ; free virtual = 143219

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a2d89fbd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3817.895 ; gain = 46.840 ; free physical = 10959 ; free virtual = 143219

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2490c039e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3817.895 ; gain = 46.840 ; free physical = 10958 ; free virtual = 143219

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dad10563

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3817.895 ; gain = 46.840 ; free physical = 10958 ; free virtual = 143219

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 21b56de69

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3932.105 ; gain = 161.051 ; free physical = 10841 ; free virtual = 143102

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 130fbac56

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3932.105 ; gain = 161.051 ; free physical = 10841 ; free virtual = 143102

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18ab6ae07

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3932.105 ; gain = 161.051 ; free physical = 10841 ; free virtual = 143102
Phase 3 Detail Placement | Checksum: 18ab6ae07

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3932.105 ; gain = 161.051 ; free physical = 10841 ; free virtual = 143102

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bb426bcd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=96.736 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e4ef7eb7

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3940.043 ; gain = 0.000 ; free physical = 10837 ; free virtual = 143098
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 17e3134e4

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3940.043 ; gain = 0.000 ; free physical = 10837 ; free virtual = 143098
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bb426bcd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3940.043 ; gain = 168.988 ; free physical = 10837 ; free virtual = 143098

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=96.736. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1630d8f1b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3940.043 ; gain = 168.988 ; free physical = 10837 ; free virtual = 143098

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=96.736. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1630d8f1b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3940.043 ; gain = 168.988 ; free physical = 10837 ; free virtual = 143098

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3940.043 ; gain = 168.988 ; free physical = 10837 ; free virtual = 143098
Phase 4.1 Post Commit Optimization | Checksum: 1630d8f1b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3940.043 ; gain = 168.988 ; free physical = 10837 ; free virtual = 143098

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1630d8f1b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3940.043 ; gain = 168.988 ; free physical = 10837 ; free virtual = 143098

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1630d8f1b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3940.043 ; gain = 168.988 ; free physical = 10837 ; free virtual = 143098
Phase 4.3 Placer Reporting | Checksum: 1630d8f1b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3940.043 ; gain = 168.988 ; free physical = 10837 ; free virtual = 143098

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3940.043 ; gain = 0.000 ; free physical = 10837 ; free virtual = 143098

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3940.043 ; gain = 168.988 ; free physical = 10837 ; free virtual = 143098
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15f491952

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3940.043 ; gain = 168.988 ; free physical = 10837 ; free virtual = 143098
Ending Placer Task | Checksum: c6f45b07

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3940.043 ; gain = 168.988 ; free physical = 10837 ; free virtual = 143098
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3940.043 ; gain = 168.988 ; free physical = 10837 ; free virtual = 143098
# write_checkpoint -force /home/azureuser/btreeBlock/verilog/find/vivado/dcp/place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3940.043 ; gain = 0.000 ; free physical = 10837 ; free virtual = 143098
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3940.043 ; gain = 0.000 ; free physical = 10837 ; free virtual = 143098
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3940.043 ; gain = 0.000 ; free physical = 10837 ; free virtual = 143098
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3940.043 ; gain = 0.000 ; free physical = 10837 ; free virtual = 143099
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3940.043 ; gain = 0.000 ; free physical = 10837 ; free virtual = 143099
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3940.043 ; gain = 0.000 ; free physical = 10837 ; free virtual = 143100
Write Physdb Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3940.043 ; gain = 0.000 ; free physical = 10837 ; free virtual = 143100
INFO: [Common 17-1381] The checkpoint '/home/azureuser/btreeBlock/verilog/find/vivado/dcp/place.dcp' has been generated.
# route_design -directive Quick
Command: route_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Quick'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 143ae887 ConstDB: 0 ShapeSum: 3d2909dd RouteDB: 759068a3
