nohup: ignoring input
=================================================================================
 adder 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2373.250038743019, gates: 768, depth: 193
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//adder.lib; read_verilog /tmp/M4NV66G502.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//adder.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/M4NV66G502.v
Parsing Verilog input from `/tmp/M4NV66G502.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bd487653e2
CPU: user 0.07s system 0.01s, MEM: 22.01 MB total, 15.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 768, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('XNOR2X1', 252), ('INVX1', 128), ('AOI21X1', 96), ('OAI21X1', 95), ('NAND2X1', 63), ('NOR2X1', 34), ('NOR3X1', 32), ('OR2X2', 32), ('NAND3X1', 31), ('XOR2X1', 4), ('AND2X2', 1)]
creating networkx graph with  1025  nodes
created networkx graph with  1025  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.06824469566345215
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.14973044395446777
loadDataAndPreprocess done. time esclaped:  0.1497669219970703
originalArea= 2373.2501000000066
initial AstranArea= 2373.2501000000066
dealing with pattern# ADDER_G0_454_455 with 125 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G0_454_455 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2089.8154079914093, gates: 640, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G0_454_455.lib; read_verilog /tmp/C7DNI497KK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G0_454_455.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/C7DNI497KK.v
Parsing Verilog input from `/tmp/C7DNI497KK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9881caebe3
CPU: user 0.06s system 0.00s, MEM: 21.26 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 7% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 640, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVX1', 128), ('ADDER_G0_454_455', 128), ('AOI21X1', 96), ('OAI21X1', 96), ('NAND2X1', 62), ('NOR2X1', 35), ('NOR3X1', 33), ('NAND3X1', 31), ('OR2X2', 31)]
creating networkx graph with  897  nodes
created networkx graph with  897  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.4509997367858887
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.5069942474365234
loadDataAndPreprocess done. time esclaped:  1.5070197582244873
current AstranArea= 2089.8153999999854
>>> choose the cluster ADDER_G0_454_455!

dealing with pattern# ADDER_G1_1_439 with 63 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G1_1_439 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2052.961011171341, gates: 608, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G1_1_439.lib; read_verilog /tmp/52JOUK0VBL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G1_1_439.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/52JOUK0VBL.v
Parsing Verilog input from `/tmp/52JOUK0VBL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2275f9b47a
CPU: user 0.05s system 0.01s, MEM: 21.00 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G0_454_455', 128), ('INVX1', 96), ('OAI21X1', 96), ('AOI21X1', 64), ('NAND2X1', 62), ('NOR2X1', 35), ('NOR3X1', 33), ('ADDER_G1_1_439', 32), ('NAND3X1', 31), ('OR2X2', 31)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.1985535621643066
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.3071513175964355
loadDataAndPreprocess done. time esclaped:  2.3071980476379395
current AstranArea= 2052.960999999985
>>> choose the cluster ADDER_G1_1_439!

dealing with pattern# ADDER_G2_0_605 with 33 clusters ( size = 3 )
>>> : Synthesis pattern# ADDER_G2_0_605 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2003.8090031147003, gates: 608, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G2_0_605.lib; read_verilog /tmp/USHD628I5R.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G2_0_605.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/USHD628I5R.v
Parsing Verilog input from `/tmp/USHD628I5R.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b11c2615da
CPU: user 0.05s system 0.01s, MEM: 21.00 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVX1', 96), ('OAI21X1', 96), ('ADDER_G2_0_605', 96), ('AOI21X1', 64), ('NAND2X1', 62), ('NOR2X1', 35), ('NOR3X1', 33), ('ADDER_G1_1_439', 32), ('ADDER_G0_454_455', 32), ('NAND3X1', 31), ('OR2X2', 31)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.0166027545928955
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.0611860752105713
loadDataAndPreprocess done. time esclaped:  3.0612130165100098
current AstranArea= 2003.8089999999897
>>> choose the cluster ADDER_G2_0_605!

dealing with pattern# ADDER_G3_1_604 with 63 clusters ( size = 4 )
dealing with pattern# ADDER_G3_0_411 with 32 clusters ( size = 3 )
>>> : Synthesis pattern# ADDER_G3_0_411 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2003.8090031147003, gates: 608, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G3_0_411.lib; read_verilog /tmp/ONDTKAD0H4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G3_0_411.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ONDTKAD0H4.v
Parsing Verilog input from `/tmp/ONDTKAD0H4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2ada9dbf3a
CPU: user 0.06s system 0.00s, MEM: 21.00 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVX1', 96), ('OAI21X1', 96), ('ADDER_G2_0_605', 96), ('AOI21X1', 64), ('NAND2X1', 62), ('NOR2X1', 35), ('NOR3X1', 33), ('ADDER_G1_1_439', 32), ('ADDER_G0_454_455', 32), ('NAND3X1', 31), ('OR2X2', 31)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.704207181930542
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.819091796875
loadDataAndPreprocess done. time esclaped:  3.8191416263580322
current AstranArea= 2003.8089999999897
>>> area increased after remapping!

dealing with pattern# ADDER_G3_72_74 with 32 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G3_72_74 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2473.454311966896, gates: 828, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G3_72_74.lib; read_verilog /tmp/AWFHABY7X1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G3_72_74.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AWFHABY7X1.v
Parsing Verilog input from `/tmp/AWFHABY7X1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7100d1b19b
CPU: user 0.07s system 0.01s, MEM: 22.92 MB total, 16.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 828, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVX1', 190), ('ADDER_G2_0_605', 127), ('ADDER_G3_72_74', 126), ('ADDER_G1_1_439', 125), ('NAND2X1', 123), ('OAI21X1', 64), ('NAND3X1', 63), ('NOR2X1', 4), ('AOI21X1', 2), ('NOR3X1', 1), ('OR2X2', 1), ('ADDER_G0_454_455', 1), ('AND2X2', 1)]
creating networkx graph with  1085  nodes
created networkx graph with  1085  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.412506341934204
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.453144550323486
loadDataAndPreprocess done. time esclaped:  4.453176259994507
current AstranArea= 2473.4542999999785
>>> area increased after remapping!

dealing with pattern# ADDER_G3_0_410 with 32 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G3_0_410 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2003.8090031147003, gates: 608, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G3_0_410.lib; read_verilog /tmp/FZABRMLTY6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G3_0_410.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FZABRMLTY6.v
Parsing Verilog input from `/tmp/FZABRMLTY6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0ef239f398
CPU: user 0.06s system 0.00s, MEM: 21.00 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVX1', 96), ('OAI21X1', 96), ('ADDER_G2_0_605', 96), ('AOI21X1', 64), ('NAND2X1', 62), ('NOR2X1', 35), ('NOR3X1', 33), ('ADDER_G1_1_439', 32), ('ADDER_G0_454_455', 32), ('NAND3X1', 31), ('OR2X2', 31)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.0008697509765625
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.0448994636535645
loadDataAndPreprocess done. time esclaped:  5.044938802719116
current AstranArea= 2003.8089999999897
>>> area increased after remapping!

dealing with pattern# ADDER_G3_69_70_420 with 31 clusters ( size = 4 )
>>> : Synthesis pattern# ADDER_G3_69_70_420 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 1643.5192241668701, gates: 261, depth: 129
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G3_69_70_420.lib; read_verilog /tmp/1XG5JMQW1Z.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G3_69_70_420.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1XG5JMQW1Z.v
Parsing Verilog input from `/tmp/1XG5JMQW1Z.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d8e36c3d55
CPU: user 0.03s system 0.01s, MEM: 18.27 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 261, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G2_0_605', 128), ('ADDER_G3_69_70_420', 127), ('INVX1', 4), ('AOI21X1', 2)]
creating networkx graph with  518  nodes
created networkx graph with  518  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.611765146255493
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.6134419441223145
loadDataAndPreprocess done. time esclaped:  5.613468408584595
current AstranArea= 1643.519199999994
>>> choose the cluster ADDER_G3_69_70_420!

dealing with pattern# ADDER_G4_1_134 with 2 clusters ( size = 4 )
saveArea= 729.7309000000125  /  30.748166828266875 %
=================================================================================
 arbiter 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18243.098580121994, gates: 6958, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//arbiter.lib; read_verilog /tmp/06D7V2G5OE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//arbiter.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/06D7V2G5OE.v
Parsing Verilog input from `/tmp/06D7V2G5OE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 68d385fdc7
CPU: user 0.58s system 0.02s, MEM: 77.29 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6958, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2754), ('AOI21X1', 2688), ('INVX1', 651), ('NAND2X1', 257), ('PI', 256), ('NAND3X1', 218), ('NOR3X1', 197), ('NOR2X1', 190), ('AND2X2', 3)]
creating networkx graph with  7214  nodes
created networkx graph with  7214  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.8759584426879883
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.5244669914245605
loadDataAndPreprocess done. time esclaped:  2.524531364440918
originalArea= 18243.09890000138
initial AstranArea= 18243.09890000138
dealing with pattern# ARBITER_G0_3_755_6683 with 2693 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G0_3_755_6683 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18747.09633421898, gates: 6872, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G0_3_755_6683.lib; read_verilog /tmp/N65AY1O6EB.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G0_3_755_6683.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/N65AY1O6EB.v
Parsing Verilog input from `/tmp/N65AY1O6EB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 22c456690b
CPU: user 0.57s system 0.03s, MEM: 77.23 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6872, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2560), ('INVX1', 387), ('ARBITER_G0_3_755_6683', 383), ('NOR2X1', 269), ('PI', 256), ('NAND2X1', 173), ('NOR3X1', 148), ('NAND3X1', 136), ('OR2X2', 128)]
creating networkx graph with  7128  nodes
created networkx graph with  7128  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  8.142632961273193
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.642533779144287
loadDataAndPreprocess done. time esclaped:  9.64258337020874
current AstranArea= 18747.096600001336
>>> area increased after remapping!

dealing with pattern# ARBITER_G0_3_6683 with 2693 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G0_3_6683 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18242.88548028469, gates: 6958, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G0_3_6683.lib; read_verilog /tmp/XRNA68HNKI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G0_3_6683.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XRNA68HNKI.v
Parsing Verilog input from `/tmp/XRNA68HNKI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5dd6ea15f2
CPU: user 0.58s system 0.02s, MEM: 77.36 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6958, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 651), ('NAND2X1', 258), ('PI', 256), ('NAND3X1', 217), ('NOR3X1', 198), ('NOR2X1', 190), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7214  nodes
created networkx graph with  7214  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.689568042755127
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  13.225515842437744
loadDataAndPreprocess done. time esclaped:  13.225565671920776
current AstranArea= 18242.88580000138
>>> choose the cluster ARBITER_G0_3_6683!

dealing with pattern# ARBITER_G1_3_756_6683 with 2691 clusters ( size = 3 )
dealing with pattern# ARBITER_G1_3_6683 with 2691 clusters ( size = 2 )
dealing with pattern# ARBITER_G1_7_9 with 2691 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G1_7_9 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18242.88548028469, gates: 6958, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G1_7_9.lib; read_verilog /tmp/E4X25V6FJE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G1_7_9.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/E4X25V6FJE.v
Parsing Verilog input from `/tmp/E4X25V6FJE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fcd8224b47
CPU: user 0.58s system 0.02s, MEM: 77.36 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6958, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 651), ('NAND2X1', 258), ('PI', 256), ('NAND3X1', 217), ('NOR3X1', 198), ('NOR2X1', 190), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7214  nodes
created networkx graph with  7214  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  19.12243366241455
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  21.167781114578247
loadDataAndPreprocess done. time esclaped:  21.167832136154175
current AstranArea= 18242.88580000138
>>> area increased after remapping!

dealing with pattern# ARBITER_G1_0_769 with 398 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G1_0_769 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18240.15588080883, gates: 6954, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G1_0_769.lib; read_verilog /tmp/IPMUA0IAHS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G1_0_769.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IPMUA0IAHS.v
Parsing Verilog input from `/tmp/IPMUA0IAHS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cc7bcf04da
CPU: user 0.59s system 0.03s, MEM: 77.21 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6954, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 647), ('NAND2X1', 258), ('PI', 256), ('NAND3X1', 213), ('NOR3X1', 198), ('NOR2X1', 190), ('ARBITER_G1_0_769', 4), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7210  nodes
created networkx graph with  7210  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  23.622808933258057
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  25.252104997634888
loadDataAndPreprocess done. time esclaped:  25.25214672088623
current AstranArea= 18240.156200001387
>>> choose the cluster ARBITER_G1_0_769!

dealing with pattern# ARBITER_G2_3_756_6683 with 2691 clusters ( size = 3 )
dealing with pattern# ARBITER_G2_3_6683 with 2691 clusters ( size = 2 )
dealing with pattern# ARBITER_G2_7_9 with 2691 clusters ( size = 2 )
dealing with pattern# ARBITER_G2_0_769 with 393 clusters ( size = 2 )
dealing with pattern# ARBITER_G2_0_424 with 261 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G2_0_424 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# ARBITER_G2_0_769_770 with 255 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G2_0_769_770 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18159.428005576134, gates: 6822, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G2_0_769_770.lib; read_verilog /tmp/91C8XH7K93.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G2_0_769_770.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/91C8XH7K93.v
Parsing Verilog input from `/tmp/91C8XH7K93.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: caf206e828
CPU: user 0.58s system 0.04s, MEM: 76.52 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6822, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 516), ('NAND2X1', 257), ('PI', 256), ('NAND3X1', 210), ('NOR2X1', 189), ('ARBITER_G2_0_769_770', 135), ('NOR3X1', 67), ('ARBITER_G1_0_769', 4), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7078  nodes
created networkx graph with  7078  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  31.297863245010376
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  33.20213317871094
loadDataAndPreprocess done. time esclaped:  33.20217990875244
current AstranArea= 18159.428300001382
>>> choose the cluster ARBITER_G2_0_769_770!

dealing with pattern# ARBITER_G3_0_170_6738 with 2691 clusters ( size = 3 )
dealing with pattern# ARBITER_G3_4_6559 with 2691 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_0_1013 with 2691 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_2_6 with 387 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_2_6_7 with 255 clusters ( size = 3 )
dealing with pattern# ARBITER_G3_2_3_6 with 194 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G3_2_3_6 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18159.044105768204, gates: 6821, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G3_2_3_6.lib; read_verilog /tmp/K4N0MYW7F0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G3_2_3_6.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/K4N0MYW7F0.v
Parsing Verilog input from `/tmp/K4N0MYW7F0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 42f9f1954e
CPU: user 0.57s system 0.04s, MEM: 76.52 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6821, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 515), ('NAND2X1', 257), ('PI', 256), ('NAND3X1', 210), ('NOR2X1', 189), ('ARBITER_G2_0_769_770', 135), ('NOR3X1', 67), ('AND2X2', 3), ('ARBITER_G1_0_769', 3), ('ARBITER_G0_3_6683', 1), ('ARBITER_G3_2_3_6', 1)]
creating networkx graph with  7077  nodes
created networkx graph with  7077  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  39.173569440841675
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  40.935537338256836
loadDataAndPreprocess done. time esclaped:  40.93560528755188
current AstranArea= 18159.044400001385
>>> choose the cluster ARBITER_G3_2_3_6!

dealing with pattern# ARBITER_G4_0_170_6738 with 2691 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_4_6559 with 2691 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_0_1013 with 2691 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_2_6 with 387 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_2_6_7 with 255 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_2_3_6 with 194 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_0_1 with 130 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G4_0_1 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18445.827377915382, gates: 6824, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G4_0_1.lib; read_verilog /tmp/DLM3ETH8A8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G4_0_1.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DLM3ETH8A8.v
Parsing Verilog input from `/tmp/DLM3ETH8A8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f16b2dc7ba
CPU: user 0.59s system 0.04s, MEM: 76.46 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6824, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2688), ('AOI21X1', 2688), ('INVX1', 512), ('ARBITER_G2_0_769_770', 387), ('NAND2X1', 257), ('PI', 256), ('ARBITER_G4_0_1', 137), ('AND2X2', 128), ('NOR3X1', 20), ('OR2X2', 4), ('ARBITER_G1_0_769', 3)]
creating networkx graph with  7080  nodes
created networkx graph with  7080  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  46.963189363479614
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  48.09239721298218
loadDataAndPreprocess done. time esclaped:  48.0924437046051
current AstranArea= 18445.827600001463
>>> area increased after remapping!

dealing with pattern# ARBITER_G4_2_3_6_7 with 128 clusters ( size = 4 )
dealing with pattern# ARBITER_G4_7_420_421 with 128 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G4_7_420_421 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18159.044105768204, gates: 6821, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G4_7_420_421.lib; read_verilog /tmp/LTFCD5ZR40.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G4_7_420_421.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LTFCD5ZR40.v
Parsing Verilog input from `/tmp/LTFCD5ZR40.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7deb0dbb81
CPU: user 0.58s system 0.06s, MEM: 76.52 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6821, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 515), ('NAND2X1', 257), ('PI', 256), ('NAND3X1', 210), ('NOR2X1', 189), ('ARBITER_G2_0_769_770', 135), ('NOR3X1', 67), ('AND2X2', 3), ('ARBITER_G1_0_769', 3), ('ARBITER_G0_3_6683', 1), ('ARBITER_G3_2_3_6', 1)]
creating networkx graph with  7077  nodes
created networkx graph with  7077  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  50.44869875907898
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  51.95665216445923
loadDataAndPreprocess done. time esclaped:  51.95669412612915
current AstranArea= 18159.044400001385
>>> area increased after remapping!

dealing with pattern# ARBITER_G4_6_7 with 128 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G4_6_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 17799.444200515747, gates: 6755, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G4_6_7.lib; read_verilog /tmp/MNFNYUIXJP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G4_6_7.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MNFNYUIXJP.v
Parsing Verilog input from `/tmp/MNFNYUIXJP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e7d89c761d
CPU: user 0.57s system 0.03s, MEM: 75.95 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6755, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2687), ('OAI21X1', 2665), ('NAND2X1', 449), ('INVX1', 447), ('PI', 256), ('ARBITER_G4_6_7', 232), ('NAND3X1', 189), ('NOR2X1', 61), ('ARBITER_G0_3_6683', 24), ('OR2X2', 1)]
creating networkx graph with  7011  nodes
created networkx graph with  7011  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  54.66636347770691
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  55.67375349998474
loadDataAndPreprocess done. time esclaped:  55.67379832267761
current AstranArea= 17799.444500001402
>>> choose the cluster ARBITER_G4_6_7!

saveArea= 443.6543999999776  /  2.4319026193512774 %
=================================================================================
 bar 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5426.515814304352, gates: 2283, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//bar.lib; read_verilog /tmp/QWB0CFDE31.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//bar.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QWB0CFDE31.v
Parsing Verilog input from `/tmp/QWB0CFDE31.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cc0a658042
CPU: user 0.18s system 0.00s, MEM: 35.27 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2283, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 612), ('OAI21X1', 536), ('AOI21X1', 392), ('NAND3X1', 307), ('INVX1', 164), ('NOR3X1', 155), ('PI', 135), ('NOR2X1', 112), ('AND2X2', 5)]
creating networkx graph with  2418  nodes
created networkx graph with  2418  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.20017337799072266
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.5909368991851807
loadDataAndPreprocess done. time esclaped:  0.5909790992736816
originalArea= 5426.515900000057
initial AstranArea= 5426.515900000057
dealing with pattern# BAR_G0_3_339 with 326 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_3_339 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5451.975540876389, gates: 2154, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_3_339.lib; read_verilog /tmp/3AX5MIZ0FD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_3_339.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3AX5MIZ0FD.v
Parsing Verilog input from `/tmp/3AX5MIZ0FD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6e39719619
CPU: user 0.15s system 0.02s, MEM: 34.47 MB total, 28.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2154, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 520), ('AOI21X1', 364), ('BAR_G0_3_339', 343), ('OAI21X1', 286), ('NAND3X1', 225), ('NOR3X1', 154), ('PI', 135), ('NOR2X1', 109), ('AND2X2', 64), ('OR2X2', 49), ('INVX1', 40)]
creating networkx graph with  2289  nodes
created networkx graph with  2289  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.189302682876587
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.082024097442627
loadDataAndPreprocess done. time esclaped:  3.0820679664611816
current AstranArea= 5451.975600000048
>>> area increased after remapping!

dealing with pattern# BAR_G0_9_337 with 202 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_9_337 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5493.276222586632, gates: 2264, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_9_337.lib; read_verilog /tmp/AU2SG733X7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_9_337.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AU2SG733X7.v
Parsing Verilog input from `/tmp/AU2SG733X7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3cc58c5a39
CPU: user 0.18s system 0.01s, MEM: 35.25 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2264, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 570), ('OAI21X1', 405), ('NAND3X1', 392), ('AOI21X1', 370), ('BAR_G0_9_337', 158), ('PI', 135), ('INVX1', 123), ('NOR3X1', 108), ('NOR2X1', 64), ('OR2X2', 53), ('AND2X2', 21)]
creating networkx graph with  2399  nodes
created networkx graph with  2399  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.995427131652832
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.677919149398804
loadDataAndPreprocess done. time esclaped:  4.677966594696045
current AstranArea= 5493.276300000065
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1735 with 184 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_1735 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5449.214615106583, gates: 2289, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_0_1735.lib; read_verilog /tmp/J4TQGP57RH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_0_1735.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J4TQGP57RH.v
Parsing Verilog input from `/tmp/J4TQGP57RH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f226942713
CPU: user 0.17s system 0.01s, MEM: 35.44 MB total, 29.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2289, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 614), ('OAI21X1', 536), ('AOI21X1', 395), ('NAND3X1', 295), ('INVX1', 164), ('NOR3X1', 158), ('PI', 135), ('NOR2X1', 112), ('BAR_G0_0_1735', 8), ('AND2X2', 7)]
creating networkx graph with  2424  nodes
created networkx graph with  2424  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.5198814868927
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.089829921722412
loadDataAndPreprocess done. time esclaped:  6.089876413345337
current AstranArea= 5449.214700000057
>>> area increased after remapping!

dealing with pattern# BAR_G0_3_4_339 with 128 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G0_3_4_339 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 6012.274919629097, gates: 2472, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_3_4_339.lib; read_verilog /tmp/5VVYGEN3OH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_3_4_339.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5VVYGEN3OH.v
Parsing Verilog input from `/tmp/5VVYGEN3OH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4c6029c12d
CPU: user 0.18s system 0.01s, MEM: 36.96 MB total, 30.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2472, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 576), ('AOI21X1', 451), ('NAND3X1', 422), ('OAI21X1', 399), ('INVX1', 185), ('PI', 135), ('NOR3X1', 120), ('BAR_G0_3_4_339', 118), ('NOR2X1', 85), ('OR2X2', 63), ('AND2X2', 53)]
creating networkx graph with  2607  nodes
created networkx graph with  2607  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.9660749435424805
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  7.543392181396484
loadDataAndPreprocess done. time esclaped:  7.543441534042358
current AstranArea= 6012.275000000042
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1742 with 120 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_1742 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5633.453227162361, gates: 2249, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_0_1742.lib; read_verilog /tmp/XTS0C1B3AU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_0_1742.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XTS0C1B3AU.v
Parsing Verilog input from `/tmp/XTS0C1B3AU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1f2a1a3bc1
CPU: user 0.19s system 0.01s, MEM: 35.13 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2249, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 616), ('OAI21X1', 407), ('NAND2X1', 376), ('NOR3X1', 307), ('PI', 135), ('NOR2X1', 133), ('BAR_G0_0_1742', 129), ('INVX1', 109), ('AND2X2', 91), ('NAND3X1', 67), ('OR2X2', 14)]
creating networkx graph with  2384  nodes
created networkx graph with  2384  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  8.384540319442749
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.808053255081177
loadDataAndPreprocess done. time esclaped:  8.80810260772705
current AstranArea= 5633.453300000055
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1758 with 115 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_1758 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5866.5564057827, gates: 2449, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_0_1758.lib; read_verilog /tmp/DL576LUW90.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_0_1758.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DL576LUW90.v
Parsing Verilog input from `/tmp/DL576LUW90.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8d14efb005
CPU: user 0.18s system 0.01s, MEM: 36.65 MB total, 30.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2449, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 590), ('OAI21X1', 482), ('AOI21X1', 419), ('NAND3X1', 401), ('INVX1', 180), ('NOR3X1', 143), ('PI', 135), ('NOR2X1', 92), ('AND2X2', 55), ('OR2X2', 51), ('BAR_G0_0_1758', 36)]
creating networkx graph with  2584  nodes
created networkx graph with  2584  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  9.681333780288696
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  10.293078660964966
loadDataAndPreprocess done. time esclaped:  10.293136596679688
current AstranArea= 5866.556500000075
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_166 with 104 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_166 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 6050.115006804466, gates: 2515, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_0_166.lib; read_verilog /tmp/WWMHOZIQ5M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_0_166.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WWMHOZIQ5M.v
Parsing Verilog input from `/tmp/WWMHOZIQ5M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 07796867c2
CPU: user 0.19s system 0.01s, MEM: 37.23 MB total, 30.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2515, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 597), ('NAND2X1', 568), ('NAND3X1', 490), ('AOI21X1', 251), ('INVX1', 195), ('PI', 135), ('BAR_G0_0_166', 126), ('AND2X2', 100), ('OR2X2', 77), ('NOR2X1', 56), ('NOR3X1', 55)]
creating networkx graph with  2650  nodes
created networkx graph with  2650  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.186753511428833
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  11.762526750564575
loadDataAndPreprocess done. time esclaped:  11.76257061958313
current AstranArea= 6050.115100000059
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1099 with 97 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_1099 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# BAR_G0_0_1742_1743 with 93 clusters ( size = 3 )
dealing with pattern# BAR_G0_0_167 with 74 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_167 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5466.648221373558, gates: 2259, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_0_167.lib; read_verilog /tmp/OSK7J8CPSI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_0_167.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OSK7J8CPSI.v
Parsing Verilog input from `/tmp/OSK7J8CPSI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 92a883db79
CPU: user 0.17s system 0.00s, MEM: 35.17 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2259, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 554), ('OAI21X1', 539), ('NAND3X1', 361), ('AOI21X1', 273), ('INVX1', 147), ('PI', 135), ('BAR_G0_0_167', 131), ('NOR3X1', 119), ('NOR2X1', 67), ('AND2X2', 48), ('OR2X2', 20)]
creating networkx graph with  2394  nodes
created networkx graph with  2394  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  13.218088865280151
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  13.567634344100952
loadDataAndPreprocess done. time esclaped:  13.567678689956665
current AstranArea= 5466.648300000062
>>> area increased after remapping!

dealing with pattern# BAR_G0_12_13_14 with 69 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G0_12_13_14 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4845.120800852776, gates: 1526, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_12_13_14.lib; read_verilog /tmp/EIQKB1R5ZN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_12_13_14.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/EIQKB1R5ZN.v
Parsing Verilog input from `/tmp/EIQKB1R5ZN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9bdd29e9ae
CPU: user 0.12s system 0.02s, MEM: 29.31 MB total, 23.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1526, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 672), ('NAND2X1', 253), ('AOI21X1', 223), ('PI', 135), ('NOR3X1', 100), ('OAI21X1', 96), ('NAND3X1', 68), ('OR2X2', 52), ('NOR2X1', 31), ('INVX1', 20), ('AND2X2', 11)]
creating networkx graph with  1661  nodes
created networkx graph with  1661  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  14.466707944869995
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  14.73029637336731
loadDataAndPreprocess done. time esclaped:  14.7303466796875
current AstranArea= 4845.120699999907
>>> choose the cluster BAR_G0_12_13_14!

dealing with pattern# BAR_G1_35_139 with 134 clusters ( size = 2 )
dealing with pattern# BAR_G1_134_734 with 65 clusters ( size = 4 )
dealing with pattern# BAR_G1_143_193 with 49 clusters ( size = 2 )
dealing with pattern# BAR_G1_35_371 with 48 clusters ( size = 2 )
dealing with pattern# BAR_G1_41_273 with 37 clusters ( size = 2 )
dealing with pattern# BAR_G1_134_1155 with 34 clusters ( size = 2 )
dealing with pattern# BAR_G1_36_37 with 28 clusters ( size = 2 )
dealing with pattern# BAR_G1_36_41_273 with 20 clusters ( size = 3 )
dealing with pattern# BAR_G1_35_37 with 16 clusters ( size = 2 )
dealing with pattern# BAR_G1_35_36_371 with 14 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G1_35_36_371 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5060.711507797241, gates: 1620, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G1_35_36_371.lib; read_verilog /tmp/VWJPPYT2FD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G1_35_36_371.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VWJPPYT2FD.v
Parsing Verilog input from `/tmp/VWJPPYT2FD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9564e7537f
CPU: user 0.12s system 0.02s, MEM: 29.87 MB total, 23.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1620, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 692), ('NAND2X1', 274), ('AOI21X1', 157), ('OAI21X1', 136), ('PI', 135), ('NAND3X1', 83), ('INVX1', 72), ('NOR3X1', 71), ('AND2X2', 53), ('OR2X2', 34), ('NOR2X1', 29), ('BAR_G1_35_36_371', 19)]
creating networkx graph with  1755  nodes
created networkx graph with  1755  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  15.670618057250977
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  15.791237592697144
loadDataAndPreprocess done. time esclaped:  15.791300296783447
current AstranArea= 5060.711399999889
>>> area increased after remapping!

dealing with pattern# BAR_G1_40_42 with 13 clusters ( size = 2 )
dealing with pattern# BAR_G1_35_36_37 with 10 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G1_35_36_37 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4967.068749427795, gates: 1476, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G1_35_36_37.lib; read_verilog /tmp/A69TZ6QFWL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G1_35_36_37.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/A69TZ6QFWL.v
Parsing Verilog input from `/tmp/A69TZ6QFWL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e9cc2f1bb4
CPU: user 0.12s system 0.01s, MEM: 28.89 MB total, 22.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1476, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 729), ('NAND2X1', 173), ('BAR_G1_35_36_37', 142), ('PI', 135), ('AOI21X1', 118), ('OAI21X1', 113), ('INVX1', 77), ('NAND3X1', 62), ('OR2X2', 40), ('NOR2X1', 9), ('AND2X2', 9), ('NOR3X1', 4)]
creating networkx graph with  1611  nodes
created networkx graph with  1611  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  16.770509481430054
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  16.852389574050903
loadDataAndPreprocess done. time esclaped:  16.852421045303345
current AstranArea= 4967.068599999919
>>> area increased after remapping!

dealing with pattern# BAR_G1_163_435_443_444 with 9 clusters ( size = 4 )
dealing with pattern# BAR_G1_36_531_532 with 7 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G1_36_531_532 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4920.27351474762, gates: 1534, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G1_36_531_532.lib; read_verilog /tmp/UD7O99EOQN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G1_36_531_532.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UD7O99EOQN.v
Parsing Verilog input from `/tmp/UD7O99EOQN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8004ad2305
CPU: user 0.12s system 0.01s, MEM: 29.49 MB total, 23.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1534, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 683), ('NAND2X1', 261), ('AOI21X1', 153), ('PI', 135), ('NAND3X1', 98), ('OAI21X1', 87), ('BAR_G1_36_531_532', 74), ('NOR3X1', 66), ('OR2X2', 36), ('AND2X2', 34), ('INVX1', 21), ('NOR2X1', 21)]
creating networkx graph with  1669  nodes
created networkx graph with  1669  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  17.720981121063232
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  17.923718452453613
loadDataAndPreprocess done. time esclaped:  17.923763513565063
current AstranArea= 4920.273399999898
>>> area increased after remapping!

dealing with pattern# BAR_G1_36_41_539 with 6 clusters ( size = 3 )
dealing with pattern# BAR_G2_35_139 with 134 clusters ( size = 2 )
dealing with pattern# BAR_G2_134_734 with 65 clusters ( size = 4 )
dealing with pattern# BAR_G2_143_193 with 49 clusters ( size = 2 )
dealing with pattern# BAR_G2_35_371 with 48 clusters ( size = 2 )
dealing with pattern# BAR_G2_41_273 with 37 clusters ( size = 2 )
dealing with pattern# BAR_G2_134_1155 with 34 clusters ( size = 2 )
dealing with pattern# BAR_G2_36_37 with 28 clusters ( size = 2 )
dealing with pattern# BAR_G2_36_41_273 with 20 clusters ( size = 3 )
dealing with pattern# BAR_G2_35_37 with 16 clusters ( size = 2 )
dealing with pattern# BAR_G2_35_36_371 with 14 clusters ( size = 3 )
dealing with pattern# BAR_G2_40_42 with 13 clusters ( size = 2 )
dealing with pattern# BAR_G2_35_36_37 with 10 clusters ( size = 3 )
dealing with pattern# BAR_G2_163_435_443_444 with 9 clusters ( size = 4 )
dealing with pattern# BAR_G2_36_531_532 with 7 clusters ( size = 3 )
dealing with pattern# BAR_G2_36_41_539 with 6 clusters ( size = 3 )
dealing with pattern# BAR_G3_35_139 with 134 clusters ( size = 2 )
dealing with pattern# BAR_G3_134_734 with 65 clusters ( size = 4 )
dealing with pattern# BAR_G3_143_193 with 49 clusters ( size = 2 )
dealing with pattern# BAR_G3_35_371 with 48 clusters ( size = 2 )
dealing with pattern# BAR_G3_41_273 with 37 clusters ( size = 2 )
dealing with pattern# BAR_G3_134_1155 with 34 clusters ( size = 2 )
dealing with pattern# BAR_G3_36_37 with 28 clusters ( size = 2 )
dealing with pattern# BAR_G3_36_41_273 with 20 clusters ( size = 3 )
dealing with pattern# BAR_G3_35_37 with 16 clusters ( size = 2 )
dealing with pattern# BAR_G3_35_36_371 with 14 clusters ( size = 3 )
dealing with pattern# BAR_G3_40_42 with 13 clusters ( size = 2 )
dealing with pattern# BAR_G3_35_36_37 with 10 clusters ( size = 3 )
dealing with pattern# BAR_G3_163_435_443_444 with 9 clusters ( size = 4 )
dealing with pattern# BAR_G3_36_531_532 with 7 clusters ( size = 3 )
dealing with pattern# BAR_G3_36_41_539 with 6 clusters ( size = 3 )
dealing with pattern# BAR_G4_35_139 with 134 clusters ( size = 2 )
dealing with pattern# BAR_G4_134_734 with 65 clusters ( size = 4 )
dealing with pattern# BAR_G4_143_193 with 49 clusters ( size = 2 )
dealing with pattern# BAR_G4_35_371 with 48 clusters ( size = 2 )
dealing with pattern# BAR_G4_41_273 with 37 clusters ( size = 2 )
dealing with pattern# BAR_G4_134_1155 with 34 clusters ( size = 2 )
dealing with pattern# BAR_G4_36_37 with 28 clusters ( size = 2 )
dealing with pattern# BAR_G4_36_41_273 with 20 clusters ( size = 3 )
dealing with pattern# BAR_G4_35_37 with 16 clusters ( size = 2 )
dealing with pattern# BAR_G4_35_36_371 with 14 clusters ( size = 3 )
dealing with pattern# BAR_G4_40_42 with 13 clusters ( size = 2 )
dealing with pattern# BAR_G4_35_36_37 with 10 clusters ( size = 3 )
dealing with pattern# BAR_G4_163_435_443_444 with 9 clusters ( size = 4 )
dealing with pattern# BAR_G4_36_531_532 with 7 clusters ( size = 3 )
dealing with pattern# BAR_G4_36_41_539 with 6 clusters ( size = 3 )
saveArea= 581.39520000015  /  10.713968423093425 %
=================================================================================
 cavlc 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 55
[i] area: 1232.3817783594131, gates: 532, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//cavlc.lib; read_verilog /tmp/QS9JFBYBQ1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//cavlc.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QS9JFBYBQ1.v
Parsing Verilog input from `/tmp/QS9JFBYBQ1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 75e0d8c3db
CPU: user 0.04s system 0.01s, MEM: 20.13 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 532, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 139), ('NAND3X1', 128), ('OAI21X1', 96), ('AOI21X1', 73), ('INVX1', 52), ('NOR3X1', 17), ('NOR2X1', 16), ('PI', 10), ('AND2X2', 4), ('OR2X2', 4), ('XNOR2X1', 2), ('XOR2X1', 1)]
creating networkx graph with  542  nodes
created networkx graph with  542  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.06194591522216797
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.18663263320922852
loadDataAndPreprocess done. time esclaped:  0.18667864799499512
originalArea= 1232.3818000000028
initial AstranArea= 1232.3818000000028
dealing with pattern# CAVLC_G0_0_24 with 130 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G0_0_24 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 55
[i] area: 1227.2218798398972, gates: 523, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//CAVLC_G0_0_24.lib; read_verilog /tmp/NE99KPPQBL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//CAVLC_G0_0_24.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NE99KPPQBL.v
Parsing Verilog input from `/tmp/NE99KPPQBL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8d37aa423c
CPU: user 0.05s system 0.01s, MEM: 20.11 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 523, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 140), ('NAND3X1', 116), ('OAI21X1', 95), ('AOI21X1', 74), ('INVX1', 43), ('NOR3X1', 17), ('NOR2X1', 16), ('CAVLC_G0_0_24', 11), ('PI', 10), ('AND2X2', 5), ('OR2X2', 3), ('XNOR2X1', 2), ('XOR2X1', 1)]
creating networkx graph with  533  nodes
created networkx graph with  533  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  56.84814643859863
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  56.958696126937866
loadDataAndPreprocess done. time esclaped:  56.95872759819031
current AstranArea= 1227.2219000000025
>>> choose the cluster CAVLC_G0_0_24!

dealing with pattern# CAVLC_G1_0_24 with 106 clusters ( size = 2 )
dealing with pattern# CAVLC_G1_0_63 with 98 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G1_0_63 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 54
[i] area: 1224.9216836690903, gates: 519, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//CAVLC_G1_0_63.lib; read_verilog /tmp/HMBVEXL62L.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//CAVLC_G1_0_63.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HMBVEXL62L.v
Parsing Verilog input from `/tmp/HMBVEXL62L.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 549853f54b
CPU: user 0.05s system 0.01s, MEM: 20.10 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 519, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 133), ('AOI21X1', 87), ('NAND3X1', 86), ('OAI21X1', 80), ('INVX1', 40), ('NOR3X1', 34), ('CAVLC_G1_0_63', 22), ('NOR2X1', 19), ('CAVLC_G0_0_24', 13), ('PI', 10), ('XNOR2X1', 3), ('XOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  529  nodes
created networkx graph with  529  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  111.97640180587769
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  112.19854068756104
loadDataAndPreprocess done. time esclaped:  112.1985924243927
current AstranArea= 1224.9217000000015
>>> choose the cluster CAVLC_G1_0_63!

dealing with pattern# CAVLC_G2_0_56 with 101 clusters ( size = 2 )
dealing with pattern# CAVLC_G2_0_97 with 68 clusters ( size = 2 )
dealing with pattern# CAVLC_G2_3_6 with 47 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G2_3_6 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 54
[i] area: 1193.5312863588333, gates: 490, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//CAVLC_G2_3_6.lib; read_verilog /tmp/TAZBKMQGTI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//CAVLC_G2_3_6.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TAZBKMQGTI.v
Parsing Verilog input from `/tmp/TAZBKMQGTI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8996ce54f3
CPU: user 0.04s system 0.01s, MEM: 19.83 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 82% 2x read_verilog (0 sec), 10% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 490, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 104), ('NAND2X1', 95), ('OAI21X1', 79), ('AOI21X1', 63), ('CAVLC_G2_3_6', 44), ('INVX1', 30), ('CAVLC_G1_0_63', 28), ('NOR3X1', 17), ('NOR2X1', 13), ('CAVLC_G0_0_24', 11), ('PI', 10), ('XNOR2X1', 3), ('AND2X2', 1), ('XOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  500  nodes
created networkx graph with  500  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  167.37796926498413
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  167.4612331390381
loadDataAndPreprocess done. time esclaped:  167.4612603187561
current AstranArea= 1193.5312999999996
>>> choose the cluster CAVLC_G2_3_6!

dealing with pattern# CAVLC_G3_0_22 with 77 clusters ( size = 2 )
dealing with pattern# CAVLC_G3_0_58 with 77 clusters ( size = 2 )
dealing with pattern# CAVLC_G3_0_175 with 34 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G3_0_175 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 54
[i] area: 1190.2030860185623, gates: 487, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//CAVLC_G3_0_175.lib; read_verilog /tmp/WTYHUB86E6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//CAVLC_G3_0_175.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WTYHUB86E6.v
Parsing Verilog input from `/tmp/WTYHUB86E6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e5e655d87c
CPU: user 0.05s system 0.00s, MEM: 19.82 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 487, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 103), ('NAND2X1', 94), ('OAI21X1', 77), ('AOI21X1', 67), ('CAVLC_G2_3_6', 35), ('INVX1', 29), ('CAVLC_G1_0_63', 25), ('NOR3X1', 18), ('NOR2X1', 13), ('CAVLC_G0_0_24', 11), ('PI', 10), ('CAVLC_G3_0_175', 9), ('XNOR2X1', 3), ('AND2X2', 1), ('XOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  497  nodes
created networkx graph with  497  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  222.52527046203613
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  222.72164297103882
loadDataAndPreprocess done. time esclaped:  222.7216899394989
current AstranArea= 1190.2030999999995
>>> choose the cluster CAVLC_G3_0_175!

dealing with pattern# CAVLC_G4_0_22 with 77 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_0_57 with 77 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_0_173 with 32 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_0_152 with 27 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G4_0_152 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 54
[i] area: 1187.728886127472, gates: 483, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//CAVLC_G4_0_152.lib; read_verilog /tmp/8GQ93A8XNJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//CAVLC_G4_0_152.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8GQ93A8XNJ.v
Parsing Verilog input from `/tmp/8GQ93A8XNJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 23aae86b80
CPU: user 0.04s system 0.01s, MEM: 19.82 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 10% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 483, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 99), ('NAND2X1', 92), ('OAI21X1', 79), ('AOI21X1', 64), ('CAVLC_G2_3_6', 32), ('INVX1', 26), ('CAVLC_G1_0_63', 24), ('NOR3X1', 22), ('NOR2X1', 14), ('CAVLC_G0_0_24', 10), ('PI', 10), ('CAVLC_G4_0_152', 8), ('CAVLC_G3_0_175', 7), ('XNOR2X1', 3), ('AND2X2', 1), ('XOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  493  nodes
created networkx graph with  493  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  278.214111328125
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  278.2953248023987
loadDataAndPreprocess done. time esclaped:  278.2953543663025
current AstranArea= 1187.7289000000003
>>> choose the cluster CAVLC_G4_0_152!

saveArea= 44.652900000002546  /  3.623300830960214 %
=================================================================================
 ctrl 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 237.46579587459564, gates: 103, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//ctrl.lib; read_verilog /tmp/FUOP0SPXUH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//ctrl.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FUOP0SPXUH.v
Parsing Verilog input from `/tmp/FUOP0SPXUH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b21781c328
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 61% 2x read_verilog (0 sec), 28% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 104, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 22), ('NAND2X1', 21), ('INVX1', 18), ('NAND3X1', 14), ('NOR3X1', 10), ('OAI21X1', 9), ('PI', 7), ('NOR2X1', 6), ('const_1', 1), ('AND2X2', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  111  nodes
created networkx graph with  111  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.019016504287719727
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.040296316146850586
loadDataAndPreprocess done. time esclaped:  0.040323734283447266
originalArea= 237.4657999999999
initial AstranArea= 237.4657999999999
dealing with pattern# CTRL_G0_1_13 with 21 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_1_13 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 238.23439621925354, gates: 102, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_1_13.lib; read_verilog /tmp/F7VT8AF758.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_1_13.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/F7VT8AF758.v
Parsing Verilog input from `/tmp/F7VT8AF758.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 248a3ebe3c
CPU: user 0.01s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 62% 2x read_verilog (0 sec), 29% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 103, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 22), ('NAND2X1', 21), ('INVX1', 17), ('NAND3X1', 12), ('OAI21X1', 9), ('NOR3X1', 9), ('PI', 7), ('NOR2X1', 5), ('CTRL_G0_1_13', 3), ('OR2X2', 2), ('const_1', 1), ('AND2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  110  nodes
created networkx graph with  110  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.9489684104919434
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.0726783275604248
loadDataAndPreprocess done. time esclaped:  1.0727272033691406
current AstranArea= 238.23439999999988
>>> area increased after remapping!

dealing with pattern# CTRL_G0_1_21 with 15 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_1_21 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 243.95139622688293, gates: 107, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_1_21.lib; read_verilog /tmp/3LMEOLBR1P.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_1_21.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3LMEOLBR1P.v
Parsing Verilog input from `/tmp/3LMEOLBR1P.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c421390566
CPU: user 0.02s system 0.00s, MEM: 16.46 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 66% 2x read_verilog (0 sec), 25% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 108, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 21), ('INVX1', 19), ('AOI21X1', 19), ('NAND3X1', 17), ('OAI21X1', 10), ('PI', 7), ('NOR3X1', 6), ('NOR2X1', 6), ('CTRL_G0_1_21', 5), ('AND2X2', 2), ('const_1', 1), ('XOR2X1', 1), ('XNOR2X1', 1)]
creating networkx graph with  115  nodes
created networkx graph with  115  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.9244885444641113
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.9458670616149902
loadDataAndPreprocess done. time esclaped:  1.945894479751587
current AstranArea= 243.9513999999999
>>> area increased after remapping!

dealing with pattern# CTRL_G0_1_12_13 with 11 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G0_1_12_13 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 238.40439581871033, gates: 104, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_1_12_13.lib; read_verilog /tmp/J45JI2QV17.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_1_12_13.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J45JI2QV17.v
Parsing Verilog input from `/tmp/J45JI2QV17.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6b080f3498
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 63% 2x read_verilog (0 sec), 27% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 105, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 22), ('NAND2X1', 21), ('INVX1', 19), ('NAND3X1', 15), ('OAI21X1', 9), ('NOR3X1', 9), ('PI', 7), ('NOR2X1', 6), ('const_1', 1), ('AND2X2', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  112  nodes
created networkx graph with  112  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.8070340156555176
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.826587438583374
loadDataAndPreprocess done. time esclaped:  2.8266119956970215
current AstranArea= 238.40439999999987
>>> area increased after remapping!

dealing with pattern# CTRL_G0_1_57 with 11 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_1_57 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# CTRL_G0_1_44 with 9 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_1_44 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 241.5194959640503, gates: 103, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_1_44.lib; read_verilog /tmp/C32D0DUSHI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_1_44.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/C32D0DUSHI.v
Parsing Verilog input from `/tmp/C32D0DUSHI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 616eb8955a
CPU: user 0.02s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 65% 2x read_verilog (0 sec), 26% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 104, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 20), ('INVX1', 18), ('AOI21X1', 15), ('NAND3X1', 15), ('NOR3X1', 13), ('OAI21X1', 11), ('PI', 7), ('NOR2X1', 4), ('CTRL_G0_1_44', 3), ('const_1', 1), ('XOR2X1', 1), ('AND2X2', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  111  nodes
created networkx graph with  111  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.016406536102295
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.036319017410278
loadDataAndPreprocess done. time esclaped:  4.0363452434539795
current AstranArea= 241.51949999999988
>>> area increased after remapping!

dealing with pattern# CTRL_G0_1_68_69 with 6 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G0_1_68_69 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 241.00789666175842, gates: 101, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_1_68_69.lib; read_verilog /tmp/TR226BF5GC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_1_68_69.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TR226BF5GC.v
Parsing Verilog input from `/tmp/TR226BF5GC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c35268908b
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 62% 2x read_verilog (0 sec), 27% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 102, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 21), ('AOI21X1', 21), ('INVX1', 15), ('NAND3X1', 11), ('OAI21X1', 10), ('NOR3X1', 9), ('PI', 7), ('NOR2X1', 5), ('CTRL_G0_1_68_69', 4), ('OR2X2', 3), ('const_1', 1), ('AND2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  109  nodes
created networkx graph with  109  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.9013402462005615
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.92145562171936
loadDataAndPreprocess done. time esclaped:  4.9214842319488525
current AstranArea= 241.00789999999986
>>> area increased after remapping!

dealing with pattern# CTRL_G0_11_51 with 6 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_11_51 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 235.4185961484909, gates: 102, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_11_51.lib; read_verilog /tmp/LO045L8YG6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_11_51.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LO045L8YG6.v
Parsing Verilog input from `/tmp/LO045L8YG6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d3c226c5cf
CPU: user 0.02s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 62% 2x read_verilog (0 sec), 29% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 103, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 21), ('AOI21X1', 20), ('INVX1', 18), ('NAND3X1', 15), ('NOR3X1', 11), ('OAI21X1', 8), ('PI', 7), ('NOR2X1', 5), ('CTRL_G0_11_51', 3), ('const_1', 1), ('XNOR2X1', 1)]
creating networkx graph with  110  nodes
created networkx graph with  110  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.829697132110596
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.8497583866119385
loadDataAndPreprocess done. time esclaped:  5.849784851074219
current AstranArea= 235.41859999999988
>>> choose the cluster CTRL_G0_11_51!

dealing with pattern# CTRL_G1_1_13 with 21 clusters ( size = 2 )
dealing with pattern# CTRL_G1_1_21 with 16 clusters ( size = 2 )
dealing with pattern# CTRL_G1_1_57 with 12 clusters ( size = 2 )
dealing with pattern# CTRL_G1_1_12_13 with 9 clusters ( size = 3 )
dealing with pattern# CTRL_G1_1_44 with 9 clusters ( size = 2 )
dealing with pattern# CTRL_G1_1_2_93 with 6 clusters ( size = 3 )
dealing with pattern# CTRL_G1_2_4_67 with 6 clusters ( size = 3 )
dealing with pattern# CTRL_G1_1_68_69 with 6 clusters ( size = 3 )
dealing with pattern# CTRL_G1_11_51 with 5 clusters ( size = 2 )
dealing with pattern# CTRL_G1_2_64 with 5 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G1_2_64 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 236.14409613609314, gates: 102, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G1_2_64.lib; read_verilog /tmp/RQP3A79VB1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G1_2_64.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RQP3A79VB1.v
Parsing Verilog input from `/tmp/RQP3A79VB1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 807722ab9a
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 66% 2x read_verilog (0 sec), 24% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 103, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 20), ('AOI21X1', 19), ('INVX1', 18), ('NAND3X1', 17), ('NOR3X1', 10), ('OAI21X1', 8), ('PI', 7), ('NOR2X1', 4), ('CTRL_G1_2_64', 2), ('CTRL_G0_11_51', 2), ('const_1', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  110  nodes
created networkx graph with  110  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.8365867137908936
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.85783314704895
loadDataAndPreprocess done. time esclaped:  6.857861042022705
current AstranArea= 236.1440999999999
>>> area increased after remapping!

dealing with pattern# CTRL_G1_1_2_64 with 4 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G1_1_2_64 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 236.31569719314575, gates: 99, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G1_1_2_64.lib; read_verilog /tmp/JYI12RT486.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G1_1_2_64.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JYI12RT486.v
Parsing Verilog input from `/tmp/JYI12RT486.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e51c7d3d64
CPU: user 0.02s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 63% 2x read_verilog (0 sec), 26% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 100, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 21), ('AOI21X1', 18), ('NAND3X1', 16), ('INVX1', 15), ('NOR3X1', 11), ('PI', 7), ('OAI21X1', 6), ('CTRL_G1_1_2_64', 4), ('NOR2X1', 4), ('CTRL_G0_11_51', 3), ('const_1', 1), ('XNOR2X1', 1)]
creating networkx graph with  107  nodes
created networkx graph with  107  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.882372140884399
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  7.900249242782593
loadDataAndPreprocess done. time esclaped:  7.900292873382568
current AstranArea= 236.3156999999999
>>> area increased after remapping!

dealing with pattern# CTRL_G1_4_67 with 4 clusters ( size = 2 )
dealing with pattern# CTRL_G1_68_69 with 4 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G1_68_69 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 231.15539622306824, gates: 98, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G1_68_69.lib; read_verilog /tmp/MA2424RZXP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G1_68_69.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MA2424RZXP.v
Parsing Verilog input from `/tmp/MA2424RZXP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ba04a02ba7
CPU: user 0.03s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 64% 2x read_verilog (0 sec), 26% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 99, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 20), ('CTRL_G1_68_69', 15), ('INVX1', 14), ('AOI21X1', 14), ('NAND3X1', 12), ('OAI21X1', 11), ('PI', 7), ('CTRL_G0_11_51', 5), ('NOR2X1', 4), ('const_1', 1), ('NOR3X1', 1), ('XOR2X1', 1), ('XNOR2X1', 1)]
creating networkx graph with  106  nodes
created networkx graph with  106  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  8.797876596450806
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.815183639526367
loadDataAndPreprocess done. time esclaped:  8.81520938873291
current AstranArea= 231.15539999999996
>>> choose the cluster CTRL_G1_68_69!

dealing with pattern# CTRL_G2_1_21 with 16 clusters ( size = 2 )
dealing with pattern# CTRL_G2_1_75 with 15 clusters ( size = 3 )
dealing with pattern# CTRL_G2_1_13 with 15 clusters ( size = 2 )
dealing with pattern# CTRL_G2_1_12_13 with 9 clusters ( size = 3 )
dealing with pattern# CTRL_G2_1_43 with 6 clusters ( size = 2 )
dealing with pattern# CTRL_G2_1_6 with 5 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G2_1_6 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 231.15539622306824, gates: 98, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G2_1_6.lib; read_verilog /tmp/AXTQKISRDJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G2_1_6.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AXTQKISRDJ.v
Parsing Verilog input from `/tmp/AXTQKISRDJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d0b7bf4d8d
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 65% 2x read_verilog (0 sec), 25% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 99, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 20), ('CTRL_G1_68_69', 15), ('INVX1', 14), ('AOI21X1', 14), ('NAND3X1', 12), ('OAI21X1', 11), ('PI', 7), ('CTRL_G0_11_51', 5), ('NOR2X1', 4), ('const_1', 1), ('NOR3X1', 1), ('XOR2X1', 1), ('XNOR2X1', 1)]
creating networkx graph with  106  nodes
created networkx graph with  106  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  9.786223888397217
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.803869009017944
loadDataAndPreprocess done. time esclaped:  9.803894758224487
current AstranArea= 231.15539999999996
>>> area increased after remapping!

dealing with pattern# CTRL_G2_1_3_85 with 4 clusters ( size = 4 )
dealing with pattern# CTRL_G2_4_66 with 4 clusters ( size = 2 )
dealing with pattern# CTRL_G2_1_12_26_48 with 3 clusters ( size = 4 )
>>> : Synthesis pattern# CTRL_G2_1_12_26_48 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 230.68609619140625, gates: 98, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G2_1_12_26_48.lib; read_verilog /tmp/YQN8SUEQMG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G2_1_12_26_48.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YQN8SUEQMG.v
Parsing Verilog input from `/tmp/YQN8SUEQMG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bf11fafa45
CPU: user 0.01s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 65% 2x read_verilog (0 sec), 26% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 99, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 20), ('CTRL_G1_68_69', 15), ('INVX1', 14), ('AOI21X1', 14), ('NAND3X1', 13), ('OAI21X1', 11), ('PI', 7), ('CTRL_G0_11_51', 5), ('NOR2X1', 4), ('const_1', 1), ('XOR2X1', 1), ('XNOR2X1', 1)]
creating networkx graph with  106  nodes
created networkx graph with  106  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  10.744696140289307
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  10.761586666107178
loadDataAndPreprocess done. time esclaped:  10.761616230010986
current AstranArea= 230.68609999999995
>>> choose the cluster CTRL_G2_1_12_26_48!

dealing with pattern# CTRL_G3_1_59 with 17 clusters ( size = 2 )
dealing with pattern# CTRL_G3_1_3 with 17 clusters ( size = 2 )
dealing with pattern# CTRL_G3_2_74 with 16 clusters ( size = 3 )
dealing with pattern# CTRL_G3_1_14_59 with 12 clusters ( size = 3 )
dealing with pattern# CTRL_G3_2_17 with 7 clusters ( size = 2 )
dealing with pattern# CTRL_G3_2_15_85 with 4 clusters ( size = 4 )
dealing with pattern# CTRL_G3_2_14_76 with 4 clusters ( size = 3 )
dealing with pattern# CTRL_G3_2_22 with 4 clusters ( size = 2 )
dealing with pattern# CTRL_G3_2_76 with 4 clusters ( size = 2 )
dealing with pattern# CTRL_G3_3_4 with 4 clusters ( size = 2 )
dealing with pattern# CTRL_G3_4_8_15_67 with 3 clusters ( size = 4 )
dealing with pattern# CTRL_G3_5_6_28 with 3 clusters ( size = 3 )
dealing with pattern# CTRL_G3_1_64 with 3 clusters ( size = 3 )
dealing with pattern# CTRL_G3_1_2_3 with 3 clusters ( size = 3 )
dealing with pattern# CTRL_G3_13_51 with 3 clusters ( size = 2 )
dealing with pattern# CTRL_G3_9_10 with 3 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G3_9_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 229.15089643001556, gates: 96, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G3_9_10.lib; read_verilog /tmp/VSR9V51GO9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G3_9_10.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VSR9V51GO9.v
Parsing Verilog input from `/tmp/VSR9V51GO9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1923ea87e9
CPU: user 0.02s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 61% 2x read_verilog (0 sec), 28% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 97, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 19), ('NAND3X1', 14), ('CTRL_G1_68_69', 14), ('INVX1', 12), ('OAI21X1', 11), ('AOI21X1', 10), ('PI', 7), ('CTRL_G3_9_10', 5), ('NOR2X1', 5), ('CTRL_G0_11_51', 4), ('const_1', 1), ('XOR2X1', 1), ('XNOR2X1', 1)]
creating networkx graph with  104  nodes
created networkx graph with  104  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.882906436920166
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  11.902078628540039
loadDataAndPreprocess done. time esclaped:  11.902106046676636
current AstranArea= 229.15089999999995
>>> choose the cluster CTRL_G3_9_10!

dealing with pattern# CTRL_G4_1_58 with 19 clusters ( size = 2 )
dealing with pattern# CTRL_G4_1_16_58 with 13 clusters ( size = 3 )
dealing with pattern# CTRL_G4_2_72 with 13 clusters ( size = 3 )
dealing with pattern# CTRL_G4_1_3 with 13 clusters ( size = 2 )
dealing with pattern# CTRL_G4_2_18 with 7 clusters ( size = 2 )
dealing with pattern# CTRL_G4_2_21 with 5 clusters ( size = 2 )
dealing with pattern# CTRL_G4_3_4 with 4 clusters ( size = 2 )
dealing with pattern# CTRL_G4_4_8_13_65 with 3 clusters ( size = 4 )
dealing with pattern# CTRL_G4_4_16_71 with 3 clusters ( size = 4 )
dealing with pattern# CTRL_G4_1_62 with 3 clusters ( size = 3 )
dealing with pattern# CTRL_G4_2_16_74 with 3 clusters ( size = 3 )
dealing with pattern# CTRL_G4_15_50 with 3 clusters ( size = 2 )
dealing with pattern# CTRL_G4_2_74 with 3 clusters ( size = 2 )
dealing with pattern# CTRL_G4_8_75 with 3 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G4_8_75 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 234.82599592208862, gates: 95, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G4_8_75.lib; read_verilog /tmp/W8US90CAXA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G4_8_75.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/W8US90CAXA.v
Parsing Verilog input from `/tmp/W8US90CAXA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9ea164bb55
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 60% 2x read_verilog (0 sec), 29% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 96, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 20), ('CTRL_G1_68_69', 16), ('NAND2X1', 10), ('INVX1', 10), ('AOI21X1', 10), ('NOR2X1', 9), ('NAND3X1', 7), ('PI', 7), ('CTRL_G0_11_51', 5), ('CTRL_G4_8_75', 5), ('CTRL_G3_9_10', 2), ('const_1', 1), ('XNOR2X1', 1)]
creating networkx graph with  103  nodes
created networkx graph with  103  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  12.849393606185913
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  12.864880800247192
loadDataAndPreprocess done. time esclaped:  12.864913702011108
current AstranArea= 234.8259999999999
>>> area increased after remapping!

dealing with pattern# CTRL_G4_5_6_45 with 2 clusters ( size = 3 )
dealing with pattern# CTRL_G4_16_84 with 2 clusters ( size = 3 )
dealing with pattern# CTRL_G4_1_2_3 with 2 clusters ( size = 3 )
dealing with pattern# CTRL_G4_1_28_29 with 2 clusters ( size = 3 )
dealing with pattern# CTRL_G4_8_12 with 2 clusters ( size = 2 )
dealing with pattern# CTRL_G4_53_54 with 2 clusters ( size = 2 )
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................>>> : Synthesis pattern# CTRL_G4_53_54 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 202.8477966785431, gates: 94, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G4_53_54.lib; read_verilog /tmp/D3GK7U3CQH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G4_53_54.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/D3GK7U3CQH.v
Parsing Verilog input from `/tmp/D3GK7U3CQH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ce878f278e
CPU: user 0.02s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 63% 2x read_verilog (0 sec), 27% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 95, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 16), ('NAND3X1', 14), ('CTRL_G1_68_69', 13), ('INVX1', 12), ('OAI21X1', 11), ('AOI21X1', 10), ('PI', 7), ('NOR2X1', 6), ('CTRL_G3_9_10', 5), ('CTRL_G4_53_54', 4), ('CTRL_G0_11_51', 3), ('const_1', 1)]
creating networkx graph with  102  nodes
created networkx graph with  102  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  242.785706281662
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  242.7998445034027
loadDataAndPreprocess done. time esclaped:  242.79986000061035
current AstranArea= 202.84779999999995
>>> choose the cluster CTRL_G4_53_54!

saveArea= 34.61799999999994  /  14.578099246291446 %
=================================================================================
 dec 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 715.2131776809692, gates: 310, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//dec.lib; read_verilog /tmp/0Y5ME5E341.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//dec.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0Y5ME5E341.v
Parsing Verilog input from `/tmp/0Y5ME5E341.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 410d154d0a
CPU: user 0.03s system 0.01s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND2X1', 20), ('NAND3X1', 12), ('NOR3X1', 10), ('INVX1', 8), ('PI', 8)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.03669261932373047
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.0921478271484375
loadDataAndPreprocess done. time esclaped:  0.0921635627746582
originalArea= 715.2131999999983
initial AstranArea= 715.2131999999983
dealing with pattern# DEC_G0_3_7 with 320 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_3_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 718.9675779342651, gates: 312, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G0_3_7.lib; read_verilog /tmp/K73XVTNFL3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G0_3_7.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/K73XVTNFL3.v
Parsing Verilog input from `/tmp/K73XVTNFL3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6cb267dec1
CPU: user 0.03s system 0.01s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 312, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND2X1', 24), ('NOR3X1', 12), ('INVX1', 8), ('NAND3X1', 8), ('PI', 8)]
creating networkx graph with  320  nodes
created networkx graph with  320  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.7243771553039551
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.7910962104797363
loadDataAndPreprocess done. time esclaped:  0.7911133766174316
current AstranArea= 718.9675999999982
>>> area increased after remapping!

dealing with pattern# DEC_G0_0_3_7 with 159 clusters ( size = 3 )
>>> : Synthesis pattern# DEC_G0_0_3_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 715.2131776809692, gates: 310, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G0_0_3_7.lib; read_verilog /tmp/IBELIW19TF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G0_0_3_7.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IBELIW19TF.v
Parsing Verilog input from `/tmp/IBELIW19TF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0159bd5a25
CPU: user 0.04s system 0.00s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND2X1', 20), ('NAND3X1', 12), ('NOR3X1', 10), ('INVX1', 8), ('PI', 8)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.3111519813537598
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.3664088249206543
loadDataAndPreprocess done. time esclaped:  1.366426706314087
current AstranArea= 715.2131999999983
>>> area increased after remapping!

dealing with pattern# DEC_G0_1_2 with 12 clusters ( size = 2 )
dealing with pattern# DEC_G0_0_3 with 10 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_0_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 857.3695833683014, gates: 324, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G0_0_3.lib; read_verilog /tmp/EWVQL24WM0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G0_0_3.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/EWVQL24WM0.v
Parsing Verilog input from `/tmp/EWVQL24WM0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bf1521ce24
CPU: user 0.04s system 0.00s, MEM: 18.14 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 81% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 324, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2X2', 198), ('NOR2X1', 70), ('NOR3X1', 26), ('NAND3X1', 10), ('DEC_G0_0_3', 8), ('PI', 8), ('NAND2X1', 6), ('INVX1', 4), ('OR2X2', 2)]
creating networkx graph with  332  nodes
created networkx graph with  332  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.767909049987793
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.7933130264282227
loadDataAndPreprocess done. time esclaped:  1.793327808380127
current AstranArea= 857.3695999999973
>>> area increased after remapping!

dealing with pattern# DEC_G0_0_102 with 9 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_0_102 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 720.8447771072388, gates: 310, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G0_0_102.lib; read_verilog /tmp/19VOA3SGNI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G0_0_102.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/19VOA3SGNI.v
Parsing Verilog input from `/tmp/19VOA3SGNI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7b00c91c47
CPU: user 0.04s system 0.00s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND3X1', 16), ('NAND2X1', 12), ('INVX1', 8), ('OR2X2', 8), ('PI', 8), ('NOR3X1', 6)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.20188045501709
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.2567644119262695
loadDataAndPreprocess done. time esclaped:  2.2567803859710693
current AstranArea= 720.8447999999981
>>> area increased after remapping!

dealing with pattern# DEC_G0_1_64_65 with 4 clusters ( size = 3 )
dealing with pattern# DEC_G0_1_101 with 3 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_1_101 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 705.7425765991211, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G0_1_101.lib; read_verilog /tmp/L4MKQQCKWC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G0_1_101.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/L4MKQQCKWC.v
Parsing Verilog input from `/tmp/L4MKQQCKWC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d57fe4558f
CPU: user 0.04s system 0.00s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 28), ('PI', 8), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.7356293201446533
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.750053882598877
loadDataAndPreprocess done. time esclaped:  2.7500734329223633
current AstranArea= 705.7425999999982
>>> choose the cluster DEC_G0_1_101!

dealing with pattern# DEC_G1_6_7 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G1_0_164_165 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G1_0_3 with 26 clusters ( size = 2 )
dealing with pattern# DEC_G1_0_1_3 with 6 clusters ( size = 3 )
>>> : Synthesis pattern# DEC_G1_0_1_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 705.7425765991211, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G1_0_1_3.lib; read_verilog /tmp/S2GP32UCZT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G1_0_1_3.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/S2GP32UCZT.v
Parsing Verilog input from `/tmp/S2GP32UCZT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d125c0a55f
CPU: user 0.04s system 0.00s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 28), ('PI', 8), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.21114444732666
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.2257983684539795
loadDataAndPreprocess done. time esclaped:  3.2258143424987793
current AstranArea= 705.7425999999982
>>> area increased after remapping!

dealing with pattern# DEC_G1_0_164 with 2 clusters ( size = 2 )
dealing with pattern# DEC_G2_6_7 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G2_0_164_165 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G2_0_3 with 26 clusters ( size = 2 )
dealing with pattern# DEC_G2_0_1_3 with 6 clusters ( size = 3 )
dealing with pattern# DEC_G2_0_164 with 2 clusters ( size = 2 )
dealing with pattern# DEC_G3_6_7 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G3_0_164_165 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G3_0_3 with 26 clusters ( size = 2 )
dealing with pattern# DEC_G3_0_1_3 with 6 clusters ( size = 3 )
dealing with pattern# DEC_G3_0_164 with 2 clusters ( size = 2 )
dealing with pattern# DEC_G4_6_7 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G4_0_164_165 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G4_0_3 with 26 clusters ( size = 2 )
dealing with pattern# DEC_G4_0_1_3 with 6 clusters ( size = 3 )
dealing with pattern# DEC_G4_0_164 with 2 clusters ( size = 2 )
saveArea= 9.470600000000104  /  1.3241645987518305 %
=================================================================================
 div 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 109675.87715125084, gates: 42220, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//div.lib; read_verilog /tmp/ZD8ZFNK81G.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//div.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZD8ZFNK81G.v
Parsing Verilog input from `/tmp/ZD8ZFNK81G.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1ace2ada85
CPU: user 3.46s system 0.12s, MEM: 354.42 MB total, 345.43 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (3 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 42220, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 12029), ('XNOR2X1', 7303), ('INVX1', 7241), ('AOI21X1', 5458), ('OAI21X1', 5216), ('NAND3X1', 2071), ('NOR2X1', 1619), ('AND2X2', 694), ('NOR3X1', 285), ('XOR2X1', 160), ('OR2X2', 144), ('PI', 128)]
creating networkx graph with  42348  nodes
created networkx graph with  42348  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.8638596534729
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  15.82628059387207
loadDataAndPreprocess done. time esclaped:  15.826336860656738
originalArea= 109675.87930000092
initial AstranArea= 109675.87930000092
dealing with pattern# DIV_G0_202_203 with 11467 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G0_202_203 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 90596.330727458, gates: 30236, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//DIV_G0_202_203.lib; read_verilog /tmp/GYO3J4KT5H.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//DIV_G0_202_203.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/GYO3J4KT5H.v
Parsing Verilog input from `/tmp/GYO3J4KT5H.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1835585b64
CPU: user 2.50s system 0.10s, MEM: 265.23 MB total, 258.79 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 30236, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 6863), ('XNOR2X1', 6347), ('DIV_G0_202_203', 4958), ('AOI21X1', 2431), ('AND2X2', 2176), ('OAI21X1', 1812), ('NAND3X1', 1548), ('INVX1', 1264), ('NOR2X1', 1063), ('XOR2X1', 916), ('OR2X2', 668), ('NOR3X1', 190), ('PI', 128)]
creating networkx graph with  30364  nodes
created networkx graph with  30364  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  46.46070885658264
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  51.379579305648804
loadDataAndPreprocess done. time esclaped:  51.37962198257446
current AstranArea= 90596.33229999118
>>> choose the cluster DIV_G0_202_203!

dealing with pattern# DIV_G1_0_14287 with 2726 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G1_0_14287 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 89406.95687699318, gates: 30419, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//DIV_G1_0_14287.lib; read_verilog /tmp/E4SEJYHYF9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//DIV_G1_0_14287.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/E4SEJYHYF9.v
Parsing Verilog input from `/tmp/E4SEJYHYF9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d0a1bf697b
CPU: user 2.56s system 0.09s, MEM: 266.25 MB total, 259.79 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 30419, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7415), ('XNOR2X1', 5915), ('DIV_G0_202_203', 4969), ('AOI21X1', 2416), ('OAI21X1', 1725), ('NAND3X1', 1482), ('DIV_G1_0_14287', 1469), ('INVX1', 1397), ('XOR2X1', 1344), ('AND2X2', 1247), ('NOR2X1', 845), ('NOR3X1', 194), ('PI', 128), ('OR2X2', 1)]
creating networkx graph with  30547  nodes
created networkx graph with  30547  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  70.5608057975769
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  75.33244609832764
loadDataAndPreprocess done. time esclaped:  75.33249163627625
current AstranArea= 89406.95819999541
>>> choose the cluster DIV_G1_0_14287!

dealing with pattern# DIV_G2_0_14433 with 2924 clusters ( size = 2 )
dealing with pattern# DIV_G2_210_211 with 2795 clusters ( size = 2 )
dealing with pattern# DIV_G2_381_432 with 1977 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G2_381_432 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 87592.23876070976, gates: 29458, depth: 2200
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//DIV_G2_381_432.lib; read_verilog /tmp/JQHWU406P7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//DIV_G2_381_432.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JQHWU406P7.v
Parsing Verilog input from `/tmp/JQHWU406P7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 761a953bd3
CPU: user 2.50s system 0.08s, MEM: 258.56 MB total, 251.97 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 29458, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7091), ('XNOR2X1', 5478), ('DIV_G0_202_203', 5263), ('AOI21X1', 2213), ('XOR2X1', 1718), ('OAI21X1', 1515), ('NAND3X1', 1466), ('DIV_G1_0_14287', 1421), ('INVX1', 1359), ('AND2X2', 1003), ('NOR2X1', 629), ('NOR3X1', 199), ('PI', 128), ('DIV_G2_381_432', 99), ('OR2X2', 4)]
creating networkx graph with  29586  nodes
created networkx graph with  29586  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  93.17969250679016
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  98.69224214553833
loadDataAndPreprocess done. time esclaped:  98.69228219985962
current AstranArea= 87592.2399999969
>>> choose the cluster DIV_G2_381_432!

dealing with pattern# DIV_G3_0_13471 with 3101 clusters ( size = 2 )
dealing with pattern# DIV_G3_179_180 with 2357 clusters ( size = 2 )
dealing with pattern# DIV_G3_346_448 with 1712 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G3_346_448 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 87568.00275444984, gates: 29481, depth: 2200
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//DIV_G3_346_448.lib; read_verilog /tmp/IMQF6WBTA9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//DIV_G3_346_448.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IMQF6WBTA9.v
Parsing Verilog input from `/tmp/IMQF6WBTA9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: be10239f4d
CPU: user 2.41s system 0.09s, MEM: 258.70 MB total, 252.14 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 29481, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7093), ('XNOR2X1', 5485), ('DIV_G0_202_203', 5248), ('AOI21X1', 2223), ('XOR2X1', 1705), ('OAI21X1', 1518), ('NAND3X1', 1464), ('DIV_G1_0_14287', 1444), ('INVX1', 1363), ('AND2X2', 999), ('NOR2X1', 635), ('NOR3X1', 200), ('PI', 128), ('DIV_G3_346_448', 100), ('OR2X2', 4)]
creating networkx graph with  29609  nodes
created networkx graph with  29609  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  116.33795642852783
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  121.8355941772461
loadDataAndPreprocess done. time esclaped:  121.83564043045044
current AstranArea= 87568.00399999699
>>> choose the cluster DIV_G3_346_448!

dealing with pattern# DIV_G4_0_13487 with 3095 clusters ( size = 2 )
dealing with pattern# DIV_G4_179_180 with 2489 clusters ( size = 2 )
dealing with pattern# DIV_G4_346_448 with 1703 clusters ( size = 2 )
dealing with pattern# DIV_G4_378_422 with 1561 clusters ( size = 2 )
dealing with pattern# DIV_G4_0_27247 with 1366 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G4_0_27247 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 87471.42796003819, gates: 29388, depth: 2200
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//DIV_G4_0_27247.lib; read_verilog /tmp/OZWV6VINQ1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//DIV_G4_0_27247.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OZWV6VINQ1.v
Parsing Verilog input from `/tmp/OZWV6VINQ1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 85bf1d284e
CPU: user 2.41s system 0.14s, MEM: 258.08 MB total, 251.52 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 29388, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7067), ('XNOR2X1', 5482), ('DIV_G0_202_203', 5267), ('AOI21X1', 2215), ('XOR2X1', 1715), ('OAI21X1', 1494), ('DIV_G1_0_14287', 1429), ('NAND3X1', 1423), ('INVX1', 1302), ('AND2X2', 982), ('NOR2X1', 649), ('NOR3X1', 195), ('PI', 128), ('DIV_G3_346_448', 99), ('DIV_G4_0_27247', 65), ('OR2X2', 4)]
creating networkx graph with  29516  nodes
created networkx graph with  29516  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  139.70879459381104
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  144.2553915977478
loadDataAndPreprocess done. time esclaped:  144.25544214248657
current AstranArea= 87471.42919999702
>>> choose the cluster DIV_G4_0_27247!

saveArea= 22204.4501000039  /  20.245518195725754 %
=================================================================================
 hyp 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 43
[i] area: 505147.9388023615, gates: 187027, depth: 10749
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//hyp.lib; read_verilog /tmp/Q0UNDT1IH7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//hyp.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Q0UNDT1IH7.v
Parsing Verilog input from `/tmp/Q0UNDT1IH7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b194bb77fc
CPU: user 17.67s system 0.62s, MEM: 1517.99 MB total, 1503.10 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (16 sec), 8% 2x write_blif (1 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 187027, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 50473), ('INVX1', 27624), ('XNOR2X1', 24670), ('OAI21X1', 19605), ('NAND3X1', 18228), ('XOR2X1', 16393), ('AOI21X1', 14767), ('NOR2X1', 8170), ('NOR3X1', 4205), ('OR2X2', 1662), ('AND2X2', 1230), ('PI', 256)]
creating networkx graph with  187283  nodes
created networkx graph with  187283  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  25.373958826065063
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  86.68405532836914
loadDataAndPreprocess done. time esclaped:  86.6841049194336
originalArea= 505059.72139943094
initial AstranArea= 505059.72139943094
dealing with pattern# HYP_G0_4_54564 with 19539 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G0_4_54564 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 42
[i] area: 462672.3318208456, gates: 159776, depth: 10749
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//HYP_G0_4_54564.lib; read_verilog /tmp/6C8FJQT7U9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//HYP_G0_4_54564.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6C8FJQT7U9.v
Parsing Verilog input from `/tmp/6C8FJQT7U9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3f9ddce043
CPU: user 14.19s system 0.50s, MEM: 1320.46 MB total, 1303.31 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (13 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 159776, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 30600), ('XNOR2X1', 23044), ('INVX1', 19338), ('XOR2X1', 18083), ('OAI21X1', 15641), ('NAND3X1', 12958), ('AOI21X1', 11935), ('NOR2X1', 10528), ('HYP_G0_4_54564', 9627), ('NOR3X1', 4226), ('AND2X2', 1939), ('OR2X2', 1857), ('PI', 256)]
creating networkx graph with  160032  nodes
created networkx graph with  160032  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  309.76280879974365
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  355.5404210090637
loadDataAndPreprocess done. time esclaped:  355.54047656059265
current AstranArea= 462598.19259970484
>>> choose the cluster HYP_G0_4_54564!

dealing with pattern# HYP_G1_5_7 with 11505 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G1_5_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 43
[i] area: 446903.3934504986, gates: 150928, depth: 10733
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//HYP_G1_5_7.lib; read_verilog /tmp/4BGEJRYHZG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//HYP_G1_5_7.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4BGEJRYHZG.v
Parsing Verilog input from `/tmp/4BGEJRYHZG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5e17e43a4a
CPU: user 13.47s system 0.51s, MEM: 1266.71 MB total, 1248.15 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (12 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 150928, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 23197), ('INVX1', 21972), ('OAI21X1', 15760), ('XNOR2X1', 13966), ('HYP_G1_5_7', 13525), ('XOR2X1', 12758), ('NAND3X1', 12625), ('AOI21X1', 11613), ('HYP_G0_4_54564', 9814), ('NOR2X1', 7092), ('NOR3X1', 3976), ('OR2X2', 2827), ('AND2X2', 1803), ('PI', 256)]
creating networkx graph with  151184  nodes
created networkx graph with  151184  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  541.0049450397491
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  568.1611640453339
loadDataAndPreprocess done. time esclaped:  568.1612205505371
current AstranArea= 446867.73589951685
>>> choose the cluster HYP_G1_5_7!

dealing with pattern# HYP_G2_7_10 with 8233 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G2_7_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 42
[i] area: 445243.49837195873, gates: 149367, depth: 10733
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//HYP_G2_7_10.lib; read_verilog /tmp/PMKG97H2B6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//HYP_G2_7_10.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PMKG97H2B6.v
Parsing Verilog input from `/tmp/PMKG97H2B6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2be87a6822
CPU: user 12.94s system 0.49s, MEM: 1256.56 MB total, 1237.98 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (12 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 149367, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 23252), ('INVX1', 20513), ('OAI21X1', 14419), ('XNOR2X1', 14180), ('HYP_G1_5_7', 13329), ('XOR2X1', 12944), ('NAND3X1', 12559), ('AOI21X1', 11462), ('HYP_G0_4_54564', 9063), ('NOR2X1', 6989), ('NOR3X1', 3952), ('OR2X2', 2860), ('HYP_G2_7_10', 2142), ('AND2X2', 1703), ('PI', 256)]
creating networkx graph with  149623  nodes
created networkx graph with  149623  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  711.7124676704407
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  741.1935813426971
loadDataAndPreprocess done. time esclaped:  741.1936371326447
current AstranArea= 445209.7178995141
>>> choose the cluster HYP_G2_7_10!

dealing with pattern# HYP_G3_32_33 with 7460 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G3_32_33 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 42
[i] area: 443451.1306965351, gates: 146785, depth: 10733
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//HYP_G3_32_33.lib; read_verilog /tmp/94TC4IWGFM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//HYP_G3_32_33.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/94TC4IWGFM.v
Parsing Verilog input from `/tmp/94TC4IWGFM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1de773eb99
CPU: user 12.90s system 0.52s, MEM: 1240.59 MB total, 1221.84 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (12 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 146785, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 23139), ('INVX1', 18011), ('OAI21X1', 14479), ('XNOR2X1', 14183), ('HYP_G1_5_7', 13284), ('XOR2X1', 12992), ('AOI21X1', 11491), ('NAND3X1', 9976), ('HYP_G0_4_54564', 8960), ('NOR2X1', 7002), ('NOR3X1', 3962), ('OR2X2', 2840), ('HYP_G3_32_33', 2608), ('HYP_G2_7_10', 2135), ('AND2X2', 1723), ('PI', 256)]
creating networkx graph with  147041  nodes
created networkx graph with  147041  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  879.5567219257355
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  908.0788686275482
loadDataAndPreprocess done. time esclaped:  908.0789239406586
current AstranArea= 443406.0866995308
>>> choose the cluster HYP_G3_32_33!

dealing with pattern# HYP_G4_10_2783 with 7409 clusters ( size = 2 )
dealing with pattern# HYP_G4_0_363 with 6710 clusters ( size = 2 )
dealing with pattern# HYP_G4_98_582 with 5654 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G4_98_582 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 42
[i] area: 421038.9982253313, gates: 135468, depth: 10733
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//HYP_G4_98_582.lib; read_verilog /tmp/I11CXWBB9H.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//HYP_G4_98_582.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/I11CXWBB9H.v
Parsing Verilog input from `/tmp/I11CXWBB9H.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a4aad53a37
CPU: user 12.51s system 0.55s, MEM: 1166.52 MB total, 1144.84 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (11 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 135468, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 22721), ('INVX1', 17337), ('OAI21X1', 14302), ('HYP_G4_98_582', 11363), ('HYP_G1_5_7', 10750), ('AOI21X1', 10639), ('NAND3X1', 9576), ('HYP_G0_4_54564', 9092), ('NOR2X1', 7392), ('XNOR2X1', 5500), ('NOR3X1', 3979), ('OR2X2', 2867), ('HYP_G3_32_33', 2745), ('HYP_G2_7_10', 2688), ('XOR2X1', 2651), ('AND2X2', 1866), ('PI', 256)]
creating networkx graph with  135724  nodes
created networkx graph with  135724  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1043.956330537796
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1062.7337560653687
loadDataAndPreprocess done. time esclaped:  1062.7338140010834
current AstranArea= 420999.5798995698
>>> choose the cluster HYP_G4_98_582!

saveArea= 84060.14149986114  /  16.643604298308603 %
=================================================================================
 i2c 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2461.947753548622, gates: 1094, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//i2c.lib; read_verilog /tmp/X8Z6DISR40.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//i2c.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/X8Z6DISR40.v
Parsing Verilog input from `/tmp/X8Z6DISR40.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 71006895f4
CPU: user 0.09s system 0.00s, MEM: 24.91 MB total, 18.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1095, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 248), ('NAND2X1', 225), ('INVX1', 186), ('PI', 147), ('OAI21X1', 119), ('AOI21X1', 106), ('NOR3X1', 104), ('NOR2X1', 60), ('AND2X2', 15), ('BUFX2', 14), ('OR2X2', 14), ('XOR2X1', 2), ('const_1', 1), ('XNOR2X1', 1)]
creating networkx graph with  1242  nodes
created networkx graph with  1242  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.10695791244506836
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.2772836685180664
loadDataAndPreprocess done. time esclaped:  0.2773168087005615
originalArea= 2461.9478000000026
initial AstranArea= 2461.9478000000026
dealing with pattern# I2C_G0_15_66 with 335 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G0_15_66 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2423.0054599046707, gates: 1045, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//I2C_G0_15_66.lib; read_verilog /tmp/UZ1BR103GA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//I2C_G0_15_66.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UZ1BR103GA.v
Parsing Verilog input from `/tmp/UZ1BR103GA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c6852e8a39
CPU: user 0.08s system 0.01s, MEM: 24.57 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1046, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 230), ('NAND3X1', 202), ('PI', 147), ('INVX1', 141), ('OAI21X1', 119), ('NOR3X1', 108), ('AOI21X1', 105), ('NOR2X1', 54), ('I2C_G0_15_66', 44), ('BUFX2', 14), ('OR2X2', 13), ('AND2X2', 12), ('XOR2X1', 3), ('const_1', 1)]
creating networkx graph with  1193  nodes
created networkx graph with  1193  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  8.750456809997559
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.905410528182983
loadDataAndPreprocess done. time esclaped:  8.905439853668213
current AstranArea= 2418.312499999999
>>> choose the cluster I2C_G0_15_66!

dealing with pattern# I2C_G1_15_80 with 254 clusters ( size = 2 )
dealing with pattern# I2C_G1_15_17 with 144 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G1_15_17 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2410.552267432213, gates: 1054, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//I2C_G1_15_17.lib; read_verilog /tmp/CCUBKQ7GOS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//I2C_G1_15_17.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/CCUBKQ7GOS.v
Parsing Verilog input from `/tmp/CCUBKQ7GOS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f1e9442821
CPU: user 0.07s system 0.02s, MEM: 24.72 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1055, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 247), ('NAND3X1', 184), ('PI', 147), ('INVX1', 140), ('NOR3X1', 119), ('OAI21X1', 112), ('AOI21X1', 105), ('I2C_G1_15_17', 45), ('NOR2X1', 38), ('I2C_G0_15_66', 35), ('BUFX2', 14), ('AND2X2', 11), ('XOR2X1', 3), ('const_1', 1), ('OR2X2', 1)]
creating networkx graph with  1202  nodes
created networkx graph with  1202  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  17.235406637191772
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  17.396782875061035
loadDataAndPreprocess done. time esclaped:  17.396811962127686
current AstranArea= 2408.205799999995
>>> choose the cluster I2C_G1_15_17!

dealing with pattern# I2C_G2_15_79 with 237 clusters ( size = 2 )
dealing with pattern# I2C_G2_15_17 with 160 clusters ( size = 2 )
dealing with pattern# I2C_G2_15_21_146 with 86 clusters ( size = 3 )
>>> : Synthesis pattern# I2C_G2_15_21_146 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2406.116268157959, gates: 1048, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//I2C_G2_15_21_146.lib; read_verilog /tmp/BW00HZEFVR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//I2C_G2_15_21_146.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BW00HZEFVR.v
Parsing Verilog input from `/tmp/BW00HZEFVR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8699c5507e
CPU: user 0.08s system 0.01s, MEM: 24.57 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1049, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 244), ('NAND3X1', 186), ('PI', 147), ('INVX1', 136), ('OAI21X1', 113), ('NOR3X1', 113), ('AOI21X1', 106), ('I2C_G1_15_17', 44), ('NOR2X1', 40), ('I2C_G0_15_66', 35), ('BUFX2', 14), ('AND2X2', 9), ('I2C_G2_15_21_146', 4), ('XOR2X1', 3), ('const_1', 1), ('OR2X2', 1)]
creating networkx graph with  1196  nodes
created networkx graph with  1196  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  25.630215406417847
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  25.792731046676636
loadDataAndPreprocess done. time esclaped:  25.792764902114868
current AstranArea= 2403.7697999999955
>>> choose the cluster I2C_G2_15_21_146!

dealing with pattern# I2C_G3_15_78 with 239 clusters ( size = 2 )
dealing with pattern# I2C_G3_15_17 with 162 clusters ( size = 2 )
dealing with pattern# I2C_G3_15_21_145 with 85 clusters ( size = 3 )
dealing with pattern# I2C_G3_94_119 with 63 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G3_94_119 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2400.617968082428, gates: 1033, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//I2C_G3_94_119.lib; read_verilog /tmp/TIID7Z9YTD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//I2C_G3_94_119.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TIID7Z9YTD.v
Parsing Verilog input from `/tmp/TIID7Z9YTD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2510d86918
CPU: user 0.08s system 0.00s, MEM: 24.52 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1034, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 207), ('NAND3X1', 189), ('PI', 147), ('INVX1', 135), ('NOR3X1', 111), ('OAI21X1', 105), ('AOI21X1', 102), ('NOR2X1', 51), ('I2C_G1_15_17', 43), ('I2C_G0_15_66', 33), ('I2C_G3_94_119', 27), ('BUFX2', 14), ('AND2X2', 8), ('I2C_G2_15_21_146', 4), ('XOR2X1', 3), ('const_1', 1), ('OR2X2', 1)]
creating networkx graph with  1181  nodes
created networkx graph with  1181  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  34.02940511703491
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  34.183966636657715
loadDataAndPreprocess done. time esclaped:  34.183998107910156
current AstranArea= 2398.271499999996
>>> choose the cluster I2C_G3_94_119!

dealing with pattern# I2C_G4_15_62 with 248 clusters ( size = 2 )
dealing with pattern# I2C_G4_16_601 with 144 clusters ( size = 2 )
dealing with pattern# I2C_G4_15_16_62 with 85 clusters ( size = 3 )
dealing with pattern# I2C_G4_15_153_154 with 58 clusters ( size = 3 )
>>> : Synthesis pattern# I2C_G4_15_153_154 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2427.4702825546265, gates: 998, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//I2C_G4_15_153_154.lib; read_verilog /tmp/APLUPUA0FN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//I2C_G4_15_153_154.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/APLUPUA0FN.v
Parsing Verilog input from `/tmp/APLUPUA0FN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6df4207fdb
CPU: user 0.08s system 0.01s, MEM: 24.27 MB total, 17.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 999, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 225), ('PI', 147), ('NAND3X1', 133), ('OAI21X1', 122), ('INVX1', 105), ('AOI21X1', 91), ('NOR3X1', 90), ('I2C_G4_15_153_154', 81), ('NOR2X1', 35), ('I2C_G1_15_17', 32), ('I2C_G0_15_66', 32), ('I2C_G3_94_119', 21), ('BUFX2', 14), ('AND2X2', 12), ('XOR2X1', 3), ('const_1', 1), ('OR2X2', 1), ('I2C_G2_15_21_146', 1)]
creating networkx graph with  1146  nodes
created networkx graph with  1146  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  42.346152782440186
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  42.4664580821991
loadDataAndPreprocess done. time esclaped:  42.466482639312744
current AstranArea= 2423.8862999999888
>>> area increased after remapping!

dealing with pattern# I2C_G4_15_1023 with 39 clusters ( size = 3 )
dealing with pattern# I2C_G4_15_1032 with 39 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G4_15_1032 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2396.0111685991287, gates: 1033, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//I2C_G4_15_1032.lib; read_verilog /tmp/905YJ6WSBX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//I2C_G4_15_1032.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/905YJ6WSBX.v
Parsing Verilog input from `/tmp/905YJ6WSBX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f03633c6c5
CPU: user 0.07s system 0.02s, MEM: 24.52 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1034, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 224), ('NAND3X1', 187), ('PI', 147), ('INVX1', 135), ('OAI21X1', 117), ('NOR3X1', 105), ('AOI21X1', 84), ('NOR2X1', 49), ('I2C_G1_15_17', 34), ('I2C_G0_15_66', 34), ('I2C_G3_94_119', 18), ('I2C_G4_15_1032', 18), ('BUFX2', 14), ('AND2X2', 6), ('I2C_G2_15_21_146', 4), ('XNOR2X1', 2), ('const_1', 1), ('OR2X2', 1), ('XOR2X1', 1)]
creating networkx graph with  1181  nodes
created networkx graph with  1181  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  50.25531458854675
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  50.406094551086426
loadDataAndPreprocess done. time esclaped:  50.40612316131592
current AstranArea= 2393.664699999994
>>> choose the cluster I2C_G4_15_1032!

saveArea= 68.28310000000874  /  2.7735397151803407 %
=================================================================================
 int2float 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 420.492791891098, gates: 182, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//int2float.lib; read_verilog /tmp/2ZWFRGB8VK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//int2float.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2ZWFRGB8VK.v
Parsing Verilog input from `/tmp/2ZWFRGB8VK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3787cbaed1
CPU: user 0.03s system 0.00s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 76% 2x read_verilog (0 sec), 17% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 182, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 51), ('NAND2X1', 37), ('OAI21X1', 28), ('AOI21X1', 24), ('INVX1', 23), ('NOR3X1', 12), ('PI', 11), ('NOR2X1', 6), ('XOR2X1', 1)]
creating networkx graph with  193  nodes
created networkx graph with  193  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.029370784759521484
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.058368682861328125
loadDataAndPreprocess done. time esclaped:  0.05838513374328613
originalArea= 420.4928000000002
initial AstranArea= 420.4928000000002
dealing with pattern# INT2FLOAT_G0_0_46 with 57 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G0_0_46 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 416.39839255809784, gates: 176, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//INT2FLOAT_G0_0_46.lib; read_verilog /tmp/1CREEZ5T64.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//INT2FLOAT_G0_0_46.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1CREEZ5T64.v
Parsing Verilog input from `/tmp/1CREEZ5T64.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6a19a94cb8
CPU: user 0.02s system 0.01s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 72% 2x read_verilog (0 sec), 19% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 176, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 46), ('NAND2X1', 35), ('OAI21X1', 29), ('AOI21X1', 23), ('INVX1', 18), ('NOR3X1', 12), ('PI', 11), ('NOR2X1', 6), ('INT2FLOAT_G0_0_46', 6), ('XOR2X1', 1)]
creating networkx graph with  187  nodes
created networkx graph with  187  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.7294559478759766
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.7555584907531738
loadDataAndPreprocess done. time esclaped:  0.7555744647979736
current AstranArea= 416.3984000000003
>>> choose the cluster INT2FLOAT_G0_0_46!

dealing with pattern# INT2FLOAT_G1_0_46 with 46 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G1_1_10 with 23 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G1_1_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 415.1189932823181, gates: 176, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//INT2FLOAT_G1_1_10.lib; read_verilog /tmp/WTZRYBVSPO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//INT2FLOAT_G1_1_10.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WTZRYBVSPO.v
Parsing Verilog input from `/tmp/WTZRYBVSPO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 41de89aeea
CPU: user 0.03s system 0.00s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 73% 2x read_verilog (0 sec), 18% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 176, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 43), ('NAND2X1', 36), ('OAI21X1', 28), ('AOI21X1', 24), ('INVX1', 16), ('PI', 11), ('NOR3X1', 10), ('NOR2X1', 7), ('INT2FLOAT_G1_1_10', 5), ('INT2FLOAT_G0_0_46', 5), ('XOR2X1', 1), ('AND2X2', 1)]
creating networkx graph with  187  nodes
created networkx graph with  187  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.4004838466644287
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.4264440536499023
loadDataAndPreprocess done. time esclaped:  1.4264593124389648
current AstranArea= 415.11900000000037
>>> choose the cluster INT2FLOAT_G1_1_10!

dealing with pattern# INT2FLOAT_G2_0_46 with 38 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G2_1_10 with 28 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G2_4_116 with 15 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G2_4_116 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# INT2FLOAT_G2_0_160 with 14 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G2_0_160 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 411.6654940843582, gates: 171, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//INT2FLOAT_G2_0_160.lib; read_verilog /tmp/UKYY79L6EC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//INT2FLOAT_G2_0_160.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UKYY79L6EC.v
Parsing Verilog input from `/tmp/UKYY79L6EC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4c33809a7b
CPU: user 0.03s system 0.00s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 74% 2x read_verilog (0 sec), 18% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 171, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 43), ('NAND2X1', 30), ('OAI21X1', 26), ('AOI21X1', 18), ('INVX1', 13), ('NOR3X1', 12), ('PI', 11), ('INT2FLOAT_G2_0_160', 10), ('NOR2X1', 7), ('INT2FLOAT_G1_1_10', 7), ('INT2FLOAT_G0_0_46', 4), ('XOR2X1', 1)]
creating networkx graph with  182  nodes
created networkx graph with  182  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.408625602722168
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.4346539974212646
loadDataAndPreprocess done. time esclaped:  2.4346694946289062
current AstranArea= 411.6655000000003
>>> choose the cluster INT2FLOAT_G2_0_160!

dealing with pattern# INT2FLOAT_G3_0_44 with 32 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G3_3_158 with 20 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G3_1_10 with 19 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G3_1_166 with 13 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G3_3_7_158 with 11 clusters ( size = 3 )
>>> : Synthesis pattern# INT2FLOAT_G3_3_7_158 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 408.2087936401367, gates: 169, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//INT2FLOAT_G3_3_7_158.lib; read_verilog /tmp/EFCBM50AFK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//INT2FLOAT_G3_3_7_158.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/EFCBM50AFK.v
Parsing Verilog input from `/tmp/EFCBM50AFK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 33a92efa21
CPU: user 0.03s system 0.00s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 73% 2x read_verilog (0 sec), 20% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 169, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 42), ('OAI21X1', 28), ('NAND2X1', 28), ('AOI21X1', 23), ('INVX1', 14), ('NOR3X1', 11), ('PI', 11), ('NOR2X1', 6), ('INT2FLOAT_G3_3_7_158', 6), ('INT2FLOAT_G2_0_160', 5), ('INT2FLOAT_G1_1_10', 5), ('XOR2X1', 1)]
creating networkx graph with  180  nodes
created networkx graph with  180  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.113802909851074
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.1392102241516113
loadDataAndPreprocess done. time esclaped:  3.1392323970794678
current AstranArea= 408.20880000000034
>>> choose the cluster INT2FLOAT_G3_3_7_158!

dealing with pattern# INT2FLOAT_G4_0_44 with 35 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_1_10 with 19 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_3_157 with 17 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_0_153 with 15 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_0_3_39 with 12 clusters ( size = 3 )
>>> : Synthesis pattern# INT2FLOAT_G4_0_3_39 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 407.73949360847473, gates: 169, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//INT2FLOAT_G4_0_3_39.lib; read_verilog /tmp/JR94UMLTC9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//INT2FLOAT_G4_0_3_39.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JR94UMLTC9.v
Parsing Verilog input from `/tmp/JR94UMLTC9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1c0ecce1e3
CPU: user 0.03s system 0.00s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 73% 2x read_verilog (0 sec), 18% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 169, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 43), ('OAI21X1', 29), ('NAND2X1', 27), ('AOI21X1', 23), ('INVX1', 15), ('PI', 11), ('NOR3X1', 10), ('INT2FLOAT_G3_3_7_158', 6), ('NOR2X1', 5), ('INT2FLOAT_G2_0_160', 5), ('INT2FLOAT_G1_1_10', 5), ('XOR2X1', 1)]
creating networkx graph with  180  nodes
created networkx graph with  180  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.8057310581207275
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.8305118083953857
loadDataAndPreprocess done. time esclaped:  3.8305368423461914
current AstranArea= 407.73950000000036
>>> choose the cluster INT2FLOAT_G4_0_3_39!

saveArea= 12.753299999999854  /  3.032941348817351 %
=================================================================================
 log2 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 58706.61291372776, gates: 21827, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//log2.lib; read_verilog /tmp/MBU7OXNS2P.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//log2.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MBU7OXNS2P.v
Parsing Verilog input from `/tmp/MBU7OXNS2P.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 27550c6e8f
CPU: user 1.67s system 0.08s, MEM: 196.33 MB total, 189.07 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 21827, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 4709), ('NAND3X1', 3053), ('XNOR2X1', 2871), ('AOI21X1', 2437), ('INVX1', 2290), ('OAI21X1', 2189), ('NOR3X1', 1778), ('NOR2X1', 1247), ('XOR2X1', 809), ('AND2X2', 226), ('OR2X2', 218), ('PI', 32)]
creating networkx graph with  21859  nodes
created networkx graph with  21859  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  12.28207540512085
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  19.335663318634033
loadDataAndPreprocess done. time esclaped:  19.335710287094116
originalArea= 58706.6141999907
initial AstranArea= 58706.6141999907
dealing with pattern# LOG2_G0_0_7117 with 2821 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G0_0_7117 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 58220.63404691219, gates: 21694, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G0_0_7117.lib; read_verilog /tmp/6YRGOS2R4V.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G0_0_7117.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6YRGOS2R4V.v
Parsing Verilog input from `/tmp/6YRGOS2R4V.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8a93707739
CPU: user 1.73s system 0.06s, MEM: 195.19 MB total, 187.72 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 21694, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 4689), ('XNOR2X1', 2955), ('NAND3X1', 2928), ('AOI21X1', 2276), ('INVX1', 2032), ('OAI21X1', 1988), ('NOR3X1', 1757), ('NOR2X1', 1120), ('LOG2_G0_0_7117', 897), ('XOR2X1', 766), ('AND2X2', 218), ('OR2X2', 68), ('PI', 32)]
creating networkx graph with  21726  nodes
created networkx graph with  21726  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  46.56477665901184
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  53.75776219367981
loadDataAndPreprocess done. time esclaped:  53.75781011581421
current AstranArea= 58220.63519999262
>>> choose the cluster LOG2_G0_0_7117!

dealing with pattern# LOG2_G1_4_7697 with 2722 clusters ( size = 2 )
dealing with pattern# LOG2_G1_0_14243 with 2354 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G1_0_14243 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# LOG2_G1_7_10 with 1898 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G1_7_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 56712.308206915855, gates: 20786, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G1_7_10.lib; read_verilog /tmp/Y741Y87RTX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G1_7_10.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Y741Y87RTX.v
Parsing Verilog input from `/tmp/Y741Y87RTX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 518658d881
CPU: user 1.62s system 0.09s, MEM: 188.92 MB total, 181.55 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 20786, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3979), ('NAND3X1', 2913), ('XNOR2X1', 2886), ('AOI21X1', 2094), ('OAI21X1', 1895), ('INVX1', 1864), ('NOR3X1', 1708), ('NOR2X1', 906), ('LOG2_G0_0_7117', 896), ('XOR2X1', 772), ('LOG2_G1_7_10', 607), ('AND2X2', 184), ('OR2X2', 82), ('PI', 32)]
creating networkx graph with  20818  nodes
created networkx graph with  20818  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  77.67802309989929
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  85.44345879554749
loadDataAndPreprocess done. time esclaped:  85.44350004196167
current AstranArea= 56712.30929999283
>>> choose the cluster LOG2_G1_7_10!

dealing with pattern# LOG2_G2_0_7519 with 2462 clusters ( size = 2 )
dealing with pattern# LOG2_G2_7_21 with 2410 clusters ( size = 2 )
dealing with pattern# LOG2_G2_4_7531 with 1574 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G2_4_7531 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 55971.215027570724, gates: 20286, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G2_4_7531.lib; read_verilog /tmp/4A1YO548TO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G2_4_7531.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4A1YO548TO.v
Parsing Verilog input from `/tmp/4A1YO548TO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3cb36a7dd2
CPU: user 1.60s system 0.08s, MEM: 184.99 MB total, 177.52 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 20286, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3752), ('XNOR2X1', 2877), ('NAND3X1', 2783), ('AOI21X1', 1889), ('OAI21X1', 1738), ('INVX1', 1702), ('NOR3X1', 1651), ('NOR2X1', 1000), ('LOG2_G0_0_7117', 888), ('XOR2X1', 851), ('LOG2_G1_7_10', 596), ('LOG2_G2_4_7531', 289), ('AND2X2', 196), ('OR2X2', 74), ('PI', 32)]
creating networkx graph with  20318  nodes
created networkx graph with  20318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  109.72960352897644
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  116.19972848892212
loadDataAndPreprocess done. time esclaped:  116.19977068901062
current AstranArea= 55971.21609999376
>>> choose the cluster LOG2_G2_4_7531!

dealing with pattern# LOG2_G3_0_6964 with 2470 clusters ( size = 2 )
dealing with pattern# LOG2_G3_0_7827 with 2329 clusters ( size = 2 )
dealing with pattern# LOG2_G3_20_1537 with 1451 clusters ( size = 2 )
dealing with pattern# LOG2_G3_2903_2920 with 1421 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G3_2903_2920 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 53413.55913186073, gates: 18815, depth: 221
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G3_2903_2920.lib; read_verilog /tmp/HZT87SLM68.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G3_2903_2920.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HZT87SLM68.v
Parsing Verilog input from `/tmp/HZT87SLM68.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 860e64c0a7
CPU: user 1.50s system 0.06s, MEM: 175.57 MB total, 167.55 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18815, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3394), ('NAND3X1', 2634), ('OAI21X1', 1965), ('AOI21X1', 1923), ('INVX1', 1742), ('NOR3X1', 1599), ('XNOR2X1', 1385), ('LOG2_G3_2903_2920', 1196), ('NOR2X1', 924), ('LOG2_G0_0_7117', 750), ('LOG2_G1_7_10', 553), ('LOG2_G2_4_7531', 306), ('AND2X2', 201), ('XOR2X1', 156), ('OR2X2', 87), ('PI', 32)]
creating networkx graph with  18847  nodes
created networkx graph with  18847  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  139.76010704040527
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  143.86602973937988
loadDataAndPreprocess done. time esclaped:  143.8660659790039
current AstranArea= 53413.55959999483
>>> choose the cluster LOG2_G3_2903_2920!

dealing with pattern# LOG2_G4_2_4 with 2292 clusters ( size = 2 )
dealing with pattern# LOG2_G4_5_3983 with 1675 clusters ( size = 2 )
dealing with pattern# LOG2_G4_175_781 with 1389 clusters ( size = 2 )
dealing with pattern# LOG2_G4_11_1880 with 1238 clusters ( size = 2 )
dealing with pattern# LOG2_G4_2_12_24 with 1151 clusters ( size = 3 )
>>> : Synthesis pattern# LOG2_G4_2_12_24 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 53441.735808730125, gates: 18257, depth: 221
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G4_2_12_24.lib; read_verilog /tmp/PMNL4CG1VJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G4_2_12_24.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PMNL4CG1VJ.v
Parsing Verilog input from `/tmp/PMNL4CG1VJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 84d504cde1
CPU: user 1.48s system 0.06s, MEM: 172.21 MB total, 164.16 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18257, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3399), ('OAI21X1', 1968), ('AOI21X1', 1944), ('LOG2_G4_2_12_24', 1932), ('NAND3X1', 1808), ('XNOR2X1', 1377), ('INVX1', 1236), ('LOG2_G3_2903_2920', 1179), ('NOR2X1', 819), ('LOG2_G0_0_7117', 701), ('LOG2_G1_7_10', 549), ('NOR3X1', 494), ('AND2X2', 306), ('LOG2_G2_4_7531', 295), ('XOR2X1', 164), ('OR2X2', 86), ('PI', 32)]
creating networkx graph with  18289  nodes
created networkx graph with  18289  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  162.84100484848022
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  166.17428398132324
loadDataAndPreprocess done. time esclaped:  166.17432117462158
current AstranArea= 53441.736099995775
>>> area increased after remapping!

dealing with pattern# LOG2_G4_2_89 with 1146 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G4_2_89 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 53159.03025782108, gates: 18586, depth: 221
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G4_2_89.lib; read_verilog /tmp/HMWQ70GEEP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G4_2_89.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HMWQ70GEEP.v
Parsing Verilog input from `/tmp/HMWQ70GEEP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 51ad006b1b
CPU: user 1.51s system 0.04s, MEM: 173.96 MB total, 166.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18586, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3365), ('NAND3X1', 2363), ('AOI21X1', 1990), ('OAI21X1', 1920), ('NOR3X1', 1557), ('INVX1', 1530), ('XNOR2X1', 1383), ('LOG2_G3_2903_2920', 1171), ('NOR2X1', 966), ('LOG2_G0_0_7117', 778), ('LOG2_G1_7_10', 499), ('LOG2_G2_4_7531', 307), ('LOG2_G4_2_89', 299), ('AND2X2', 197), ('XOR2X1', 171), ('OR2X2', 90), ('PI', 32)]
creating networkx graph with  18618  nodes
created networkx graph with  18618  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  175.98432230949402
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  180.11606979370117
loadDataAndPreprocess done. time esclaped:  180.1161139011383
current AstranArea= 53159.030699994815
>>> choose the cluster LOG2_G4_2_89!

saveArea= 5547.583499995882  /  9.449673730284315 %
=================================================================================
 max 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 6006.570600032806, gates: 2694, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//max.lib; read_verilog /tmp/0V5HMEMC08.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//max.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0V5HMEMC08.v
Parsing Verilog input from `/tmp/0V5HMEMC08.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 91195112dd
CPU: user 0.18s system 0.02s, MEM: 37.91 MB total, 31.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2694, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 662), ('OAI21X1', 515), ('PI', 512), ('NAND2X1', 488), ('AOI21X1', 417), ('NOR2X1', 211), ('NAND3X1', 192), ('OR2X2', 91), ('NOR3X1', 72), ('AND2X2', 46)]
creating networkx graph with  3206  nodes
created networkx graph with  3206  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.25144195556640625
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.7160022258758545
loadDataAndPreprocess done. time esclaped:  0.716033935546875
originalArea= 6006.570700000009
initial AstranArea= 6006.570700000009
dealing with pattern# MAX_G0_0_1135 with 341 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G0_0_1135 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5821.649711370468, gates: 2549, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G0_0_1135.lib; read_verilog /tmp/B7ZBYQKQ72.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G0_0_1135.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/B7ZBYQKQ72.v
Parsing Verilog input from `/tmp/B7ZBYQKQ72.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 602f55b196
CPU: user 0.19s system 0.00s, MEM: 36.87 MB total, 30.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2549, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 559), ('PI', 512), ('AOI21X1', 450), ('NAND2X1', 443), ('OAI21X1', 389), ('NOR2X1', 201), ('NAND3X1', 190), ('MAX_G0_0_1135', 119), ('OR2X2', 98), ('AND2X2', 56), ('NOR3X1', 44)]
creating networkx graph with  3061  nodes
created networkx graph with  3061  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.7086265087127686
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.083397150039673
loadDataAndPreprocess done. time esclaped:  5.08342981338501
current AstranArea= 5821.649800000007
>>> choose the cluster MAX_G0_0_1135!

dealing with pattern# MAX_G1_2_11 with 248 clusters ( size = 2 )
dealing with pattern# MAX_G1_2_9 with 237 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G1_2_9 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5827.678824067116, gates: 2565, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G1_2_9.lib; read_verilog /tmp/0M5VSCS7P4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G1_2_9.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0M5VSCS7P4.v
Parsing Verilog input from `/tmp/0M5VSCS7P4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 66ce1dc562
CPU: user 0.17s system 0.02s, MEM: 36.91 MB total, 30.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2565, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 558), ('NAND2X1', 549), ('PI', 512), ('OAI21X1', 461), ('NAND3X1', 201), ('AOI21X1', 192), ('OR2X2', 170), ('AND2X2', 135), ('NOR2X1', 98), ('MAX_G0_0_1135', 96), ('MAX_G1_2_9', 85), ('NOR3X1', 20)]
creating networkx graph with  3077  nodes
created networkx graph with  3077  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.894155263900757
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  7.3520567417144775
loadDataAndPreprocess done. time esclaped:  7.352089166641235
current AstranArea= 5827.67890000004
>>> area increased after remapping!

dealing with pattern# MAX_G1_1231_1232 with 161 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G1_1231_1232 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5570.425311803818, gates: 2200, depth: 177
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G1_1231_1232.lib; read_verilog /tmp/Q511TJPRZP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G1_1231_1232.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Q511TJPRZP.v
Parsing Verilog input from `/tmp/Q511TJPRZP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9f1761e947
CPU: user 0.16s system 0.00s, MEM: 34.28 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2200, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 594), ('PI', 512), ('MAX_G1_1231_1232', 382), ('OAI21X1', 249), ('AOI21X1', 244), ('NAND2X1', 202), ('NAND3X1', 184), ('OR2X2', 107), ('MAX_G0_0_1135', 100), ('NOR2X1', 57), ('AND2X2', 45), ('NOR3X1', 36)]
creating networkx graph with  2712  nodes
created networkx graph with  2712  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  9.200510025024414
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.388673543930054
loadDataAndPreprocess done. time esclaped:  9.388715982437134
current AstranArea= 5570.425299999948
>>> choose the cluster MAX_G1_1231_1232!

dealing with pattern# MAX_G2_1_1270 with 204 clusters ( size = 3 )
>>> : Synthesis pattern# MAX_G2_1_1270 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5534.502312302589, gates: 2173, depth: 177
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G2_1_1270.lib; read_verilog /tmp/8FP170Y7D1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G2_1_1270.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8FP170Y7D1.v
Parsing Verilog input from `/tmp/8FP170Y7D1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9ea044851f
CPU: user 0.15s system 0.02s, MEM: 34.14 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2173, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 566), ('PI', 512), ('MAX_G1_1231_1232', 337), ('OAI21X1', 249), ('AOI21X1', 244), ('NAND2X1', 201), ('NAND3X1', 184), ('OR2X2', 110), ('MAX_G0_0_1135', 99), ('NOR2X1', 57), ('AND2X2', 45), ('MAX_G2_1_1270', 45), ('NOR3X1', 36)]
creating networkx graph with  2685  nodes
created networkx graph with  2685  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  10.957106590270996
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  11.247401475906372
loadDataAndPreprocess done. time esclaped:  11.247434854507446
current AstranArea= 5534.502299999944
>>> choose the cluster MAX_G2_1_1270!

dealing with pattern# MAX_G3_1_1270 with 180 clusters ( size = 3 )
dealing with pattern# MAX_G3_1_3 with 173 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G3_1_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5468.157812356949, gates: 2168, depth: 176
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G3_1_3.lib; read_verilog /tmp/IXT6PR49J8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G3_1_3.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IXT6PR49J8.v
Parsing Verilog input from `/tmp/IXT6PR49J8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 25cb7bcc1c
CPU: user 0.16s system 0.00s, MEM: 34.12 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2168, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 538), ('PI', 512), ('MAX_G1_1231_1232', 298), ('NAND2X1', 278), ('OAI21X1', 256), ('AOI21X1', 242), ('NAND3X1', 181), ('MAX_G0_0_1135', 89), ('OR2X2', 82), ('MAX_G2_1_1270', 61), ('NOR2X1', 49), ('AND2X2', 39), ('MAX_G3_1_3', 29), ('NOR3X1', 26)]
creating networkx graph with  2680  nodes
created networkx graph with  2680  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  12.448566436767578
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  12.796863317489624
loadDataAndPreprocess done. time esclaped:  12.796902894973755
current AstranArea= 5468.157799999937
>>> choose the cluster MAX_G3_1_3!

dealing with pattern# MAX_G4_2_1237 with 187 clusters ( size = 3 )
dealing with pattern# MAX_G4_0_1 with 156 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G4_0_1 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5260.662636637688, gates: 2090, depth: 176
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G4_0_1.lib; read_verilog /tmp/C0GB9WQ9ZE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G4_0_1.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/C0GB9WQ9ZE.v
Parsing Verilog input from `/tmp/C0GB9WQ9ZE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2083a944f0
CPU: user 0.16s system 0.00s, MEM: 33.45 MB total, 27.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2090, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 525), ('PI', 512), ('MAX_G1_1231_1232', 312), ('OAI21X1', 237), ('AOI21X1', 225), ('NAND2X1', 220), ('NAND3X1', 148), ('MAX_G4_0_1', 131), ('MAX_G0_0_1135', 70), ('MAX_G2_1_1270', 70), ('AND2X2', 47), ('NOR2X1', 47), ('NOR3X1', 30), ('MAX_G3_1_3', 25), ('OR2X2', 3)]
creating networkx graph with  2602  nodes
created networkx graph with  2602  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  14.215322494506836
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  14.379879713058472
loadDataAndPreprocess done. time esclaped:  14.379909038543701
current AstranArea= 5260.6625999999205
>>> choose the cluster MAX_G4_0_1!

saveArea= 745.9081000000888  /  12.41820228637428 %
=================================================================================
 mem_ctrl 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 81985.77007555962, gates: 36517, depth: 74
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//mem_ctrl.lib; read_verilog /tmp/3U6GGXJ03M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//mem_ctrl.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3U6GGXJ03M.v
Parsing Verilog input from `/tmp/3U6GGXJ03M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 887fa9ae58
CPU: user 3.13s system 0.14s, MEM: 324.43 MB total, 314.70 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 36519, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 12468), ('NAND3X1', 8556), ('OAI21X1', 5297), ('INVX1', 3623), ('AOI21X1', 3609), ('PI', 1204), ('NOR2X1', 988), ('NOR3X1', 736), ('OR2X2', 450), ('AND2X2', 291), ('BUFX2', 233), ('XNOR2X1', 194), ('XOR2X1', 73), ('const_1', 1)]
creating networkx graph with  37723  nodes
created networkx graph with  37723  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.802732229232788
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  16.563660860061646
loadDataAndPreprocess done. time esclaped:  16.56370997428894
originalArea= 81936.9641999991
initial AstranArea= 81936.9641999991
dealing with pattern# MEM_CTRL_G0_154_360 with 7323 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G0_154_360 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 81296.76051187515, gates: 36525, depth: 74
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//MEM_CTRL_G0_154_360.lib; read_verilog /tmp/OAX5X79XEP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//MEM_CTRL_G0_154_360.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OAX5X79XEP.v
Parsing Verilog input from `/tmp/OAX5X79XEP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e68e5cdac4
CPU: user 3.39s system 0.13s, MEM: 324.00 MB total, 313.60 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (3 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 36527, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 12655), ('NAND3X1', 7692), ('OAI21X1', 5058), ('AOI21X1', 3418), ('INVX1', 3176), ('MEM_CTRL_G0_154_360', 2107), ('PI', 1204), ('NOR2X1', 893), ('NOR3X1', 745), ('AND2X2', 262), ('BUFX2', 233), ('XNOR2X1', 199), ('XOR2X1', 73), ('OR2X2', 15), ('const_1', 1)]
creating networkx graph with  37731  nodes
created networkx graph with  37731  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  57.09323763847351
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  70.10953116416931
loadDataAndPreprocess done. time esclaped:  70.10959553718567
current AstranArea= 81254.99380000046
>>> choose the cluster MEM_CTRL_G0_154_360!

dealing with pattern# MEM_CTRL_G1_154_1377 with 7398 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G1_160_162 with 6064 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G1_160_162 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 80210.65320265293, gates: 34855, depth: 74
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//MEM_CTRL_G1_160_162.lib; read_verilog /tmp/6C5U3FPYQS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//MEM_CTRL_G1_160_162.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6C5U3FPYQS.v
Parsing Verilog input from `/tmp/6C5U3FPYQS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e73e948e74
CPU: user 3.09s system 0.13s, MEM: 313.79 MB total, 303.89 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 34857, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 9477), ('NAND3X1', 7858), ('OAI21X1', 4421), ('AOI21X1', 3345), ('INVX1', 3121), ('MEM_CTRL_G1_160_162', 2426), ('MEM_CTRL_G0_154_360', 2149), ('PI', 1204), ('NOR2X1', 754), ('NOR3X1', 492), ('AND2X2', 306), ('BUFX2', 233), ('XNOR2X1', 189), ('XOR2X1', 71), ('OR2X2', 14), ('const_1', 1)]
creating networkx graph with  36061  nodes
created networkx graph with  36061  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  111.4430341720581
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  121.58637380599976
loadDataAndPreprocess done. time esclaped:  121.58642077445984
current AstranArea= 80167.00919999705
>>> choose the cluster MEM_CTRL_G1_160_162!

dealing with pattern# MEM_CTRL_G2_154_303 with 6630 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G2_154_262 with 6036 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G2_154_262 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 79963.86396348476, gates: 34475, depth: 74
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//MEM_CTRL_G2_154_262.lib; read_verilog /tmp/10WMDZ5D0V.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//MEM_CTRL_G2_154_262.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/10WMDZ5D0V.v
Parsing Verilog input from `/tmp/10WMDZ5D0V.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 90de8d09cb
CPU: user 3.15s system 0.16s, MEM: 311.46 MB total, 300.81 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (2 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 34477, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 9437), ('NAND3X1', 7454), ('OAI21X1', 4439), ('AOI21X1', 3300), ('INVX1', 2747), ('MEM_CTRL_G1_160_162', 2433), ('MEM_CTRL_G0_154_360', 2200), ('PI', 1204), ('NOR2X1', 765), ('NOR3X1', 459), ('MEM_CTRL_G2_154_262', 441), ('AND2X2', 295), ('BUFX2', 233), ('XNOR2X1', 186), ('XOR2X1', 72), ('OR2X2', 15), ('const_1', 1)]
creating networkx graph with  35681  nodes
created networkx graph with  35681  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  161.5511713027954
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  173.17131400108337
loadDataAndPreprocess done. time esclaped:  173.17135429382324
current AstranArea= 79917.40409999709
>>> choose the cluster MEM_CTRL_G2_154_262!

dealing with pattern# MEM_CTRL_G3_154_302 with 6622 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G3_154_262 with 5397 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G3_159_894 with 3033 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G3_154_3345_23472 with 2519 clusters ( size = 3 )
>>> : Synthesis pattern# MEM_CTRL_G3_154_3345_23472 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 79650.71245360374, gates: 34140, depth: 74
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//MEM_CTRL_G3_154_3345_23472.lib; read_verilog /tmp/OC0SC22IFN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//MEM_CTRL_G3_154_3345_23472.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OC0SC22IFN.v
Parsing Verilog input from `/tmp/OC0SC22IFN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6df6a185e6
CPU: user 3.05s system 0.12s, MEM: 309.72 MB total, 300.11 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 34142, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 9201), ('NAND3X1', 7468), ('OAI21X1', 4411), ('AOI21X1', 3253), ('INVX1', 2672), ('MEM_CTRL_G1_160_162', 2287), ('MEM_CTRL_G0_154_360', 1928), ('PI', 1204), ('NOR2X1', 747), ('MEM_CTRL_G2_154_262', 484), ('MEM_CTRL_G3_154_3345_23472', 478), ('NOR3X1', 440), ('AND2X2', 271), ('BUFX2', 233), ('XNOR2X1', 184), ('XOR2X1', 72), ('OR2X2', 12), ('const_1', 1)]
creating networkx graph with  35346  nodes
created networkx graph with  35346  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  211.61194515228271
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  221.39644718170166
loadDataAndPreprocess done. time esclaped:  221.3964967727661
current AstranArea= 79604.25259999715
>>> choose the cluster MEM_CTRL_G3_154_3345_23472!

dealing with pattern# MEM_CTRL_G4_154_298 with 6495 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G4_154_259 with 5399 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G4_159_898 with 2969 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G4_154_3334_23313 with 2527 clusters ( size = 3 )
dealing with pattern# MEM_CTRL_G4_159_896_1065 with 1672 clusters ( size = 3 )
dealing with pattern# MEM_CTRL_G4_154_3334_3335_3339 with 1591 clusters ( size = 4 )
dealing with pattern# MEM_CTRL_G4_155_6771 with 1549 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G4_249_250 with 1473 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G4_249_250 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 76460.30781400204, gates: 29052, depth: 74
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//MEM_CTRL_G4_249_250.lib; read_verilog /tmp/ZT07NWSBIK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//MEM_CTRL_G4_249_250.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZT07NWSBIK.v
Parsing Verilog input from `/tmp/ZT07NWSBIK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 567d990e27
CPU: user 2.59s system 0.10s, MEM: 266.23 MB total, 259.64 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 29054, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 5954), ('NAND3X1', 5380), ('MEM_CTRL_G4_249_250', 4957), ('OAI21X1', 2915), ('AOI21X1', 2555), ('INVX1', 2322), ('MEM_CTRL_G1_160_162', 1417), ('MEM_CTRL_G0_154_360', 1368), ('PI', 1204), ('NOR2X1', 427), ('NOR3X1', 411), ('MEM_CTRL_G3_154_3345_23472', 308), ('MEM_CTRL_G2_154_262', 286), ('BUFX2', 233), ('AND2X2', 233), ('XNOR2X1', 199), ('XOR2X1', 74), ('OR2X2', 14), ('const_1', 1)]
creating networkx graph with  30258  nodes
created networkx graph with  30258  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  259.6738314628601
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  267.14685010910034
loadDataAndPreprocess done. time esclaped:  267.14689326286316
current AstranArea= 76438.59199999651
>>> choose the cluster MEM_CTRL_G4_249_250!

saveArea= 5498.372200002588  /  6.710490501675981 %
=================================================================================
 multiplier 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 48909.50630235672, gates: 16684, depth: 179
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//multiplier.lib; read_verilog /tmp/D9WOYWECNM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//multiplier.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/D9WOYWECNM.v
Parsing Verilog input from `/tmp/D9WOYWECNM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8c89a50237
CPU: user 1.35s system 0.04s, MEM: 154.38 MB total, 146.09 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16684, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 3314), ('XNOR2X1', 3190), ('NAND2X1', 3180), ('AOI21X1', 2451), ('INVX1', 1664), ('XOR2X1', 992), ('NOR2X1', 664), ('NAND3X1', 598), ('OR2X2', 245), ('NOR3X1', 214), ('AND2X2', 172), ('PI', 128)]
creating networkx graph with  16812  nodes
created networkx graph with  16812  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.002561330795288
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  7.226800203323364
loadDataAndPreprocess done. time esclaped:  7.226849794387817
originalArea= 48909.50739999153
initial AstranArea= 48909.50739999153
dealing with pattern# MULTIPLIER_G0_2_190 with 2532 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G0_2_190 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 48341.55351316929, gates: 16057, depth: 179
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G0_2_190.lib; read_verilog /tmp/8KTIITDXM1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G0_2_190.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8KTIITDXM1.v
Parsing Verilog input from `/tmp/8KTIITDXM1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 754ba9977f
CPU: user 1.31s system 0.06s, MEM: 148.54 MB total, 142.65 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16057, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 3137), ('NAND2X1', 2893), ('AOI21X1', 2828), ('OAI21X1', 1824), ('INVX1', 1320), ('MULTIPLIER_G0_2_190', 1302), ('XOR2X1', 1047), ('NAND3X1', 769), ('OR2X2', 374), ('NOR2X1', 266), ('AND2X2', 205), ('PI', 128), ('NOR3X1', 92)]
creating networkx graph with  16185  nodes
created networkx graph with  16185  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  27.301050901412964
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  31.556949615478516
loadDataAndPreprocess done. time esclaped:  31.556987762451172
current AstranArea= 48341.55449999303
>>> choose the cluster MULTIPLIER_G0_2_190!

dealing with pattern# MULTIPLIER_G1_50_51 with 1649 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G1_50_51 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 45479.456436276436, gates: 14576, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G1_50_51.lib; read_verilog /tmp/A05B68PTH5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G1_50_51.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/A05B68PTH5.v
Parsing Verilog input from `/tmp/A05B68PTH5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cdde9fec32
CPU: user 1.21s system 0.08s, MEM: 139.27 MB total, 133.16 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14576, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2690), ('AOI21X1', 2635), ('OAI21X1', 2041), ('MULTIPLIER_G0_2_190', 1506), ('XNOR2X1', 1493), ('MULTIPLIER_G1_50_51', 1322), ('INVX1', 1311), ('NAND3X1', 612), ('OR2X2', 336), ('NOR2X1', 236), ('AND2X2', 185), ('XOR2X1', 140), ('PI', 128), ('NOR3X1', 69)]
creating networkx graph with  14704  nodes
created networkx graph with  14704  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  46.44494366645813
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  48.231345653533936
loadDataAndPreprocess done. time esclaped:  48.23138999938965
current AstranArea= 45479.4566999949
>>> choose the cluster MULTIPLIER_G1_50_51!

dealing with pattern# MULTIPLIER_G2_19_72 with 1444 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G2_19_72 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 44972.75454258919, gates: 14157, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G2_19_72.lib; read_verilog /tmp/Q4WNON6ZSI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G2_19_72.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Q4WNON6ZSI.v
Parsing Verilog input from `/tmp/Q4WNON6ZSI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 878e03b5a8
CPU: user 1.18s system 0.03s, MEM: 136.77 MB total, 130.57 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14157, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2881), ('NAND2X1', 2396), ('OAI21X1', 2004), ('XNOR2X1', 1482), ('MULTIPLIER_G1_50_51', 1321), ('MULTIPLIER_G0_2_190', 1264), ('INVX1', 1054), ('NAND3X1', 537), ('MULTIPLIER_G2_19_72', 309), ('OR2X2', 307), ('NOR2X1', 223), ('AND2X2', 169), ('XOR2X1', 141), ('PI', 128), ('NOR3X1', 69)]
creating networkx graph with  14285  nodes
created networkx graph with  14285  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  62.76747465133667
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  64.87790822982788
loadDataAndPreprocess done. time esclaped:  64.87794399261475
current AstranArea= 44972.754799994866
>>> choose the cluster MULTIPLIER_G2_19_72!

dealing with pattern# MULTIPLIER_G3_20_71 with 1274 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G3_15_575 with 772 clusters ( size = 3 )
>>> : Synthesis pattern# MULTIPLIER_G3_15_575 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 44679.897178292274, gates: 14046, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G3_15_575.lib; read_verilog /tmp/EG0PJR0B7M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G3_15_575.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/EG0PJR0B7M.v
Parsing Verilog input from `/tmp/EG0PJR0B7M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 77b8415075
CPU: user 1.17s system 0.06s, MEM: 135.80 MB total, 129.27 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14046, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2428), ('NAND2X1', 2376), ('OAI21X1', 2038), ('XNOR2X1', 1462), ('MULTIPLIER_G1_50_51', 1348), ('MULTIPLIER_G0_2_190', 1292), ('INVX1', 1099), ('NAND3X1', 585), ('MULTIPLIER_G2_19_72', 313), ('OR2X2', 277), ('NOR2X1', 240), ('MULTIPLIER_G3_15_575', 231), ('AND2X2', 179), ('PI', 128), ('XOR2X1', 113), ('NOR3X1', 65)]
creating networkx graph with  14174  nodes
created networkx graph with  14174  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  76.3736207485199
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  78.4167811870575
loadDataAndPreprocess done. time esclaped:  78.41681694984436
current AstranArea= 44679.89739999565
>>> choose the cluster MULTIPLIER_G3_15_575!

dealing with pattern# MULTIPLIER_G4_20_66 with 1211 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G4_20_7280 with 904 clusters ( size = 3 )
dealing with pattern# MULTIPLIER_G4_56_98 with 649 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G4_56_98 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 45043.37228143215, gates: 14415, depth: 177
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G4_56_98.lib; read_verilog /tmp/W1WVDY72LF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G4_56_98.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/W1WVDY72LF.v
Parsing Verilog input from `/tmp/W1WVDY72LF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 165114c291
CPU: user 1.22s system 0.05s, MEM: 139.04 MB total, 132.66 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14415, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 3621), ('NAND2X1', 1837), ('OAI21X1', 1551), ('XNOR2X1', 1510), ('MULTIPLIER_G1_50_51', 1262), ('MULTIPLIER_G4_56_98', 1123), ('NAND3X1', 983), ('INVX1', 938), ('MULTIPLIER_G0_2_190', 462), ('MULTIPLIER_G2_19_72', 284), ('MULTIPLIER_G3_15_575', 259), ('NOR2X1', 186), ('XOR2X1', 173), ('PI', 128), ('AND2X2', 103), ('NOR3X1', 75), ('OR2X2', 48)]
creating networkx graph with  14543  nodes
created networkx graph with  14543  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  89.97804141044617
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  92.24877643585205
loadDataAndPreprocess done. time esclaped:  92.24881601333618
current AstranArea= 45043.372499995276
>>> area increased after remapping!

dealing with pattern# MULTIPLIER_G4_1_97 with 562 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G4_33_67 with 548 clusters ( size = 3 )
>>> : Synthesis pattern# MULTIPLIER_G4_33_67 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 43851.75168347359, gates: 13880, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G4_33_67.lib; read_verilog /tmp/SC8RAJC4JS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G4_33_67.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SC8RAJC4JS.v
Parsing Verilog input from `/tmp/SC8RAJC4JS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a55ddb2f9c
CPU: user 1.17s system 0.05s, MEM: 134.74 MB total, 128.37 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13880, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2442), ('NAND2X1', 2358), ('OAI21X1', 2050), ('XNOR2X1', 1459), ('MULTIPLIER_G0_2_190', 1316), ('MULTIPLIER_G4_33_67', 1140), ('INVX1', 950), ('NAND3X1', 585), ('MULTIPLIER_G2_19_72', 275), ('OR2X2', 262), ('MULTIPLIER_G3_15_575', 244), ('NOR2X1', 241), ('MULTIPLIER_G1_50_51', 203), ('AND2X2', 166), ('PI', 128), ('XOR2X1', 126), ('NOR3X1', 63)]
creating networkx graph with  14008  nodes
created networkx graph with  14008  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  98.80474877357483
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  101.03073310852051
loadDataAndPreprocess done. time esclaped:  101.03076958656311
current AstranArea= 43851.75199999683
>>> choose the cluster MULTIPLIER_G4_33_67!

saveArea= 5057.755399994705  /  10.341047515836523 %
=================================================================================
 priority 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 2344.153460264206, gates: 1072, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//priority.lib; read_verilog /tmp/F59Q0HEZ34.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//priority.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/F59Q0HEZ34.v
Parsing Verilog input from `/tmp/F59Q0HEZ34.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 479d7b2553
CPU: user 0.08s system 0.01s, MEM: 24.54 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1072, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 255), ('NAND2X1', 229), ('OAI21X1', 211), ('PI', 128), ('NAND3X1', 109), ('NOR2X1', 105), ('AOI21X1', 104), ('NOR3X1', 42), ('AND2X2', 11), ('OR2X2', 6)]
creating networkx graph with  1200  nodes
created networkx graph with  1200  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.10358047485351562
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.23086190223693848
loadDataAndPreprocess done. time esclaped:  0.23089361190795898
originalArea= 2344.153500000006
initial AstranArea= 2344.153500000006
dealing with pattern# PRIORITY_G0_2_565 with 172 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G0_2_565 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 2559.0521582365036, gates: 1167, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G0_2_565.lib; read_verilog /tmp/NLY768YA5R.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G0_2_565.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NLY768YA5R.v
Parsing Verilog input from `/tmp/NLY768YA5R.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9901587ae8
CPU: user 0.09s system 0.00s, MEM: 25.27 MB total, 18.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 7% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1167, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 316), ('OAI21X1', 239), ('NAND2X1', 215), ('AOI21X1', 163), ('PI', 128), ('NOR2X1', 100), ('NAND3X1', 76), ('NOR3X1', 37), ('PRIORITY_G0_2_565', 9), ('OR2X2', 8), ('AND2X2', 4)]
creating networkx graph with  1295  nodes
created networkx graph with  1295  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.1250941753387451
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.2698850631713867
loadDataAndPreprocess done. time esclaped:  1.2699179649353027
current AstranArea= 2559.0522000000074
>>> area increased after remapping!

dealing with pattern# PRIORITY_G0_0_1069 with 111 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G0_0_1069 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 2265.283977150917, gates: 1030, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G0_0_1069.lib; read_verilog /tmp/RB8VD8X6FY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G0_0_1069.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RB8VD8X6FY.v
Parsing Verilog input from `/tmp/RB8VD8X6FY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ecdb4a1d7b
CPU: user 0.08s system 0.01s, MEM: 24.23 MB total, 17.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1030, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 208), ('OAI21X1', 205), ('INVX1', 201), ('PI', 128), ('PRIORITY_G0_0_1069', 107), ('AOI21X1', 98), ('NOR2X1', 89), ('NAND3X1', 70), ('NOR3X1', 38), ('AND2X2', 12), ('OR2X2', 2)]
creating networkx graph with  1158  nodes
created networkx graph with  1158  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.8071084022521973
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.9191639423370361
loadDataAndPreprocess done. time esclaped:  1.9191944599151611
current AstranArea= 2265.284000000002
>>> choose the cluster PRIORITY_G0_0_1069!

dealing with pattern# PRIORITY_G1_2_540 with 135 clusters ( size = 2 )
dealing with pattern# PRIORITY_G1_625_626 with 75 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G1_625_626 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1807.5203357934952, gates: 660, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G1_625_626.lib; read_verilog /tmp/93DFE4T44T.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G1_625_626.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/93DFE4T44T.v
Parsing Verilog input from `/tmp/93DFE4T44T.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: faa3a783db
CPU: user 0.06s system 0.00s, MEM: 21.25 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 660, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 221), ('PI', 128), ('INVX1', 95), ('NAND2X1', 86), ('PRIORITY_G0_0_1069', 76), ('NAND3X1', 65), ('NOR2X1', 65), ('NOR3X1', 40), ('OAI21X1', 6), ('AOI21X1', 5), ('AND2X2', 1)]
creating networkx graph with  788  nodes
created networkx graph with  788  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.7285404205322266
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.76755690574646
loadDataAndPreprocess done. time esclaped:  2.7675745487213135
current AstranArea= 1807.5203000000117
>>> choose the cluster PRIORITY_G1_625_626!

dealing with pattern# PRIORITY_G2_2_450 with 128 clusters ( size = 2 )
dealing with pattern# PRIORITY_G2_0_316 with 82 clusters ( size = 2 )
dealing with pattern# PRIORITY_G2_2_449_450 with 65 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G2_2_449_450 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1806.2832359075546, gates: 659, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G2_2_449_450.lib; read_verilog /tmp/OM6LSFOQJW.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G2_2_449_450.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OM6LSFOQJW.v
Parsing Verilog input from `/tmp/OM6LSFOQJW.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 28f7629c46
CPU: user 0.06s system 0.00s, MEM: 21.25 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 659, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 221), ('PI', 128), ('INVX1', 94), ('NAND2X1', 85), ('PRIORITY_G0_0_1069', 77), ('NAND3X1', 65), ('NOR2X1', 65), ('NOR3X1', 39), ('OAI21X1', 6), ('AOI21X1', 5), ('AND2X2', 2)]
creating networkx graph with  787  nodes
created networkx graph with  787  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.3524820804595947
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.390450954437256
loadDataAndPreprocess done. time esclaped:  3.3904714584350586
current AstranArea= 1806.283200000012
>>> choose the cluster PRIORITY_G2_2_449_450!

dealing with pattern# PRIORITY_G3_2_450 with 128 clusters ( size = 2 )
dealing with pattern# PRIORITY_G3_0_316 with 81 clusters ( size = 2 )
dealing with pattern# PRIORITY_G3_2_449_450 with 65 clusters ( size = 3 )
dealing with pattern# PRIORITY_G3_35_632_633 with 13 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G3_35_632_633 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1835.2158406972885, gates: 659, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G3_35_632_633.lib; read_verilog /tmp/P3VMMMY302.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G3_35_632_633.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/P3VMMMY302.v
Parsing Verilog input from `/tmp/P3VMMMY302.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3aa373da37
CPU: user 0.06s system 0.00s, MEM: 21.25 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 659, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 221), ('PI', 128), ('INVX1', 94), ('NAND2X1', 91), ('PRIORITY_G0_0_1069', 72), ('NOR2X1', 64), ('NAND3X1', 48), ('PRIORITY_G3_35_632_633', 29), ('NOR3X1', 27), ('OAI21X1', 6), ('AOI21X1', 5), ('AND2X2', 2)]
creating networkx graph with  787  nodes
created networkx graph with  787  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.982442617416382
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.015981197357178
loadDataAndPreprocess done. time esclaped:  4.015996932983398
current AstranArea= 1835.2158000000109
>>> area increased after remapping!

dealing with pattern# PRIORITY_G3_35_241_632_633 with 7 clusters ( size = 4 )
>>> : Synthesis pattern# PRIORITY_G3_35_241_632_633 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1806.1555361747742, gates: 658, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G3_35_241_632_633.lib; read_verilog /tmp/P8XJ5P86W7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G3_35_241_632_633.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/P8XJ5P86W7.v
Parsing Verilog input from `/tmp/P8XJ5P86W7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9f6ee12f6f
CPU: user 0.06s system 0.00s, MEM: 21.25 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 658, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 221), ('PI', 128), ('INVX1', 93), ('NAND2X1', 85), ('PRIORITY_G0_0_1069', 77), ('NAND3X1', 65), ('NOR2X1', 65), ('NOR3X1', 38), ('OAI21X1', 6), ('AOI21X1', 5), ('AND2X2', 2), ('PRIORITY_G3_35_241_632_633', 1)]
creating networkx graph with  786  nodes
created networkx graph with  786  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.106341600418091
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.1441969871521
loadDataAndPreprocess done. time esclaped:  6.144224405288696
current AstranArea= 1806.155500000012
>>> choose the cluster PRIORITY_G3_35_241_632_633!

dealing with pattern# PRIORITY_G4_2_450 with 128 clusters ( size = 2 )
dealing with pattern# PRIORITY_G4_0_316 with 81 clusters ( size = 2 )
dealing with pattern# PRIORITY_G4_2_449_450 with 65 clusters ( size = 3 )
dealing with pattern# PRIORITY_G4_35_632_633 with 13 clusters ( size = 3 )
dealing with pattern# PRIORITY_G4_35_241_632_633 with 7 clusters ( size = 4 )
dealing with pattern# PRIORITY_G4_482_483 with 7 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G4_482_483 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1845.0679317712784, gates: 693, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G4_482_483.lib; read_verilog /tmp/RHDC9OOBC0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G4_482_483.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RHDC9OOBC0.v
Parsing Verilog input from `/tmp/RHDC9OOBC0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: df294202d8
CPU: user 0.06s system 0.00s, MEM: 21.41 MB total, 15.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 693, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 221), ('INVX1', 128), ('PI', 128), ('NAND2X1', 127), ('NOR2X1', 64), ('PRIORITY_G4_482_483', 51), ('NAND3X1', 45), ('PRIORITY_G0_0_1069', 35), ('NOR3X1', 8), ('OAI21X1', 6), ('AOI21X1', 5), ('AND2X2', 2), ('PRIORITY_G3_35_241_632_633', 1)]
creating networkx graph with  821  nodes
created networkx graph with  821  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.750654220581055
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.809020757675171
loadDataAndPreprocess done. time esclaped:  6.809039354324341
current AstranArea= 1845.0679000000034
>>> area increased after remapping!

dealing with pattern# PRIORITY_G4_97_106 with 6 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G4_97_106 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1796.7695363759995, gates: 652, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G4_97_106.lib; read_verilog /tmp/W7W51VRX39.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G4_97_106.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/W7W51VRX39.v
Parsing Verilog input from `/tmp/W7W51VRX39.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 34b69b03ae
CPU: user 0.06s system 0.01s, MEM: 21.25 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 652, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 215), ('PI', 128), ('INVX1', 87), ('NAND2X1', 86), ('PRIORITY_G0_0_1069', 77), ('NAND3X1', 65), ('NOR2X1', 65), ('NOR3X1', 38), ('OAI21X1', 6), ('PRIORITY_G4_97_106', 6), ('AOI21X1', 5), ('AND2X2', 1), ('PRIORITY_G3_35_241_632_633', 1)]
creating networkx graph with  780  nodes
created networkx graph with  780  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.494964838027954
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  7.531473875045776
loadDataAndPreprocess done. time esclaped:  7.531489610671997
current AstranArea= 1796.7695000000122
>>> choose the cluster PRIORITY_G4_97_106!

saveArea= 547.3839999999936  /  23.35103055324629 %
=================================================================================
 router 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 574.4231873750687, gates: 240, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//router.lib; read_verilog /tmp/X5UL09KQLB.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//router.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/X5UL09KQLB.v
Parsing Verilog input from `/tmp/X5UL09KQLB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 091b7ee40b
CPU: user 0.03s system 0.01s, MEM: 17.63 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 267, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 60), ('PI', 60), ('NAND3X1', 54), ('NAND2X1', 35), ('const_0', 27), ('OAI21X1', 24), ('NOR3X1', 22), ('XNOR2X1', 16), ('AOI21X1', 10), ('OR2X2', 7), ('NOR2X1', 6), ('XOR2X1', 5), ('AND2X2', 1)]
creating networkx graph with  327  nodes
created networkx graph with  327  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.02844381332397461
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.05898094177246094
loadDataAndPreprocess done. time esclaped:  0.059000492095947266
originalArea= 569.7301999999999
initial AstranArea= 569.7301999999999
dealing with pattern# ROUTER_G0_28_121 with 49 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G0_28_121 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 565.2957888841629, gates: 231, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G0_28_121.lib; read_verilog /tmp/DV287AM322.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G0_28_121.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DV287AM322.v
Parsing Verilog input from `/tmp/DV287AM322.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 77426a4d5a
CPU: user 0.03s system 0.00s, MEM: 17.64 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 76% 2x read_verilog (0 sec), 17% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 258, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 50), ('NAND3X1', 46), ('NAND2X1', 37), ('const_0', 27), ('OAI21X1', 23), ('NOR3X1', 18), ('XNOR2X1', 15), ('AOI21X1', 13), ('ROUTER_G0_28_121', 12), ('NOR2X1', 8), ('XOR2X1', 5), ('OR2X2', 3), ('AND2X2', 1)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.5431044101715088
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.6707453727722168
loadDataAndPreprocess done. time esclaped:  0.6707773208618164
current AstranArea= 560.6027999999999
>>> choose the cluster ROUTER_G0_28_121!

dealing with pattern# ROUTER_G1_30_31 with 34 clusters ( size = 2 )
dealing with pattern# ROUTER_G1_38_39 with 18 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G1_38_39 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 555.5290905237198, gates: 219, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G1_38_39.lib; read_verilog /tmp/E5B8CUPTX4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G1_38_39.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/E5B8CUPTX4.v
Parsing Verilog input from `/tmp/E5B8CUPTX4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 90cd12ff5a
CPU: user 0.03s system 0.00s, MEM: 17.51 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 246, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 45), ('NAND3X1', 38), ('NAND2X1', 30), ('const_0', 27), ('NOR3X1', 19), ('AOI21X1', 18), ('ROUTER_G0_28_121', 16), ('XNOR2X1', 16), ('OAI21X1', 15), ('ROUTER_G1_38_39', 11), ('AND2X2', 5), ('XOR2X1', 4), ('NOR2X1', 2)]
creating networkx graph with  306  nodes
created networkx graph with  306  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.1818037033081055
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.20220947265625
loadDataAndPreprocess done. time esclaped:  1.2022254467010498
current AstranArea= 550.8360999999999
>>> choose the cluster ROUTER_G1_38_39!

dealing with pattern# ROUTER_G2_30_31 with 18 clusters ( size = 2 )
dealing with pattern# ROUTER_G2_28_104 with 12 clusters ( size = 3 )
>>> : Synthesis pattern# ROUTER_G2_28_104 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 554.8905918598175, gates: 214, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G2_28_104.lib; read_verilog /tmp/ONFGKDNO8P.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G2_28_104.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ONFGKDNO8P.v
Parsing Verilog input from `/tmp/ONFGKDNO8P.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 187629eabc
CPU: user 0.03s system 0.00s, MEM: 17.51 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 75% 2x read_verilog (0 sec), 18% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 241, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 41), ('NAND3X1', 38), ('NAND2X1', 29), ('const_0', 27), ('AOI21X1', 18), ('ROUTER_G0_28_121', 16), ('XNOR2X1', 16), ('OAI21X1', 15), ('NOR3X1', 15), ('ROUTER_G1_38_39', 11), ('AND2X2', 5), ('ROUTER_G2_28_104', 5), ('XOR2X1', 4), ('NOR2X1', 1)]
creating networkx graph with  301  nodes
created networkx graph with  301  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.7217183113098145
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.7409749031066895
loadDataAndPreprocess done. time esclaped:  1.740990161895752
current AstranArea= 550.1975999999999
>>> choose the cluster ROUTER_G2_28_104!

dealing with pattern# ROUTER_G3_30_31 with 18 clusters ( size = 2 )
dealing with pattern# ROUTER_G3_32_109 with 12 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G3_32_109 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 554.9336924552917, gates: 216, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G3_32_109.lib; read_verilog /tmp/9YP8F4POMF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G3_32_109.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9YP8F4POMF.v
Parsing Verilog input from `/tmp/9YP8F4POMF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0831649b59
CPU: user 0.03s system 0.01s, MEM: 17.51 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 76% 2x read_verilog (0 sec), 17% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 243, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 41), ('NAND3X1', 38), ('const_0', 27), ('NAND2X1', 25), ('OAI21X1', 18), ('AOI21X1', 16), ('XNOR2X1', 15), ('ROUTER_G0_28_121', 15), ('NOR3X1', 15), ('ROUTER_G1_38_39', 10), ('ROUTER_G3_32_109', 8), ('AND2X2', 6), ('XOR2X1', 4), ('ROUTER_G2_28_104', 4), ('OR2X2', 1)]
creating networkx graph with  303  nodes
created networkx graph with  303  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.181910991668701
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.20278263092041
loadDataAndPreprocess done. time esclaped:  2.2027974128723145
current AstranArea= 550.2406999999998
>>> area increased after remapping!

dealing with pattern# ROUTER_G3_29_103 with 11 clusters ( size = 3 )
dealing with pattern# ROUTER_G3_28_87 with 10 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G3_28_87 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# ROUTER_G3_36_38 with 9 clusters ( size = 3 )
>>> : Synthesis pattern# ROUTER_G3_36_38 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 552.8433921337128, gates: 212, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G3_36_38.lib; read_verilog /tmp/YYN15CKVWY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G3_36_38.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YYN15CKVWY.v
Parsing Verilog input from `/tmp/YYN15CKVWY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 092874f3de
CPU: user 0.03s system 0.01s, MEM: 17.50 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 76% 2x read_verilog (0 sec), 16% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 239, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 39), ('NAND3X1', 38), ('NAND2X1', 29), ('const_0', 27), ('AOI21X1', 18), ('ROUTER_G0_28_121', 17), ('XNOR2X1', 15), ('NOR3X1', 15), ('OAI21X1', 13), ('ROUTER_G1_38_39', 11), ('XOR2X1', 5), ('ROUTER_G2_28_104', 5), ('AND2X2', 4), ('ROUTER_G3_36_38', 2), ('NOR2X1', 1)]
creating networkx graph with  299  nodes
created networkx graph with  299  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.9915826320648193
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.009326696395874
loadDataAndPreprocess done. time esclaped:  3.0093414783477783
current AstranArea= 548.1503999999999
>>> choose the cluster ROUTER_G3_36_38!

dealing with pattern# ROUTER_G4_33_61 with 18 clusters ( size = 2 )
dealing with pattern# ROUTER_G4_30_31 with 12 clusters ( size = 3 )
dealing with pattern# ROUTER_G4_28_56 with 12 clusters ( size = 2 )
dealing with pattern# ROUTER_G4_27_72 with 10 clusters ( size = 2 )
dealing with pattern# ROUTER_G4_28_115 with 9 clusters ( size = 3 )
dealing with pattern# ROUTER_G4_27_42_43 with 7 clusters ( size = 3 )
>>> : Synthesis pattern# ROUTER_G4_27_42_43 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 553.1418921947479, gates: 212, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_27_42_43.lib; read_verilog /tmp/PDUN0YIHUN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_27_42_43.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PDUN0YIHUN.v
Parsing Verilog input from `/tmp/PDUN0YIHUN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 95039c8963
CPU: user 0.03s system 0.01s, MEM: 17.50 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 239, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 39), ('NAND3X1', 39), ('NAND2X1', 29), ('const_0', 27), ('AOI21X1', 18), ('ROUTER_G0_28_121', 16), ('XNOR2X1', 15), ('NOR3X1', 15), ('OAI21X1', 13), ('ROUTER_G1_38_39', 11), ('XOR2X1', 5), ('ROUTER_G2_28_104', 5), ('AND2X2', 4), ('ROUTER_G4_27_42_43', 1), ('ROUTER_G3_36_38', 1), ('NOR2X1', 1)]
creating networkx graph with  299  nodes
created networkx graph with  299  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.6881237030029297
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.7064707279205322
loadDataAndPreprocess done. time esclaped:  3.706486225128174
current AstranArea= 548.4488999999999
>>> area increased after remapping!

dealing with pattern# ROUTER_G4_35_36 with 7 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G4_35_36 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 554.2081921100616, gates: 216, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_35_36.lib; read_verilog /tmp/QTDJC87M3C.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_35_36.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QTDJC87M3C.v
Parsing Verilog input from `/tmp/QTDJC87M3C.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 748eeca9b6
CPU: user 0.03s system 0.01s, MEM: 17.51 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 76% 2x read_verilog (0 sec), 16% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 243, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 41), ('NAND3X1', 39), ('NAND2X1', 33), ('const_0', 27), ('AOI21X1', 18), ('ROUTER_G0_28_121', 15), ('XNOR2X1', 15), ('OAI21X1', 14), ('NOR3X1', 14), ('ROUTER_G1_38_39', 10), ('ROUTER_G2_28_104', 5), ('XOR2X1', 4), ('AND2X2', 3), ('NOR2X1', 2), ('ROUTER_G4_35_36', 2), ('ROUTER_G3_36_38', 1)]
creating networkx graph with  303  nodes
created networkx graph with  303  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.140058517456055
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.161468744277954
loadDataAndPreprocess done. time esclaped:  4.1614837646484375
current AstranArea= 549.5151999999999
>>> area increased after remapping!

dealing with pattern# ROUTER_G4_27_43 with 7 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G4_27_43 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 553.0133918523788, gates: 213, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_27_43.lib; read_verilog /tmp/3P7YW1D081.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_27_43.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3P7YW1D081.v
Parsing Verilog input from `/tmp/3P7YW1D081.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 81e5c8d73e
CPU: user 0.03s system 0.00s, MEM: 17.51 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 77% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 240, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 40), ('NAND3X1', 39), ('NAND2X1', 29), ('const_0', 27), ('AOI21X1', 20), ('ROUTER_G0_28_121', 16), ('XNOR2X1', 15), ('NOR3X1', 15), ('OAI21X1', 13), ('ROUTER_G1_38_39', 10), ('XOR2X1', 5), ('ROUTER_G2_28_104', 5), ('AND2X2', 4), ('ROUTER_G3_36_38', 1), ('NOR2X1', 1)]
creating networkx graph with  300  nodes
created networkx graph with  300  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.618898153305054
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.637866020202637
loadDataAndPreprocess done. time esclaped:  4.637881517410278
current AstranArea= 548.3204
>>> area increased after remapping!

dealing with pattern# ROUTER_G4_59_114 with 6 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G4_59_114 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 554.0381923913956, gates: 213, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_59_114.lib; read_verilog /tmp/2DQTF98IFW.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_59_114.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2DQTF98IFW.v
Parsing Verilog input from `/tmp/2DQTF98IFW.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 00c0ebf7f8
CPU: user 0.03s system 0.01s, MEM: 17.51 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 240, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 40), ('NAND3X1', 36), ('NAND2X1', 31), ('const_0', 27), ('NOR3X1', 18), ('ROUTER_G0_28_121', 16), ('AOI21X1', 15), ('XNOR2X1', 15), ('OAI21X1', 13), ('ROUTER_G1_38_39', 12), ('XOR2X1', 5), ('ROUTER_G2_28_104', 5), ('AND2X2', 4), ('ROUTER_G4_59_114', 2), ('ROUTER_G3_36_38', 1)]
creating networkx graph with  300  nodes
created networkx graph with  300  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.0639731884002686
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.08310866355896
loadDataAndPreprocess done. time esclaped:  5.083122491836548
current AstranArea= 549.3452
>>> area increased after remapping!

dealing with pattern# ROUTER_G4_28_59_114 with 5 clusters ( size = 3 )
>>> : Synthesis pattern# ROUTER_G4_28_59_114 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 552.8433921337128, gates: 212, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_28_59_114.lib; read_verilog /tmp/W2W63YHJBO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_28_59_114.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/W2W63YHJBO.v
Parsing Verilog input from `/tmp/W2W63YHJBO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6c5e0ffc83
CPU: user 0.03s system 0.00s, MEM: 17.50 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 75% 2x read_verilog (0 sec), 17% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 239, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 39), ('NAND3X1', 38), ('NAND2X1', 29), ('const_0', 27), ('AOI21X1', 18), ('ROUTER_G0_28_121', 17), ('XNOR2X1', 15), ('NOR3X1', 15), ('OAI21X1', 13), ('ROUTER_G1_38_39', 11), ('XOR2X1', 5), ('ROUTER_G2_28_104', 5), ('AND2X2', 4), ('ROUTER_G3_36_38', 2), ('NOR2X1', 1)]
creating networkx graph with  299  nodes
created networkx graph with  299  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.649251699447632
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.66693902015686
loadDataAndPreprocess done. time esclaped:  5.666955947875977
current AstranArea= 548.1503999999999
>>> area increased after remapping!

dealing with pattern# ROUTER_G4_42_68_121 with 5 clusters ( size = 3 )
dealing with pattern# ROUTER_G4_28_114 with 5 clusters ( size = 2 )
dealing with pattern# ROUTER_G4_30_54 with 5 clusters ( size = 2 )
dealing with pattern# ROUTER_G4_35_96 with 4 clusters ( size = 4 )
>>> : Synthesis pattern# ROUTER_G4_35_96 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 552.7156924009323, gates: 211, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_35_96.lib; read_verilog /tmp/IZRY347PIN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_35_96.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IZRY347PIN.v
Parsing Verilog input from `/tmp/IZRY347PIN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 13f26113c3
CPU: user 0.03s system 0.00s, MEM: 17.50 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 75% 2x read_verilog (0 sec), 17% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 238, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 38), ('NAND3X1', 38), ('NAND2X1', 29), ('const_0', 27), ('AOI21X1', 18), ('ROUTER_G0_28_121', 17), ('XNOR2X1', 15), ('NOR3X1', 14), ('OAI21X1', 13), ('ROUTER_G1_38_39', 11), ('XOR2X1', 5), ('ROUTER_G2_28_104', 5), ('AND2X2', 4), ('ROUTER_G3_36_38', 2), ('ROUTER_G4_35_96', 1), ('NOR2X1', 1)]
creating networkx graph with  298  nodes
created networkx graph with  298  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.1535468101501465
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.172669887542725
loadDataAndPreprocess done. time esclaped:  6.172685146331787
current AstranArea= 548.0226999999999
>>> choose the cluster ROUTER_G4_35_96!

saveArea= 21.707499999999982  /  3.8101367980844243 %
=================================================================================
 sin 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 11
[i] area: 10884.94396173954, gates: 4145, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//sin.lib; read_verilog /tmp/F1J98YS2CA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//sin.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/F1J98YS2CA.v
Parsing Verilog input from `/tmp/F1J98YS2CA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cc6fa3189b
CPU: user 0.30s system 0.01s, MEM: 50.04 MB total, 43.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 4145, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 799), ('NAND3X1', 596), ('INVX1', 564), ('OAI21X1', 457), ('XNOR2X1', 435), ('NOR3X1', 387), ('AOI21X1', 356), ('NOR2X1', 255), ('XOR2X1', 180), ('AND2X2', 65), ('OR2X2', 51), ('PI', 24)]
creating networkx graph with  4169  nodes
created networkx graph with  4169  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.6568503379821777
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.9026105403900146
loadDataAndPreprocess done. time esclaped:  1.9026432037353516
originalArea= 10882.59770000018
initial AstranArea= 10882.59770000018
dealing with pattern# SIN_G0_4_72 with 451 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G0_4_72 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 11
[i] area: 10816.756697773933, gates: 4176, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//SIN_G0_4_72.lib; read_verilog /tmp/2KRJAVC5PG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//SIN_G0_4_72.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2KRJAVC5PG.v
Parsing Verilog input from `/tmp/2KRJAVC5PG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 01cbdae089
CPU: user 0.29s system 0.02s, MEM: 50.16 MB total, 43.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 4176, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 839), ('NAND3X1', 554), ('INVX1', 534), ('OAI21X1', 435), ('XNOR2X1', 432), ('NOR3X1', 382), ('AOI21X1', 321), ('NOR2X1', 219), ('SIN_G0_4_72', 219), ('XOR2X1', 169), ('AND2X2', 60), ('PI', 24), ('OR2X2', 12)]
creating networkx graph with  4200  nodes
created networkx graph with  4200  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  17.425416469573975
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  18.976970434188843
loadDataAndPreprocess done. time esclaped:  18.977004051208496
current AstranArea= 10816.756900000191
>>> choose the cluster SIN_G0_4_72!

dealing with pattern# SIN_G1_4_74 with 457 clusters ( size = 2 )
dealing with pattern# SIN_G1_51_56 with 396 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G1_51_56 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# SIN_G1_1_20 with 348 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G1_1_20 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 11
[i] area: 10587.75431072712, gates: 4035, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//SIN_G1_1_20.lib; read_verilog /tmp/1TUJYQ9OFH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//SIN_G1_1_20.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1TUJYQ9OFH.v
Parsing Verilog input from `/tmp/1TUJYQ9OFH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: dbecf8eff5
CPU: user 0.29s system 0.01s, MEM: 48.98 MB total, 42.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 4035, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 836), ('INVX1', 467), ('NAND3X1', 461), ('OAI21X1', 431), ('XNOR2X1', 428), ('NOR3X1', 353), ('AOI21X1', 325), ('NOR2X1', 209), ('SIN_G0_4_72', 203), ('XOR2X1', 167), ('SIN_G1_1_20', 84), ('AND2X2', 55), ('PI', 24), ('OR2X2', 16)]
creating networkx graph with  4059  nodes
created networkx graph with  4059  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  35.00612163543701
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  36.46089029312134
loadDataAndPreprocess done. time esclaped:  36.46092081069946
current AstranArea= 10587.754500000194
>>> choose the cluster SIN_G1_1_20!

dealing with pattern# SIN_G2_7_713 with 509 clusters ( size = 2 )
dealing with pattern# SIN_G2_41_42 with 352 clusters ( size = 2 )
dealing with pattern# SIN_G2_76_665 with 303 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G2_76_665 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 11
[i] area: 10132.305125713348, gates: 3818, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//SIN_G2_76_665.lib; read_verilog /tmp/YN45WHE8N0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//SIN_G2_76_665.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YN45WHE8N0.v
Parsing Verilog input from `/tmp/YN45WHE8N0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 46ab87ce2e
CPU: user 0.26s system 0.02s, MEM: 46.92 MB total, 40.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3818, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 702), ('NAND3X1', 486), ('INVX1', 440), ('XNOR2X1', 418), ('OAI21X1', 351), ('NOR3X1', 310), ('AOI21X1', 266), ('SIN_G0_4_72', 223), ('NOR2X1', 187), ('XOR2X1', 166), ('SIN_G2_76_665', 118), ('SIN_G1_1_20', 80), ('AND2X2', 53), ('PI', 24), ('OR2X2', 18)]
creating networkx graph with  3842  nodes
created networkx graph with  3842  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  52.266453981399536
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  53.77396535873413
loadDataAndPreprocess done. time esclaped:  53.77400088310242
current AstranArea= 10132.30530000014
>>> choose the cluster SIN_G2_76_665!

dealing with pattern# SIN_G3_7_684 with 524 clusters ( size = 2 )
dealing with pattern# SIN_G3_41_42 with 337 clusters ( size = 2 )
dealing with pattern# SIN_G3_264_1869 with 262 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G3_264_1869 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 11
[i] area: 9684.689828038216, gates: 3580, depth: 113
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//SIN_G3_264_1869.lib; read_verilog /tmp/W4EZA5TPXL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//SIN_G3_264_1869.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/W4EZA5TPXL.v
Parsing Verilog input from `/tmp/W4EZA5TPXL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d8cb67abd2
CPU: user 0.25s system 0.02s, MEM: 45.34 MB total, 39.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3580, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 645), ('NAND3X1', 461), ('INVX1', 454), ('OAI21X1', 371), ('NOR3X1', 303), ('AOI21X1', 280), ('SIN_G0_4_72', 227), ('SIN_G3_264_1869', 195), ('XNOR2X1', 182), ('NOR2X1', 168), ('SIN_G2_76_665', 108), ('SIN_G1_1_20', 76), ('XOR2X1', 43), ('AND2X2', 42), ('OR2X2', 25), ('PI', 24)]
creating networkx graph with  3604  nodes
created networkx graph with  3604  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  69.28752493858337
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  70.616379737854
loadDataAndPreprocess done. time esclaped:  70.61641192436218
current AstranArea= 9684.689900000107
>>> choose the cluster SIN_G3_264_1869!

dealing with pattern# SIN_G4_7_600 with 488 clusters ( size = 2 )
dealing with pattern# SIN_G4_69_73 with 335 clusters ( size = 2 )
dealing with pattern# SIN_G4_1_19 with 225 clusters ( size = 2 )
dealing with pattern# SIN_G4_29_30_104 with 197 clusters ( size = 3 )
dealing with pattern# SIN_G4_30_1810 with 182 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G4_30_1810 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 11
[i] area: 9630.519233822823, gates: 3545, depth: 113
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//SIN_G4_30_1810.lib; read_verilog /tmp/31R3D6VBIZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//SIN_G4_30_1810.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/31R3D6VBIZ.v
Parsing Verilog input from `/tmp/31R3D6VBIZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6634c53929
CPU: user 0.26s system 0.02s, MEM: 45.11 MB total, 39.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3545, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 641), ('NAND3X1', 458), ('INVX1', 424), ('OAI21X1', 364), ('NOR3X1', 301), ('AOI21X1', 239), ('SIN_G0_4_72', 235), ('SIN_G3_264_1869', 194), ('XNOR2X1', 177), ('NOR2X1', 173), ('SIN_G2_76_665', 104), ('SIN_G1_1_20', 84), ('SIN_G4_30_1810', 49), ('XOR2X1', 46), ('AND2X2', 42), ('PI', 24), ('OR2X2', 14)]
creating networkx graph with  3569  nodes
created networkx graph with  3569  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  85.33882451057434
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  86.58392667770386
loadDataAndPreprocess done. time esclaped:  86.58395910263062
current AstranArea= 9630.5193000001
>>> choose the cluster SIN_G4_30_1810!

saveArea= 1252.0784000000804  /  11.505326526956514 %
=================================================================================
 sqrt 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 47816.03733432293, gates: 18140, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//sqrt.lib; read_verilog /tmp/8TU2EU0T9K.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//sqrt.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8TU2EU0T9K.v
Parsing Verilog input from `/tmp/8TU2EU0T9K.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4815f5015c
CPU: user 1.46s system 0.07s, MEM: 169.93 MB total, 161.83 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18140, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 3152), ('NAND3X1', 3092), ('AOI21X1', 3070), ('INVX1', 2253), ('NAND2X1', 2162), ('XNOR2X1', 2041), ('NOR3X1', 1204), ('NOR2X1', 1076), ('PI', 128), ('AND2X2', 80), ('OR2X2', 10)]
creating networkx graph with  18268  nodes
created networkx graph with  18268  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.7999696731567383
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.456525802612305
loadDataAndPreprocess done. time esclaped:  6.456567764282227
originalArea= 47752.68289998942
initial AstranArea= 47752.68289998942
dealing with pattern# SQRT_G0_115_120 with 1745 clusters ( size = 2 )
dealing with pattern# SQRT_G0_16_110 with 1612 clusters ( size = 2 )
dealing with pattern# SQRT_G0_173_198_231 with 1493 clusters ( size = 3 )
>>> : Synthesis pattern# SQRT_G0_173_198_231 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 47816.03733432293, gates: 18140, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G0_173_198_231.lib; read_verilog /tmp/S1HMLKOVCO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G0_173_198_231.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/S1HMLKOVCO.v
Parsing Verilog input from `/tmp/S1HMLKOVCO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f21a9ab847
CPU: user 1.49s system 0.04s, MEM: 170.14 MB total, 162.04 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18140, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 3152), ('NAND3X1', 3092), ('AOI21X1', 3070), ('INVX1', 2253), ('NAND2X1', 2162), ('XNOR2X1', 2041), ('NOR3X1', 1204), ('NOR2X1', 1076), ('PI', 128), ('AND2X2', 80), ('OR2X2', 10)]
creating networkx graph with  18268  nodes
created networkx graph with  18268  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  19.52869987487793
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  22.64534306526184
loadDataAndPreprocess done. time esclaped:  22.64537739753723
current AstranArea= 47752.68289998942
>>> area increased after remapping!

dealing with pattern# SQRT_G0_173_198_231_260 with 1451 clusters ( size = 4 )
>>> : Synthesis pattern# SQRT_G0_173_198_231_260 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 47816.03733432293, gates: 18140, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G0_173_198_231_260.lib; read_verilog /tmp/BBXZBWOA4D.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G0_173_198_231_260.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BBXZBWOA4D.v
Parsing Verilog input from `/tmp/BBXZBWOA4D.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 378c4ec3fa
CPU: user 1.49s system 0.05s, MEM: 170.21 MB total, 162.11 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18140, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 3152), ('NAND3X1', 3092), ('AOI21X1', 3070), ('INVX1', 2253), ('NAND2X1', 2162), ('XNOR2X1', 2041), ('NOR3X1', 1204), ('NOR2X1', 1076), ('PI', 128), ('AND2X2', 80), ('OR2X2', 10)]
creating networkx graph with  18268  nodes
created networkx graph with  18268  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  27.883681535720825
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  31.13664412498474
loadDataAndPreprocess done. time esclaped:  31.136685132980347
current AstranArea= 47752.68289998942
>>> area increased after remapping!

dealing with pattern# SQRT_G0_196_301_302 with 1451 clusters ( size = 3 )
dealing with pattern# SQRT_G0_278_400_430_431 with 1324 clusters ( size = 4 )
dealing with pattern# SQRT_G0_0_264 with 1115 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G0_0_264 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 41329.291956067085, gates: 15323, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G0_0_264.lib; read_verilog /tmp/G7B0V1LRSM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G0_0_264.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/G7B0V1LRSM.v
Parsing Verilog input from `/tmp/G7B0V1LRSM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b99db4113a
CPU: user 1.26s system 0.05s, MEM: 144.21 MB total, 137.91 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 15323, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2399), ('AOI21X1', 2322), ('NAND3X1', 2053), ('NAND2X1', 1960), ('INVX1', 1857), ('XNOR2X1', 1586), ('NOR3X1', 962), ('NOR2X1', 852), ('SQRT_G0_0_264', 802), ('XOR2X1', 403), ('PI', 128), ('AND2X2', 81), ('OR2X2', 46)]
creating networkx graph with  15451  nodes
created networkx graph with  15451  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  36.233723640441895
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  39.18288516998291
loadDataAndPreprocess done. time esclaped:  39.18292593955994
current AstranArea= 41268.28379999345
>>> choose the cluster SQRT_G0_0_264!

dealing with pattern# SQRT_G1_2_300 with 1132 clusters ( size = 2 )
dealing with pattern# SQRT_G1_133_155 with 885 clusters ( size = 2 )
dealing with pattern# SQRT_G1_1_67 with 844 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G1_1_67 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 41253.77616691589, gates: 15416, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G1_1_67.lib; read_verilog /tmp/KW3Q9LVINH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G1_1_67.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KW3Q9LVINH.v
Parsing Verilog input from `/tmp/KW3Q9LVINH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cb5ecb2e80
CPU: user 1.25s system 0.05s, MEM: 144.73 MB total, 138.41 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 15416, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2389), ('AOI21X1', 2307), ('NAND3X1', 2114), ('INVX1', 1964), ('NAND2X1', 1950), ('XNOR2X1', 1618), ('NOR3X1', 972), ('NOR2X1', 812), ('SQRT_G0_0_264', 714), ('XOR2X1', 367), ('PI', 128), ('SQRT_G1_1_67', 124), ('AND2X2', 83), ('OR2X2', 2)]
creating networkx graph with  15544  nodes
created networkx graph with  15544  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  50.81973433494568
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  53.56626224517822
loadDataAndPreprocess done. time esclaped:  53.56629419326782
current AstranArea= 41253.77699999336
>>> choose the cluster SQRT_G1_1_67!

dealing with pattern# SQRT_G2_2_157 with 1148 clusters ( size = 2 )
dealing with pattern# SQRT_G2_46_91 with 967 clusters ( size = 2 )
dealing with pattern# SQRT_G2_1_99 with 915 clusters ( size = 2 )
dealing with pattern# SQRT_G2_1_62 with 845 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G2_1_62 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 33253.293374061584, gates: 11410, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G2_1_62.lib; read_verilog /tmp/G1KMTSPVP6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G2_1_62.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/G1KMTSPVP6.v
Parsing Verilog input from `/tmp/G1KMTSPVP6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ade0fdecfb
CPU: user 0.92s system 0.04s, MEM: 113.55 MB total, 106.80 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11410, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 1842), ('SQRT_G0_0_264', 1771), ('XNOR2X1', 1621), ('NAND2X1', 1313), ('NAND3X1', 1276), ('SQRT_G1_1_67', 833), ('OAI21X1', 739), ('SQRT_G2_1_62', 691), ('INVX1', 389), ('NOR3X1', 312), ('XOR2X1', 304), ('NOR2X1', 215), ('PI', 128), ('AND2X2', 102), ('OR2X2', 2)]
creating networkx graph with  11538  nodes
created networkx graph with  11538  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  64.03170990943909
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  65.9011595249176
loadDataAndPreprocess done. time esclaped:  65.90119671821594
current AstranArea= 33253.29379999856
>>> choose the cluster SQRT_G2_1_62!

dealing with pattern# SQRT_G3_113_183 with 1330 clusters ( size = 2 )
dealing with pattern# SQRT_G3_1_87 with 922 clusters ( size = 2 )
dealing with pattern# SQRT_G3_19_21 with 818 clusters ( size = 2 )
dealing with pattern# SQRT_G3_2_4 with 697 clusters ( size = 3 )
>>> : Synthesis pattern# SQRT_G3_2_4 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 33254.18967449665, gates: 11409, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G3_2_4.lib; read_verilog /tmp/3XYKU5M0WQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G3_2_4.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3XYKU5M0WQ.v
Parsing Verilog input from `/tmp/3XYKU5M0WQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 36e1034325
CPU: user 0.93s system 0.05s, MEM: 113.55 MB total, 106.79 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11409, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 1842), ('SQRT_G0_0_264', 1770), ('XNOR2X1', 1622), ('NAND2X1', 1313), ('NAND3X1', 1276), ('SQRT_G1_1_67', 833), ('OAI21X1', 739), ('SQRT_G2_1_62', 691), ('INVX1', 388), ('NOR3X1', 311), ('XOR2X1', 303), ('NOR2X1', 215), ('PI', 128), ('AND2X2', 102), ('OR2X2', 2), ('SQRT_G3_2_4', 2)]
creating networkx graph with  11537  nodes
created networkx graph with  11537  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  73.5697922706604
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  75.34193658828735
loadDataAndPreprocess done. time esclaped:  75.34197044372559
current AstranArea= 33254.19009999856
>>> area increased after remapping!

dealing with pattern# SQRT_G3_1_166 with 607 clusters ( size = 3 )
>>> : Synthesis pattern# SQRT_G3_1_166 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 34927.88098978996, gates: 11960, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G3_1_166.lib; read_verilog /tmp/1YTFKDFGRC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G3_1_166.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1YTFKDFGRC.v
Parsing Verilog input from `/tmp/1YTFKDFGRC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 150a0274d7
CPU: user 0.98s system 0.04s, MEM: 117.91 MB total, 111.20 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11960, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 1862), ('XNOR2X1', 1654), ('NAND2X1', 1300), ('OAI21X1', 1272), ('SQRT_G0_0_264', 1203), ('AOI21X1', 1202), ('SQRT_G1_1_67', 864), ('NOR2X1', 817), ('SQRT_G3_1_166', 669), ('INVX1', 300), ('NOR3X1', 294), ('XOR2X1', 270), ('SQRT_G2_1_62', 138), ('PI', 128), ('AND2X2', 111), ('OR2X2', 4)]
creating networkx graph with  12088  nodes
created networkx graph with  12088  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  79.0682897567749
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  80.8699676990509
loadDataAndPreprocess done. time esclaped:  80.87000179290771
current AstranArea= 34925.53489999758
>>> area increased after remapping!

dealing with pattern# SQRT_G3_1_50 with 464 clusters ( size = 2 )
dealing with pattern# SQRT_G3_96_131_281 with 311 clusters ( size = 4 )
dealing with pattern# SQRT_G3_96_346 with 261 clusters ( size = 4 )
>>> : Synthesis pattern# SQRT_G3_96_346 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 33027.80499601364, gates: 11334, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G3_96_346.lib; read_verilog /tmp/TI5DFBZJWE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G3_96_346.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TI5DFBZJWE.v
Parsing Verilog input from `/tmp/TI5DFBZJWE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1ae0ddd7af
CPU: user 0.90s system 0.06s, MEM: 113.17 MB total, 106.32 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11334, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 1918), ('AOI21X1', 1874), ('XNOR2X1', 1572), ('NAND2X1', 1330), ('SQRT_G0_0_264', 1251), ('SQRT_G1_1_67', 913), ('SQRT_G3_96_346', 668), ('OAI21X1', 607), ('XOR2X1', 352), ('INVX1', 322), ('NOR3X1', 180), ('NOR2X1', 139), ('SQRT_G2_1_62', 132), ('PI', 128), ('AND2X2', 73), ('OR2X2', 3)]
creating networkx graph with  11462  nodes
created networkx graph with  11462  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  84.92245388031006
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  86.70468020439148
loadDataAndPreprocess done. time esclaped:  86.70471286773682
current AstranArea= 33025.45889999821
>>> choose the cluster SQRT_G3_96_346!

dealing with pattern# SQRT_G4_86_125 with 1277 clusters ( size = 2 )
dealing with pattern# SQRT_G4_1_135 with 966 clusters ( size = 2 )
dealing with pattern# SQRT_G4_1_99 with 904 clusters ( size = 2 )
dealing with pattern# SQRT_G4_14_44 with 681 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G4_14_44 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 33414.91645145416, gates: 11405, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G4_14_44.lib; read_verilog /tmp/JBFA5QX610.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G4_14_44.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JBFA5QX610.v
Parsing Verilog input from `/tmp/JBFA5QX610.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f490214351
CPU: user 0.91s system 0.05s, MEM: 113.62 MB total, 106.86 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11405, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 1983), ('XNOR2X1', 1668), ('NAND2X1', 1267), ('AOI21X1', 1170), ('SQRT_G0_0_264', 1081), ('SQRT_G1_1_67', 940), ('SQRT_G3_96_346', 792), ('SQRT_G4_14_44', 687), ('OAI21X1', 508), ('INVX1', 357), ('NOR3X1', 289), ('XOR2X1', 256), ('SQRT_G2_1_62', 150), ('NOR2X1', 147), ('PI', 128), ('AND2X2', 109), ('OR2X2', 1)]
creating networkx graph with  11533  nodes
created networkx graph with  11533  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  94.06915354728699
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  95.73424243927002
loadDataAndPreprocess done. time esclaped:  95.73427653312683
current AstranArea= 33412.57029999773
>>> area increased after remapping!

dealing with pattern# SQRT_G4_25_173_278 with 347 clusters ( size = 4 )
dealing with pattern# SQRT_G4_13_25 with 288 clusters ( size = 4 )
dealing with pattern# SQRT_G4_1_16 with 269 clusters ( size = 2 )
dealing with pattern# SQRT_G4_18_19_21 with 205 clusters ( size = 3 )
dealing with pattern# SQRT_G4_29_90 with 197 clusters ( size = 2 )
dealing with pattern# SQRT_G4_99_102 with 190 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G4_99_102 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 32719.131244897842, gates: 11341, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G4_99_102.lib; read_verilog /tmp/4UZIKWF2V8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G4_99_102.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4UZIKWF2V8.v
Parsing Verilog input from `/tmp/4UZIKWF2V8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5f5909dfe1
CPU: user 0.93s system 0.04s, MEM: 113.23 MB total, 106.37 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11341, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 2070), ('AOI21X1', 1730), ('XNOR2X1', 1668), ('NAND2X1', 1289), ('SQRT_G0_0_264', 1064), ('SQRT_G1_1_67', 889), ('SQRT_G4_99_102', 885), ('OAI21X1', 468), ('INVX1', 353), ('XOR2X1', 255), ('NOR3X1', 246), ('NOR2X1', 129), ('PI', 128), ('SQRT_G2_1_62', 122), ('AND2X2', 86), ('SQRT_G3_96_346', 83), ('OR2X2', 4)]
creating networkx graph with  11469  nodes
created networkx graph with  11469  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  99.44257235527039
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  101.21579194068909
loadDataAndPreprocess done. time esclaped:  101.215824842453
current AstranArea= 32716.785199998358
>>> choose the cluster SQRT_G4_99_102!

saveArea= 15035.897699991063  /  31.48702185274368 %
=================================================================================
 square 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 37345.48532640934, gates: 13895, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//square.lib; read_verilog /tmp/0HYA8XQHOT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//square.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0HYA8XQHOT.v
Parsing Verilog input from `/tmp/0HYA8XQHOT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: dc13be988e
CPU: user 1.09s system 0.05s, MEM: 128.27 MB total, 121.78 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13896, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 4381), ('OAI21X1', 1901), ('NAND3X1', 1466), ('XNOR2X1', 1458), ('INVX1', 1396), ('XOR2X1', 1344), ('AOI21X1', 919), ('NOR2X1', 604), ('OR2X2', 168), ('AND2X2', 148), ('NOR3X1', 109), ('PI', 64), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  13960  nodes
created networkx graph with  13960  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.1767406463623047
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.621568918228149
loadDataAndPreprocess done. time esclaped:  6.621610879898071
originalArea= 37336.10009999637
initial AstranArea= 37336.10009999637
dealing with pattern# SQUARE_G0_9_10 with 1745 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G0_9_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 36789.30076086521, gates: 13045, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//SQUARE_G0_9_10.lib; read_verilog /tmp/5849R8QXEX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//SQUARE_G0_9_10.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5849R8QXEX.v
Parsing Verilog input from `/tmp/5849R8QXEX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 835b158c89
CPU: user 1.04s system 0.04s, MEM: 122.88 MB total, 116.29 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13046, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2742), ('OAI21X1', 1704), ('XNOR2X1', 1448), ('INVX1', 1417), ('NAND3X1', 1407), ('XOR2X1', 1356), ('SQUARE_G0_9_10', 1075), ('AOI21X1', 899), ('NOR2X1', 548), ('OR2X2', 199), ('AND2X2', 160), ('NOR3X1', 89), ('PI', 64), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  13110  nodes
created networkx graph with  13110  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  28.385075092315674
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  33.00451898574829
loadDataAndPreprocess done. time esclaped:  33.00457048416138
current AstranArea= 36784.60849999662
>>> choose the cluster SQUARE_G0_9_10!

dealing with pattern# SQUARE_G1_2_6 with 1225 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G1_2_6 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 36545.40796613693, gates: 13019, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//SQUARE_G1_2_6.lib; read_verilog /tmp/844L79T1XJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//SQUARE_G1_2_6.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/844L79T1XJ.v
Parsing Verilog input from `/tmp/844L79T1XJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 24679ed6b1
CPU: user 1.05s system 0.02s, MEM: 122.63 MB total, 116.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13020, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2819), ('OAI21X1', 1714), ('XNOR2X1', 1480), ('XOR2X1', 1319), ('INVX1', 1229), ('NAND3X1', 1205), ('SQUARE_G0_9_10', 1112), ('AOI21X1', 778), ('SQUARE_G1_2_6', 635), ('NOR2X1', 485), ('AND2X2', 113), ('NOR3X1', 97), ('PI', 64), ('OR2X2', 32), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  13084  nodes
created networkx graph with  13084  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  53.71412467956543
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  58.52990651130676
loadDataAndPreprocess done. time esclaped:  58.52995276451111
current AstranArea= 36540.71559999676
>>> choose the cluster SQUARE_G1_2_6!

dealing with pattern# SQUARE_G2_2_6 with 1209 clusters ( size = 2 )
dealing with pattern# SQUARE_G2_13_63_114 with 1037 clusters ( size = 3 )
dealing with pattern# SQUARE_G2_2_28 with 921 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G2_2_28 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 36242.87236881256, gates: 12740, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//SQUARE_G2_2_28.lib; read_verilog /tmp/POC61YGN46.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//SQUARE_G2_2_28.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/POC61YGN46.v
Parsing Verilog input from `/tmp/POC61YGN46.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f2027ca34a
CPU: user 1.00s system 0.05s, MEM: 120.87 MB total, 114.23 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12741, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2727), ('OAI21X1', 1589), ('XNOR2X1', 1459), ('XOR2X1', 1348), ('NAND3X1', 1205), ('INVX1', 1083), ('SQUARE_G0_9_10', 973), ('AOI21X1', 777), ('SQUARE_G1_2_6', 494), ('NOR2X1', 479), ('SQUARE_G2_2_28', 393), ('NOR3X1', 92), ('AND2X2', 83), ('PI', 64), ('OR2X2', 37), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  12805  nodes
created networkx graph with  12805  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  80.08642911911011
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  83.12964200973511
loadDataAndPreprocess done. time esclaped:  83.12968015670776
current AstranArea= 36238.179999996995
>>> choose the cluster SQUARE_G2_2_28!

dealing with pattern# SQUARE_G3_2_6 with 1211 clusters ( size = 2 )
dealing with pattern# SQUARE_G3_13_63_114 with 1051 clusters ( size = 3 )
dealing with pattern# SQUARE_G3_13_63_113_114 with 847 clusters ( size = 4 )
>>> : Synthesis pattern# SQUARE_G3_13_63_113_114 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 36211.03108882904, gates: 12661, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//SQUARE_G3_13_63_113_114.lib; read_verilog /tmp/9EMVLZZPO9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//SQUARE_G3_13_63_113_114.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9EMVLZZPO9.v
Parsing Verilog input from `/tmp/9EMVLZZPO9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2a04c6e5a7
CPU: user 1.04s system 0.06s, MEM: 120.62 MB total, 113.90 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12662, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2756), ('OAI21X1', 1585), ('XNOR2X1', 1452), ('XOR2X1', 1354), ('NAND3X1', 1070), ('INVX1', 1010), ('SQUARE_G0_9_10', 943), ('AOI21X1', 775), ('SQUARE_G1_2_6', 499), ('SQUARE_G2_2_28', 440), ('NOR2X1', 426), ('NOR3X1', 120), ('SQUARE_G3_13_63_113_114', 110), ('AND2X2', 86), ('PI', 64), ('OR2X2', 34), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  12726  nodes
created networkx graph with  12726  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  104.61839747428894
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  107.6575493812561
loadDataAndPreprocess done. time esclaped:  107.65758299827576
current AstranArea= 36206.338699997104
>>> choose the cluster SQUARE_G3_13_63_113_114!

dealing with pattern# SQUARE_G4_2_6 with 1221 clusters ( size = 2 )
dealing with pattern# SQUARE_G4_13_62_113 with 1059 clusters ( size = 3 )
dealing with pattern# SQUARE_G4_13_62_112_113 with 868 clusters ( size = 4 )
dealing with pattern# SQUARE_G4_2_28 with 851 clusters ( size = 2 )
dealing with pattern# SQUARE_G4_19_20 with 769 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G4_19_20 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 33838.653702139854, gates: 11632, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//SQUARE_G4_19_20.lib; read_verilog /tmp/ST0GQ4LFS9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//SQUARE_G4_19_20.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ST0GQ4LFS9.v
Parsing Verilog input from `/tmp/ST0GQ4LFS9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 02f47ed275
CPU: user 0.92s system 0.04s, MEM: 113.65 MB total, 106.41 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11633, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2740), ('OAI21X1', 1640), ('INVX1', 1165), ('SQUARE_G4_19_20', 1159), ('NAND3X1', 1065), ('SQUARE_G0_9_10', 978), ('AOI21X1', 781), ('SQUARE_G1_2_6', 460), ('NOR2X1', 440), ('SQUARE_G2_2_28', 353), ('XOR2X1', 320), ('XNOR2X1', 180), ('NOR3X1', 119), ('SQUARE_G3_13_63_113_114', 112), ('AND2X2', 77), ('PI', 64), ('OR2X2', 42), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  11697  nodes
created networkx graph with  11697  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  128.86593317985535
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  131.43111324310303
loadDataAndPreprocess done. time esclaped:  131.4311559200287
current AstranArea= 33833.96069999892
>>> choose the cluster SQUARE_G4_19_20!

saveArea= 3502.1393999974534  /  9.38003538296115 %
=================================================================================
 voter 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 28927.18197965622, gates: 9973, depth: 38
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//voter.lib; read_verilog /tmp/8TSQO30EPR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//voter.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8TSQO30EPR.v
Parsing Verilog input from `/tmp/8TSQO30EPR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bd783ada8b
CPU: user 0.73s system 0.04s, MEM: 96.84 MB total, 89.94 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 9973, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 1891), ('INVX1', 1874), ('AOI21X1', 1351), ('NAND2X1', 1142), ('PI', 1001), ('XOR2X1', 849), ('OAI21X1', 842), ('NAND3X1', 825), ('NOR2X1', 438), ('NOR3X1', 363), ('AND2X2', 212), ('OR2X2', 186)]
creating networkx graph with  10974  nodes
created networkx graph with  10974  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.8017854690551758
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.3903656005859375
loadDataAndPreprocess done. time esclaped:  3.3904006481170654
originalArea= 28922.48969999768
initial AstranArea= 28922.48969999768
dealing with pattern# VOTER_G0_11_12 with 1124 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G0_11_12 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 27552.117894887924, gates: 9148, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G0_11_12.lib; read_verilog /tmp/D0I1F9H7WP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G0_11_12.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/D0I1F9H7WP.v
Parsing Verilog input from `/tmp/D0I1F9H7WP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 32f038378a
CPU: user 0.71s system 0.02s, MEM: 92.45 MB total, 85.45 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 9148, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 1420), ('INVX1', 1356), ('AOI21X1', 1247), ('PI', 1001), ('VOTER_G0_11_12', 975), ('NAND3X1', 758), ('NOR2X1', 752), ('OAI21X1', 719), ('XOR2X1', 451), ('NOR3X1', 439), ('OR2X2', 377), ('XNOR2X1', 347), ('AND2X2', 307)]
creating networkx graph with  10149  nodes
created networkx graph with  10149  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  13.540715217590332
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  15.20271348953247
loadDataAndPreprocess done. time esclaped:  15.202749729156494
current AstranArea= 27549.771599999094
>>> choose the cluster VOTER_G0_11_12!

dealing with pattern# VOTER_G1_63_64 with 580 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G1_63_64 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 26453.18927836418, gates: 8669, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G1_63_64.lib; read_verilog /tmp/30R2WWTBA8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G1_63_64.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/30R2WWTBA8.v
Parsing Verilog input from `/tmp/30R2WWTBA8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 829071ebe7
CPU: user 0.65s system 0.04s, MEM: 88.68 MB total, 82.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 8669, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 1581), ('AOI21X1', 1237), ('NAND2X1', 1179), ('PI', 1001), ('VOTER_G0_11_12', 970), ('NAND3X1', 711), ('VOTER_G1_63_64', 604), ('OAI21X1', 420), ('XNOR2X1', 391), ('OR2X2', 391), ('XOR2X1', 363), ('NOR3X1', 360), ('AND2X2', 276), ('NOR2X1', 186)]
creating networkx graph with  9670  nodes
created networkx graph with  9670  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  21.415127754211426
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  23.523455142974854
loadDataAndPreprocess done. time esclaped:  23.523486614227295
current AstranArea= 26448.496399999505
>>> choose the cluster VOTER_G1_63_64!

dealing with pattern# VOTER_G2_3_5 with 685 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G2_3_5 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 24366.790230035782, gates: 7569, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G2_3_5.lib; read_verilog /tmp/0L3PKR2SWP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G2_3_5.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0L3PKR2SWP.v
Parsing Verilog input from `/tmp/0L3PKR2SWP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7cdc73633c
CPU: user 0.58s system 0.03s, MEM: 79.90 MB total, 73.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7569, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 1039), ('INVX1', 1021), ('PI', 1001), ('VOTER_G0_11_12', 966), ('AOI21X1', 737), ('NAND3X1', 720), ('VOTER_G2_3_5', 477), ('OAI21X1', 446), ('VOTER_G1_63_64', 439), ('XNOR2X1', 421), ('XOR2X1', 352), ('OR2X2', 278), ('AND2X2', 268), ('NOR3X1', 213), ('NOR2X1', 192)]
creating networkx graph with  8570  nodes
created networkx graph with  8570  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  29.91010880470276
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  30.918325901031494
loadDataAndPreprocess done. time esclaped:  30.918359994888306
current AstranArea= 24362.09729999966
>>> choose the cluster VOTER_G2_3_5!

dealing with pattern# VOTER_G3_4_5 with 349 clusters ( size = 3 )
>>> : Synthesis pattern# VOTER_G3_4_5 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 24384.125250697136, gates: 7451, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G3_4_5.lib; read_verilog /tmp/MUJ5V5PBXP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G3_4_5.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MUJ5V5PBXP.v
Parsing Verilog input from `/tmp/MUJ5V5PBXP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: abff46fa25
CPU: user 0.55s system 0.05s, MEM: 79.23 MB total, 73.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7451, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 1028), ('PI', 1001), ('VOTER_G0_11_12', 966), ('INVX1', 853), ('AOI21X1', 746), ('NAND3X1', 727), ('OAI21X1', 446), ('VOTER_G1_63_64', 438), ('XNOR2X1', 422), ('XOR2X1', 348), ('VOTER_G2_3_5', 294), ('AND2X2', 268), ('OR2X2', 267), ('NOR3X1', 238), ('VOTER_G3_4_5', 211), ('NOR2X1', 199)]
creating networkx graph with  8452  nodes
created networkx graph with  8452  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  36.28734111785889
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  37.23093557357788
loadDataAndPreprocess done. time esclaped:  37.23096752166748
current AstranArea= 24379.432299999684
>>> area increased after remapping!

dealing with pattern# VOTER_G3_3_4_5 with 337 clusters ( size = 4 )
>>> : Synthesis pattern# VOTER_G3_3_4_5 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# VOTER_G3_12_80 with 322 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G3_12_80 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 24604.038210392, gates: 7664, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G3_12_80.lib; read_verilog /tmp/YQ2NHAVLVN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G3_12_80.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YQ2NHAVLVN.v
Parsing Verilog input from `/tmp/YQ2NHAVLVN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bbd76e762c
CPU: user 0.59s system 0.03s, MEM: 81.16 MB total, 74.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7664, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 1219), ('NAND2X1', 1015), ('PI', 1001), ('VOTER_G0_11_12', 936), ('AOI21X1', 745), ('NAND3X1', 616), ('OAI21X1', 476), ('VOTER_G1_63_64', 434), ('VOTER_G2_3_5', 402), ('XNOR2X1', 400), ('XOR2X1', 318), ('AND2X2', 243), ('OR2X2', 228), ('NOR2X1', 225), ('NOR3X1', 212), ('VOTER_G3_12_80', 195)]
creating networkx graph with  8665  nodes
created networkx graph with  8665  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  40.82916712760925
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  41.998735427856445
loadDataAndPreprocess done. time esclaped:  41.99876952171326
current AstranArea= 24601.691799999855
>>> area increased after remapping!

dealing with pattern# VOTER_G3_61_426 with 218 clusters ( size = 2 )
dealing with pattern# VOTER_G3_14_16 with 195 clusters ( size = 3 )
>>> : Synthesis pattern# VOTER_G3_14_16 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 24100.65784919262, gates: 7725, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G3_14_16.lib; read_verilog /tmp/CY8DFRWZFJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G3_14_16.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/CY8DFRWZFJ.v
Parsing Verilog input from `/tmp/CY8DFRWZFJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a2f82d445a
CPU: user 0.60s system 0.02s, MEM: 81.75 MB total, 75.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7725, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 1157), ('NAND2X1', 1038), ('PI', 1001), ('VOTER_G3_14_16', 928), ('AOI21X1', 800), ('NAND3X1', 683), ('VOTER_G2_3_5', 461), ('OAI21X1', 459), ('VOTER_G1_63_64', 416), ('XNOR2X1', 377), ('XOR2X1', 369), ('NOR3X1', 269), ('OR2X2', 254), ('NOR2X1', 240), ('AND2X2', 230), ('VOTER_G0_11_12', 44)]
creating networkx graph with  8726  nodes
created networkx graph with  8726  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  44.83248019218445
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  46.13376545906067
loadDataAndPreprocess done. time esclaped:  46.13380002975464
current AstranArea= 24095.964999999473
>>> choose the cluster VOTER_G3_14_16!

dealing with pattern# VOTER_G4_4_5 with 320 clusters ( size = 3 )
dealing with pattern# VOTER_G4_13_311 with 314 clusters ( size = 2 )
dealing with pattern# VOTER_G4_41_340 with 296 clusters ( size = 2 )
dealing with pattern# VOTER_G4_3_4_5 with 278 clusters ( size = 4 )
dealing with pattern# VOTER_G4_26_27 with 251 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G4_26_27 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 23515.0634059906, gates: 7514, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G4_26_27.lib; read_verilog /tmp/T7OWUNXC41.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G4_26_27.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/T7OWUNXC41.v
Parsing Verilog input from `/tmp/T7OWUNXC41.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 28eb7348c3
CPU: user 0.57s system 0.04s, MEM: 79.48 MB total, 73.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7514, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 1001), ('INVX1', 973), ('NAND2X1', 937), ('VOTER_G3_14_16', 928), ('AOI21X1', 827), ('NAND3X1', 691), ('VOTER_G2_3_5', 470), ('OAI21X1', 407), ('VOTER_G1_63_64', 382), ('VOTER_G4_26_27', 376), ('XNOR2X1', 374), ('XOR2X1', 343), ('NOR3X1', 240), ('NOR2X1', 218), ('OR2X2', 156), ('AND2X2', 148), ('VOTER_G0_11_12', 44)]
creating networkx graph with  8515  nodes
created networkx graph with  8515  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  51.92412519454956
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  52.85693955421448
loadDataAndPreprocess done. time esclaped:  52.85697078704834
current AstranArea= 23512.716999999455
>>> choose the cluster VOTER_G4_26_27!

saveArea= 5409.772699998226  /  18.704381110035143 %
