output of test_inst (no halt): (sim 100)
Pick a mode - (I)nitialize, (S)imulate, or (D)isplay: Starting execution...
Simulating 100 cycles
Completed 100 cycles 
Pick a mode - (I)nitialize, (S)imulate, or (D)isplay: Fetch:-1 Decode:-1 ALU1:-1 ALU2:-1
Branch FU:-1 Delay:-1 Memory:-1 WriteBack:-1
AR 0: 0 i z 
AR 1: 4 v n AR 2: 5 v n AR 3: 9 v n AR 4: 0 i z 
AR 5: 0 i z AR 6: 0 i z AR 7: 0 i z AR 8: 0 i z 
AR 9: 0 i z AR 10: 0 i z AR 11: 0 i z AR 12: 0 i z 
AR 13: 0 i z AR 14: 0 i z AR 15: 0 i z AR 16: 0 i z 
AR 17: 0 i z AR 18: 0 i z 
0: 0 
4: 0 8: 0 12: 0 16: 0 20: 0 24: 0 28: 0 32: 0 
36: 0 40: 0 44: 0 48: 0 52: 0 56: 0 60: 0 64: 0 
68: 0 72: 0 76: 0 80: 0 84: 0 88: 0 92: 0 96: 0 
100: 0 104: 0 108: 0 112: 0 116: 0 120: 0 124: 0 128: 0 
132: 0 136: 0 140: 0 144: 0 148: 0 152: 0 156: 0 160: 0 
164: 0 168: 0 172: 0 176: 0 180: 0 184: 0 188: 0 192: 0 
196: 0 200: 0 204: 0 208: 0 212: 0 216: 0 220: 0 224: 0 
228: 0 232: 0 236: 0 240: 0 244: 0 248: 0 252: 0 256: 0 
260: 0 264: 0 268: 0 272: 0 276: 0 280: 0 284: 0 288: 0 
292: 0 296: 0 300: 0 304: 0 308: 0 312: 0 316: 0 320: 0 
324: 0 328: 0 332: 0 336: 0 340: 0 344: 0 348: 0 352: 0 
356: 0 360: 0 364: 0 368: 0 372: 0 376: 0 380: 0 384: 0 
388: 0 392: 0 396: 0 
Pick a mode - (I)nitialize, (S)imulate, or (D)isplay: unexpected input. exiting.
output of test_bnz: (sim100)
Pick a mode - (I)nitialize, (S)imulate, or (D)isplay: Starting execution...
Simulating 100 cycles
Ending Processing...
Completed 42 cycles 
Pick a mode - (I)nitialize, (S)imulate, or (D)isplay: Fetch:-1 Decode:-1 ALU1:-1 ALU2:-1
Branch FU:-1 Delay:-1 Memory:-1 WriteBack:6
AR 0: 0 i z 
AR 1: 5 v n AR 2: 5 v n AR 3: 1 v n AR 4: 0 i z 
AR 5: 0 v z AR 6: 0 i z AR 7: 0 i z AR 8: 0 i z 
AR 9: 0 i z AR 10: 0 i z AR 11: 0 i z AR 12: 0 i z 
AR 13: 0 i z AR 14: 0 i z AR 15: 0 i z AR 16: 0 i z 
AR 17: 0 i z AR 18: 0 i z 
0: 0 
4: 0 8: 0 12: 0 16: 0 20: 0 24: 0 28: 0 32: 0 
36: 0 40: 0 44: 0 48: 0 52: 0 56: 0 60: 0 64: 0 
68: 0 72: 0 76: 0 80: 0 84: 0 88: 0 92: 0 96: 0 
100: 0 104: 0 108: 0 112: 0 116: 0 120: 0 124: 0 128: 0 
132: 0 136: 0 140: 0 144: 0 148: 0 152: 0 156: 0 160: 0 
164: 0 168: 0 172: 0 176: 0 180: 0 184: 0 188: 0 192: 0 
196: 0 200: 0 204: 0 208: 0 212: 0 216: 0 220: 0 224: 0 
228: 0 232: 0 236: 0 240: 0 244: 0 248: 0 252: 0 256: 0 
260: 0 264: 0 268: 0 272: 0 276: 0 280: 0 284: 0 288: 0 
292: 0 296: 0 300: 0 304: 0 308: 0 312: 0 316: 0 320: 0 
324: 0 328: 0 332: 0 336: 0 340: 0 344: 0 348: 0 352: 0 
356: 0 360: 0 364: 0 368: 0 372: 0 376: 0 380: 0 384: 0 
388: 0 392: 0 396: 0 
Pick a mode - (I)nitialize, (S)imulate, or (D)isplay: unexpected input. exiting.
output of test_bal (sim 100):

Pick a mode - (I)nitialize, (S)imulate, or (D)isplay: Starting execution...
Simulating 100 cycles
Ending Processing...
Completed 17 cycles 
Pick a mode - (I)nitialize, (S)imulate, or (D)isplay: Fetch:-1 Decode:-1 ALU1:-1 ALU2:-1
Branch FU:-1 Delay:-1 Memory:-1 WriteBack:4
AR 0: 0 i z 
AR 1: 5 v n AR 2: 1 v n AR 3: 0 i z AR 4: 0 i z 
AR 5: 0 i z AR 6: 4 v n AR 7: 4000 v n AR 8: 0 i z 
AR 9: 0 i z AR 10: 0 i z AR 11: 0 i z AR 12: 0 i z 
AR 13: 0 i z AR 14: 0 i z AR 15: 0 i z AR 16: 0 i z 
AR 17: 0 i z AR 18: 4016 v n 
0: 0 
4: 0 8: 0 12: 0 16: 0 20: 0 24: 0 28: 0 32: 0 
36: 0 40: 0 44: 0 48: 0 52: 0 56: 0 60: 0 64: 0 
68: 0 72: 0 76: 0 80: 0 84: 0 88: 0 92: 0 96: 0 
100: 0 104: 0 108: 0 112: 0 116: 0 120: 0 124: 0 128: 0 
132: 0 136: 0 140: 0 144: 0 148: 0 152: 0 156: 0 160: 0 
164: 0 168: 0 172: 0 176: 0 180: 0 184: 0 188: 0 192: 0 
196: 0 200: 0 204: 0 208: 0 212: 0 216: 0 220: 0 224: 0 
228: 0 232: 0 236: 0 240: 0 244: 0 248: 0 252: 0 256: 0 
260: 0 264: 0 268: 0 272: 0 276: 0 280: 0 284: 0 288: 0 
292: 0 296: 0 300: 0 304: 0 308: 0 312: 0 316: 0 320: 0 
324: 0 328: 0 332: 0 336: 0 340: 0 344: 0 348: 0 352: 0 
356: 0 360: 0 364: 0 368: 0 372: 0 376: 0 380: 0 384: 0 
388: 0 392: 0 396: 0 
Pick a mode - (I)nitialize, (S)imulate, or (D)isplay: unexpected input. exiting.
output of test_ls (sim 100):
Pick a mode - (I)nitialize, (S)imulate, or (D)isplay: Starting execution...
Simulating 100 cycles
Ending Processing...
Completed 14 cycles 
Pick a mode - (I)nitialize, (S)imulate, or (D)isplay: Fetch:-1 Decode:-1 ALU1:-1 ALU2:-1
Branch FU:-1 Delay:-1 Memory:-1 WriteBack:7
AR 0: 0 i z 
AR 1: 8 v n AR 2: 17 v n AR 3: 12 v n AR 4: 0 i z 
AR 5: 0 i z AR 6: 0 i z AR 7: 17 v n AR 8: 34 v n 
AR 9: 0 i z AR 10: 0 i z AR 11: 0 i z AR 12: 0 i z 
AR 13: 0 i z AR 14: 0 i z AR 15: 0 i z AR 16: 0 i z 
AR 17: 0 i z AR 18: 0 i z 
0: 0 
4: 0 8: 17 12: 0 16: 17 20: 0 24: 0 28: 0 32: 0 
36: 0 40: 0 44: 0 48: 0 52: 0 56: 0 60: 0 64: 0 
68: 0 72: 0 76: 0 80: 0 84: 0 88: 0 92: 0 96: 0 
100: 0 104: 0 108: 0 112: 0 116: 0 120: 0 124: 0 128: 0 
132: 0 136: 0 140: 0 144: 0 148: 0 152: 0 156: 0 160: 0 
164: 0 168: 0 172: 0 176: 0 180: 0 184: 0 188: 0 192: 0 
196: 0 200: 0 204: 0 208: 0 212: 0 216: 0 220: 0 224: 0 
228: 0 232: 0 236: 0 240: 0 244: 0 248: 0 252: 0 256: 0 
260: 0 264: 0 268: 0 272: 0 276: 0 280: 0 284: 0 288: 0 
292: 0 296: 0 300: 0 304: 0 308: 0 312: 0 316: 0 320: 0 
324: 0 328: 0 332: 0 336: 0 340: 0 344: 0 348: 0 352: 0 
356: 0 360: 0 364: 0 368: 0 372: 0 376: 0 380: 0 384: 0 
388: 0 392: 0 396: 0 
Pick a mode - (I)nitialize, (S)imulate, or (D)isplay: unexpected input. exiting.
output of test_input_1.txt (sim300):

Pick a mode - (I)nitialize, (S)imulate, or (D)isplay: Starting execution...
Simulating 300 cycles
Ending Processing...
Completed 182 cycles 
Pick a mode - (I)nitialize, (S)imulate, or (D)isplay: Fetch:-1 Decode:-1 ALU1:-1 ALU2:-1
Branch FU:-1 Delay:-1 Memory:-1 WriteBack:19
AR 0: 10 v n 
AR 1: 60 v n AR 2: 0 v z AR 3: 4 v n AR 4: 1 v n 
AR 5: 40 v n AR 6: 1 v n AR 7: 0 i z AR 8: 0 i z 
AR 9: 0 i z AR 10: 0 i z AR 11: 0 i z AR 12: 0 i z 
AR 13: 0 i z AR 14: 0 i z AR 15: 0 i z AR 16: 0 i z 
AR 17: 0 i z AR 18: 0 i z 
0: 10 
4: 9 8: 8 12: 7 16: 6 20: 5 24: 4 28: 3 32: 2 
36: 1 40: 0 44: 0 48: 0 52: 0 56: 0 60: 0 64: 1 
68: 2 72: 3 76: 4 80: 5 84: 6 88: 7 92: 8 96: 9 
100: 10 104: 0 108: 0 112: 0 116: 0 120: 0 124: 0 128: 0 
132: 0 136: 0 140: 0 144: 0 148: 0 152: 0 156: 0 160: 0 
164: 0 168: 0 172: 0 176: 0 180: 0 184: 0 188: 0 192: 0 
196: 0 200: 0 204: 0 208: 0 212: 0 216: 0 220: 0 224: 0 
228: 0 232: 0 236: 0 240: 0 244: 0 248: 0 252: 0 256: 0 
260: 0 264: 0 268: 0 272: 0 276: 0 280: 0 284: 0 288: 0 
292: 0 296: 0 300: 0 304: 0 308: 0 312: 0 316: 0 320: 0 
324: 0 328: 0 332: 0 336: 0 340: 0 344: 0 348: 0 352: 0 
356: 0 360: 0 364: 0 368: 0 372: 0 376: 0 380: 0 384: 0 
388: 0 392: 0 396: 0 
Pick a mode - (I)nitialize, (S)imulate, or (D)isplay: unexpected input. exiting.
output of test_input_2.txt (sim 1000):

Pick a mode - (I)nitialize, (S)imulate, or (D)isplay: Starting execution...
Simulating 1000 cycles
Ending Processing...
Completed 397 cycles 
Pick a mode - (I)nitialize, (S)imulate, or (D)isplay: Fetch:-1 Decode:-1 ALU1:-1 ALU2:-1
Branch FU:-1 Delay:-1 Memory:-1 WriteBack:18
AR 0: 125 v n 
AR 1: 25 v n AR 2: 5 v n AR 3: 1 v n AR 4: 25 v n 
AR 5: 1 v n AR 6: 25 v n AR 7: -100 v n AR 8: 0 v z 
AR 9: 0 i z AR 10: 4000 v n AR 11: 40 v n AR 12: 4 v n 
AR 13: 0 i z AR 14: 0 i z AR 15: 0 i z AR 16: 0 i z 
AR 17: 0 i z AR 18: 4060 v n 
0: 0 
4: 0 8: 0 12: 0 16: 0 20: 0 24: 0 28: 0 32: 0 
36: 0 40: 25 44: 0 48: 0 52: 0 56: 0 60: 0 64: 0 
68: 0 72: 0 76: 0 80: 0 84: 0 88: 0 92: 0 96: 0 
100: 0 104: 0 108: 0 112: 0 116: 0 120: 0 124: 0 128: 0 
132: 0 136: 0 140: 0 144: 0 148: 0 152: 0 156: 0 160: 0 
164: 0 168: 0 172: 0 176: 0 180: 0 184: 0 188: 0 192: 0 
196: 0 200: 0 204: 0 208: 0 212: 0 216: 0 220: 0 224: 0 
228: 0 232: 0 236: 0 240: 0 244: 0 248: 0 252: 0 256: 0 
260: 0 264: 0 268: 0 272: 0 276: 0 280: 0 284: 0 288: 0 
292: 0 296: 0 300: 0 304: 0 308: 0 312: 0 316: 0 320: 0 
324: 0 328: 0 332: 0 336: 0 340: 0 344: 0 348: 0 352: 0 
356: 0 360: 0 364: 0 368: 0 372: 0 376: 0 380: 0 384: 0 
388: 0 392: 0 396: 0 
Pick a mode - (I)nitialize, (S)imulate, or (D)isplay: unexpected input. exiting.
output of fib (sim 400):
Pick a mode - (I)nitialize, (S)imulate, or (D)isplay: Starting execution...
Simulating 400 cycles
Ending Processing...
Completed 377 cycles 
Pick a mode - (I)nitialize, (S)imulate, or (D)isplay: Fetch:-1 Decode:-1 ALU1:-1 ALU2:-1
Branch FU:-1 Delay:-1 Memory:-1 WriteBack:16
AR 0: 30 v n 
AR 1: 120 v n AR 2: 0 i z AR 3: 514229 v n AR 4: 317811 v n 
AR 5: 832040 v n AR 6: 0 v z AR 7: 120 v n AR 8: 0 i z 
AR 9: 0 i z AR 10: 0 i z AR 11: 0 i z AR 12: 4 v n 
AR 13: 0 v z AR 14: 1 v n AR 15: 0 i z AR 16: 0 i z 
AR 17: 0 i z AR 18: 0 i z 
0: 0 
4: 1 8: 1 12: 2 16: 3 20: 5 24: 8 28: 13 32: 21 
36: 34 40: 55 44: 89 48: 144 52: 233 56: 377 60: 610 64: 987 
68: 1597 72: 2584 76: 4181 80: 6765 84: 10946 88: 17711 92: 28657 96: 46368 
100: 75025 104: 121393 108: 196418 112: 317811 116: 514229 120: 832040 124: 0 128: 0 
132: 0 136: 0 140: 0 144: 0 148: 0 152: 0 156: 0 160: 0 
164: 0 168: 0 172: 0 176: 0 180: 0 184: 0 188: 0 192: 0 
196: 0 200: 0 204: 0 208: 0 212: 0 216: 0 220: 0 224: 0 
228: 0 232: 0 236: 0 240: 0 244: 0 248: 0 252: 0 256: 0 
260: 0 264: 0 268: 0 272: 0 276: 0 280: 0 284: 0 288: 0 
292: 0 296: 0 300: 0 304: 0 308: 0 312: 0 316: 0 320: 0 
324: 0 328: 0 332: 0 336: 0 340: 0 344: 0 348: 0 352: 0 
356: 0 360: 0 364: 0 368: 0 372: 0 376: 0 380: 0 384: 0 
388: 0 392: 0 396: 0 
Pick a mode - (I)nitialize, (S)imulate, or (D)isplay: unexpected input. exiting.
