V 51
K 14050350590 ml555_pcie
Y 0
D 0 0 2200 1700
Z 2
i 1310
N 1280
J 1320 1360 2
J 1500 1360 5
J 1500 1400 2
J 1500 1330 5
J 1200 1080 2
J 1100 1160 2
J 1100 1210 2
J 1180 1300 2
J 1230 1300 2
J 1310 1160 2
J 1340 1160 3
J 1390 1280 2
J 1500 1280 2
J 1390 1330 5
J 1340 1330 5
J 1230 1330 5
J 1180 1330 5
J 1070 1330 3
J 1070 1210 5
J 1070 1160 5
J 1070 1050 3
J 1200 1050 5
J 1210 1050 3
J 1210 1080 2
S 1 2
S 4 2
S 2 3
S 22 5
S 20 6
S 19 7
S 8 17
S 9 16
S 10 11
S 11 15
S 12 14
S 13 4
S 14 4
S 15 14
S 16 15
S 17 16
S 18 17
S 19 18
S 20 19
S 21 20
S 21 22
S 22 23
S 23 24
N 1261
J 1030 1360 3
J 1080 1360 2
J 1030 1290 2
J 1030 1320 5
J 1150 1320 3
J 1150 1300 2
S 1 2
S 4 1
S 3 4
S 4 5
S 6 5
N 1274
J 1640 950 1
J 1220 950 3
J 1220 1080 2
S 2 1
L 1390 950 10 0 3 0 1 0 LVDS_125M_BUF1_P
S 2 3
N 1273
J 1640 970 1
J 1230 970 3
J 1230 1080 2
S 2 1
L 1390 970 10 0 3 0 1 0 LVDS_125M_BUF1_N
S 2 3
N 1258
J 1180 890 3
J 1640 890 1
J 1180 1080 2
S 1 2
L 1390 890 10 0 3 0 1 0 LVDS_125M_BUF0_P
S 1 3
N 1256
J 1330 1025 2
J 1330 1015 2
S 2 1
N 1260
J 1390 1250 2
J 1310 1210 2
J 1390 1210 5
J 1310 1170 2
J 1500 1250 2
J 1500 1140 2
J 1500 1170 5
J 1390 1170 5
J 1390 1200 5
J 1310 1200 2
S 3 1
S 2 3
S 9 3
S 4 8
S 7 5
S 6 7
S 8 7
S 8 9
S 10 9
I 1264 GND 1 1020 1270 0 1 '
|R 20:19_12-11-03
C 1261 3 1 0
I 1268 GND 1 1490 1120 0 1 '
|R 20:19_12-11-03
C 1260 6 1 0
I 1269 GND 1 1320 995 0 1 '
|R 20:19_12-11-03
C 1256 2 1 0
N 1238
J 740 1050 2
J 740 1080 2
J 740 1060 5
J 700 1060 3
J 700 1080 2
S 1 3
S 3 2
S 4 3
S 4 5
N 1240
J 240 1310 2
J 440 1310 2
J 440 1280 3
J 330 1310 2
J 330 1280 5
J 240 1280 5
J 300 1170 2
J 240 1170 5
J 240 1110 2
S 6 1
S 3 2
S 5 3
S 5 4
S 6 5
L -50 1070 9 0 3 1 0 0 GND
Q 12 5 0
S 8 6
S 8 7
S 9 8
N 1241
J 440 1340 2
J 170 1350 2
J 170 1410 2
J 170 1380 5
J 240 1345 2
J 240 1380 5
J 330 1340 2
J 330 1380 5
J 440 1380 5
J 530 1380 3
J 530 1190 3
J 410 1190 2
S 1 9
S 2 4
S 4 3
S 4 6
S 5 6
S 6 8
S 7 8
S 8 9
S 9 10
S 11 10
S 12 11
N 1253
J 590 1150 2
J 580 1150 3
J 410 1180 2
J 580 1180 5
J 740 1150 2
J 740 1200 5
J 580 1200 3
J 1100 1200 2
S 6 8
S 2 1
S 2 4
S 3 4
L 850 1200 10 0 3 0 1 0 LVDS_125M_N
S 4 7
S 5 6
S 7 6
N 1254
J 660 1150 2
J 670 1150 3
J 700 1150 2
J 700 1170 5
J 670 1170 5
J 410 1170 2
J 1100 1170 2
S 4 7
S 1 2
S 2 5
S 3 4
S 5 4
S 6 5
L 850 1170 10 0 3 0 1 0 LVDS_125M_P
I 1242 sk_lvds_lib:GND 1 230 1090 0 1 '
|R 20:19_12-11-03
C 1240 9 1 0
I 1243 sk_lvds_lib:VCC25 1 160 1410 0 1 '
C 1241 3 2 0
I 1244 R0402 1 190 1280 1 1 '
|R 17:16_9-9-04
A 180 1300 10 1 2 3 VALUE=4.7K
A 160 1310 10 1 5 3 REFDES=R445
C 1241 2 2 0
A 169 1340 10 1 3 3 #=2
C 1239 1 1 0
A 169 1294 10 1 9 3 #=1
I 1246 R0402 1 720 1080 1 1 '
|R 17:16_9-9-04
A 710 1100 10 1 2 3 VALUE=DNA
A 690 1110 10 1 5 3 REFDES=R447
C 1254 3 2 0
A 699 1140 10 1 3 3 #=2
C 1238 5 1 0
A 699 1094 10 1 9 3 #=1
I 1247 R0402 1 760 1080 1 1 '
|R 17:16_9-9-04
A 750 1100 10 1 2 3 VALUE=DNA
A 730 1110 10 1 5 3 REFDES=R448
C 1253 5 2 0
A 739 1140 10 1 3 3 #=2
C 1238 2 1 0
A 739 1094 10 1 9 3 #=1
I 1248 CAPT_A_3216 1 230 1310 0 1 '
|R 17:56_11-10-03
A 255 1325 10 0 3 3 VALUE=3.3UF
A 255 1335 10 0 3 3 REFDES=C422
C 1241 5 4 0
A 225 1335 10 0 3 3 #=1
C 1240 1 3 0
A 225 1310 10 0 3 3 #=2
I 1249 CAP_0402 1 310 1310 0 1 '
|R 21:36_5-24-04
A 360 1320 10 0 3 3 VALUE=0.1UF
A 360 1330 10 0 3 3 REFDES=C423
C 1240 4 6 0
A 330 1320 10 5 1 3 #=2
C 1241 7 5 0
A 330 1330 10 1 1 3 #=1
I 1250 CAP_0402 1 420 1310 0 1 '
|R 21:36_5-24-04
A 470 1320 10 0 3 3 VALUE=0.01UF
A 470 1330 10 0 3 3 REFDES=C424
C 1240 2 6 0
A 440 1320 10 5 1 3 #=2
C 1241 1 5 0
A 440 1330 10 1 1 3 #=1
I 1251 sk_lvds_lib:GND 1 730 1030 0 1 '
|R 20:19_12-11-03
C 1238 1 1 0
I 1252 EG2121CA 1 330 1160 0 1 '
|R 20:47_11-11-03
A 330 1140 10 0 3 3 VALUE=125.0000MHZ
L 300 1200 10 0 3 0 0 0 Y1
A 340 1200 9 0 3 3 REFDES=Y1
C 1241 12 6 0
A 387 1191 9 0 3 3 #=6
C 1253 3 5 0
A 387 1181 9 0 3 3 #=5
C 1254 6 4 0
A 387 1171 9 0 3 3 #=4
C 1240 7 3 0
A 323 1171 9 0 9 3 #=3
X 2 0
A 323 1181 9 0 9 3 #=2
C 1239 3 1 0
A 323 1191 9 0 9 3 #=1
I 872 CSHEET 1 0 0 0 1 '
|R 15:48_8-9-04
A 1827 128 28 0 6 0 @NAME=ML555_PCIE
A 1332 54 10 0 3 3 AUTHOR=DAVID NAYLOR
A 1652 52 10 0 3 3 @SHEET=11
A 1872 52 15 0 3 3 @DATETIME=6-6-2006_10:30
A 1702 52 10 0 3 3 @SHEETTOTAL=37
N 1257
J 1190 1080 2
J 1190 910 3
J 1640 910 1
S 2 1
S 2 3
L 1390 910 10 0 3 0 1 0 LVDS_125M_BUF0_N
I 1277 SY89474U 1 1100 1080 0 1 '
|R 20:12_12-2-05
A 1260 1280 16 0 3 3 REFDES=U11
X 22 0
A 1200 1280 10 1 1 3 #=21
X 23 0
A 1190 1280 10 1 1 3 #=22
C 1285 4 24 0
A 1180 1280 10 1 1 3 #=23
C 1286 4 21 0
A 1210 1280 10 1 1 3 #=20
X 3 0
A 1290 1190 10 0 3 3 #=16
C 1255 3 4 0
A 1290 1180 10 0 3 3 #=15
C 1273 3 16 0
A 1230 1100 10 1 9 3 #=12
C 1274 3 5 0
A 1220 1100 10 1 9 3 #=11
C 1257 1 17 0
A 1190 1100 10 1 9 3 #=8
C 1258 3 18 0
A 1180 1100 10 1 9 3 #=7
C 1254 7 25 0
A 1120 1170 10 0 9 3 #=5
X 15 0
A 1120 1180 10 0 9 3 #=4
X 14 0
A 1120 1190 10 0 9 3 #=3
C 1253 8 2 0
A 1120 1200 10 0 9 3 #=2
C 1260 2 30 0
A 1290 1210 10 0 3 3 #=18
C 1260 4 19 0
A 1290 1170 10 0 3 3 #=14
C 1261 6 32 0
A 1140 1280 10 1 1 3 #=25
C 1280 8 31 0
A 1170 1280 10 1 1 3 #=24
C 1280 9 20 0
A 1220 1280 10 1 1 3 #=19
C 1280 10 13 0
A 1290 1160 10 0 3 3 #=13
C 1280 24 28 0
A 1210 1100 10 1 9 3 #=10
C 1280 5 27 0
A 1200 1100 10 1 9 3 #=9
C 1280 6 26 0
A 1120 1160 10 0 9 3 #=6
C 1280 7 1 0
A 1120 1210 10 0 9 3 #=1
C 1260 10 29 0
A 1290 1200 10 0 3 3 #=17
I 1265 CAP_0402 1 1370 1250 0 1 '
|R 21:36_5-24-04
A 1420 1260 10 0 3 3 VALUE=0.1UF
A 1420 1270 10 0 3 3 REFDES=C345
C 1260 1 6 0
A 1390 1260 10 5 1 3 #=2
C 1280 12 5 0
A 1390 1270 10 1 1 3 #=1
I 1266 CAP_0402 1 1480 1250 0 1 '
|R 21:36_5-24-04
A 1530 1260 10 0 3 3 VALUE=0.01UF
A 1530 1270 10 0 3 3 REFDES=C346
C 1260 5 6 0
A 1500 1260 10 5 1 3 #=2
C 1280 13 5 0
A 1500 1270 10 1 1 3 #=1
I 1263 VCC2V5 1 1490 1400 0 1 '
C 1280 3 2 0
I 1288 R0402 1 1080 1340 0 1 '
|R 17:16_9-9-04
A 1110 1350 10 0 2 3 VALUE=100R
A 1110 1370 10 0 5 3 REFDES=R42
C 1285 5 2 0
A 1140 1361 10 0 3 3 #=2
C 1261 2 1 0
A 1094 1361 10 0 9 3 #=1
I 1287 R0402 1 1250 1340 0 1 '
|R 17:16_9-9-04
A 1280 1350 10 0 2 3 VALUE=100R
A 1280 1370 10 0 5 3 REFDES=R43
C 1280 1 2 0
A 1310 1361 10 0 3 3 #=2
C 1286 5 1 0
A 1264 1361 10 0 9 3 #=1
N 1239
J 170 1280 2
J 170 1190 3
J 300 1190 2
S 2 1
L 80 980 9 0 3 0 0 0 Y1_OE
Q 12 5 0
S 2 3
I 1245 R0402 1 590 1130 0 1 '
|R 17:16_9-9-04
A 620 1140 10 0 2 3 VALUE=100R
A 620 1160 10 0 5 3 REFDES=R446
C 1254 1 2 0
A 650 1151 10 0 3 3 #=2
C 1253 1 1 0
A 604 1151 10 0 9 3 #=1
N 1285
J 1190 1520 3
J 1600 1520 1
J 1190 1360 5
J 1190 1300 2
J 1150 1360 2
S 3 1
S 5 3
S 4 3
S 1 2
L 1360 1520 10 0 3 0 1 0 MUX_INPUT_PD
N 1286
J 1220 1490 3
J 1600 1490 1
J 1220 1360 5
J 1220 1300 2
J 1250 1360 2
S 3 1
S 3 5
S 4 3
S 1 2
L 1360 1490 10 0 3 0 1 0 MUX_INPUT_PU
N 1255
J 1330 1095 2
J 1330 1180 3
J 1310 1180 2
S 1 2
S 3 2
T 1060 725 30 0 3 Sel:
Q 5 3 0
T 1210 725 30 0 3 Q0 Out:
Q 5 3 0
T 1060 695 30 0 3 0         LVDS_125M (default)
Q 5 3 0
T 1060 665 30 0 3 1         IN1 tied to static levels via p/u & p/d resistors
Q 5 3 0
T 1110 765 30 0 3 Clock Mux:
Q 5 3 0
T 130 1500 30 0 3 125.0000MHz Epson EG2121CA-125.0000M-LHPAB
Q 5 3 0
T 1650 950 30 0 3 To Sheet10 U3 inputs
Q 5 3 0
T 1650 890 30 0 3 To Sheet9 U2 input 0
Q 5 3 0
T 1610 1490 30 0 3 To Sheet9 U2 input 1
Q 5 3 0
T 100 925 30 0 3 R445 100ohm parallel term for LVDS (R447/R448 50 ohm are DNA)
Q 5 3 0
T 100 885 30 0 3 R447,R448 50 ohm to GND for LVPECL (R445 is DNA)
Q 5 3 0
T 100 135 36 0 3 125MHz Osc Y1 & LVDS Clock Mux U11
T 105 85 36 0 3 200MHz Osc Y3  LVPECL
T 100 960 30 0 3 Note:
Q 5 3 0
T 1370 1050 24 0 3 U11.15 SEL  not wired to FPGA
Q 5 3 0
T 1370 1025 24 0 3 U11 used as clock buffer only
Q 5 3 0
I 1270 R0402 1 1350 1025 1 1 '
|R 17:16_9-9-04
A 1340 1035 10 1 2 3 VALUE=100R
A 1320 1055 10 1 5 3 REFDES=R5
C 1255 1 2 0
A 1329 1085 10 1 3 3 #=2
C 1256 1 1 0
A 1329 1039 10 1 9 3 #=1
E
