<asf xmlversion="1.0">
	<module type="application" id="avr32.drivers.scif.example2_uc3l" caption="SCIF Example 2 for UC3L">
		<info type="description" value="summary">
		Configure a DFLL in closed-loop mode at 24MHz. Switch the main clock source to the DFLL and set the clock domains to 12MHz. Set-up a generic clock GCLK with the DFLL as input. Output the generic clock on a pin. Switch into the FROZEN sleep mode while still maintaining the generic clock output.
		</info>
		<info type="keyword" value="technology">
			<keyword value="Clocks"/>
		</info>
		<build type="c-source" value="scif_example2.c"/>
		<device-support value="uc3l"/>
		<require idref="avr32.drivers.gpio"/>
		<require idref="avr32.drivers.pm"/>
		<info type="gui-flag" value="move-to-root"/>
	</module>
</asf>
