#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Mar 22 14:03:16 2022
# Process ID: 9788
# Current directory: H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13340 H:\Documents\ENEL373\milestone_one\373-fpg-calculator\FPGA\T_Calculator_Display\T_Calculator_Display.xpr
# Log file: H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/vivado.log
# Journal file: H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display\vivado.jou
# Running On: CAE-44, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 4, Host memory: 17049 MB
#-----------------------------------------------------------
start_gui
open_project H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.gen/sources_1'.
INFO: [BD 41-2613] The output directory h:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.gen/sources_1/bd/design_1 for design_1 cannot be found.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 1617.387 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/utils_1/imports/synth_1/T_Calculator_Display.dcp with file H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/synth_1/T_Calculator_Display.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar 22 14:29:35 2022] Launched synth_1...
Run output will be captured here: H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/synth_1/runme.log
[Tue Mar 22 14:29:35 2022] Launched impl_1...
Run output will be captured here: H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/impl_1/runme.log
set_param general.maxThreads 6
6
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-3
Top: T_Calculator_Display
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1823.055 ; gain = 205.668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'T_Calculator_Display' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/T_Calculator_Display.vhd:44]
INFO: [Synth 8-638] synthesizing module 'bin_to_bcd' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/bin_to_bcd.vhd:27]
	Parameter BCD_SIZE bound to: 28 - type: integer 
	Parameter NUM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bcd_blanker' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/bcd_blanker.vhd:20]
	Parameter BCD_SIZE bound to: 28 - type: integer 
	Parameter NUM_SEGS bound to: 7 - type: integer 
	Parameter SEG_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bcd_blanker' (1#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/bcd_blanker.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'bin_to_bcd' (2#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/bin_to_bcd.vhd:27]
INFO: [Synth 8-638] synthesizing module 'BCD_to_7SEG' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/BCD_to_7SEG.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'BCD_to_7SEG' (3#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/BCD_to_7SEG.vhd:22]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/narottams_clk_divider.vhd:13]
	Parameter FREQ_OUT bound to: 400 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (4#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/narottams_clk_divider.vhd:13]
INFO: [Synth 8-638] synthesizing module 'mux_counter' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/mux_counter.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux_counter' (5#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/mux_counter.vhd:40]
WARNING: [Synth 8-614] signal 'clk_mux_for_bcd' is read in the process but is not in the sensitivity list [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/T_Calculator_Display.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'T_Calculator_Display' (6#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/T_Calculator_Display.vhd:44]
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[7] driven by constant 1
WARNING: [Synth 8-7129] Port BTNC in module T_Calculator_Display is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1880.098 ; gain = 262.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1880.098 ; gain = 262.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1880.098 ; gain = 262.711
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1880.098 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1975.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2077.918 ; gain = 460.531
15 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2077.918 ; gain = 460.531
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.988 ; gain = 81.832
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'T_Calculator_Display' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/T_Calculator_Display.vhd:44]
INFO: [Synth 8-638] synthesizing module 'bin_to_bcd' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/bin_to_bcd.vhd:27]
	Parameter BCD_SIZE bound to: 28 - type: integer 
	Parameter NUM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bcd_blanker' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/bcd_blanker.vhd:20]
	Parameter BCD_SIZE bound to: 28 - type: integer 
	Parameter NUM_SEGS bound to: 7 - type: integer 
	Parameter SEG_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bcd_blanker' (1#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/bcd_blanker.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'bin_to_bcd' (2#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/bin_to_bcd.vhd:27]
INFO: [Synth 8-638] synthesizing module 'BCD_to_7SEG' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/BCD_to_7SEG.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'BCD_to_7SEG' (3#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/BCD_to_7SEG.vhd:22]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/narottams_clk_divider.vhd:13]
	Parameter FREQ_OUT bound to: 400 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (4#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/narottams_clk_divider.vhd:13]
INFO: [Synth 8-638] synthesizing module 'mux_counter' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/mux_counter.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux_counter' (5#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/mux_counter.vhd:40]
WARNING: [Synth 8-614] signal 'clk_mux_for_bcd' is read in the process but is not in the sensitivity list [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/T_Calculator_Display.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'T_Calculator_Display' (6#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/T_Calculator_Display.vhd:44]
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[7] driven by constant 1
WARNING: [Synth 8-7129] Port BTNC in module T_Calculator_Display is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2208.715 ; gain = 117.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2229.543 ; gain = 138.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2229.543 ; gain = 138.387
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2241.523 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2241.523 ; gain = 150.367
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2241.523 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'T_Calculator_Display' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/T_Calculator_Display.vhd:44]
INFO: [Synth 8-638] synthesizing module 'bin_to_bcd' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/bin_to_bcd.vhd:27]
	Parameter BCD_SIZE bound to: 28 - type: integer 
	Parameter NUM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bcd_blanker' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/bcd_blanker.vhd:20]
	Parameter BCD_SIZE bound to: 28 - type: integer 
	Parameter NUM_SEGS bound to: 7 - type: integer 
	Parameter SEG_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bcd_blanker' (1#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/bcd_blanker.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'bin_to_bcd' (2#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/bin_to_bcd.vhd:27]
INFO: [Synth 8-638] synthesizing module 'BCD_to_7SEG' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/BCD_to_7SEG.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'BCD_to_7SEG' (3#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/BCD_to_7SEG.vhd:22]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/narottams_clk_divider.vhd:13]
	Parameter FREQ_OUT bound to: 400 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (4#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/narottams_clk_divider.vhd:13]
INFO: [Synth 8-638] synthesizing module 'mux_counter' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/mux_counter.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux_counter' (5#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/mux_counter.vhd:40]
WARNING: [Synth 8-614] signal 'clk_mux_for_bcd' is read in the process but is not in the sensitivity list [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/T_Calculator_Display.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'T_Calculator_Display' (6#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/T_Calculator_Display.vhd:44]
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[7] driven by constant 1
WARNING: [Synth 8-7129] Port BTNC in module T_Calculator_Display is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2241.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2241.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2241.523 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2247.992 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2247.992 ; gain = 6.469
reset_run synth_1
INFO: [Project 1-1161] Replacing file H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/utils_1/imports/synth_1/T_Calculator_Display.dcp with file H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/synth_1/T_Calculator_Display.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar 22 14:38:40 2022] Launched synth_1...
Run output will be captured here: H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/synth_1/runme.log
[Tue Mar 22 14:38:40 2022] Launched impl_1...
Run output will be captured here: H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/utils_1/imports/synth_1/T_Calculator_Display.dcp with file H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/synth_1/T_Calculator_Display.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar 22 14:45:39 2022] Launched synth_1...
Run output will be captured here: H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/synth_1/runme.log
[Tue Mar 22 14:45:39 2022] Launched impl_1...
Run output will be captured here: H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2247.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'T_Calculator_Display' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/T_Calculator_Display.vhd:44]
INFO: [Synth 8-638] synthesizing module 'bin_to_bcd' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/bin_to_bcd.vhd:27]
	Parameter BCD_SIZE bound to: 28 - type: integer 
	Parameter NUM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bcd_blanker' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/bcd_blanker.vhd:20]
	Parameter BCD_SIZE bound to: 28 - type: integer 
	Parameter NUM_SEGS bound to: 7 - type: integer 
	Parameter SEG_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bcd_blanker' (1#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/bcd_blanker.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'bin_to_bcd' (2#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/bin_to_bcd.vhd:27]
INFO: [Synth 8-638] synthesizing module 'BCD_to_7SEG' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/BCD_to_7SEG.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'BCD_to_7SEG' (3#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/BCD_to_7SEG.vhd:22]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/narottams_clk_divider.vhd:13]
	Parameter FREQ_OUT bound to: 400 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (4#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/narottams_clk_divider.vhd:13]
INFO: [Synth 8-638] synthesizing module 'mux_counter' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/mux_counter.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux_counter' (5#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/mux_counter.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'T_Calculator_Display' (6#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/T_Calculator_Display.vhd:44]
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[7] driven by constant 1
WARNING: [Synth 8-7129] Port BTNC in module T_Calculator_Display is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2247.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2260.426 ; gain = 12.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2260.426 ; gain = 12.434
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2272.066 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2272.066 ; gain = 24.074
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2321.035 ; gain = 1.242
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'T_Calculator_Display' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/T_Calculator_Display.vhd:44]
INFO: [Synth 8-638] synthesizing module 'bin_to_bcd' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/bin_to_bcd.vhd:27]
	Parameter BCD_SIZE bound to: 28 - type: integer 
	Parameter NUM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bcd_blanker' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/bcd_blanker.vhd:20]
	Parameter BCD_SIZE bound to: 28 - type: integer 
	Parameter NUM_SEGS bound to: 7 - type: integer 
	Parameter SEG_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bcd_blanker' (1#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/bcd_blanker.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'bin_to_bcd' (2#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/bin_to_bcd.vhd:27]
INFO: [Synth 8-638] synthesizing module 'BCD_to_7SEG' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/BCD_to_7SEG.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'BCD_to_7SEG' (3#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/BCD_to_7SEG.vhd:22]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/narottams_clk_divider.vhd:13]
	Parameter FREQ_OUT bound to: 800 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (4#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/narottams_clk_divider.vhd:13]
INFO: [Synth 8-638] synthesizing module 'mux_counter' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/mux_counter.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux_counter' (5#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/mux_counter.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'T_Calculator_Display' (6#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/T_Calculator_Display.vhd:44]
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[7] driven by constant 1
WARNING: [Synth 8-7129] Port BTNC in module T_Calculator_Display is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2321.035 ; gain = 1.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2327.938 ; gain = 8.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2327.938 ; gain = 8.145
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2339.410 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2339.410 ; gain = 19.617
reset_run synth_1
INFO: [Project 1-1161] Replacing file H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/utils_1/imports/synth_1/T_Calculator_Display.dcp with file H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/synth_1/T_Calculator_Display.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar 22 14:59:17 2022] Launched synth_1...
Run output will be captured here: H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/synth_1/runme.log
[Tue Mar 22 14:59:17 2022] Launched impl_1...
Run output will be captured here: H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/utils_1/imports/synth_1/T_Calculator_Display.dcp with file H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/synth_1/T_Calculator_Display.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar 22 15:12:22 2022] Launched synth_1...
Run output will be captured here: H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/synth_1/runme.log
[Tue Mar 22 15:12:23 2022] Launched impl_1...
Run output will be captured here: H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2347.977 ; gain = 8.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'T_Calculator_Display' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/T_Calculator_Display.vhd:44]
INFO: [Synth 8-638] synthesizing module 'bin_to_bcd' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/bin_to_bcd.vhd:27]
	Parameter BCD_SIZE bound to: 28 - type: integer 
	Parameter NUM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bcd_blanker' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/bcd_blanker.vhd:20]
	Parameter BCD_SIZE bound to: 28 - type: integer 
	Parameter NUM_SEGS bound to: 7 - type: integer 
	Parameter SEG_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bcd_blanker' (1#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/bcd_blanker.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'bin_to_bcd' (2#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/bin_to_bcd.vhd:27]
INFO: [Synth 8-638] synthesizing module 'BCD_to_7SEG' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/BCD_to_7SEG.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'BCD_to_7SEG' (3#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/BCD_to_7SEG.vhd:22]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/narottams_clk_divider.vhd:13]
	Parameter FREQ_OUT bound to: 800 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (4#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/narottams_clk_divider.vhd:13]
INFO: [Synth 8-638] synthesizing module 'mux_counter' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/mux_counter.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux_counter' (5#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/mux_counter.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'T_Calculator_Display' (6#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/T_Calculator_Display.vhd:44]
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[7] driven by constant 1
WARNING: [Synth 8-7129] Port BTNC in module T_Calculator_Display is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2347.977 ; gain = 8.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2361.977 ; gain = 22.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2361.977 ; gain = 22.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2373.348 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2373.348 ; gain = 33.938
reset_run synth_1
INFO: [Project 1-1161] Replacing file H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/utils_1/imports/synth_1/T_Calculator_Display.dcp with file H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/synth_1/T_Calculator_Display.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar 22 15:17:17 2022] Launched synth_1...
Run output will be captured here: H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/synth_1/runme.log
[Tue Mar 22 15:17:17 2022] Launched impl_1...
Run output will be captured here: H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2373.348 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'T_Calculator_Display' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/T_Calculator_Display.vhd:44]
INFO: [Synth 8-638] synthesizing module 'bin_to_bcd' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/bin_to_bcd.vhd:27]
	Parameter BCD_SIZE bound to: 28 - type: integer 
	Parameter NUM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bcd_blanker' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/bcd_blanker.vhd:20]
	Parameter BCD_SIZE bound to: 28 - type: integer 
	Parameter NUM_SEGS bound to: 7 - type: integer 
	Parameter SEG_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bcd_blanker' (1#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/bcd_blanker.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'bin_to_bcd' (2#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/bin_to_bcd.vhd:27]
INFO: [Synth 8-638] synthesizing module 'BCD_to_7SEG' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/BCD_to_7SEG.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'BCD_to_7SEG' (3#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/BCD_to_7SEG.vhd:22]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/narottams_clk_divider.vhd:13]
	Parameter FREQ_OUT bound to: 800 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (4#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/imports/FPGA/narottams_clk_divider.vhd:13]
INFO: [Synth 8-638] synthesizing module 'mux_counter' [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/mux_counter.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux_counter' (5#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/mux_counter.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'T_Calculator_Display' (6#1) [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/sources_1/new/T_Calculator_Display.vhd:44]
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design T_Calculator_Display has port AN[7] driven by constant 1
WARNING: [Synth 8-7129] Port BTNC in module T_Calculator_Display is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2373.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2373.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2373.348 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2375.496 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2375.496 ; gain = 2.148
reset_run synth_1
INFO: [Project 1-1161] Replacing file H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/utils_1/imports/synth_1/T_Calculator_Display.dcp with file H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/synth_1/T_Calculator_Display.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar 22 15:21:12 2022] Launched synth_1...
Run output will be captured here: H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/synth_1/runme.log
[Tue Mar 22 15:21:12 2022] Launched impl_1...
Run output will be captured here: H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/utils_1/imports/synth_1/T_Calculator_Display.dcp with file H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/synth_1/T_Calculator_Display.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar 22 15:26:15 2022] Launched synth_1...
Run output will be captured here: H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/synth_1/runme.log
[Tue Mar 22 15:26:15 2022] Launched impl_1...
Run output will be captured here: H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.srcs/utils_1/imports/synth_1/T_Calculator_Display.dcp with file H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/synth_1/T_Calculator_Display.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar 22 15:36:33 2022] Launched synth_1...
Run output will be captured here: H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/synth_1/runme.log
[Tue Mar 22 15:36:33 2022] Launched impl_1...
Run output will be captured here: H:/Documents/ENEL373/milestone_one/373-fpg-calculator/FPGA/T_Calculator_Display/T_Calculator_Display.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 22 15:40:55 2022...
