# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 13.0.0 Build 156 04/24/2013 SJ Full Version
# Date created = 10:52:35  May 14, 2014
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		tempproject_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV GX"
set_global_assignment -name DEVICE AUTO
set_global_assignment -name TOP_LEVEL_ENTITY tempproject
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:52:35  MAY 14, 2014"
set_global_assignment -name LAST_QUARTUS_VERSION 13.0
set_global_assignment -name VERILOG_FILE "C:/Users/TingQiang/Desktop/FFT_IFFT_Protype_2__Expand_4__ABS/iptb_fft_temp1266370605439024236/fft_slim.v"
set_global_assignment -name VHDL_FILE "C:/altera/13.0/ip/altera/fft/lib/fft_pack_fft_130.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/13.0/ip/altera/fft/lib/auk_dspip_math_pkg_fft_130.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/13.0/ip/altera/fft/lib/auk_dspip_lib_pkg_fft_130.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/13.0/ip/altera/fft/lib/auk_dspip_text_pkg_fft_130.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/13.0/ip/altera/fft/lib/auk_dspip_roundsat_fft_130.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/13.0/ip/altera/fft/lib/auk_dspip_avalon_streaming_source_fft_130.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/13.0/ip/altera/fft/lib/auk_dspip_avalon_streaming_sink_fft_130.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/13.0/ip/altera/fft/lib/auk_dspip_avalon_streaming_controller_fft_130.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/13.0/ip/altera/fft/lib/auk_dspip_fpcompiler_alufp_fft_130.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/13.0/ip/altera/fft/lib/auk_dspip_fpcompiler_aslf_fft_130.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/13.0/ip/altera/fft/lib/auk_dspip_fpcompiler_castftox_fft_130.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/13.0/ip/altera/fft/lib/auk_dspip_fpcompiler_castxtof_fft_130.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/13.0/ip/altera/fft/lib/auk_dspip_fpcompiler_clzf_fft_130.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/13.0/ip/altera/fft/lib/auk_dspip_fpcompiler_mulfp_fft_130.vhd"
set_global_assignment -name SEARCH_PATH "C:/altera/13.0/ip/altera/fft/lib/"