// Seed: 4075210560
module module_0 ();
  wire id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  assign id_1 = id_10;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd80,
    parameter id_1 = 32'd41,
    parameter id_6 = 32'd2
) (
    input tri _id_0,
    input supply0 _id_1,
    input uwire id_2,
    output logic id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wand _id_6,
    output tri id_7
);
  always id_3 = id_4;
  wire [1 : 1] id_9;
  assign id_7 = -1'b0;
  logic [7:0] id_10;
  logic id_11 = -1;
  wire [id_1 : 1 'd0] id_12;
  always_comb id_3 = id_10[id_0 : 1];
  module_0 modCall_1 ();
  wire [id_6  >  -1 : 1] id_13;
endmodule
