{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 15 20:02:05 2021 " "Info: Processing started: Wed Dec 15 20:02:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off reciever -c reciever --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off reciever -c reciever --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 12 " "Info: Parallel compilation is enabled and will use 4 of the 12 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 register r_Clk_Count\[0\] register r_RX_Byte\[4\] 4.475 ns " "Info: Slack time is 4.475 ns for clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" between source register \"r_Clk_Count\[0\]\" and destination register \"r_RX_Byte\[4\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "181.0 MHz 5.525 ns " "Info: Fmax is 181.0 MHz (period= 5.525 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.760 ns + Largest register register " "Info: + Largest register to register requirement is 9.760 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.581 ns " "Info: + Latch edge is 7.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Main_PLL:PLL\|altpll:altpll_component\|_clk0 10.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Main_PLL:PLL\|altpll:altpll_component\|_clk0 10.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns + Largest " "Info: + Largest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 destination 2.525 ns + Shortest register " "Info: + Shortest clock path from clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" to destination register is 2.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Main_PLL:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 30 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 30; COMB Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.525 ns r_RX_Byte\[4\] 3 REG LCFF_X3_Y11_N13 4 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.525 ns; Loc. = LCFF_X3_Y11_N13; Fanout = 4; REG Node = 'r_RX_Byte\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_RX_Byte[4] } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.84 % ) " "Info: Total cell delay = 0.602 ns ( 23.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.923 ns ( 76.16 % ) " "Info: Total interconnect delay = 1.923 ns ( 76.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_RX_Byte[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.525 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_RX_Byte[4] {} } { 0.000ns 0.929ns 0.994ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 source 2.526 ns - Longest register " "Info: - Longest clock path from clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" to source register is 2.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Main_PLL:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 30 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 30; COMB Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.526 ns r_Clk_Count\[0\] 3 REG LCFF_X2_Y12_N19 3 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.526 ns; Loc. = LCFF_X2_Y12_N19; Fanout = 3; REG Node = 'r_Clk_Count\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_Clk_Count[0] } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.83 % ) " "Info: Total cell delay = 0.602 ns ( 23.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.924 ns ( 76.17 % ) " "Info: Total interconnect delay = 1.924 ns ( 76.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_Clk_Count[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_Clk_Count[0] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_RX_Byte[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.525 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_RX_Byte[4] {} } { 0.000ns 0.929ns 0.994ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_Clk_Count[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_Clk_Count[0] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 156 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 156 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_RX_Byte[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.525 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_RX_Byte[4] {} } { 0.000ns 0.929ns 0.994ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_Clk_Count[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_Clk_Count[0] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.285 ns - Longest register register " "Info: - Longest register to register delay is 5.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r_Clk_Count\[0\] 1 REG LCFF_X2_Y12_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y12_N19; Fanout = 3; REG Node = 'r_Clk_Count\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_Clk_Count[0] } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.458 ns) 1.415 ns Equal0~42 2 COMB LCCOMB_X2_Y11_N20 2 " "Info: 2: + IC(0.957 ns) + CELL(0.458 ns) = 1.415 ns; Loc. = LCCOMB_X2_Y11_N20; Fanout = 2; COMB Node = 'Equal0~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.415 ns" { r_Clk_Count[0] Equal0~42 } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.513 ns) 2.263 ns Equal0~43 3 COMB LCCOMB_X2_Y11_N22 14 " "Info: 3: + IC(0.335 ns) + CELL(0.513 ns) = 2.263 ns; Loc. = LCCOMB_X2_Y11_N22; Fanout = 14; COMB Node = 'Equal0~43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { Equal0~42 Equal0~43 } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.483 ns) 3.071 ns Selector18~280 4 COMB LCCOMB_X2_Y11_N4 2 " "Info: 4: + IC(0.325 ns) + CELL(0.483 ns) = 3.071 ns; Loc. = LCCOMB_X2_Y11_N4; Fanout = 2; COMB Node = 'Selector18~280'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { Equal0~43 Selector18~280 } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.491 ns) 4.368 ns Selector18~281 5 COMB LCCOMB_X3_Y11_N18 1 " "Info: 5: + IC(0.806 ns) + CELL(0.491 ns) = 4.368 ns; Loc. = LCCOMB_X3_Y11_N18; Fanout = 1; COMB Node = 'Selector18~281'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { Selector18~280 Selector18~281 } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.521 ns) 5.189 ns Selector18~284 6 COMB LCCOMB_X3_Y11_N12 1 " "Info: 6: + IC(0.300 ns) + CELL(0.521 ns) = 5.189 ns; Loc. = LCCOMB_X3_Y11_N12; Fanout = 1; COMB Node = 'Selector18~284'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { Selector18~281 Selector18~284 } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.285 ns r_RX_Byte\[4\] 7 REG LCFF_X3_Y11_N13 4 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 5.285 ns; Loc. = LCFF_X3_Y11_N13; Fanout = 4; REG Node = 'r_RX_Byte\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector18~284 r_RX_Byte[4] } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.562 ns ( 48.48 % ) " "Info: Total cell delay = 2.562 ns ( 48.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.723 ns ( 51.52 % ) " "Info: Total interconnect delay = 2.723 ns ( 51.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.285 ns" { r_Clk_Count[0] Equal0~42 Equal0~43 Selector18~280 Selector18~281 Selector18~284 r_RX_Byte[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.285 ns" { r_Clk_Count[0] {} Equal0~42 {} Equal0~43 {} Selector18~280 {} Selector18~281 {} Selector18~284 {} r_RX_Byte[4] {} } { 0.000ns 0.957ns 0.335ns 0.325ns 0.806ns 0.300ns 0.000ns } { 0.000ns 0.458ns 0.513ns 0.483ns 0.491ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_RX_Byte[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.525 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_RX_Byte[4] {} } { 0.000ns 0.929ns 0.994ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_Clk_Count[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_Clk_Count[0] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.285 ns" { r_Clk_Count[0] Equal0~42 Equal0~43 Selector18~280 Selector18~281 Selector18~284 r_RX_Byte[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.285 ns" { r_Clk_Count[0] {} Equal0~42 {} Equal0~43 {} Selector18~280 {} Selector18~281 {} Selector18~284 {} r_RX_Byte[4] {} } { 0.000ns 0.957ns 0.335ns 0.325ns 0.806ns 0.300ns 0.000ns } { 0.000ns 0.458ns 0.513ns 0.483ns 0.491ns 0.521ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_i " "Info: No valid register-to-register data paths exist for clock \"clk_i\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 register r_RX_Calculated_Parity register r_RX_Calculated_Parity 445 ps " "Info: Minimum slack time is 445 ps for clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" between source register \"r_RX_Calculated_Parity\" and destination register \"r_RX_Calculated_Parity\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r_RX_Calculated_Parity 1 REG LCFF_X1_Y12_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y12_N23; Fanout = 3; REG Node = 'r_RX_Calculated_Parity'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_RX_Calculated_Parity } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns Selector23~196 2 COMB LCCOMB_X1_Y12_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 1; COMB Node = 'Selector23~196'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { r_RX_Calculated_Parity Selector23~196 } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns r_RX_Calculated_Parity 3 REG LCFF_X1_Y12_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X1_Y12_N23; Fanout = 3; REG Node = 'r_RX_Calculated_Parity'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector23~196 r_RX_Calculated_Parity } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { r_RX_Calculated_Parity Selector23~196 r_RX_Calculated_Parity } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { r_RX_Calculated_Parity {} Selector23~196 {} r_RX_Calculated_Parity {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.419 ns " "Info: + Latch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Main_PLL:PLL\|altpll:altpll_component\|_clk0 10.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Main_PLL:PLL\|altpll:altpll_component\|_clk0 10.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 destination 2.525 ns + Longest register " "Info: + Longest clock path from clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" to destination register is 2.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Main_PLL:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 30 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 30; COMB Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.525 ns r_RX_Calculated_Parity 3 REG LCFF_X1_Y12_N23 3 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.525 ns; Loc. = LCFF_X1_Y12_N23; Fanout = 3; REG Node = 'r_RX_Calculated_Parity'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_RX_Calculated_Parity } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.84 % ) " "Info: Total cell delay = 0.602 ns ( 23.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.923 ns ( 76.16 % ) " "Info: Total interconnect delay = 1.923 ns ( 76.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_RX_Calculated_Parity } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.525 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_RX_Calculated_Parity {} } { 0.000ns 0.929ns 0.994ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 source 2.525 ns - Shortest register " "Info: - Shortest clock path from clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" to source register is 2.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Main_PLL:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 30 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 30; COMB Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.525 ns r_RX_Calculated_Parity 3 REG LCFF_X1_Y12_N23 3 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.525 ns; Loc. = LCFF_X1_Y12_N23; Fanout = 3; REG Node = 'r_RX_Calculated_Parity'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_RX_Calculated_Parity } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.84 % ) " "Info: Total cell delay = 0.602 ns ( 23.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.923 ns ( 76.16 % ) " "Info: Total interconnect delay = 1.923 ns ( 76.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_RX_Calculated_Parity } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.525 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_RX_Calculated_Parity {} } { 0.000ns 0.929ns 0.994ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_RX_Calculated_Parity } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.525 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_RX_Calculated_Parity {} } { 0.000ns 0.929ns 0.994ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 156 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 156 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_RX_Calculated_Parity } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.525 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_RX_Calculated_Parity {} } { 0.000ns 0.929ns 0.994ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { r_RX_Calculated_Parity Selector23~196 r_RX_Calculated_Parity } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { r_RX_Calculated_Parity {} Selector23~196 {} r_RX_Calculated_Parity {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_RX_Calculated_Parity } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.525 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_RX_Calculated_Parity {} } { 0.000ns 0.929ns 0.994ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "r_RX_Data_R i_RX_Serial clk_i 7.346 ns register " "Info: tsu for register \"r_RX_Data_R\" (data pin = \"i_RX_Serial\", clock pin = \"clk_i\") is 7.346 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.492 ns + Longest pin register " "Info: + Longest pin to register delay is 7.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns i_RX_Serial 1 PIN PIN_AB10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AB10; Fanout = 1; PIN Node = 'i_RX_Serial'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_RX_Serial } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.216 ns) + CELL(0.413 ns) 7.492 ns r_RX_Data_R 2 REG LCFF_X5_Y11_N1 1 " "Info: 2: + IC(6.216 ns) + CELL(0.413 ns) = 7.492 ns; Loc. = LCFF_X5_Y11_N1; Fanout = 1; REG Node = 'r_RX_Data_R'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.629 ns" { i_RX_Serial r_RX_Data_R } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.276 ns ( 17.03 % ) " "Info: Total cell delay = 1.276 ns ( 17.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.216 ns ( 82.97 % ) " "Info: Total interconnect delay = 6.216 ns ( 82.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.492 ns" { i_RX_Serial r_RX_Data_R } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.492 ns" { i_RX_Serial {} i_RX_Serial~combout {} r_RX_Data_R {} } { 0.000ns 0.000ns 6.216ns } { 0.000ns 0.863ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_PLL_OFFSET" "clk_i Main_PLL:PLL\|altpll:altpll_component\|_clk0 -2.419 ns - " "Info: - Offset between input clock \"clk_i\" and output clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 18 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 destination 2.527 ns - Shortest register " "Info: - Shortest clock path from clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" to destination register is 2.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Main_PLL:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 30 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 30; COMB Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.527 ns r_RX_Data_R 3 REG LCFF_X5_Y11_N1 1 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.527 ns; Loc. = LCFF_X5_Y11_N1; Fanout = 1; REG Node = 'r_RX_Data_R'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_RX_Data_R } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.82 % ) " "Info: Total cell delay = 0.602 ns ( 23.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.925 ns ( 76.18 % ) " "Info: Total interconnect delay = 1.925 ns ( 76.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.527 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_RX_Data_R } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.527 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_RX_Data_R {} } { 0.000ns 0.929ns 0.996ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.492 ns" { i_RX_Serial r_RX_Data_R } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.492 ns" { i_RX_Serial {} i_RX_Serial~combout {} r_RX_Data_R {} } { 0.000ns 0.000ns 6.216ns } { 0.000ns 0.863ns 0.413ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.527 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_RX_Data_R } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.527 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_RX_Data_R {} } { 0.000ns 0.929ns 0.996ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_i o_status_rx_parity_bit r_SM_Main.s_RX_parity_bit 4.977 ns register " "Info: tco from clock \"clk_i\" to destination pin \"o_status_rx_parity_bit\" through register \"r_SM_Main.s_RX_parity_bit\" is 4.977 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk_i Main_PLL:PLL\|altpll:altpll_component\|_clk0 -2.419 ns + " "Info: + Offset between input clock \"clk_i\" and output clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 18 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 source 2.525 ns + Longest register " "Info: + Longest clock path from clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" to source register is 2.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Main_PLL:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 30 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 30; COMB Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.525 ns r_SM_Main.s_RX_parity_bit 3 REG LCFF_X3_Y11_N27 8 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.525 ns; Loc. = LCFF_X3_Y11_N27; Fanout = 8; REG Node = 'r_SM_Main.s_RX_parity_bit'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_SM_Main.s_RX_parity_bit } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.84 % ) " "Info: Total cell delay = 0.602 ns ( 23.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.923 ns ( 76.16 % ) " "Info: Total interconnect delay = 1.923 ns ( 76.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_SM_Main.s_RX_parity_bit } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.525 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_SM_Main.s_RX_parity_bit {} } { 0.000ns 0.929ns 0.994ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.594 ns + Longest register pin " "Info: + Longest register to pin delay is 4.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r_SM_Main.s_RX_parity_bit 1 REG LCFF_X3_Y11_N27 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y11_N27; Fanout = 8; REG Node = 'r_SM_Main.s_RX_parity_bit'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_SM_Main.s_RX_parity_bit } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(2.820 ns) 4.594 ns o_status_rx_parity_bit 2 PIN PIN_L8 0 " "Info: 2: + IC(1.774 ns) + CELL(2.820 ns) = 4.594 ns; Loc. = PIN_L8; Fanout = 0; PIN Node = 'o_status_rx_parity_bit'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.594 ns" { r_SM_Main.s_RX_parity_bit o_status_rx_parity_bit } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.820 ns ( 61.38 % ) " "Info: Total cell delay = 2.820 ns ( 61.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.774 ns ( 38.62 % ) " "Info: Total interconnect delay = 1.774 ns ( 38.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.594 ns" { r_SM_Main.s_RX_parity_bit o_status_rx_parity_bit } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.594 ns" { r_SM_Main.s_RX_parity_bit {} o_status_rx_parity_bit {} } { 0.000ns 1.774ns } { 0.000ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_SM_Main.s_RX_parity_bit } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.525 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_SM_Main.s_RX_parity_bit {} } { 0.000ns 0.929ns 0.994ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.594 ns" { r_SM_Main.s_RX_parity_bit o_status_rx_parity_bit } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.594 ns" { r_SM_Main.s_RX_parity_bit {} o_status_rx_parity_bit {} } { 0.000ns 1.774ns } { 0.000ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "r_RX_Data_R i_RX_Serial clk_i -7.098 ns register " "Info: th for register \"r_RX_Data_R\" (data pin = \"i_RX_Serial\", clock pin = \"clk_i\") is -7.098 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk_i Main_PLL:PLL\|altpll:altpll_component\|_clk0 -2.419 ns + " "Info: + Offset between input clock \"clk_i\" and output clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 18 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 destination 2.527 ns + Longest register " "Info: + Longest clock path from clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" to destination register is 2.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Main_PLL:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 30 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 30; COMB Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.527 ns r_RX_Data_R 3 REG LCFF_X5_Y11_N1 1 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.527 ns; Loc. = LCFF_X5_Y11_N1; Fanout = 1; REG Node = 'r_RX_Data_R'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_RX_Data_R } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.82 % ) " "Info: Total cell delay = 0.602 ns ( 23.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.925 ns ( 76.18 % ) " "Info: Total interconnect delay = 1.925 ns ( 76.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.527 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_RX_Data_R } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.527 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_RX_Data_R {} } { 0.000ns 0.929ns 0.996ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.492 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns i_RX_Serial 1 PIN PIN_AB10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AB10; Fanout = 1; PIN Node = 'i_RX_Serial'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_RX_Serial } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.216 ns) + CELL(0.413 ns) 7.492 ns r_RX_Data_R 2 REG LCFF_X5_Y11_N1 1 " "Info: 2: + IC(6.216 ns) + CELL(0.413 ns) = 7.492 ns; Loc. = LCFF_X5_Y11_N1; Fanout = 1; REG Node = 'r_RX_Data_R'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.629 ns" { i_RX_Serial r_RX_Data_R } "NODE_NAME" } } { "reciever.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/reciever/reciever.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.276 ns ( 17.03 % ) " "Info: Total cell delay = 1.276 ns ( 17.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.216 ns ( 82.97 % ) " "Info: Total interconnect delay = 6.216 ns ( 82.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.492 ns" { i_RX_Serial r_RX_Data_R } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.492 ns" { i_RX_Serial {} i_RX_Serial~combout {} r_RX_Data_R {} } { 0.000ns 0.000ns 6.216ns } { 0.000ns 0.863ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.527 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_RX_Data_R } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.527 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_RX_Data_R {} } { 0.000ns 0.929ns 0.996ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.492 ns" { i_RX_Serial r_RX_Data_R } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.492 ns" { i_RX_Serial {} i_RX_Serial~combout {} r_RX_Data_R {} } { 0.000ns 0.000ns 6.216ns } { 0.000ns 0.863ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 15 20:02:05 2021 " "Info: Processing ended: Wed Dec 15 20:02:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
