// !!! This is a file automatically generated by hipify!!!
/*
 * Copyright 1993-2018 NVIDIA Corporation.  All rights reserved.
 *
 * NOTICE TO LICENSEE:
 *
 * This source code and/or documentation ("Licensed Deliverables") are
 * subject to NVIDIA intellectual property rights under U.S. and
 * international Copyright laws.
 *
 * These Licensed Deliverables contained herein is PROPRIETARY and
 * CONFIDENTIAL to NVIDIA and is being provided under the terms and
 * conditions of a form of NVIDIA software license agreement by and
 * between NVIDIA and Licensee ("License Agreement") or electronically
 * accepted by Licensee.  Notwithstanding any terms or conditions to
 * the contrary in the License Agreement, reproduction or disclosure
 * of the Licensed Deliverables to any third party without the express
 * written consent of NVIDIA is prohibited.
 *
 * NOTWITHSTANDING ANY TERMS OR CONDITIONS TO THE CONTRARY IN THE
 * LICENSE AGREEMENT, NVIDIA MAKES NO REPRESENTATION ABOUT THE
 * SUITABILITY OF THESE LICENSED DELIVERABLES FOR ANY PURPOSE.  IT IS
 * PROVIDED "AS IS" WITHOUT EXPRESS OR IMPLIED WARRANTY OF ANY KIND.
 * NVIDIA DISCLAIMS ALL WARRANTIES WITH REGARD TO THESE LICENSED
 * DELIVERABLES, INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY,
 * NONINFRINGEMENT, AND FITNESS FOR A PARTICULAR PURPOSE.
 * NOTWITHSTANDING ANY TERMS OR CONDITIONS TO THE CONTRARY IN THE
 * LICENSE AGREEMENT, IN NO EVENT SHALL NVIDIA BE LIABLE FOR ANY
 * SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, OR ANY
 * DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS,
 * WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS
 * ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE
 * OF THESE LICENSED DELIVERABLES.
 *
 * U.S. Government End Users.  These Licensed Deliverables are a
 * "commercial item" as that term is defined at 48 C.F.R. 2.101 (OCT
 * 1995), consisting of "commercial computer software" and "commercial
 * computer software documentation" as such terms are used in 48
 * C.F.R. 12.212 (SEPT 1995) and is provided to the U.S. Government
 * only as a commercial end item.  Consistent with 48 C.F.R.12.212 and
 * 48 C.F.R. 227.7202-1 through 227.7202-4 (JUNE 1995), all
 * U.S. Government End Users acquire the Licensed Deliverables with
 * only those rights set forth herein.
 *
 * Any use of the Licensed Deliverables in individual and commercial
 * software must include, in the user documentation and internal
 * comments to the code, the above Disclaimer and U.S. Government End
 * Users Notice.
 */

#ifndef __cuda_cuda_h__
#define __cuda_cuda_h__

#include <stdlib.h>
#ifdef _MSC_VER
typedef unsigned __int32 cuuint32_t;
typedef unsigned __int64 cuuint64_t;
#else
#include <stdint.h>
typedef uint32_t cuuint32_t;
typedef uint64_t cuuint64_t;
#endif

/**
 * CUDA API versioning support
 */
#if defined(__CUDA_API_VERSION_INTERNAL) || defined(__DOXYGEN_ONLY__) || defined(CUDA_ENABLE_DEPRECATED)
#define __CUDA_DEPRECATED
#elif defined(_MSC_VER)
#define __CUDA_DEPRECATED __declspec(deprecated)
#elif defined(__GNUC__)
#define __CUDA_DEPRECATED __attribute__((deprecated))
#else
#define __CUDA_DEPRECATED
#endif

#if defined(CUDA_FORCE_API_VERSION)
    #if (CUDA_FORCE_API_VERSION == 3010)
        #define __CUDA_API_VERSION 3010
    #else
        #error "Unsupported value of CUDA_FORCE_API_VERSION"
    #endif
#else
    #define __CUDA_API_VERSION 10000
#endif /* CUDA_FORCE_API_VERSION */

#if defined(__CUDA_API_VERSION_INTERNAL) || defined(CUDA_API_PER_THREAD_DEFAULT_STREAM)
    #define __CUDA_API_PER_THREAD_DEFAULT_STREAM
    #define __CUDA_API_PTDS(api) api ## _ptds
    #define __CUDA_API_PTSZ(api) api ## _ptsz
#else
    #define __CUDA_API_PTDS(api) api
    #define __CUDA_API_PTSZ(api) api
#endif

#if defined(__CUDA_API_VERSION_INTERNAL) || __CUDA_API_VERSION >= 3020
    #define cuDeviceTotalMem                    hipDeviceTotalMem
    #define cuCtxCreate                         hipCtxCreate
    #define cuModuleGetGlobal                   hipModuleGetGlobal
    #define cuMemGetInfo                        hipMemGetInfo
    #define cuMemAlloc                          hipMalloc
    #define hipMemAllocPitch__                     cuMemAllocPitch_v2
    #define cuMemFree                           hipFree
    #define hipMemGetAddressRange                cuMemGetAddressRange_v2
    #define hipMemAllocHost                      cuMemAllocHost_v2
    #define hipMemHostGetDevicePointer           cuMemHostGetDevicePointer_v2
    #define cuMemcpyHtoD                        __CUDA_API_PTDS(hipMemcpyHtoD)
    #define cuMemcpyDtoH                        __CUDA_API_PTDS(hipMemcpyDtoH)
    #define cuMemcpyDtoD                        __CUDA_API_PTDS(hipMemcpyDtoD)
    #define hipMemcpyDtoA                        __CUDA_API_PTDS(cuMemcpyDtoA_v2)
    #define hipMemcpyAtoD                        __CUDA_API_PTDS(cuMemcpyAtoD_v2)
    #define hipMemcpyHtoA                        __CUDA_API_PTDS(cuMemcpyHtoA_v2)
    #define hipMemcpyAtoH                        __CUDA_API_PTDS(cuMemcpyAtoH_v2)
    #define hipMemcpyAtoA                        __CUDA_API_PTDS(cuMemcpyAtoA_v2)
    #define hipMemcpyHtoAAsync                   __CUDA_API_PTSZ(cuMemcpyHtoAAsync_v2)
    #define hipMemcpyAtoHAsync                   __CUDA_API_PTSZ(cuMemcpyAtoHAsync_v2)
    #define hipMemcpy2D__                          __CUDA_API_PTDS(cuMemcpy2D_v2)
    #define hipMemcpy2DUnaligned                 __CUDA_API_PTDS(cuMemcpy2DUnaligned_v2)
    #define hipMemcpy3D__                          __CUDA_API_PTDS(cuMemcpy3D_v2)
    #define cuMemcpyHtoDAsync                   __CUDA_API_PTSZ(hipMemcpyHtoDAsync)
    #define cuMemcpyDtoHAsync                   __CUDA_API_PTSZ(hipMemcpyDtoHAsync)
    #define cuMemcpyDtoDAsync                   __CUDA_API_PTSZ(hipMemcpyDtoDAsync)
    #define hipMemcpy2DAsync__                     __CUDA_API_PTSZ(cuMemcpy2DAsync_v2)
    #define hipMemcpy3DAsync__                     __CUDA_API_PTSZ(cuMemcpy3DAsync_v2)
    #define cuMemsetD8                          __CUDA_API_PTDS(hipMemsetD8)
    #define cuMemsetD16                         __CUDA_API_PTDS(hipMemsetD16)
    #define cuMemsetD32                         __CUDA_API_PTDS(hipMemset)
    #define cuMemsetD2D8                        __CUDA_API_PTDS(hipMemsetD2D8)
    #define cuMemsetD2D16                       __CUDA_API_PTDS(hipMemsetD2D16)
    #define cuMemsetD2D32                       __CUDA_API_PTDS(hipMemsetD2D32)
    #define hipArrayCreate                       cuArrayCreate_v2
    #define hipArrayGetDescriptor                cuArrayGetDescriptor_v2
    #define hipArray3DCreate                     cuArray3DCreate_v2
    #define hipArray3DGetDescriptor              cuArray3DGetDescriptor_v2
    #define hipTexRefSetAddress                  cuTexRefSetAddress_v2
    #define hipTexRefGetAddress                  cuTexRefGetAddress_v2
    #define hipGraphicsResourceGetMappedPointer  cuGraphicsResourceGetMappedPointer_v2
#endif /* __CUDA_API_VERSION_INTERNAL || __CUDA_API_VERSION >= 3020 */
#if defined(__CUDA_API_VERSION_INTERNAL) || __CUDA_API_VERSION >= 4000
    #define cuCtxDestroy                        hipCtxDestroy
    #define cuCtxPopCurrent                     hipCtxPopCurrent
    #define cuCtxPushCurrent                    hipCtxPushCurrent
    #define cuStreamDestroy                     hipStreamDestroy
    #define cuEventDestroy                      hipEventDestroy
#endif /* __CUDA_API_VERSION_INTERNAL || __CUDA_API_VERSION >= 4000 */
#if defined(__CUDA_API_VERSION_INTERNAL) || __CUDA_API_VERSION >= 4010
    #define hipTexRefSetAddress2D                cuTexRefSetAddress2D_v3
#endif /* __CUDA_API_VERSION_INTERNAL || __CUDA_API_VERSION >= 4010 */
#if defined(__CUDA_API_VERSION_INTERNAL) || __CUDA_API_VERSION >= 6050
    #define hipLinkCreate                        cuLinkCreate_v2
    #define hipLinkAddData                       cuLinkAddData_v2
    #define hipLinkAddFile                       cuLinkAddFile_v2
#endif /* __CUDA_API_VERSION_INTERNAL || __CUDA_API_VERSION >= 6050 */
#if defined(__CUDA_API_VERSION_INTERNAL) || __CUDA_API_VERSION >= 6050
    #define cuMemHostRegister                   hipHostRegister
    #define hipGraphicsResourceSetMapFlags       cuGraphicsResourceSetMapFlags_v2
#endif /* __CUDA_API_VERSION_INTERNAL || __CUDA_API_VERSION >= 6050 */

#if !defined(__CUDA_API_VERSION_INTERNAL)
#if defined(__CUDA_API_VERSION) && __CUDA_API_VERSION >= 3020 && __CUDA_API_VERSION < 4010
    #define hipTexRefSetAddress2D                cuTexRefSetAddress2D_v2
#endif /* __CUDA_API_VERSION && __CUDA_API_VERSION >= 3020 && __CUDA_API_VERSION < 4010 */
#endif /* __CUDA_API_VERSION_INTERNAL */

#if defined(__CUDA_API_PER_THREAD_DEFAULT_STREAM)
    #define hipMemcpy__                            __CUDA_API_PTDS(hipMemcpy__)
    #define hipMemcpyAsync__                       __CUDA_API_PTSZ(hipMemcpyAsync__)
    #define hipMemcpyPeer__                        __CUDA_API_PTDS(hipMemcpyPeer__)
    #define hipMemcpyPeerAsync__                   __CUDA_API_PTSZ(hipMemcpyPeerAsync__)
    #define hipMemcpy3DPeer__                      __CUDA_API_PTDS(hipMemcpy3DPeer__)
    #define hipMemcpy3DPeerAsync__                 __CUDA_API_PTSZ(hipMemcpy3DPeerAsync__)
    #define hipMemPrefetchAsync__                  __CUDA_API_PTSZ(hipMemPrefetchAsync__)

    #define hipMemsetD8Async                     __CUDA_API_PTSZ(hipMemsetD8Async)
    #define hipMemsetD16Async                    __CUDA_API_PTSZ(hipMemsetD16Async)
    #define hipMemsetAsync                    __CUDA_API_PTSZ(hipMemsetAsync)
    #define hipMemsetD2D8Async                   __CUDA_API_PTSZ(hipMemsetD2D8Async)
    #define hipMemsetD2D16Async                  __CUDA_API_PTSZ(hipMemsetD2D16Async)
    #define hipMemsetD2D32Async                  __CUDA_API_PTSZ(hipMemsetD2D32Async)

    #define hipStreamGetPriority                 __CUDA_API_PTSZ(hipStreamGetPriority)
    #define hipStreamGetFlags                    __CUDA_API_PTSZ(hipStreamGetFlags)
    #define cuStreamGetCtx                      __CUDA_API_PTSZ(cuStreamGetCtx)
    #define hipStreamWaitEvent                   __CUDA_API_PTSZ(hipStreamWaitEvent)
    #define cuStreamBeginCapture                __CUDA_API_PTSZ(cuStreamBeginCapture)
    #define cuStreamEndCapture                  __CUDA_API_PTSZ(cuStreamEndCapture)
    #define cuStreamIsCapturing                 __CUDA_API_PTSZ(cuStreamIsCapturing)
    #define hipStreamAddCallback                 __CUDA_API_PTSZ(hipStreamAddCallback)
    #define hipStreamAttachMemAsync              __CUDA_API_PTSZ(hipStreamAttachMemAsync)
    #define hipStreamQuery                       __CUDA_API_PTSZ(hipStreamQuery)
    #define hipStreamSynchronize                 __CUDA_API_PTSZ(hipStreamSynchronize)
    #define hipEventRecord                       __CUDA_API_PTSZ(hipEventRecord)
    #define hipModuleLaunchKernel                      __CUDA_API_PTSZ(hipModuleLaunchKernel)
    #define cuLaunchHostFunc                    __CUDA_API_PTSZ(cuLaunchHostFunc)
    #define hipGraphicsMapResources              __CUDA_API_PTSZ(hipGraphicsMapResources)
    #define hipGraphicsUnmapResources            __CUDA_API_PTSZ(hipGraphicsUnmapResources)

    #define hipStreamWriteValue32                __CUDA_API_PTSZ(hipStreamWriteValue32)
    #define hipStreamWaitValue32                 __CUDA_API_PTSZ(hipStreamWaitValue32)
    #define cuStreamWriteValue64                __CUDA_API_PTSZ(cuStreamWriteValue64)
    #define cuStreamWaitValue64                 __CUDA_API_PTSZ(cuStreamWaitValue64)
    #define hipStreamBatchMemOp                  __CUDA_API_PTSZ(hipStreamBatchMemOp)

    #define cuLaunchCooperativeKernel           __CUDA_API_PTSZ(cuLaunchCooperativeKernel)

    #define cuSignalExternalSemaphoresAsync     __CUDA_API_PTSZ(cuSignalExternalSemaphoresAsync)
    #define cuWaitExternalSemaphoresAsync       __CUDA_API_PTSZ(cuWaitExternalSemaphoresAsync)

    #define cuGraphLaunch                       __CUDA_API_PTSZ(cuGraphLaunch)
#endif

/**
 * \file cuda.h
 * \brief Header file for the CUDA Toolkit application programming interface.
 *
 * \file cudaGL.h
 * \brief Header file for the OpenGL interoperability functions of the
 * low-level CUDA driver application programming interface.
 *
 * \file cudaD3D9.h
 * \brief Header file for the Direct3D 9 interoperability functions of the
 * low-level CUDA driver application programming interface.
 */

/**
 * \defgroup CUDA_TYPES Data types used by CUDA driver
 * @{
 */

/**
 * CUDA API version number
 */
#define HIP_VERSION 10000

#ifdef __cplusplus
extern "C" {
#endif

/**
 * CUDA device pointer
 * hipDeviceptr_t is defined as an unsigned integer type whose size matches the size of a pointer on the target platform.
 */
#if __CUDA_API_VERSION >= 3020

#if defined(_WIN64) || defined(__LP64__)
typedef unsigned long long hipDeviceptr_t;
#else
typedef unsigned int hipDeviceptr_t;
#endif

#endif /* __CUDA_API_VERSION >= 3020 */

typedef int hipDevice_t;                                     /**< CUDA device */
typedef struct CUctx_st *hipCtx_t;                       /**< CUDA context */
typedef struct CUmod_st *hipModule_t;                        /**< CUDA module */
typedef struct CUfunc_st *hipFunction_t;                     /**< CUDA function */
typedef struct hipArray_st * hipArray;                       /**< CUDA array */
typedef struct CUmipmappedArray_st *hipMipmappedArray_t;     /**< CUDA mipmapped array */
typedef struct CUtexref_st *textureReference;                     /**< CUDA texture reference */
typedef struct CUsurfref_st *hipSurfaceReference_t;                   /**< CUDA surface reference */
typedef struct ihipEvent_t *hipEvent_t;                       /**< CUDA event */
typedef struct ihipStream_t *hipStream_t;                     /**< CUDA stream */
typedef struct CUgraphicsResource_st *hipGraphicsResource_t; /**< CUDA graphics interop resource */
typedef unsigned long long hipTextureObject_t;                   /**< An opaque value that represents a CUDA texture object */
typedef unsigned long long hipSurfaceObject;                  /**< An opaque value that represents a CUDA surface object */
typedef struct CUextMemory_st *CUexternalMemory;          /**< CUDA external memory */
typedef struct CUextSemaphore_st *CUexternalSemaphore;    /**< CUDA external semaphore */
typedef struct CUgraph_st *CUgraph;                       /**< CUDA graph */
typedef struct CUgraphNode_st *CUgraphNode;               /**< CUDA graph node */
typedef struct CUgraphExec_st *CUgraphExec;               /**< CUDA executable graph */

#ifndef CU_UUID_HAS_BEEN_DEFINED
#define CU_UUID_HAS_BEEN_DEFINED
typedef struct CUuuid_st {                                /**< CUDA definition of UUID */
    char bytes[16];
} CUuuid;
#endif

#if __CUDA_API_VERSION >= 4010

/**
 * CUDA IPC handle size
 */
#define HIP_IPC_HANDLE_SIZE 64

/**
 * CUDA IPC event handle
 */
typedef struct CUipcEventHandle_st {
    char reserved[HIP_IPC_HANDLE_SIZE];
} hipIpcEventHandle;

/**
 * CUDA IPC mem handle
 */
typedef struct CUipcMemHandle_st {
    char reserved[HIP_IPC_HANDLE_SIZE];
} hipIpcMemHandle;

/**
 * CUDA Ipc Mem Flags
 */
typedef enum hipIpcMemFlags {
    hipIpcMemLazyEnablePeerAccess = 0x1 /**< Automatically enable peer access between remote devices as needed */
} hipIpcMemFlags;

#endif

/**
 * CUDA Mem Attach Flags
 */
typedef enum hipMemAttachFlags_t {
    hipMemAttachGlobal = 0x1, /**< Memory can be accessed by any stream on any device */
    hipMemAttachHost   = 0x2, /**< Memory cannot be accessed by any stream on any device */
    hipMemAttachSingle = 0x4  /**< Memory can only be accessed by a single stream on the associated device */
} hipMemAttachFlags_t;

/**
 * Context creation flags
 */
typedef enum CUctx_flags_enum {
    HIP_CTX_SCHED_AUTO          = 0x00, /**< Automatic scheduling */
    HIP_CTX_SCHED_SPIN          = 0x01, /**< Set spin as default scheduling */
    HIP_CTX_SCHED_YIELD         = 0x02, /**< Set yield as default scheduling */
    HIP_CTX_SCHED_BLOCKING_SYNC = 0x04, /**< Set blocking synchronization as default scheduling */
    HIP_CTX_BLOCKING_SYNC       = 0x04, /**< Set blocking synchronization as default scheduling
                                         *  \deprecated This flag was deprecated as of CUDA 4.0
                                         *  and was replaced with ::HIP_CTX_SCHED_BLOCKING_SYNC. */
    HIP_CTX_SCHED_MASK          = 0x07,
    HIP_CTX_MAP_HOST            = 0x08, /**< Support mapped pinned allocations */
    HIP_CTX_LMEM_RESIZE_TO_MAX  = 0x10, /**< Keep local memory allocation after launch */
    HIP_CTX_FLAGS_MASK          = 0x1f
} hipCctx_flags;

/**
 * Stream creation flags
 */
typedef enum CUstream_flags_enum {
    hipStreamDefault      = 0x0, /**< Default stream flag */
    hipStreamNonBlocking = 0x1  /**< Stream does not synchronize with stream 0 (the NULL stream) */
} hipStreamFlags;

/**
 * Legacy stream handle
 *
 * Stream handle that can be passed as a hipStream_t to use an implicit stream
 * with legacy synchronization behavior.
 *
 * See details of the \link_sync_behavior
 */
#define HIP_STREAM_LEGACY     ((hipStream_t)0x1)

/**
 * Per-thread stream handle
 *
 * Stream handle that can be passed as a hipStream_t to use an implicit stream
 * with per-thread synchronization behavior.
 *
 * See details of the \link_sync_behavior
 */
#define HIP_STREAM_PER_THREAD ((hipStream_t)0x2)

/**
 * Event creation flags
 */
typedef enum CUevent_flags_enum {
    hipEventDefault        = 0x0, /**< Default event flag */
    hipEventBlockingSync  = 0x1, /**< Event uses blocking synchronization */
    hipEventDisableTiming = 0x2, /**< Event will not record timing data */
    hipEventInterprocess   = 0x4  /**< Event is suitable for interprocess use. hipEventDisableTiming must be set */
} hipEventFlags;

#if __CUDA_API_VERSION >= 8000
/**
 * Flags for ::hipStreamWaitValue32 and ::cuStreamWaitValue64
 */
typedef enum CUstreamWaitValue_flags_enum {
    hipStreamWaitValueGeq   = 0x0,   /**< Wait until (int32_t)(*addr - value) >= 0 (or int64_t for 64 bit
                                             values). Note this is a cyclic comparison which ignores wraparound.
                                             (Default behavior.) */
    hipStreamWaitValueEq    = 0x1,   /**< Wait until *addr == value. */
    hipStreamWaitValueAnd   = 0x2,   /**< Wait until (*addr & value) != 0. */
    CU_STREAM_WAIT_VALUE_NOR   = 0x3,   /**< Wait until ~(*addr | value) != 0. Support for this operation can be
                                             queried with ::hipDeviceGetAttribute() and
                                             ::CU_DEVICE_ATTRIBUTE_CAN_USE_STREAM_WAIT_VALUE_NOR.*/
    hipStreamWaitValueFlush = 1<<30  /**< Follow the wait operation with a flush of outstanding remote writes. This
                                             means that, if a remote write operation is guaranteed to have reached the
                                             device before the wait can be satisfied, that write is guaranteed to be
                                             visible to downstream device work. The device is permitted to reorder
                                             remote writes internally. For example, this flag would be required if
                                             two remote writes arrive in a defined order, the wait is satisfied by the
                                             second write, and downstream work needs to observe the first write.
                                             Support for this operation is restricted to selected platforms and can be
                                             queried with ::CU_DEVICE_ATTRIBUTE_CAN_USE_WAIT_VALUE_FLUSH.*/
} hipStreamWaitValueFlags;

/**
 * Flags for ::hipStreamWriteValue32
 */
typedef enum CUstreamWriteValue_flags_enum {
    hipStreamWriteValueDefault           = 0x0, /**< Default behavior */
    hipStreamWriteValueNoMemoryBarrier = 0x1  /**< Permits the write to be reordered with writes which were issued
                                                        before it, as a performance optimization. Normally,
                                                        ::hipStreamWriteValue32 will provide a memory fence before the
                                                        write, which has similar semantics to
                                                        __threadfence_system() but is scoped to the stream
                                                        rather than a CUDA thread. */
} hipStreamWriteValueFlags;

/**
 * Operations for ::hipStreamBatchMemOp
 */
typedef enum CUstreamBatchMemOpType_enum {
    hipStreamBatchMemOpWaitValue32  = 1,     /**< Represents a ::hipStreamWaitValue32 operation */
    hipStreamBatchMemOpWriteValue32 = 2,     /**< Represents a ::hipStreamWriteValue32 operation */
    CU_STREAM_MEM_OP_WAIT_VALUE_64  = 4,     /**< Represents a ::cuStreamWaitValue64 operation */
    CU_STREAM_MEM_OP_WRITE_VALUE_64 = 5,     /**< Represents a ::cuStreamWriteValue64 operation */
    hipStreamBatchMemOpFlushRemoteWrites = 3 /**< This has the same effect as ::hipStreamWaitValueFlush, but as a
                                                  standalone operation. */
} hipStreamBatchMemOpType;

/**
 * Per-operation parameters for ::hipStreamBatchMemOp
 */
typedef union CUstreamBatchMemOpParams_union {
    hipStreamBatchMemOpType operation;
    struct CUstreamMemOpWaitValueParams_st {
        hipStreamBatchMemOpType operation;
        hipDeviceptr_t address;
        union {
            cuuint32_t value;
            cuuint64_t value64;
        };
        unsigned int flags;
        hipDeviceptr_t alias; /**< For driver internal use. Initial value is unimportant. */
    } waitValue;
    struct CUstreamMemOpWriteValueParams_st {
        hipStreamBatchMemOpType operation;
        hipDeviceptr_t address;
        union {
            cuuint32_t value;
            cuuint64_t value64;
        };
        unsigned int flags;
        hipDeviceptr_t alias; /**< For driver internal use. Initial value is unimportant. */
    } writeValue;
    struct CUstreamMemOpFlushRemoteWritesParams_st {
        hipStreamBatchMemOpType operation;
        unsigned int flags;
    } flushRemoteWrites;
    cuuint64_t pad[6];
} CUstreamBatchMemOpParams;
#endif /* __CUDA_API_VERSION >= 8000 */

/**
 * Occupancy calculator flag
 */
typedef enum hipOccupancyFlags {
    hipOccupancyDefault                  = 0x0, /**< Default behavior */
    hipOccupancyDisableCachingOverride = 0x1  /**< Assume global caching is enabled and cannot be automatically turned off */
} hipOccupancyFlags;

/**
 * Array formats
 */
typedef enum CUarray_format_enum {
    HIP_AD_FORMAT_UNSIGNED_INT8  = 0x01, /**< Unsigned 8-bit integers */
    HIP_AD_FORMAT_UNSIGNED_INT16 = 0x02, /**< Unsigned 16-bit integers */
    HIP_AD_FORMAT_UNSIGNED_INT32 = 0x03, /**< Unsigned 32-bit integers */
    HIP_AD_FORMAT_SIGNED_INT8    = 0x08, /**< Signed 8-bit integers */
    HIP_AD_FORMAT_SIGNED_INT16   = 0x09, /**< Signed 16-bit integers */
    HIP_AD_FORMAT_SIGNED_INT32   = 0x0a, /**< Signed 32-bit integers */
    HIP_AD_FORMAT_HALF           = 0x10, /**< 16-bit floating point */
    HIP_AD_FORMAT_FLOAT          = 0x20  /**< 32-bit floating point */
} hipArray_format;

/**
 * Texture reference addressing modes
 */
typedef enum CUaddress_mode_enum {
    HIP_TR_ADDRESS_MODE_WRAP   = 0, /**< Wrapping address mode */
    HIP_TR_ADDRESS_MODE_CLAMP  = 1, /**< Clamp to edge address mode */
    HIP_TR_ADDRESS_MODE_MIRROR = 2, /**< Mirror address mode */
    HIP_TR_ADDRESS_MODE_BORDER = 3  /**< Border address mode */
} hipAddress_mode;

/**
 * Texture reference filtering modes
 */
typedef enum CUfilter_mode_enum {
    hipFilterModePoint  = 0, /**< Point filter mode */
    hipFilterModeLinear = 1  /**< Linear filter mode */
} hipTextureFilterMode;

/**
 * Device properties
 */
typedef enum HIPdevice_attribute_enum {
    hipDeviceAttributeMaxThreadsPerBlock = 1,              /**< Maximum number of threads per block */
    hipDeviceAttributeMaxBlockDimX = 2,                    /**< Maximum block dimension X */
    hipDeviceAttributeMaxBlockDimY = 3,                    /**< Maximum block dimension Y */
    hipDeviceAttributeMaxBlockDimZ = 4,                    /**< Maximum block dimension Z */
    hipDeviceAttributeMaxGridDimX = 5,                     /**< Maximum grid dimension X */
    hipDeviceAttributeMaxGridDimY = 6,                     /**< Maximum grid dimension Y */
    hipDeviceAttributeMaxGridDimZ = 7,                     /**< Maximum grid dimension Z */
    hipDeviceAttributeMaxSharedMemoryPerBlock = 8,        /**< Maximum shared memory available per block in bytes */
    hipDeviceAttributeTotalConstantMemory = 9,              /**< Memory available on device for __constant__ variables in a CUDA C kernel in bytes */
    hipDeviceAttributeWarpSize = 10,                         /**< Warp size in threads */
    hipDeviceAttributeMaxPitch = 11,                         /**< Maximum pitch in bytes allowed by memory copies */
    hipDeviceAttributeMaxRegistersPerBlock = 12,           /**< Maximum number of 32-bit registers available per block */
    hipDeviceAttributeClockRate = 13,                        /**< Typical clock frequency in kilohertz */
    hipDeviceAttributeTextureAlignment = 14,                 /**< Alignment requirement for textures */
    hipDeviceAttributeGpuOverlap = 15,                       /**< Device can possibly copy memory and execute a kernel concurrently. Deprecated. Use instead hipDeviceAttributeAsyncEngineCount. */
    hipDeviceAttributeMultiprocessorCount = 16,              /**< Number of multiprocessors on device */
    hipDeviceAttributeKernelExecTimeout = 17,               /**< Specifies whether there is a run time limit on kernels */
    hipDeviceAttributeIntegrated = 18,                        /**< Device is integrated with host memory */
    hipDeviceAttributeCanMapHostMemory = 19,               /**< Device can map host memory into CUDA address space */
    hipDeviceAttributeComputeMode = 20,                      /**< Compute mode (See ::hipComputemode for details) */
    hipDeviceAttributeMaxTexture1DWidth = 21,           /**< Maximum 1D texture width */
    hipDeviceAttributeMaxTexture2DWidth = 22,           /**< Maximum 2D texture width */
    hipDeviceAttributeMaxTexture2DHeight = 23,          /**< Maximum 2D texture height */
    hipDeviceAttributeMaxTexture3DWidth = 24,           /**< Maximum 3D texture width */
    hipDeviceAttributeMaxTexture3DHeight = 25,          /**< Maximum 3D texture height */
    hipDeviceAttributeMaxTexture3DDepth = 26,           /**< Maximum 3D texture depth */
    hipDeviceAttributeMaxTexture2DLayeredWidth = 27,   /**< Maximum 2D layered texture width */
    hipDeviceAttributeMaxTexture2DLayeredHeight = 28,  /**< Maximum 2D layered texture height */
    hipDeviceAttributeMaxTexture2DLayeredLayers = 29,  /**< Maximum layers in a 2D layered texture */
    hipDeviceAttributeSurfaceAlignment = 30,                 /**< Alignment requirement for surfaces */
    hipDeviceAttributeConcurrentKernels = 31,                /**< Device can possibly execute multiple kernels concurrently */
    hipDeviceAttributeEccEnabled = 32,                       /**< Device has ECC support enabled */
    hipDeviceAttributePciBusId = 33,                        /**< PCI bus ID of the device */
    hipDeviceAttributePciDeviceId = 34,                     /**< PCI device ID of the device */
    hipDeviceAttributeTccDriver = 35,                        /**< Device is using TCC driver model */
    hipDeviceAttributeMemoryClockRate = 36,                 /**< Peak memory clock frequency in kilohertz */
    hipDeviceAttributeMemoryBusWidth = 37,           /**< Global memory bus width in bits */
    hipDeviceAttributeL2CacheSize = 38,                     /**< Size of L2 cache in bytes */
    hipDeviceAttributeMaxThreadsPerMultiProcessor = 39,    /**< Maximum resident threads per multiprocessor */
    hipDeviceAttributeAsyncEngineCount = 40,                /**< Number of asynchronous engines */
    hipDeviceAttributeUnifiedAddressing = 41,                /**< Device shares a unified address space with the host */
    hipDeviceAttributeMaxTexture1DLayeredWidth = 42,   /**< Maximum 1D layered texture width */
    hipDeviceAttributeMaxTexture1DLayeredLayers = 43,  /**< Maximum layers in a 1D layered texture */
    hipDeviceAttributeCanTex2DGather = 44,                  /**< Deprecated, do not use. */
    hipDeviceAttributeMaxTexture2DGatherWidth = 45,    /**< Maximum 2D texture width if HIP_ARRAY3D_TEXTURE_GATHER is set */
    hipDeviceAttributeMaxTexture2DGatherHeight = 46,   /**< Maximum 2D texture height if HIP_ARRAY3D_TEXTURE_GATHER is set */
    hipDeviceAttributeMaxTexture3DWidthAlternate = 47, /**< Alternate maximum 3D texture width */
    hipDeviceAttributeMaxTexture3DHeightAlternate = 48,/**< Alternate maximum 3D texture height */
    hipDeviceAttributeMaxTexture3DDepthAlternate = 49, /**< Alternate maximum 3D texture depth */
    hipDeviceAttributePciDomainId = 50,                     /**< PCI domain ID of the device */
    hipDeviceAttributeTexturePitchAlignment = 51,           /**< Pitch alignment requirement for textures */
    hipDeviceAttributeMaxTextureCubemapWidth = 52,      /**< Maximum cubemap texture width/height */
    hipDeviceAttributeMaxTextureCubemapLayeredWidth = 53,  /**< Maximum cubemap layered texture width/height */
    hipDeviceAttributeMaxTextureCubemapLayeredLayers = 54, /**< Maximum layers in a cubemap layered texture */
    hipDeviceAttributeMaxSurface1DWidth = 55,           /**< Maximum 1D surface width */
    hipDeviceAttributeMaxSurface2DWidth = 56,           /**< Maximum 2D surface width */
    hipDeviceAttributeMaxSurface2DHeight = 57,          /**< Maximum 2D surface height */
    hipDeviceAttributeMaxSurface3DWidth = 58,           /**< Maximum 3D surface width */
    hipDeviceAttributeMaxSurface3DHeight = 59,          /**< Maximum 3D surface height */
    hipDeviceAttributeMaxSurface3DDepth = 60,           /**< Maximum 3D surface depth */
    hipDeviceAttributeMaxSurface1DLayeredWidth = 61,   /**< Maximum 1D layered surface width */
    hipDeviceAttributeMaxSurface1DLayeredLayers = 62,  /**< Maximum layers in a 1D layered surface */
    hipDeviceAttributeMaxSurface2DLayeredWidth = 63,   /**< Maximum 2D layered surface width */
    hipDeviceAttributeMaxSurface2DLayeredHeight = 64,  /**< Maximum 2D layered surface height */
    hipDeviceAttributeMaxSurface2DLayeredLayers = 65,  /**< Maximum layers in a 2D layered surface */
    hipDeviceAttributeMaxSurfaceCubemapWidth = 66,      /**< Maximum cubemap surface width */
    hipDeviceAttributeMaxSurfaceCubemapLayeredWidth = 67,  /**< Maximum cubemap layered surface width */
    hipDeviceAttributeMaxSurfaceCubemapLayeredLayers = 68, /**< Maximum layers in a cubemap layered surface */
    hipDeviceAttributeMaxTexture1DLinearWidth = 69,    /**< Maximum 1D linear texture width */
    hipDeviceAttributeMaxTexture2DLinearWidth = 70,    /**< Maximum 2D linear texture width */
    hipDeviceAttributeMaxTexture2DLinearHeight = 71,   /**< Maximum 2D linear texture height */
    hipDeviceAttributeMaxTexture2DLinearPitch = 72,    /**< Maximum 2D linear texture pitch in bytes */
    hipDeviceAttributeMaxTexture2DMipmappedWidth = 73, /**< Maximum mipmapped 2D texture width */
    hipDeviceAttributeMaxTexture2DMipmappedHeight = 74,/**< Maximum mipmapped 2D texture height */
    hipDeviceAttributeComputeCapabilityMajor = 75,          /**< Major compute capability version number */
    hipDeviceAttributeComputeCapabilityMinor = 76,          /**< Minor compute capability version number */
    hipDeviceAttributeMaxTexture1DMipmappedWidth = 77, /**< Maximum mipmapped 1D texture width */
    hipDeviceAttributeStreamPrioritiesSupported = 78,       /**< Device supports stream priorities */
    hipDeviceAttributeGlobalL1CacheSupported = 79,         /**< Device supports caching globals in L1 */
    hipDeviceAttributeLocalL1CacheSupported = 80,          /**< Device supports caching locals in L1 */
    hipDeviceAttributeMaxSharedMemoryPerMultiprocessor = 81,  /**< Maximum shared memory available per multiprocessor in bytes */
    hipDeviceAttributeMaxRegistersPerMultiprocessor = 82,  /**< Maximum number of 32-bit registers available per multiprocessor */
    hipDeviceAttributeManagedMemory = 83,                    /**< Device can allocate managed memory on this system */
    hipDeviceAttributeIsMultiGpuBoard = 84,                    /**< Device is on a multi-GPU board */
    hipDeviceAttributeMultiGpuBoardGroupId = 85,           /**< Unique id for a group of devices on the same multi-GPU board */
    hipDeviceAttributeHostNativeAtomicSupported = 86,       /**< Link between the device and the host supports native atomic operations (this is a placeholder attribute, and is not supported on any current hardware)*/
    hipDeviceAttributeSingleToDoublePrecisionPerfRatio = 87,  /**< Ratio of single precision performance (in floating-point operations per second) to double precision performance */
    hipDeviceAttributePageableMemoryAccess = 88,            /**< Device supports coherently accessing pageable memory without calling hipHostRegister on it */
    hipDeviceAttributeConcurrentManagedAccess = 89,         /**< Device can coherently access managed memory concurrently with the CPU */
    hipDeviceAttributeComputePreemptionSupported = 90,      /**< Device supports compute preemption. */
    hipDeviceAttributeCanUseHostPointerForRegisteredMem = 91, /**< Device can access host registered memory at the same virtual address as the CPU */
    CU_DEVICE_ATTRIBUTE_CAN_USE_STREAM_MEM_OPS = 92,            /**< ::hipStreamBatchMemOp and related APIs are supported. */
    CU_DEVICE_ATTRIBUTE_CAN_USE_64_BIT_STREAM_MEM_OPS = 93,     /**< 64-bit operations are supported in ::hipStreamBatchMemOp and related APIs. */
    CU_DEVICE_ATTRIBUTE_CAN_USE_STREAM_WAIT_VALUE_NOR = 94,     /**< ::CU_STREAM_WAIT_VALUE_NOR is supported. */
    CU_DEVICE_ATTRIBUTE_COOPERATIVE_LAUNCH = 95,                /**< Device supports launching cooperative kernels via ::cuLaunchCooperativeKernel */
    CU_DEVICE_ATTRIBUTE_COOPERATIVE_MULTI_DEVICE_LAUNCH = 96,   /**< Device can participate in cooperative kernels launched via ::cuLaunchCooperativeKernelMultiDevice */
    CU_DEVICE_ATTRIBUTE_MAX_SHARED_MEMORY_PER_BLOCK_OPTIN = 97, /**< Maximum optin shared memory per block */
    CU_DEVICE_ATTRIBUTE_CAN_FLUSH_REMOTE_WRITES = 98,           /**< Both the ::hipStreamWaitValueFlush flag and the ::hipStreamBatchMemOpFlushRemoteWrites MemOp are supported on the device. See \ref CUDA_MEMOP for additional details. */
    CU_DEVICE_ATTRIBUTE_HOST_REGISTER_SUPPORTED = 99,           /**< Device supports host memory registration via ::hipHostRegister. */
    CU_DEVICE_ATTRIBUTE_PAGEABLE_MEMORY_ACCESS_USES_HOST_PAGE_TABLES = 100, /**< Device accesses pageable memory via the host's page tables. */
    CU_DEVICE_ATTRIBUTE_DIRECT_MANAGED_MEM_ACCESS_FROM_HOST = 101, /**< The host can directly access managed memory on the device without migration. */
    hipDeviceAttributeMax
} hipDeviceAttribute_t;

/**
 * Legacy device properties
 */
typedef struct hipDeviceProp_t {
    int maxThreadsPerBlock;     /**< Maximum number of threads per block */
    int maxThreadsDim[3];       /**< Maximum size of each dimension of a block */
    int maxGridSize[3];         /**< Maximum size of each dimension of a grid */
    int sharedMemPerBlock;      /**< Shared memory available per block in bytes */
    int totalConstantMemory;    /**< Constant memory available on device in bytes */
    int SIMDWidth;              /**< Warp size in threads */
    int memPitch;               /**< Maximum pitch in bytes allowed by memory copies */
    int regsPerBlock;           /**< 32-bit registers available per block */
    int clockRate;              /**< Clock frequency in kilohertz */
    int textureAlign;           /**< Alignment requirement for textures */
} hipDeviceProp_t;

/**
 * Pointer information
 */
typedef enum CUpointer_attribute_enum {
    hipPointerAttributeContext = 1,        /**< The ::hipCtx_t on which a pointer was allocated or registered */
    hipPointerAttributeMemoryType = 2,    /**< The ::hipMemType_t describing the physical location of a pointer */
    hipPointerAttributeDevicePointer = 3, /**< The address at which a pointer's memory may be accessed on the device */
    hipPointerAttributeHostPointer = 4,   /**< The address at which a pointer's memory may be accessed on the host */
    hipPointerAttributeP2pTokens = 5,     /**< A pair of tokens for use with the nv-p2p.h Linux kernel interface */
    hipPointerAttributeSyncMemops = 6,    /**< Synchronize every synchronous memory operation initiated on this region */
    hipPointerAttributeBufferId = 7,      /**< A process-wide unique ID for an allocated memory region*/
    hipPointerAttributeIsManaged = 8,     /**< Indicates if the pointer points to managed memory */
    CU_POINTER_ATTRIBUTE_DEVICE_ORDINAL = 9  /**< A device ordinal of a device on which a pointer was allocated or registered */
} CUpointer_attribute;

/**
 * Function properties
 */
typedef enum hipFuncAttribute_t {
    /**
     * The maximum number of threads per block, beyond which a launch of the
     * function would fail. This number depends on both the function and the
     * device on which the function is currently loaded.
     */
    hipFuncAttributeMaxThreadsPerBlocks = 0,

    /**
     * The size in bytes of statically-allocated shared memory required by
     * this function. This does not include dynamically-allocated shared
     * memory requested by the user at runtime.
     */
    hipFuncAttributeSharedSizeBytes = 1,

    /**
     * The size in bytes of user-allocated constant memory required by this
     * function.
     */
    hipFuncAttributeConstSizeBytes = 2,

    /**
     * The size in bytes of local memory used by each thread of this function.
     */
    hipFuncAttributeLocalSizeBytes = 3,

    /**
     * The number of registers used by each thread of this function.
     */
    hipFuncAttributeNumRegs = 4,

    /**
     * The PTX virtual architecture version for which the function was
     * compiled. This value is the major PTX version * 10 + the minor PTX
     * version, so a PTX version 1.3 function would return the value 13.
     * Note that this may return the undefined value of 0 for cubins
     * compiled prior to CUDA 3.0.
     */
    hipFuncAttributePtxVersion = 5,

    /**
     * The binary architecture version for which the function was compiled.
     * This value is the major binary version * 10 + the minor binary version,
     * so a binary version 1.3 function would return the value 13. Note that
     * this will return a value of 10 for legacy cubins that do not have a
     * properly-encoded binary architecture version.
     */
    hipFuncAttributeBinaryVersion = 6,

    /**
     * The attribute to indicate whether the function has been compiled with
     * user specified option "-Xptxas --dlcm=ca" set .
     */
    hipFuncAttributeCacheModeCA = 7,

    /**
     * The maximum size in bytes of dynamically-allocated shared memory that can be used by
     * this function. If the user-specified dynamic shared memory size is larger than this
     * value, the launch will fail.
     */
    CU_FUNC_ATTRIBUTE_MAX_DYNAMIC_SHARED_SIZE_BYTES = 8,

    /**
     * On devices where the L1 cache and shared memory use the same hardware resources,
     * this sets the shared memory carveout preference, in percent of the total resources.
     * This is only a hint, and the driver can choose a different ratio if required to execute the function.
     */
    CU_FUNC_ATTRIBUTE_PREFERRED_SHARED_MEMORY_CARVEOUT = 9,

    hipFuncAttributeMax
} hipFuncAttribute_t;

/**
 * Function cache configurations
 */
typedef enum hipFuncCache {
    hipFuncCachePreferNone    = 0x00, /**< no preference for shared memory or L1 (default) */
    hipFuncCachePreferShared  = 0x01, /**< prefer larger shared memory and smaller L1 cache */
    hipFuncCachePreferL1      = 0x02, /**< prefer larger L1 cache and smaller shared memory */
    hipFuncCachePreferEqual   = 0x03  /**< prefer equal sized L1 cache and shared memory */
} hipFuncCache;

/**
 * Shared memory configurations
 */
typedef enum hipSharedMemConfig {
    hipSharedMemBankSizeDefault    = 0x00, /**< set default shared memory bank size */
    hipSharedMemBankSizeFourByte  = 0x01, /**< set shared memory bank width to four bytes */
    hipSharedMemBankSizeEightByte = 0x02  /**< set shared memory bank width to eight bytes */
} hipSharedMemConfig;

/**
 * Shared memory carveout configurations
 */
typedef enum CUshared_carveout_enum {
    CU_SHAREDMEM_CARVEOUT_DEFAULT       = -1,  /** < no preference for shared memory or L1 (default) */
    CU_SHAREDMEM_CARVEOUT_MAX_SHARED    = 100, /** < prefer maximum available shared memory, minimum L1 cache */
    CU_SHAREDMEM_CARVEOUT_MAX_L1        = 0    /** < prefer maximum available L1 cache, minimum shared memory */
} CUshared_carveout;

/**
 * Memory types
 */
typedef enum hipMemType_t {
    hipMemTypeHost    = 0x01,    /**< Host memory */
    hipMemTypeDevice  = 0x02,    /**< Device memory */
    hipMemTypeArray   = 0x03,    /**< Array memory */
    hipMemTypeUnified = 0x04     /**< Unified device or host memory */
} hipMemType_t;

/**
 * Compute Modes
 */
typedef enum CUcomputemode_enum {
    hipComputeModeDefault           = 0, /**< Default compute mode (Multiple contexts allowed per device) */
    hipComputeModeProhibited        = 2, /**< Compute-prohibited mode (No contexts can be created on this device at this time) */
    hipComputeModeExclusiveProcess = 3  /**< Compute-exclusive-process mode (Only one context used by a single process can be present on this device at a time) */
} hipComputemode;

/**
 * Memory advise values
 */
typedef enum CUmem_advise_enum {
    hipMemAdviseSetReadMostly          = 1, /**< Data will mostly be read and only occassionally be written to */
    hipMemAdviseUnsetReadMostly        = 2, /**< Undo the effect of ::hipMemAdviseSetReadMostly */
    hipMemAdviseSetPreferredLocation   = 3, /**< Set the preferred location for the data as the specified device */
    hipMemAdviseUnsetPreferredLocation = 4, /**< Clear the preferred location for the data */
    hipMemAdviseSetAccessedBy          = 5, /**< Data will be accessed by the specified device, so prevent page faults as much as possible */
    hipMemAdviseUnsetAccessedBy        = 6  /**< Let the Unified Memory subsystem decide on the page faulting policy for the specified device */
} HIPmem_advise;

typedef enum CUmem_range_attribute_enum {
    hipMemRangeAttributeReadMostly            = 1, /**< Whether the range will mostly be read and only occassionally be written to */
    hipMemRangeAttributePreferredLocation     = 2, /**< The preferred location of the range */
    hipMemRangeAttributeAccessedBy            = 3, /**< Memory range has ::hipMemAdviseSetAccessedBy set for specified device */
    hipMemRangeAttributeLastPrefetchLocation = 4  /**< The last location to which the range was prefetched */
} hipMemRangeAttribute;

/**
 * Online compiler and linker options
 */
typedef enum hipJitOption
{
    /**
     * Max number of registers that a thread may use.\n
     * Option type: unsigned int\n
     * Applies to: compiler only
     */
    hipJitOptionMaxRegisters = 0,

    /**
     * IN: Specifies minimum number of threads per block to target compilation
     * for\n
     * OUT: Returns the number of threads the compiler actually targeted.
     * This restricts the resource utilization fo the compiler (e.g. max
     * registers) such that a block with the given number of threads should be
     * able to launch based on register limitations. Note, this option does not
     * currently take into account any other resource limitations, such as
     * shared memory utilization.\n
     * Cannot be combined with ::hipJitOptionTarget.\n
     * Option type: unsigned int\n
     * Applies to: compiler only
     */
    hipJitOptionThreadsPerBlock,

    /**
     * Overwrites the option value with the total wall clock time, in
     * milliseconds, spent in the compiler and linker\n
     * Option type: float\n
     * Applies to: compiler and linker
     */
    hipJitOptionWallTime,

    /**
     * Pointer to a buffer in which to print any log messages
     * that are informational in nature (the buffer size is specified via
     * option ::hipJitOptionInfoLogBufferSizeBytes)\n
     * Option type: char *\n
     * Applies to: compiler and linker
     */
    hipJitOptionInfoLogBuffer,

    /**
     * IN: Log buffer size in bytes.  Log messages will be capped at this size
     * (including null terminator)\n
     * OUT: Amount of log buffer filled with messages\n
     * Option type: unsigned int\n
     * Applies to: compiler and linker
     */
    hipJitOptionInfoLogBufferSizeBytes,

    /**
     * Pointer to a buffer in which to print any log messages that
     * reflect errors (the buffer size is specified via option
     * ::hipJitOptionErrorLogBufferSizeBytes)\n
     * Option type: char *\n
     * Applies to: compiler and linker
     */
    hipJitOptionErrorLogBuffer,

    /**
     * IN: Log buffer size in bytes.  Log messages will be capped at this size
     * (including null terminator)\n
     * OUT: Amount of log buffer filled with messages\n
     * Option type: unsigned int\n
     * Applies to: compiler and linker
     */
    hipJitOptionErrorLogBufferSizeBytes,

    /**
     * Level of optimizations to apply to generated code (0 - 4), with 4
     * being the default and highest level of optimizations.\n
     * Option type: unsigned int\n
     * Applies to: compiler only
     */
    hipJitOptionOptimizationLevel,

    /**
     * No option value required. Determines the target based on the current
     * attached context (default)\n
     * Option type: No option value needed\n
     * Applies to: compiler and linker
     */
    hipJitOptionTargetFromContext,

    /**
     * Target is chosen based on supplied ::hipJitTarget.  Cannot be
     * combined with ::hipJitOptionThreadsPerBlock.\n
     * Option type: unsigned int for enumerated type ::hipJitTarget\n
     * Applies to: compiler and linker
     */
    hipJitOptionTarget,

    /**
     * Specifies choice of fallback strategy if matching cubin is not found.
     * Choice is based on supplied ::hipJitFallback.  This option cannot be
     * used with cuLink* APIs as the linker requires exact matches.\n
     * Option type: unsigned int for enumerated type ::hipJitFallback\n
     * Applies to: compiler only
     */
    hipJitOptionFallbackStrategy,

    /**
     * Specifies whether to create debug information in output (-g)
     * (0: false, default)\n
     * Option type: int\n
     * Applies to: compiler and linker
     */
    hipJitOptionGenerateDebugInfo,

    /**
     * Generate verbose log messages (0: false, default)\n
     * Option type: int\n
     * Applies to: compiler and linker
     */
    hipJitOptionLogVerbose,

    /**
     * Generate line number information (-lineinfo) (0: false, default)\n
     * Option type: int\n
     * Applies to: compiler only
     */
    hipJitOptionGenerateLineInfo,

    /**
     * Specifies whether to enable caching explicitly (-dlcm) \n
     * Choice is based on supplied ::hipJitCacheMode.\n
     * Option type: unsigned int for enumerated type ::hipJitCacheMode\n
     * Applies to: compiler only
     */
    hipJitOptionCacheMode,

    /**
     * The below jit options are used for internal purposes only, in this version of CUDA
     */
    hipJitOptionSm3xOpt,
    hipJitOptionFastCompile,

    /**
     * Array of device symbol names that will be relocated to the corresponing
     * host addresses stored in ::CU_JIT_GLOBAL_SYMBOL_ADDRESSES.\n
     * Must contain ::CU_JIT_GLOBAL_SYMBOL_COUNT entries.\n
     * When loding a device module, driver will relocate all encountered
     * unresolved symbols to the host addresses.\n
     * It is only allowed to register symbols that correspond to unresolved
     * global variables.\n
     * It is illegal to register the same device symbol at multiple addresses.\n
     * Option type: const char **\n
     * Applies to: dynamic linker only
     */
    CU_JIT_GLOBAL_SYMBOL_NAMES,

    /**
     * Array of host addresses that will be used to relocate corresponding
     * device symbols stored in ::CU_JIT_GLOBAL_SYMBOL_NAMES.\n
     * Must contain ::CU_JIT_GLOBAL_SYMBOL_COUNT entries.\n
     * Option type: void **\n
     * Applies to: dynamic linker only
     */
    CU_JIT_GLOBAL_SYMBOL_ADDRESSES,

    /**
     * Number of entries in ::CU_JIT_GLOBAL_SYMBOL_NAMES and
     * ::CU_JIT_GLOBAL_SYMBOL_ADDRESSES arrays.\n
     * Option type: unsigned int\n
     * Applies to: dynamic linker only
     */
    CU_JIT_GLOBAL_SYMBOL_COUNT,

    hipJitOptionNumOptions

} hipJitOption;

/**
 * Online compilation targets
 */
typedef enum hipJitTarget
{
    hipJitTargetCompute20 = 20,       /**< Compute device class 2.0 */
    hipJitTargetCompute21 = 21,       /**< Compute device class 2.1 */
    hipJitTargetCompute30 = 30,       /**< Compute device class 3.0 */
    hipJitTargetCompute32 = 32,       /**< Compute device class 3.2 */
    hipJitTargetCompute35 = 35,       /**< Compute device class 3.5 */
    hipJitTargetCompute37 = 37,       /**< Compute device class 3.7 */
    hipJitTargetCompute50 = 50,       /**< Compute device class 5.0 */
    hipJitTargetCompute52 = 52,       /**< Compute device class 5.2 */
    hipJitTargetCompute53 = 53,       /**< Compute device class 5.3 */
    hipJitTargetCompute60 = 60,       /**< Compute device class 6.0.*/
    hipJitTargetCompute61 = 61,       /**< Compute device class 6.1.*/
    hipJitTargetCompute62 = 62,       /**< Compute device class 6.2.*/
    CU_TARGET_COMPUTE_70 = 70,       /**< Compute device class 7.0.*/

    CU_TARGET_COMPUTE_75 = 75        /**< Compute device class 7.5.*/
} hipJitTarget;

/**
 * Cubin matching fallback strategies
 */
typedef enum hipJitFallback
{
    hipJitFallbackPreferPtx = 0,  /**< Prefer to compile ptx if exact binary match not found */

    hipJitFallbackPreferBinary    /**< Prefer to fall back to compatible binary code if exact match not found */

} hipJitFallback;

/**
 * Caching modes for dlcm
 */
typedef enum hipJitCacheMode
{
    hipJitCacheModeOptionNone = 0, /**< Compile with no -dlcm flag specified */
    hipJitCacheModeOptionCG,       /**< Compile with L1 cache disabled */
    hipJitCacheModeOptionCA        /**< Compile with L1 cache enabled */
} hipJitCacheMode;

/**
 * Device code formats
 */
typedef enum hipJitInputType
{
    /**
     * Compiled device-class-specific device code\n
     * Applicable options: none
     */
    hipJitInputTypeBin = 0,

    /**
     * PTX source code\n
     * Applicable options: PTX compiler options
     */
    hipJitInputTypePtx,

    /**
     * Bundle of multiple cubins and/or PTX of some device code\n
     * Applicable options: PTX compiler options, ::hipJitOptionFallbackStrategy
     */
    hipJitInputTypeFatBinary,

    /**
     * Host object with embedded device code\n
     * Applicable options: PTX compiler options, ::hipJitOptionFallbackStrategy
     */
    hipJitInputTypeObject,

    /**
     * Archive of host objects with embedded device code\n
     * Applicable options: PTX compiler options, ::hipJitOptionFallbackStrategy
     */
    hipJitInputTypeLibrary,

    hipJitInputTypeNumInputTypes
} hipJitInputType;

#if __CUDA_API_VERSION >= 5050
typedef struct CUlinkState_st *CUlinkState;
#endif /* __CUDA_API_VERSION >= 5050 */

/**
 * Flags to register a graphics resource
 */
typedef enum hipGraphicsRegisterFlags {
    hipGraphicsRegisterFlagsNone           = 0x00,
    hipGraphicsRegisterFlagsReadOnly      = 0x01,
    hipGraphicsRegisterFlagsWriteDiscard  = 0x02,
    hipGraphicsRegisterFlagsSurfaceLoadStore   = 0x04,
    hipGraphicsRegisterFlagsTextureGather = 0x08
} hipGraphicsRegisterFlags;

/**
 * Flags for mapping and unmapping interop resources
 */
typedef enum hipGraphicsMapFlags {
    hipGraphicsMapFlagsNone          = 0x00,
    hipGraphicsMapFlagsReadOnly     = 0x01,
    hipGraphicsMapFlagsWriteDiscard = 0x02
} hipGraphicsMapFlags;

/**
 * Array indices for cube faces
 */
typedef enum CUarray_cubemap_face_enum {
    HIP_CUBEMAP_FACE_POSITIVE_X  = 0x00, /**< Positive X face of cubemap */
    HIP_CUBEMAP_FACE_NEGATIVE_X  = 0x01, /**< Negative X face of cubemap */
    HIP_CUBEMAP_FACE_POSITIVE_Y  = 0x02, /**< Positive Y face of cubemap */
    HIP_CUBEMAP_FACE_NEGATIVE_Y  = 0x03, /**< Negative Y face of cubemap */
    HIP_CUBEMAP_FACE_POSITIVE_Z  = 0x04, /**< Positive Z face of cubemap */
    HIP_CUBEMAP_FACE_NEGATIVE_Z  = 0x05  /**< Negative Z face of cubemap */
} hipArray_cubemap_face;

/**
 * Limits
 */
typedef enum hipLimit_t {
    hipLimitStackSize                       = 0x00, /**< GPU thread stack size */
    hipLimitPrintfFifoSize                 = 0x01, /**< GPU printf FIFO size */
    hipLimitMallocHeapSize                 = 0x02, /**< GPU malloc heap size */
    hipLimitDevRuntimeSyncDepth           = 0x03, /**< GPU device runtime launch synchronize depth */
    hipLimitDevRuntimePendingLaunchCount = 0x04, /**< GPU device runtime pending launch count */
    CU_LIMIT_MAX_L2_FETCH_GRANULARITY         = 0x05, /**< A value between 0 and 128 that indicates the maximum fetch granularity of L2 (in Bytes). This is a hint */
    CU_LIMIT_MAX
} hipLimit_t;

/**
 * Resource types
 */
typedef enum hipResourceType {
    hipResourceTypeArray           = 0x00, /**< Array resoure */
    hipResourceTypeMipmappedArray = 0x01, /**< Mipmapped array resource */
    hipResourceTypeLinear          = 0x02, /**< Linear resource */
    hipResourceTypePitch2D         = 0x03  /**< Pitch 2D resource */
} hipResourceType;

#ifdef _WIN32
#define CUDA_CB __stdcall
#else
#define CUDA_CB
#endif

#if __CUDA_API_VERSION >= 10000

/**
 * CUDA host function
 * \param userData Argument value passed to the function
 */
typedef void (CUDA_CB *CUhostFn)(void *userData);

/**
 * GPU kernel node parameters
 */
typedef struct CUDA_KERNEL_NODE_PARAMS_st {
    hipFunction_t func;             /**< Kernel to launch */
    unsigned int gridDimX;       /**< Width of grid in blocks */
    unsigned int gridDimY;       /**< Height of grid in blocks */
    unsigned int gridDimZ;       /**< Depth of grid in blocks */
    unsigned int blockDimX;      /**< X dimension of each thread block */
    unsigned int blockDimY;      /**< Y dimension of each thread block */
    unsigned int blockDimZ;      /**< Z dimension of each thread block */
    unsigned int sharedMemBytes; /**< Dynamic shared-memory size per thread block in bytes */
    void **kernelParams;         /**< Array of pointers to kernel parameters */
    void **extra;                /**< Extra options */
} CUDA_KERNEL_NODE_PARAMS;

/**
 * Memset node parameters
 */
typedef struct CUDA_MEMSET_NODE_PARAMS_st {
    hipDeviceptr_t dst;                        /**< Destination device pointer */
    size_t pitch;                           /**< Pitch of destination device pointer. Unused if height is 1 */
    unsigned int value;                     /**< Value to be set */
    unsigned int elementSize;               /**< Size of each element in bytes. Must be 1, 2, or 4. */
    size_t width;                           /**< Width in bytes, of the row */
    size_t height;                          /**< Number of rows */
} CUDA_MEMSET_NODE_PARAMS;

/**
 * Host node parameters
 */
typedef struct CUDA_HOST_NODE_PARAMS_st {
    CUhostFn fn;    /**< The function to call when the node executes */
    void* userData; /**< Argument to pass to the function */
} CUDA_HOST_NODE_PARAMS;

/**
 * Graph node types
 */
typedef enum CUgraphNodeType_enum {
    CU_GRAPH_NODE_TYPE_KERNEL = 0, /**< GPU kernel node */
    CU_GRAPH_NODE_TYPE_MEMCPY = 1, /**< Memcpy node */
    CU_GRAPH_NODE_TYPE_MEMSET = 2, /**< Memset node */
    CU_GRAPH_NODE_TYPE_HOST   = 3, /**< Host (executable) node */
    CU_GRAPH_NODE_TYPE_GRAPH  = 4, /**< Node which executes an embedded graph */
    CU_GRAPH_NODE_TYPE_EMPTY  = 5, /**< Empty (no-op) node */
    CU_GRAPH_NODE_TYPE_COUNT
} CUgraphNodeType;

/**
 * Possible stream capture statuses returned by ::cuStreamIsCapturing
 */
typedef enum CUstreamCaptureStatus_enum {
    CU_STREAM_CAPTURE_STATUS_NONE        = 0, /**< Stream is not capturing */
    CU_STREAM_CAPTURE_STATUS_ACTIVE      = 1, /**< Stream is actively capturing */
    CU_STREAM_CAPTURE_STATUS_INVALIDATED = 2  /**< Stream is part of a capture sequence that
                                                   has been invalidated, but not terminated */
} CUstreamCaptureStatus;

#endif /* __CUDA_API_VERSION >= 10000 */

/**
 * Error codes
 */
typedef enum cudaError_enum {
    /**
     * The API call returned with no errors. In the case of query calls, this
     * also means that the operation being queried is complete (see
     * ::hipEventQuery() and ::hipStreamQuery()).
     */
    hipSuccess                              = 0,

    /**
     * This indicates that one or more of the parameters passed to the API call
     * is not within an acceptable range of values.
     */
    hipErrorInvalidValue                  = 1,

    /**
     * The API call failed because it was unable to allocate enough memory to
     * perform the requested operation.
     */
    hipErrorMemoryAllocation                  = 2,

    /**
     * This indicates that the CUDA driver has not been initialized with
     * ::hipInit() or that initialization has failed.
     */
    hipErrorNotInitialized                = 3,

    /**
     * This indicates that the CUDA driver is in the process of shutting down.
     */
    hipErrorDeinitialized                  = 4,

    /**
     * This indicates profiler is not initialized for this run. This can
     * happen when the application is running with external profiling tools
     * like visual profiler.
     */
    hipErrorProfilerDisabled              = 5,

    /**
     * \deprecated
     * This error return is deprecated as of CUDA 5.0. It is no longer an error
     * to attempt to enable/disable the profiling via ::hipProfilerStart or
     * ::hipProfilerStop without initialization.
     */
    hipErrorProfilerNotInitialized       = 6,

    /**
     * \deprecated
     * This error return is deprecated as of CUDA 5.0. It is no longer an error
     * to call hipProfilerStart() when profiling is already enabled.
     */
    hipErrorProfilerAlreadyStarted       = 7,

    /**
     * \deprecated
     * This error return is deprecated as of CUDA 5.0. It is no longer an error
     * to call hipProfilerStop() when profiling is already disabled.
     */
    hipErrorProfilerAlreadyStopped       = 8,

    /**
     * This indicates that no CUDA-capable devices were detected by the installed
     * CUDA driver.
     */
    hipErrorNoDevice                      = 100,

    /**
     * This indicates that the device ordinal supplied by the user does not
     * correspond to a valid CUDA device.
     */
    hipErrorInvalidDevice                 = 101,


    /**
     * This indicates that the device kernel image is invalid. This can also
     * indicate an invalid CUDA module.
     */
    hipErrorInvalidImage                  = 200,

    /**
     * This most frequently indicates that there is no context bound to the
     * current thread. This can also be returned if the context passed to an
     * API call is not a valid handle (such as a context that has had
     * ::cuCtxDestroy() invoked on it). This can also be returned if a user
     * mixes different API versions (i.e. 3010 context with 3020 API calls).
     * See ::hipCtxGetApiVersion() for more details.
     */
    hipErrorInvalidContext                = 201,

    /**
     * This indicated that the context being supplied as a parameter to the
     * API call was already the active context.
     * \deprecated
     * This error return is deprecated as of CUDA 3.2. It is no longer an
     * error to attempt to push the active context via ::cuCtxPushCurrent().
     */
    hipErrorContextAlreadyCurrent        = 202,

    /**
     * This indicates that a map or register operation has failed.
     */
    hipErrorMapFailed                     = 205,

    /**
     * This indicates that an unmap or unregister operation has failed.
     */
    hipErrorUnmapFailed                   = 206,

    /**
     * This indicates that the specified array is currently mapped and thus
     * cannot be destroyed.
     */
    hipErrorArrayIsMapped                = 207,

    /**
     * This indicates that the resource is already mapped.
     */
    hipErrorAlreadyMapped                 = 208,

    /**
     * This indicates that there is no kernel image available that is suitable
     * for the device. This can occur when a user specifies code generation
     * options for a particular CUDA source file that do not include the
     * corresponding device configuration.
     */
    hipErrorNoBinaryForGpu              = 209,

    /**
     * This indicates that a resource has already been acquired.
     */
    hipErrorAlreadyAcquired               = 210,

    /**
     * This indicates that a resource is not mapped.
     */
    hipErrorNotMapped                     = 211,

    /**
     * This indicates that a mapped resource is not available for access as an
     * array.
     */
    hipErrorNotMappedAsArray            = 212,

    /**
     * This indicates that a mapped resource is not available for access as a
     * pointer.
     */
    hipErrorNotMappedAsPointer          = 213,

    /**
     * This indicates that an uncorrectable ECC error was detected during
     * execution.
     */
    hipErrorECCNotCorrectable              = 214,

    /**
     * This indicates that the ::hipLimit_t passed to the API call is not
     * supported by the active device.
     */
    hipErrorUnsupportedLimit              = 215,

    /**
     * This indicates that the ::hipCtx_t passed to the API call can
     * only be bound to a single CPU thread at a time but is already
     * bound to a CPU thread.
     */
    hipErrorContextAlreadyInUse         = 216,

    /**
     * This indicates that peer access is not supported across the given
     * devices.
     */
    hipErrorPeerAccessUnsupported        = 217,

    /**
     * This indicates that a PTX JIT compilation failed.
     */
    hipErrorInvalidKernelFile                    = 218,

    /**
     * This indicates an error with OpenGL or DirectX context.
     */
    hipErrorInvalidGraphicsContext       = 219,

    /**
    * This indicates that an uncorrectable NVLink error was detected during the
    * execution.
    */
    hipErrorNvlinkUncorrectable           = 220,

    /**
    * This indicates that the PTX JIT compiler library was not found.
    */
    CUDA_ERROR_JIT_COMPILER_NOT_FOUND         = 221,

    /**
     * This indicates that the device kernel source is invalid.
     */
    hipErrorInvalidSource                 = 300,

    /**
     * This indicates that the file specified was not found.
     */
    hipErrorFileNotFound                 = 301,

    /**
     * This indicates that a link to a shared object failed to resolve.
     */
    hipErrorSharedObjectSymbolNotFound = 302,

    /**
     * This indicates that initialization of a shared object failed.
     */
    hipErrorSharedObjectInitFailed      = 303,

    /**
     * This indicates that an OS call failed.
     */
    hipErrorOperatingSystem               = 304,

    /**
     * This indicates that a resource handle passed to the API call was not
     * valid. Resource handles are opaque types like ::hipStream_t and ::hipEvent_t.
     */
    hipErrorInvalidResourceHandle                 = 400,

    /**
     * This indicates that a resource required by the API call is not in a
     * valid state to perform the requested operation.
     */
    CUDA_ERROR_ILLEGAL_STATE                  = 401,

    /**
     * This indicates that a named symbol was not found. Examples of symbols
     * are global/constant variable names, texture names, and surface names.
     */
    hipErrorNotFound                      = 500,

    /**
     * This indicates that asynchronous operations issued previously have not
     * completed yet. This result is not actually an error, but must be indicated
     * differently than ::hipSuccess (which indicates completion). Calls that
     * may return this value include ::hipEventQuery() and ::hipStreamQuery().
     */
    hipErrorNotReady                      = 600,

    /**
     * While executing a kernel, the device encountered a
     * load or store instruction on an invalid memory address.
     * This leaves the process in an inconsistent state and any further CUDA work
     * will return the same error. To continue using CUDA, the process must be terminated
     * and relaunched.
     */
    hipErrorIllegalAddress                = 700,

    /**
     * This indicates that a launch did not occur because it did not have
     * appropriate resources. This error usually indicates that the user has
     * attempted to pass too many arguments to the device kernel, or the
     * kernel launch specifies too many threads for the kernel's register
     * count. Passing arguments of the wrong size (i.e. a 64-bit pointer
     * when a 32-bit int is expected) is equivalent to passing too many
     * arguments and can also result in this error.
     */
    hipErrorLaunchOutOfResources        = 701,

    /**
     * This indicates that the device kernel took too long to execute. This can
     * only occur if timeouts are enabled - see the device attribute
     * ::hipDeviceAttributeKernelExecTimeout for more information.
     * This leaves the process in an inconsistent state and any further CUDA work
     * will return the same error. To continue using CUDA, the process must be terminated
     * and relaunched.
     */
    hipErrorLaunchTimeOut                 = 702,

    /**
     * This error indicates a kernel launch that uses an incompatible texturing
     * mode.
     */
    hipErrorLaunchIncompatibleTexturing  = 703,

    /**
     * This error indicates that a call to ::hipCtxEnablePeerAccess() is
     * trying to re-enable peer access to a context which has already
     * had peer access to it enabled.
     */
    hipErrorPeerAccessAlreadyEnabled    = 704,

    /**
     * This error indicates that ::hipCtxDisablePeerAccess() is
     * trying to disable peer access which has not been enabled yet
     * via ::hipCtxEnablePeerAccess().
     */
    hipErrorPeerAccessNotEnabled        = 705,

    /**
     * This error indicates that the primary context for the specified device
     * has already been initialized.
     */
    hipErrorPrimaryContextActive         = 708,

    /**
     * This error indicates that the context current to the calling thread
     * has been destroyed using ::cuCtxDestroy, or is a primary context which
     * has not yet been initialized.
     */
    hipErrorContextIsDestroyed           = 709,

    /**
     * A device-side assert triggered during kernel execution. The context
     * cannot be used anymore, and must be destroyed. All existing device
     * memory allocations from this context are invalid and must be
     * reconstructed if the program is to continue using CUDA.
     */
    hipErrorAssert                         = 710,

    /**
     * This error indicates that the hardware resources required to enable
     * peer access have been exhausted for one or more of the devices
     * passed to ::hipCtxEnablePeerAccess().
     */
    hipErrorTooManyPeers                 = 711,

    /**
     * This error indicates that the memory range passed to ::cuMemHostRegister()
     * has already been registered.
     */
    hipErrorHostMemoryAlreadyRegistered = 712,

    /**
     * This error indicates that the pointer passed to ::hipHostUnregister()
     * does not correspond to any currently registered memory region.
     */
    hipErrorHostMemoryNotRegistered     = 713,

    /**
     * While executing a kernel, the device encountered a stack error.
     * This can be due to stack corruption or exceeding the stack size limit.
     * This leaves the process in an inconsistent state and any further CUDA work
     * will return the same error. To continue using CUDA, the process must be terminated
     * and relaunched.
     */
    hipErrorHardwareStackError           = 714,

    /**
     * While executing a kernel, the device encountered an illegal instruction.
     * This leaves the process in an inconsistent state and any further CUDA work
     * will return the same error. To continue using CUDA, the process must be terminated
     * and relaunched.
     */
    hipErrorIllegalInstruction            = 715,

    /**
     * While executing a kernel, the device encountered a load or store instruction
     * on a memory address which is not aligned.
     * This leaves the process in an inconsistent state and any further CUDA work
     * will return the same error. To continue using CUDA, the process must be terminated
     * and relaunched.
     */
    hipErrorMisalignedAddress             = 716,

    /**
     * While executing a kernel, the device encountered an instruction
     * which can only operate on memory locations in certain address spaces
     * (global, shared, or local), but was supplied a memory address not
     * belonging to an allowed address space.
     * This leaves the process in an inconsistent state and any further CUDA work
     * will return the same error. To continue using CUDA, the process must be terminated
     * and relaunched.
     */
    hipErrorInvalidAddressSpace          = 717,

    /**
     * While executing a kernel, the device program counter wrapped its address space.
     * This leaves the process in an inconsistent state and any further CUDA work
     * will return the same error. To continue using CUDA, the process must be terminated
     * and relaunched.
     */
    hipErrorInvalidPc                     = 718,

    /**
     * An exception occurred on the device while executing a kernel. Common
     * causes include dereferencing an invalid device pointer and accessing
     * out of bounds shared memory.
     * This leaves the process in an inconsistent state and any further CUDA work
     * will return the same error. To continue using CUDA, the process must be terminated
     * and relaunched.
     */
    hipErrorLaunchFailure                  = 719,

    /**
     * This error indicates that the number of blocks launched per grid for a kernel that was
     * launched via either ::cuLaunchCooperativeKernel or ::cuLaunchCooperativeKernelMultiDevice
     * exceeds the maximum number of blocks as allowed by ::hipModuleOccupancyMaxActiveBlocksPerMultiprocessor
     * or ::hipModuleOccupancyMaxActiveBlocksPerMultiprocessorWithFlags times the number of multiprocessors
     * as specified by the device attribute ::hipDeviceAttributeMultiprocessorCount.
     */
    CUDA_ERROR_COOPERATIVE_LAUNCH_TOO_LARGE   = 720,

    /**
     * This error indicates that the attempted operation is not permitted.
     */
    hipErrorNotPermitted                  = 800,

    /**
     * This error indicates that the attempted operation is not supported
     * on the current system or device.
     */
    hipErrorNotSupported                  = 801,

    /**
     * This error indicates that the system is not yet ready to start any CUDA
     * work.  To continue using CUDA, verify the system configuration is in a
     * valid state and all required driver daemons are actively running.
     */
    CUDA_ERROR_SYSTEM_NOT_READY               = 802,

    /**
     * This error indicates that the operation is not permitted when
     * the stream is capturing.
     */
    CUDA_ERROR_STREAM_CAPTURE_UNSUPPORTED     = 900,

    /**
     * This error indicates that the current capture sequence on the stream
     * has been invalidated due to a previous error.
     */
    CUDA_ERROR_STREAM_CAPTURE_INVALIDATED     = 901,

    /**
     * This error indicates that the operation would have resulted in a merge
     * of two independent capture sequences.
     */
    CUDA_ERROR_STREAM_CAPTURE_MERGE           = 902,

    /**
     * This error indicates that the capture was not initiated in this stream.
     */
    CUDA_ERROR_STREAM_CAPTURE_UNMATCHED       = 903,

    /**
     * This error indicates that the capture sequence contains a fork that was
     * not joined to the primary stream.
     */
    CUDA_ERROR_STREAM_CAPTURE_UNJOINED        = 904,

    /**
     * This error indicates that a dependency would have been created which
     * crosses the capture sequence boundary. Only implicit in-stream ordering
     * dependencies are allowed to cross the boundary.
     */
    CUDA_ERROR_STREAM_CAPTURE_ISOLATION       = 905,

    /**
     * This error indicates a disallowed implicit dependency on a current capture
     * sequence from cudaStreamLegacy.
     */
    CUDA_ERROR_STREAM_CAPTURE_IMPLICIT        = 906,

    /**
     * This error indicates that the operation is not permitted on an event which
     * was last recorded in a capturing stream.
     */
    CUDA_ERROR_CAPTURED_EVENT                 = 907,

    /**
     * This indicates that an unknown internal error has occurred.
     */
    hipErrorUnknown                        = 999
} hipError_t;

/**
 * P2P Attributes
 */
typedef enum CUdevice_P2PAttribute_enum {
    hipDeviceP2PAttributePerformanceRank                     = 0x01,  /**< A relative value indicating the performance of the link between two devices */
    hipDeviceP2PAttributeAccessSupported                     = 0x02,  /**< P2P Access is enable */
    hipDeviceP2PAttributeNativeAtomicSupported              = 0x03,  /**< Atomic operation over the link supported */
    CU_DEVICE_P2P_ATTRIBUTE_ARRAY_ACCESS_ACCESS_SUPPORTED        = 0x04,  /**< \deprecated use CU_DEVICE_P2P_ATTRIBUTE_CUDA_ARRAY_ACCESS_SUPPORTED instead */
    CU_DEVICE_P2P_ATTRIBUTE_CUDA_ARRAY_ACCESS_SUPPORTED          = 0x04   /**< Accessing CUDA arrays over the link supported */
} hipDeviceP2PAttribute;

/**
 * CUDA stream callback
 * \param hStream The stream the callback was added to, as passed to ::hipStreamAddCallback.  May be NULL.
 * \param status ::hipSuccess or any persistent error on the stream.
 * \param userData User parameter provided at registration.
 */
typedef void (CUDA_CB *hipStreamCallback_t)(hipStream_t hStream, hipError_t status, void *userData);

/**
 * Block size to per-block dynamic shared memory mapping for a certain
 * kernel \param blockSize Block size of the kernel.
 *
 * \return The dynamic shared memory needed by a block.
 */
typedef size_t (CUDA_CB *CUoccupancyB2DSize)(int blockSize);

/**
 * If set, host memory is portable between CUDA contexts.
 * Flag for ::hipHostMalloc()
 */
#define HIP_MEMHOSTALLOC_PORTABLE        0x01

/**
 * If set, host memory is mapped into CUDA address space and
 * ::hipMemHostGetDevicePointer() may be called on the host pointer.
 * Flag for ::hipHostMalloc()
 */
#define HIP_MEMHOSTALLOC_DEVICEMAP       0x02

/**
 * If set, host memory is allocated as write-combined - fast to write,
 * faster to DMA, slow to read except via SSE4 streaming load instruction
 * (MOVNTDQA).
 * Flag for ::hipHostMalloc()
 */
#define HIP_MEMHOSTALLOC_WRITECOMBINED   0x04

/**
 * If set, host memory is portable between CUDA contexts.
 * Flag for ::cuMemHostRegister()
 */
#define HIP_MEMHOSTREGISTER_PORTABLE     0x01

/**
 * If set, host memory is mapped into CUDA address space and
 * ::hipMemHostGetDevicePointer() may be called on the host pointer.
 * Flag for ::cuMemHostRegister()
 */
#define HIP_MEMHOSTREGISTER_DEVICEMAP    0x02

/**
 * If set, the passed memory pointer is treated as pointing to some
 * memory-mapped I/O space, e.g. belonging to a third-party PCIe device.
 * On Windows the flag is a no-op.
 * On Linux that memory is marked as non cache-coherent for the GPU and
 * is expected to be physically contiguous. It may return
 * hipErrorNotPermitted if run as an unprivileged user,
 * hipErrorNotSupported on older Linux kernel versions.
 * On all other platforms, it is not supported and hipErrorNotSupported
 * is returned.
 * Flag for ::cuMemHostRegister()
 */
#define HIP_MEMHOSTREGISTER_IOMEMORY     0x04

#if __CUDA_API_VERSION >= 3020

/**
 * 2D memory copy parameters
 */
typedef struct CUDA_MEMCPY2D_st {
    size_t srcXInBytes;         /**< Source X in bytes */
    size_t srcY;                /**< Source Y */

    hipMemType_t srcMemoryType; /**< Source memory type (host, device, array) */
    const void *srcHost;        /**< Source host pointer */
    hipDeviceptr_t srcDevice;      /**< Source device pointer */
    hipArray * srcArray;           /**< Source array reference */
    size_t srcPitch;            /**< Source pitch (ignored when src is array) */

    size_t dstXInBytes;         /**< Destination X in bytes */
    size_t dstY;                /**< Destination Y */

    hipMemType_t dstMemoryType; /**< Destination memory type (host, device, array) */
    void *dstHost;              /**< Destination host pointer */
    hipDeviceptr_t dstDevice;      /**< Destination device pointer */
    hipArray * dstArray;           /**< Destination array reference */
    size_t dstPitch;            /**< Destination pitch (ignored when dst is array) */

    size_t WidthInBytes;        /**< Width of 2D memory copy in bytes */
    size_t Height;              /**< Height of 2D memory copy */
} hip_Memcpy2D;

/**
 * 3D memory copy parameters
 */
typedef struct CUDA_MEMCPY3D_st {
    size_t srcXInBytes;         /**< Source X in bytes */
    size_t srcY;                /**< Source Y */
    size_t srcZ;                /**< Source Z */
    size_t srcLOD;              /**< Source LOD */
    hipMemType_t srcMemoryType; /**< Source memory type (host, device, array) */
    const void *srcHost;        /**< Source host pointer */
    hipDeviceptr_t srcDevice;      /**< Source device pointer */
    hipArray * srcArray;           /**< Source array reference */
    void *reserved0;            /**< Must be NULL */
    size_t srcPitch;            /**< Source pitch (ignored when src is array) */
    size_t srcHeight;           /**< Source height (ignored when src is array; may be 0 if Depth==1) */

    size_t dstXInBytes;         /**< Destination X in bytes */
    size_t dstY;                /**< Destination Y */
    size_t dstZ;                /**< Destination Z */
    size_t dstLOD;              /**< Destination LOD */
    hipMemType_t dstMemoryType; /**< Destination memory type (host, device, array) */
    void *dstHost;              /**< Destination host pointer */
    hipDeviceptr_t dstDevice;      /**< Destination device pointer */
    hipArray * dstArray;           /**< Destination array reference */
    void *reserved1;            /**< Must be NULL */
    size_t dstPitch;            /**< Destination pitch (ignored when dst is array) */
    size_t dstHeight;           /**< Destination height (ignored when dst is array; may be 0 if Depth==1) */

    size_t WidthInBytes;        /**< Width of 3D memory copy in bytes */
    size_t Height;              /**< Height of 3D memory copy */
    size_t Depth;               /**< Depth of 3D memory copy */
} HIP_MEMCPY3D;

/**
 * 3D memory cross-context copy parameters
 */
typedef struct CUDA_MEMCPY3D_PEER_st {
    size_t srcXInBytes;         /**< Source X in bytes */
    size_t srcY;                /**< Source Y */
    size_t srcZ;                /**< Source Z */
    size_t srcLOD;              /**< Source LOD */
    hipMemType_t srcMemoryType; /**< Source memory type (host, device, array) */
    const void *srcHost;        /**< Source host pointer */
    hipDeviceptr_t srcDevice;      /**< Source device pointer */
    hipArray * srcArray;           /**< Source array reference */
    hipCtx_t srcContext;       /**< Source context (ignored with srcMemoryType is ::hipMemTypeArray) */
    size_t srcPitch;            /**< Source pitch (ignored when src is array) */
    size_t srcHeight;           /**< Source height (ignored when src is array; may be 0 if Depth==1) */

    size_t dstXInBytes;         /**< Destination X in bytes */
    size_t dstY;                /**< Destination Y */
    size_t dstZ;                /**< Destination Z */
    size_t dstLOD;              /**< Destination LOD */
    hipMemType_t dstMemoryType; /**< Destination memory type (host, device, array) */
    void *dstHost;              /**< Destination host pointer */
    hipDeviceptr_t dstDevice;      /**< Destination device pointer */
    hipArray * dstArray;           /**< Destination array reference */
    hipCtx_t dstContext;       /**< Destination context (ignored with dstMemoryType is ::hipMemTypeArray) */
    size_t dstPitch;            /**< Destination pitch (ignored when dst is array) */
    size_t dstHeight;           /**< Destination height (ignored when dst is array; may be 0 if Depth==1) */

    size_t WidthInBytes;        /**< Width of 3D memory copy in bytes */
    size_t Height;              /**< Height of 3D memory copy */
    size_t Depth;               /**< Depth of 3D memory copy */
} HIP_MEMCPY3D_PEER;

/**
 * Array descriptor
 */
typedef struct CUDA_ARRAY_DESCRIPTOR_st
{
    size_t Width;             /**< Width of array */
    size_t Height;            /**< Height of array */

    hipArray_format Format;    /**< Array format */
    unsigned int NumChannels; /**< Channels per array element */
} HIP_ARRAY_DESCRIPTOR;

/**
 * 3D array descriptor
 */
typedef struct CUDA_ARRAY3D_DESCRIPTOR_st
{
    size_t Width;             /**< Width of 3D array */
    size_t Height;            /**< Height of 3D array */
    size_t Depth;             /**< Depth of 3D array */

    hipArray_format Format;    /**< Array format */
    unsigned int NumChannels; /**< Channels per array element */
    unsigned int Flags;       /**< Flags */
} HIP_ARRAY3D_DESCRIPTOR;

#endif /* __CUDA_API_VERSION >= 3020 */

#if __CUDA_API_VERSION >= 5000

/**
 * CUDA Resource descriptor
 */
typedef struct CUDA_RESOURCE_DESC_st
{
    hipResourceType resType;                   /**< Resource type */

    union {
        struct {
            hipArray * hArray;                   /**< CUDA array */
        } array;
        struct {
            hipMipmappedArray_t hMipmappedArray; /**< CUDA mipmapped array */
        } mipmap;
        struct {
            hipDeviceptr_t devPtr;               /**< Device pointer */
            hipArray_format format;            /**< Array format */
            unsigned int numChannels;         /**< Channels per array element */
            size_t sizeInBytes;               /**< Size in bytes */
        } linear;
        struct {
            hipDeviceptr_t devPtr;               /**< Device pointer */
            hipArray_format format;            /**< Array format */
            unsigned int numChannels;         /**< Channels per array element */
            size_t width;                     /**< Width of the array in elements */
            size_t height;                    /**< Height of the array in elements */
            size_t pitchInBytes;              /**< Pitch between two rows in bytes */
        } pitch2D;
        struct {
            int reserved[32];
        } reserved;
    } res;

    unsigned int flags;                       /**< Flags (must be zero) */
} HIP_RESOURCE_DESC;

/**
 * Texture descriptor
 */
typedef struct CUDA_TEXTURE_DESC_st {
    hipAddress_mode addressMode[3];  /**< Address modes */
    hipTextureFilterMode filterMode;       /**< Filter mode */
    unsigned int flags;             /**< Flags */
    unsigned int maxAnisotropy;     /**< Maximum anisotropy ratio */
    hipTextureFilterMode mipmapFilterMode; /**< Mipmap filter mode */
    float mipmapLevelBias;          /**< Mipmap level bias */
    float minMipmapLevelClamp;      /**< Mipmap minimum level clamp */
    float maxMipmapLevelClamp;      /**< Mipmap maximum level clamp */
    float borderColor[4];           /**< Border Color */
    int reserved[12];
} CUDA_TEXTURE_DESC;

/**
 * Resource view format
 */
typedef enum hipResourceViewFormat
{
    hipResViewFormatNone          = 0x00, /**< No resource view format (use underlying resource format) */
    hipResViewFormatUnsignedChar1      = 0x01, /**< 1 channel unsigned 8-bit integers */
    hipResViewFormatUnsignedChar2      = 0x02, /**< 2 channel unsigned 8-bit integers */
    hipResViewFormatUnsignedChar4      = 0x03, /**< 4 channel unsigned 8-bit integers */
    hipResViewFormatSignedChar1      = 0x04, /**< 1 channel signed 8-bit integers */
    hipResViewFormatSignedChar2      = 0x05, /**< 2 channel signed 8-bit integers */
    hipResViewFormatSignedChar4      = 0x06, /**< 4 channel signed 8-bit integers */
    hipResViewFormatUnsignedShort1     = 0x07, /**< 1 channel unsigned 16-bit integers */
    hipResViewFormatUnsignedShort2     = 0x08, /**< 2 channel unsigned 16-bit integers */
    hipResViewFormatUnsignedShort4     = 0x09, /**< 4 channel unsigned 16-bit integers */
    hipResViewFormatSignedShort1     = 0x0a, /**< 1 channel signed 16-bit integers */
    hipResViewFormatSignedShort2     = 0x0b, /**< 2 channel signed 16-bit integers */
    hipResViewFormatSignedShort4     = 0x0c, /**< 4 channel signed 16-bit integers */
    hipResViewFormatUnsignedInt1     = 0x0d, /**< 1 channel unsigned 32-bit integers */
    hipResViewFormatUnsignedInt2     = 0x0e, /**< 2 channel unsigned 32-bit integers */
    hipResViewFormatUnsignedInt4     = 0x0f, /**< 4 channel unsigned 32-bit integers */
    hipResViewFormatSignedInt1     = 0x10, /**< 1 channel signed 32-bit integers */
    hipResViewFormatSignedInt2     = 0x11, /**< 2 channel signed 32-bit integers */
    hipResViewFormatSignedInt4     = 0x12, /**< 4 channel signed 32-bit integers */
    hipResViewFormatHalf1    = 0x13, /**< 1 channel 16-bit floating point */
    hipResViewFormatHalf2    = 0x14, /**< 2 channel 16-bit floating point */
    hipResViewFormatHalf4    = 0x15, /**< 4 channel 16-bit floating point */
    hipResViewFormatFloat1    = 0x16, /**< 1 channel 32-bit floating point */
    hipResViewFormatFloat2    = 0x17, /**< 2 channel 32-bit floating point */
    hipResViewFormatFloat4    = 0x18, /**< 4 channel 32-bit floating point */
    hipResViewFormatUnsignedBlockCompressed1  = 0x19, /**< Block compressed 1 */
    hipResViewFormatUnsignedBlockCompressed2  = 0x1a, /**< Block compressed 2 */
    hipResViewFormatUnsignedBlockCompressed3  = 0x1b, /**< Block compressed 3 */
    hipResViewFormatUnsignedBlockCompressed4  = 0x1c, /**< Block compressed 4 unsigned */
    hipResViewFormatSignedBlockCompressed4    = 0x1d, /**< Block compressed 4 signed */
    hipResViewFormatUnsignedBlockCompressed5  = 0x1e, /**< Block compressed 5 unsigned */
    hipResViewFormatSignedBlockCompressed5    = 0x1f, /**< Block compressed 5 signed */
    hipResViewFormatUnsignedBlockCompressed6H = 0x20, /**< Block compressed 6 unsigned half-float */
    hipResViewFormatSignedBlockCompressed6H   = 0x21, /**< Block compressed 6 signed half-float */
    hipResViewFormatUnsignedBlockCompressed7  = 0x22  /**< Block compressed 7 */
} hipResourceViewFormat;

/**
 * Resource view descriptor
 */
typedef struct CUDA_RESOURCE_VIEW_DESC_st
{
    hipResourceViewFormat format;   /**< Resource view format */
    size_t width;                  /**< Width of the resource view */
    size_t height;                 /**< Height of the resource view */
    size_t depth;                  /**< Depth of the resource view */
    unsigned int firstMipmapLevel; /**< First defined mipmap level */
    unsigned int lastMipmapLevel;  /**< Last defined mipmap level */
    unsigned int firstLayer;       /**< First layer index */
    unsigned int lastLayer;        /**< Last layer index */
    unsigned int reserved[16];
} HIP_RESOURCE_VIEW_DESC;

/**
 * GPU Direct v3 tokens
 */
typedef struct CUDA_POINTER_ATTRIBUTE_P2P_TOKENS_st {
    unsigned long long p2pToken;
    unsigned int vaSpaceToken;
} HIP_POINTER_ATTRIBUTE_P2P_TOKENS;

#endif /* __CUDA_API_VERSION >= 5000 */

#if __CUDA_API_VERSION >= 9000

/**
 * Kernel launch parameters
 */
typedef struct CUDA_LAUNCH_PARAMS_st {
    hipFunction_t function;         /**< Kernel to launch */
    unsigned int gridDimX;       /**< Width of grid in blocks */
    unsigned int gridDimY;       /**< Height of grid in blocks */
    unsigned int gridDimZ;       /**< Depth of grid in blocks */
    unsigned int blockDimX;      /**< X dimension of each thread block */
    unsigned int blockDimY;      /**< Y dimension of each thread block */
    unsigned int blockDimZ;      /**< Z dimension of each thread block */
    unsigned int sharedMemBytes; /**< Dynamic shared-memory size per thread block in bytes */
    hipStream_t hStream;            /**< Stream identifier */
    void **kernelParams;         /**< Array of pointers to kernel parameters */
} CUDA_LAUNCH_PARAMS;

#endif /* __CUDA_API_VERSION >= 9000 */

#if __CUDA_API_VERSION >= 10000

/**
 * External memory handle types
 */
typedef enum CUexternalMemoryHandleType_enum {
    /**
     * Handle is an opaque file descriptor
     */
    CU_EXTERNAL_MEMORY_HANDLE_TYPE_OPAQUE_FD        = 1,
    /**
     * Handle is an opaque shared NT handle
     */
    CU_EXTERNAL_MEMORY_HANDLE_TYPE_OPAQUE_WIN32     = 2,
    /**
     * Handle is an opaque, globally shared handle
     */
    CU_EXTERNAL_MEMORY_HANDLE_TYPE_OPAQUE_WIN32_KMT = 3,
    /**
     * Handle is a D3D12 heap object
     */
    CU_EXTERNAL_MEMORY_HANDLE_TYPE_D3D12_HEAP       = 4,
    /**
     * Handle is a D3D12 committed resource
     */
    CU_EXTERNAL_MEMORY_HANDLE_TYPE_D3D12_RESOURCE   = 5
} CUexternalMemoryHandleType;

/**
 * Indicates that the external memory object is a dedicated resource
 */
#define CUDA_EXTERNAL_MEMORY_DEDICATED   0x1

/**
 * External memory handle descriptor
 */
typedef struct CUDA_EXTERNAL_MEMORY_HANDLE_DESC_st {
    /**
     * Type of the handle
     */
    CUexternalMemoryHandleType type;
    union {
        /**
         * File descriptor referencing the memory object. Valid
         * when type is
         * ::CU_EXTERNAL_MEMORY_HANDLE_TYPE_OPAQUE_FD
         */
        int fd;
        /**
         * Win32 handle referencing the semaphore object. Valid when
         * type is one of the following:
         * - ::CU_EXTERNAL_MEMORY_HANDLE_TYPE_OPAQUE_WIN32
         * - ::CU_EXTERNAL_MEMORY_HANDLE_TYPE_OPAQUE_WIN32_KMT
         * - ::CU_EXTERNAL_MEMORY_HANDLE_TYPE_D3D12_HEAP
         * - ::CU_EXTERNAL_MEMORY_HANDLE_TYPE_D3D12_RESOURCE
         * Exactly one of 'handle' and 'name' must be non-NULL. If
         * type is
         * ::CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_OPAQUE_WIN32_KMT
         * then 'name' must be NULL.
         */
        struct {
            /**
             * Valid NT handle. Must be NULL if 'name' is non-NULL
             */
            void *handle;
            /**
             * Name of a valid memory object.
             * Must be NULL if 'handle' is non-NULL.
             */
            const void *name;
        } win32;
    } handle;
    /**
     * Size of the memory allocation
     */
    unsigned long long size;
    /**
     * Flags must either be zero or ::CUDA_EXTERNAL_MEMORY_DEDICATED
     */
    unsigned int flags;
    unsigned int reserved[16];
} CUDA_EXTERNAL_MEMORY_HANDLE_DESC;

/**
 * External memory buffer descriptor
 */
typedef struct CUDA_EXTERNAL_MEMORY_BUFFER_DESC_st {
    /**
     * Offset into the memory object where the buffer's base is
     */
    unsigned long long offset;
    /**
     * Size of the buffer
     */
    unsigned long long size;
    /**
     * Flags reserved for future use. Must be zero.
     */
    unsigned int flags;
    unsigned int reserved[16];
} CUDA_EXTERNAL_MEMORY_BUFFER_DESC;

/**
 * External memory mipmap descriptor
 */
typedef struct CUDA_EXTERNAL_MEMORY_MIPMAPPED_ARRAY_DESC_st {
    /**
     * Offset into the memory object where the base level of the
     * mipmap chain is.
     */
    unsigned long long offset;
    /**
     * Format, dimension and type of base level of the mipmap chain
     */
    HIP_ARRAY3D_DESCRIPTOR arrayDesc;
    /**
     * Total number of levels in the mipmap chain
     */
    unsigned int numLevels;
    unsigned int reserved[16];
} CUDA_EXTERNAL_MEMORY_MIPMAPPED_ARRAY_DESC;

/**
 * External semaphore handle types
 */
typedef enum CUexternalSemaphoreHandleType_enum {
    /**
     * Handle is an opaque file descriptor
     */
    CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_OPAQUE_FD        = 1,
    /**
     * Handle is an opaque shared NT handle
     */
    CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_OPAQUE_WIN32     = 2,
    /**
     * Handle is an opaque, globally shared handle
     */
    CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_OPAQUE_WIN32_KMT = 3,
    /**
     * Handle is a shared NT handle referencing a D3D12 fence object
     */
    CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_D3D12_FENCE     = 4
} CUexternalSemaphoreHandleType;

/**
 * External semaphore handle descriptor
 */
typedef struct CUDA_EXTERNAL_SEMAPHORE_HANDLE_DESC_st {
    /**
     * Type of the handle
     */
    CUexternalSemaphoreHandleType type;
    union {
        /**
         * File descriptor referencing the semaphore object. Valid
         * when type is
         * ::CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_OPAQUE_FD
         */
        int fd;
        /**
         * Win32 handle referencing the semaphore object. Valid when
         * type is one of the following:
         * - ::CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_OPAQUE_WIN32
         * - ::CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_OPAQUE_WIN32_KMT
         * - ::CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_D3D12_FENCE
         * Exactly one of 'handle' and 'name' must be non-NULL. If
         * type is
         * ::CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_OPAQUE_WIN32_KMT
         * then 'name' must be NULL.
         */
        struct {
            /**
             * Valid NT handle. Must be NULL if 'name' is non-NULL
             */
            void *handle;
            /**
             * Name of a valid synchronization primitive.
             * Must be NULL if 'handle' is non-NULL.
             */
            const void *name;
        } win32;
    } handle;
    /**
     * Flags reserved for the future. Must be zero.
     */
    unsigned int flags;
    unsigned int reserved[16];
} CUDA_EXTERNAL_SEMAPHORE_HANDLE_DESC;

/**
 * External semaphore signal parameters
 */
typedef struct CUDA_EXTERNAL_SEMAPHORE_SIGNAL_PARAMS_st {
    struct {
        /**
         * Parameters for fence objects
         */
        struct {
            /**
             * Value of fence to be signaled
             */
            unsigned long long value;
        } fence;
        unsigned int reserved[16];
    } params;
    /**
     * Flags reserved for the future. Must be zero.
     */
    unsigned int flags;
    unsigned int reserved[16];
} CUDA_EXTERNAL_SEMAPHORE_SIGNAL_PARAMS;

/**
 * External semaphore wait parameters
 */
typedef struct CUDA_EXTERNAL_SEMAPHORE_WAIT_PARAMS_st {
    struct {
        /**
         * Parameters for fence objects
         */
        struct {
            /**
             * Value of fence to be waited on
             */
            unsigned long long value;
        } fence;
        unsigned int reserved[16];
    } params;
    /**
     * Flags reserved for the future. Must be zero.
     */
    unsigned int flags;
    unsigned int reserved[16];
} CUDA_EXTERNAL_SEMAPHORE_WAIT_PARAMS;


#endif /* __CUDA_API_VERSION >= 10000 */

/**
 * If set, each kernel launched as part of ::cuLaunchCooperativeKernelMultiDevice only
 * waits for prior work in the stream corresponding to that GPU to complete before the
 * kernel begins execution.
 */
#define CUDA_COOPERATIVE_LAUNCH_MULTI_DEVICE_NO_PRE_LAUNCH_SYNC   0x01

/**
 * If set, any subsequent work pushed in a stream that participated in a call to
 * ::cuLaunchCooperativeKernelMultiDevice will only wait for the kernel launched on
 * the GPU corresponding to that stream to complete before it begins execution.
 */
#define CUDA_COOPERATIVE_LAUNCH_MULTI_DEVICE_NO_POST_LAUNCH_SYNC  0x02

/**
 * If set, the CUDA array is a collection of layers, where each layer is either a 1D
 * or a 2D array and the Depth member of HIP_ARRAY3D_DESCRIPTOR specifies the number
 * of layers, not the depth of a 3D array.
 */
#define HIP_ARRAY3D_LAYERED        0x01

/**
 * Deprecated, use HIP_ARRAY3D_LAYERED
 */
#define HIP_ARRAY3D_LAYERED        0x01

/**
 * This flag must be set in order to bind a surface reference
 * to the CUDA array
 */
#define HIP_ARRAY3D_SURFACE_LDST   0x02

/**
 * If set, the CUDA array is a collection of six 2D arrays, representing faces of a cube. The
 * width of such a CUDA array must be equal to its height, and Depth must be six.
 * If ::HIP_ARRAY3D_LAYERED flag is also set, then the CUDA array is a collection of cubemaps
 * and Depth must be a multiple of six.
 */
#define HIP_ARRAY3D_CUBEMAP        0x04

/**
 * This flag must be set in order to perform texture gather operations
 * on a CUDA array.
 */
#define HIP_ARRAY3D_TEXTURE_GATHER 0x08

/**
 * This flag if set indicates that the CUDA
 * array is a DEPTH_TEXTURE.
 */
#define HIP_ARRAY3D_DEPTH_TEXTURE 0x10

/**
 * This flag indicates that the CUDA array may be bound as a color target
 * in an external graphics API
 */
#define CUDA_ARRAY3D_COLOR_ATTACHMENT 0x20

/**
 * Override the texref format with a format inferred from the array.
 * Flag for ::hipTexRefSetArray()
 */
#define HIP_TRSA_OVERRIDE_FORMAT 0x01

/**
 * Read the texture as integers rather than promoting the values to floats
 * in the range [0,1].
 * Flag for ::hipTexRefSetFlags()
 */
#define HIP_TRSF_READ_AS_INTEGER         0x01

/**
 * Use normalized texture coordinates in the range [0,1) instead of [0,dim).
 * Flag for ::hipTexRefSetFlags()
 */
#define HIP_TRSF_NORMALIZED_COORDINATES  0x02

/**
 * Perform sRGB->linear conversion during texture read.
 * Flag for ::hipTexRefSetFlags()
 */
#define HIP_TRSF_SRGB  0x10

/**
 * End of array terminator for the \p extra parameter to
 * ::hipModuleLaunchKernel
 */
#define HIP_LAUNCH_PARAM_END            ((void*)0x00)

/**
 * Indicator that the next value in the \p extra parameter to
 * ::hipModuleLaunchKernel will be a pointer to a buffer containing all kernel
 * parameters used for launching kernel \p f.  This buffer needs to
 * honor all alignment/padding requirements of the individual parameters.
 * If ::HIP_LAUNCH_PARAM_BUFFER_SIZE is not also specified in the
 * \p extra array, then ::HIP_LAUNCH_PARAM_BUFFER_POINTER will have no
 * effect.
 */
#define HIP_LAUNCH_PARAM_BUFFER_POINTER ((void*)0x01)

/**
 * Indicator that the next value in the \p extra parameter to
 * ::hipModuleLaunchKernel will be a pointer to a size_t which contains the
 * size of the buffer specified with ::HIP_LAUNCH_PARAM_BUFFER_POINTER.
 * It is required that ::HIP_LAUNCH_PARAM_BUFFER_POINTER also be specified
 * in the \p extra array if the value associated with
 * ::HIP_LAUNCH_PARAM_BUFFER_SIZE is not zero.
 */
#define HIP_LAUNCH_PARAM_BUFFER_SIZE    ((void*)0x02)

/**
 * For texture references loaded into the module, use default texunit from
 * texture reference.
 */
#define HIP_PARAM_TR_DEFAULT -1

/**
 * Device that represents the CPU
 */
#define CU_DEVICE_CPU               ((hipDevice_t)-1)

/**
 * Device that represents an invalid device
 */
#define CU_DEVICE_INVALID           ((hipDevice_t)-2)

/** @} */ /* END CUDA_TYPES */

#ifdef _WIN32
#define CUDAAPI __stdcall
#else
#define CUDAAPI
#endif

/**
 * \defgroup CUDA_ERROR Error Handling
 *
 * ___MANBRIEF___ error handling functions of the low-level CUDA driver API
 * (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the error handling functions of the low-level CUDA
 * driver application programming interface.
 *
 * @{
 */

/**
 * \brief Gets the string description of an error code
 *
 * Sets \p *pStr to the address of a NULL-terminated string description
 * of the error code \p error.
 * If the error code is not recognized, ::hipErrorInvalidValue
 * will be returned and \p *pStr will be set to the NULL address.
 *
 * \param error - Error code to convert to string
 * \param pStr - Address of the string pointer.
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue
 *
 * \sa
 * ::hipError_t,
 * ::hipGetErrorString
 */
hipError_t CUDAAPI hipGetErrorString___(hipError_t error, const char **pStr);

/**
 * \brief Gets the string representation of an error code enum name
 *
 * Sets \p *pStr to the address of a NULL-terminated string representation
 * of the name of the enum error code \p error.
 * If the error code is not recognized, ::hipErrorInvalidValue
 * will be returned and \p *pStr will be set to the NULL address.
 *
 * \param error - Error code to convert to string
 * \param pStr - Address of the string pointer.
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue
 *
 * \sa
 * ::hipError_t,
 * ::hipGetErrorName
 */
hipError_t CUDAAPI hipGetErrorName___(hipError_t error, const char **pStr);

/** @} */ /* END CUDA_ERROR */

/**
 * \defgroup CUDA_INITIALIZE Initialization
 *
 * ___MANBRIEF___ initialization functions of the low-level CUDA driver API
 * (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the initialization functions of the low-level CUDA
 * driver application programming interface.
 *
 * @{
 */

/**
 * \brief Initialize the CUDA driver API
 *
 * Initializes the driver API and must be called before any other function from
 * the driver API. Currently, the \p Flags parameter must be 0. If ::hipInit()
 * has not been called, any function from the driver API will return
 * ::hipErrorNotInitialized.
 *
 * \param Flags - Initialization flag for CUDA.
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidDevice
 * \notefnerr
 */
hipError_t CUDAAPI hipInit(unsigned int Flags);

/** @} */ /* END CUDA_INITIALIZE */

/**
 * \defgroup HIP_VERSION Version Management
 *
 * ___MANBRIEF___ version management functions of the low-level CUDA driver
 * API (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the version management functions of the low-level
 * CUDA driver application programming interface.
 *
 * @{
 */

/**
 * \brief Returns the latest CUDA version supported by driver
 *
 * Returns in \p *driverVersion the version of CUDA supported by
 * the driver.  The version is returned as
 * (1000 &times; major + 10 &times; minor). For example, CUDA 9.2
 * would be represented by 9020.
 *
 * This function automatically returns ::hipErrorInvalidValue if
 * \p driverVersion is NULL.
 *
 * \param driverVersion - Returns the CUDA driver version
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa
 * ::hipDriverGetVersion,
 * ::hipRuntimeGetVersion
 */
hipError_t CUDAAPI hipDriverGetVersion(int *driverVersion);

/** @} */ /* END HIP_VERSION */

/**
 * \defgroup CUDA_DEVICE Device Management
 *
 * ___MANBRIEF___ device management functions of the low-level CUDA driver API
 * (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the device management functions of the low-level
 * CUDA driver application programming interface.
 *
 * @{
 */

/**
 * \brief Returns a handle to a compute device
 *
 * Returns in \p *device a device handle given an ordinal in the range <b>[0,
 * ::hipGetDeviceCount()-1]</b>.
 *
 * \param device  - Returned device handle
 * \param ordinal - Device number to get handle for
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidDevice
 * \notefnerr
 *
 * \sa
 * ::hipDeviceGetAttribute,
 * ::hipGetDeviceCount,
 * ::hipDeviceGetName,
 * ::cuDeviceGetUuid,
 * ::cuDeviceGetLuid,
 * ::cuDeviceTotalMem
 */
hipError_t CUDAAPI hipGetDevice(hipDevice_t *device, int ordinal);

/**
 * \brief Returns the number of compute-capable devices
 *
 * Returns in \p *count the number of devices with compute capability greater
 * than or equal to 2.0 that are available for execution. If there is no such
 * device, ::hipGetDeviceCount() returns 0.
 *
 * \param count - Returned number of compute-capable devices
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa
 * ::hipDeviceGetAttribute,
 * ::hipDeviceGetName,
 * ::cuDeviceGetUuid,
 * ::cuDeviceGetLuid,
 * ::hipGetDevice,
 * ::cuDeviceTotalMem,
 * ::hipGetDeviceCount
 */
hipError_t CUDAAPI hipGetDeviceCount(int *count);

/**
 * \brief Returns an identifer string for the device
 *
 * Returns an ASCII string identifying the device \p dev in the NULL-terminated
 * string pointed to by \p name. \p len specifies the maximum length of the
 * string that may be returned.
 *
 * \param name - Returned identifier string for the device
 * \param len  - Maximum length of string to store in \p name
 * \param dev  - Device to get identifier string for
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidDevice
 * \notefnerr
 *
 * \sa
 * ::hipDeviceGetAttribute,
 * ::cuDeviceGetUuid,
 * ::cuDeviceGetLuid,
 * ::hipGetDeviceCount,
 * ::hipGetDevice,
 * ::cuDeviceTotalMem,
 * ::hipGetDeviceProperties
 */
hipError_t CUDAAPI hipDeviceGetName(char *name, int len, hipDevice_t dev);

#if __CUDA_API_VERSION >= 9020
/**
 * \brief Return an UUID for the device
 *
 * Returns 16-octets identifing the device \p dev in the structure
 * pointed by the \p uuid.
 *
 * \param uuid - Returned UUID
 * \param dev  - Device to get identifier string for
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidDevice
 * \notefnerr
 *
 * \sa
 * ::hipDeviceGetAttribute,
 * ::hipGetDeviceCount,
 * ::hipDeviceGetName,
 * ::cuDeviceGetLuid,
 * ::hipGetDevice,
 * ::cuDeviceTotalMem,
 * ::hipGetDeviceProperties
 */
hipError_t CUDAAPI cuDeviceGetUuid(CUuuid *uuid, hipDevice_t dev);
#endif

#if defined(_WIN32) && __CUDA_API_VERSION >= 10000
/**
 * \brief Return an LUID and device node mask for the device
 *
 * Return identifying information (\p luid and \p deviceNodeMask) to allow
 * matching device with graphics APIs.
 *
 * \param luid - Returned LUID
 * \param deviceNodeMask - Returned device node mask
 * \param dev  - Device to get identifier string for
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidDevice
 * \notefnerr
 *
 * \sa
 * ::hipDeviceGetAttribute,
 * ::hipGetDeviceCount,
 * ::hipDeviceGetName,
 * ::hipGetDevice,
 * ::cuDeviceTotalMem,
 * ::hipGetDeviceProperties
 */
hipError_t CUDAAPI cuDeviceGetLuid(char *luid, unsigned int *deviceNodeMask, hipDevice_t dev);
#endif

#if __CUDA_API_VERSION >= 3020
/**
 * \brief Returns the total amount of memory on the device
 *
 * Returns in \p *bytes the total amount of memory available on the device
 * \p dev in bytes.
 *
 * \param bytes - Returned memory available on device in bytes
 * \param dev   - Device handle
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidDevice
 * \notefnerr
 *
 * \sa
 * ::hipDeviceGetAttribute,
 * ::hipGetDeviceCount,
 * ::hipDeviceGetName,
 * ::cuDeviceGetUuid,
 * ::hipGetDevice,
 * ::hipMemGetInfo
 */
hipError_t CUDAAPI cuDeviceTotalMem(size_t *bytes, hipDevice_t dev);
#endif /* __CUDA_API_VERSION >= 3020 */

/**
 * \brief Returns information about the device
 *
 * Returns in \p *pi the integer value of the attribute \p attrib on device
 * \p dev. The supported attributes are:
 * - ::hipDeviceAttributeMaxThreadsPerBlock: Maximum number of threads per
 *   block;
 * - ::hipDeviceAttributeMaxBlockDimX: Maximum x-dimension of a block;
 * - ::hipDeviceAttributeMaxBlockDimY: Maximum y-dimension of a block;
 * - ::hipDeviceAttributeMaxBlockDimZ: Maximum z-dimension of a block;
 * - ::hipDeviceAttributeMaxGridDimX: Maximum x-dimension of a grid;
 * - ::hipDeviceAttributeMaxGridDimY: Maximum y-dimension of a grid;
 * - ::hipDeviceAttributeMaxGridDimZ: Maximum z-dimension of a grid;
 * - ::hipDeviceAttributeMaxSharedMemoryPerBlock: Maximum amount of
 *   shared memory available to a thread block in bytes;
 * - ::hipDeviceAttributeTotalConstantMemory: Memory available on device for
 *   __constant__ variables in a CUDA C kernel in bytes;
 * - ::hipDeviceAttributeWarpSize: Warp size in threads;
 * - ::hipDeviceAttributeMaxPitch: Maximum pitch in bytes allowed by the
 *   memory copy functions that involve memory regions allocated through
 *   ::hipMemAllocPitch__();
 * - ::hipDeviceAttributeMaxTexture1DWidth: Maximum 1D
 *  texture width;
 * - ::hipDeviceAttributeMaxTexture1DLinearWidth: Maximum width
 *  for a 1D texture bound to linear memory;
 * - ::hipDeviceAttributeMaxTexture1DMipmappedWidth: Maximum
 *  mipmapped 1D texture width;
 * - ::hipDeviceAttributeMaxTexture2DWidth: Maximum 2D
 *  texture width;
 * - ::hipDeviceAttributeMaxTexture2DHeight: Maximum 2D
 *  texture height;
 * - ::hipDeviceAttributeMaxTexture2DLinearWidth: Maximum width
 *  for a 2D texture bound to linear memory;
 * - ::hipDeviceAttributeMaxTexture2DLinearHeight: Maximum height
 *  for a 2D texture bound to linear memory;
 * - ::hipDeviceAttributeMaxTexture2DLinearPitch: Maximum pitch
 *  in bytes for a 2D texture bound to linear memory;
 * - ::hipDeviceAttributeMaxTexture2DMipmappedWidth: Maximum
 *  mipmapped 2D texture width;
 * - ::hipDeviceAttributeMaxTexture2DMipmappedHeight: Maximum
 *  mipmapped 2D texture height;
 * - ::hipDeviceAttributeMaxTexture3DWidth: Maximum 3D
 *  texture width;
 * - ::hipDeviceAttributeMaxTexture3DHeight: Maximum 3D
 *  texture height;
 * - ::hipDeviceAttributeMaxTexture3DDepth: Maximum 3D
 *  texture depth;
 * - ::hipDeviceAttributeMaxTexture3DWidthAlternate:
 *  Alternate maximum 3D texture width, 0 if no alternate
 *  maximum 3D texture size is supported;
 * - ::hipDeviceAttributeMaxTexture3DHeightAlternate:
 *  Alternate maximum 3D texture height, 0 if no alternate
 *  maximum 3D texture size is supported;
 * - ::hipDeviceAttributeMaxTexture3DDepthAlternate:
 *  Alternate maximum 3D texture depth, 0 if no alternate
 *  maximum 3D texture size is supported;
 * - ::hipDeviceAttributeMaxTextureCubemapWidth:
 *  Maximum cubemap texture width or height;
 * - ::hipDeviceAttributeMaxTexture1DLayeredWidth:
 *  Maximum 1D layered texture width;
 * - ::hipDeviceAttributeMaxTexture1DLayeredLayers:
 *   Maximum layers in a 1D layered texture;
 * - ::hipDeviceAttributeMaxTexture2DLayeredWidth:
 *  Maximum 2D layered texture width;
 * - ::hipDeviceAttributeMaxTexture2DLayeredHeight:
 *   Maximum 2D layered texture height;
 * - ::hipDeviceAttributeMaxTexture2DLayeredLayers:
 *   Maximum layers in a 2D layered texture;
 * - ::hipDeviceAttributeMaxTextureCubemapLayeredWidth:
 *   Maximum cubemap layered texture width or height;
 * - ::hipDeviceAttributeMaxTextureCubemapLayeredLayers:
 *   Maximum layers in a cubemap layered texture;
 * - ::hipDeviceAttributeMaxSurface1DWidth:
 *   Maximum 1D surface width;
 * - ::hipDeviceAttributeMaxSurface2DWidth:
 *   Maximum 2D surface width;
 * - ::hipDeviceAttributeMaxSurface2DHeight:
 *   Maximum 2D surface height;
 * - ::hipDeviceAttributeMaxSurface3DWidth:
 *   Maximum 3D surface width;
 * - ::hipDeviceAttributeMaxSurface3DHeight:
 *   Maximum 3D surface height;
 * - ::hipDeviceAttributeMaxSurface3DDepth:
 *   Maximum 3D surface depth;
 * - ::hipDeviceAttributeMaxSurface1DLayeredWidth:
 *   Maximum 1D layered surface width;
 * - ::hipDeviceAttributeMaxSurface1DLayeredLayers:
 *   Maximum layers in a 1D layered surface;
 * - ::hipDeviceAttributeMaxSurface2DLayeredWidth:
 *   Maximum 2D layered surface width;
 * - ::hipDeviceAttributeMaxSurface2DLayeredHeight:
 *   Maximum 2D layered surface height;
 * - ::hipDeviceAttributeMaxSurface2DLayeredLayers:
 *   Maximum layers in a 2D layered surface;
 * - ::hipDeviceAttributeMaxSurfaceCubemapWidth:
 *   Maximum cubemap surface width;
 * - ::hipDeviceAttributeMaxSurfaceCubemapLayeredWidth:
 *   Maximum cubemap layered surface width;
 * - ::hipDeviceAttributeMaxSurfaceCubemapLayeredLayers:
 *   Maximum layers in a cubemap layered surface;
 * - ::hipDeviceAttributeMaxRegistersPerBlock: Maximum number of 32-bit
 *   registers available to a thread block;
 * - ::hipDeviceAttributeClockRate: The typical clock frequency in kilohertz;
 * - ::hipDeviceAttributeTextureAlignment: Alignment requirement; texture
 *   base addresses aligned to ::textureAlign bytes do not need an offset
 *   applied to texture fetches;
 * - ::hipDeviceAttributeTexturePitchAlignment: Pitch alignment requirement
 *   for 2D texture references bound to pitched memory;
 * - ::hipDeviceAttributeAsyncEngineCount: 1 if the device can concurrently copy
 *   memory between host and device while executing a kernel, or 0 if not;
 * - ::hipDeviceAttributeMultiprocessorCount: Number of multiprocessors on
 *   the device;
 * - ::hipDeviceAttributeKernelExecTimeout: 1 if there is a run time limit
 *   for kernels executed on the device, or 0 if not;
 * - ::hipDeviceAttributeIntegrated: 1 if the device is integrated with the
 *   memory subsystem, or 0 if not;
 * - ::hipDeviceAttributeCanMapHostMemory: 1 if the device can map host
 *   memory into the CUDA address space, or 0 if not;
 * - ::hipDeviceAttributeComputeMode: Compute mode that device is currently
 *   in. Available modes are as follows:
 *   - ::hipComputeModeDefault: Default mode - Device is not restricted and
 *     can have multiple CUDA contexts present at a single time.
 *   - ::hipComputeModeProhibited: Compute-prohibited mode - Device is
 *     prohibited from creating new CUDA contexts.
 *   - ::hipComputeModeExclusiveProcess:  Compute-exclusive-process mode - Device
 *     can have only one context used by a single process at a time.
 * - ::hipDeviceAttributeConcurrentKernels: 1 if the device supports
 *   executing multiple kernels within the same context simultaneously, or 0 if
 *   not. It is not guaranteed that multiple kernels will be resident
 *   on the device concurrently so this feature should not be relied upon for
 *   correctness;
 * - ::hipDeviceAttributeEccEnabled: 1 if error correction is enabled on the
 *    device, 0 if error correction is disabled or not supported by the device;
 * - ::hipDeviceAttributePciBusId: PCI bus identifier of the device;
 * - ::hipDeviceAttributePciDeviceId: PCI device (also known as slot) identifier
 *   of the device;
 * - ::hipDeviceAttributePciDomainId: PCI domain identifier of the device
 * - ::hipDeviceAttributeTccDriver: 1 if the device is using a TCC driver. TCC
 *    is only available on Tesla hardware running Windows Vista or later;
 * - ::hipDeviceAttributeMemoryClockRate: Peak memory clock frequency in kilohertz;
 * - ::hipDeviceAttributeMemoryBusWidth: Global memory bus width in bits;
 * - ::hipDeviceAttributeL2CacheSize: Size of L2 cache in bytes. 0 if the device doesn't have L2 cache;
 * - ::hipDeviceAttributeMaxThreadsPerMultiProcessor: Maximum resident threads per multiprocessor;
 * - ::hipDeviceAttributeUnifiedAddressing: 1 if the device shares a unified address space with
 *   the host, or 0 if not;
 * - ::hipDeviceAttributeComputeCapabilityMajor: Major compute capability version number;
 * - ::hipDeviceAttributeComputeCapabilityMinor: Minor compute capability version number;
 * - ::hipDeviceAttributeGlobalL1CacheSupported: 1 if device supports caching globals
 *    in L1 cache, 0 if caching globals in L1 cache is not supported by the device;
 * - ::hipDeviceAttributeLocalL1CacheSupported: 1 if device supports caching locals
 *    in L1 cache, 0 if caching locals in L1 cache is not supported by the device;
 * - ::hipDeviceAttributeMaxSharedMemoryPerMultiprocessor: Maximum amount of
 *   shared memory available to a multiprocessor in bytes; this amount is shared
 *   by all thread blocks simultaneously resident on a multiprocessor;
 * - ::hipDeviceAttributeMaxRegistersPerMultiprocessor: Maximum number of 32-bit
 *   registers available to a multiprocessor; this number is shared by all thread
 *   blocks simultaneously resident on a multiprocessor;
 * - ::hipDeviceAttributeManagedMemory: 1 if device supports allocating managed memory
 *   on this system, 0 if allocating managed memory is not supported by the device on this system.
 * - ::hipDeviceAttributeIsMultiGpuBoard: 1 if device is on a multi-GPU board, 0 if not.
 * - ::hipDeviceAttributeMultiGpuBoardGroupId: Unique identifier for a group of devices
 *   associated with the same board. Devices on the same multi-GPU board will share the same identifier.
 * - ::hipDeviceAttributeHostNativeAtomicSupported: 1 if Link between the device and the host
 *   supports native atomic operations.
 * - ::hipDeviceAttributeSingleToDoublePrecisionPerfRatio: Ratio of single precision performance
 *   (in floating-point operations per second) to double precision performance.
 * - ::hipDeviceAttributePageableMemoryAccess: Device suppports coherently accessing
 *   pageable memory without calling hipHostRegister on it.
 * - ::hipDeviceAttributeConcurrentManagedAccess: Device can coherently access managed memory
 *   concurrently with the CPU.
 * - ::hipDeviceAttributeComputePreemptionSupported: Device supports Compute Preemption.
 * - ::hipDeviceAttributeCanUseHostPointerForRegisteredMem: Device can access host registered
 *   memory at the same virtual address as the CPU.
 * -  ::CU_DEVICE_ATTRIBUTE_MAX_SHARED_MEMORY_PER_BLOCK_OPTIN: The maximum per block shared memory size
 *    suported on this device. This is the maximum value that can be opted into when using the cuFuncSetAttribute() call.
 *    For more details see ::CU_FUNC_ATTRIBUTE_MAX_DYNAMIC_SHARED_SIZE_BYTES
 * - ::CU_DEVICE_ATTRIBUTE_PAGEABLE_MEMORY_ACCESS_USES_HOST_PAGE_TABLES: Device accesses pageable memory via the host's
 *   page tables.
 * - ::CU_DEVICE_ATTRIBUTE_DIRECT_MANAGED_MEM_ACCESS_FROM_HOST: The host can directly access managed memory on the device without migration.
 *
 * \param pi     - Returned device attribute value
 * \param attrib - Device attribute to query
 * \param dev    - Device handle
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidDevice
 * \notefnerr
 *
 * \sa
 * ::hipGetDeviceCount,
 * ::hipDeviceGetName,
 * ::cuDeviceGetUuid,
 * ::hipGetDevice,
 * ::cuDeviceTotalMem,
 * ::hipDeviceGetAttribute,
 * ::hipGetDeviceProperties
 */
hipError_t CUDAAPI hipDeviceGetAttribute(int *pi, hipDeviceAttribute_t attrib, hipDevice_t dev);

/** @} */ /* END CUDA_DEVICE */

/**
 * \defgroup CUDA_DEVICE_DEPRECATED Device Management [DEPRECATED]
 *
 * ___MANBRIEF___ deprecated device management functions of the low-level CUDA
 * driver API (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the device management functions of the low-level
 * CUDA driver application programming interface.
 *
 * @{
 */

/**
 * \brief Returns properties for a selected device
 *
 * \deprecated
 *
 * This function was deprecated as of CUDA 5.0 and replaced by ::hipDeviceGetAttribute().
 *
 * Returns in \p *prop the properties of device \p dev. The ::hipDeviceProp_t
 * structure is defined as:
 *
 * \code
     typedef struct hipDeviceProp_t {
     int maxThreadsPerBlock;
     int maxThreadsDim[3];
     int maxGridSize[3];
     int sharedMemPerBlock;
     int totalConstantMemory;
     int SIMDWidth;
     int memPitch;
     int regsPerBlock;
     int clockRate;
     int textureAlign
  } hipDeviceProp_t;
 * \endcode
 * where:
 *
 * - ::maxThreadsPerBlock is the maximum number of threads per block;
 * - ::maxThreadsDim[3] is the maximum sizes of each dimension of a block;
 * - ::maxGridSize[3] is the maximum sizes of each dimension of a grid;
 * - ::sharedMemPerBlock is the total amount of shared memory available per
 *   block in bytes;
 * - ::totalConstantMemory is the total amount of constant memory available on
 *   the device in bytes;
 * - ::SIMDWidth is the warp size;
 * - ::memPitch is the maximum pitch allowed by the memory copy functions that
 *   involve memory regions allocated through ::hipMemAllocPitch__();
 * - ::regsPerBlock is the total number of registers available per block;
 * - ::clockRate is the clock frequency in kilohertz;
 * - ::textureAlign is the alignment requirement; texture base addresses that
 *   are aligned to ::textureAlign bytes do not need an offset applied to
 *   texture fetches.
 *
 * \param prop - Returned properties of device
 * \param dev  - Device to get properties for
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidDevice
 * \notefnerr
 *
 * \sa
 * ::hipDeviceGetAttribute,
 * ::hipGetDeviceCount,
 * ::hipDeviceGetName,
 * ::cuDeviceGetUuid,
 * ::hipGetDevice,
 * ::cuDeviceTotalMem
 */
__CUDA_DEPRECATED hipError_t CUDAAPI hipGetDeviceProperties(hipDeviceProp_t *prop, hipDevice_t dev);

/**
 * \brief Returns the compute capability of the device
 *
 * \deprecated
 *
 * This function was deprecated as of CUDA 5.0 and its functionality superceded
 * by ::hipDeviceGetAttribute().
 *
 * Returns in \p *major and \p *minor the major and minor revision numbers that
 * define the compute capability of the device \p dev.
 *
 * \param major - Major revision number
 * \param minor - Minor revision number
 * \param dev   - Device handle
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidDevice
 * \notefnerr
 *
 * \sa
 * ::hipDeviceGetAttribute,
 * ::hipGetDeviceCount,
 * ::hipDeviceGetName,
 * ::cuDeviceGetUuid,
 * ::hipGetDevice,
 * ::cuDeviceTotalMem
 */
__CUDA_DEPRECATED hipError_t CUDAAPI hipDeviceComputeCapability(int *major, int *minor, hipDevice_t dev);

/** @} */ /* END CUDA_DEVICE_DEPRECATED */

/**
 * \defgroup CUDA_PRIMARY_CTX Primary Context Management
 *
 * ___MANBRIEF___ primary context management functions of the low-level CUDA driver
 * API (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the primary context management functions of the low-level
 * CUDA driver application programming interface.
 *
 * The primary context is unique per device and shared with the CUDA runtime API.
 * These functions allow integration with other libraries using CUDA.
 *
 * @{
 */

#if __CUDA_API_VERSION >= 7000

/**
 * \brief Retain the primary context on the GPU
 *
 * Retains the primary context on the device, creating it if necessary,
 * increasing its usage count. The caller must call
 * ::hipDevicePrimaryCtxRelease() when done using the context.
 * Unlike ::cuCtxCreate() the newly created context is not pushed onto the stack.
 *
 * Context creation will fail with ::hipErrorUnknown if the compute mode of
 * the device is ::hipComputeModeProhibited.  The function ::hipDeviceGetAttribute()
 * can be used with ::hipDeviceAttributeComputeMode to determine the compute mode
 * of the device.
 * The <i>nvidia-smi</i> tool can be used to set the compute mode for
 * devices. Documentation for <i>nvidia-smi</i> can be obtained by passing a
 * -h option to it.
 *
 * Please note that the primary context always supports pinned allocations. Other
 * flags can be specified by ::hipDevicePrimaryCtxSetFlags().
 *
 * \param pctx  - Returned context handle of the new context
 * \param dev   - Device for which primary context is requested
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidDevice,
 * ::hipErrorInvalidValue,
 * ::hipErrorMemoryAllocation,
 * ::hipErrorUnknown
 * \notefnerr
 *
 * \sa ::hipDevicePrimaryCtxRelease,
 * ::hipDevicePrimaryCtxSetFlags,
 * ::cuCtxCreate,
 * ::hipCtxGetApiVersion,
 * ::hipCtxGetCacheConfig,
 * ::hipCtxGetDevice,
 * ::hipCtxGetFlags,
 * ::hipCtxGetLimit,
 * ::cuCtxPopCurrent,
 * ::cuCtxPushCurrent,
 * ::hipCtxSetCacheConfig,
 * ::hipCtxSetLimit,
 * ::hipCtxSynchronize
 */
hipError_t CUDAAPI hipDevicePrimaryCtxRetain(hipCtx_t *pctx, hipDevice_t dev);

/**
 * \brief Release the primary context on the GPU
 *
 * Releases the primary context interop on the device by decreasing the usage
 * count by 1. If the usage drops to 0 the primary context of device \p dev
 * will be destroyed regardless of how many threads it is current to.
 *
 * Please note that unlike ::cuCtxDestroy() this method does not pop the context
 * from stack in any circumstances.
 *
 * \param dev - Device which primary context is released
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidDevice
 * \notefnerr
 *
 * \sa ::hipDevicePrimaryCtxRetain,
 * ::cuCtxDestroy,
 * ::hipCtxGetApiVersion,
 * ::hipCtxGetCacheConfig,
 * ::hipCtxGetDevice,
 * ::hipCtxGetFlags,
 * ::hipCtxGetLimit,
 * ::cuCtxPopCurrent,
 * ::cuCtxPushCurrent,
 * ::hipCtxSetCacheConfig,
 * ::hipCtxSetLimit,
 * ::hipCtxSynchronize
 */
hipError_t CUDAAPI hipDevicePrimaryCtxRelease(hipDevice_t dev);

/**
 * \brief Set flags for the primary context
 *
 * Sets the flags for the primary context on the device overwriting perviously
 * set ones. If the primary context is already created
 * ::hipErrorPrimaryContextActive is returned.
 *
 * The three LSBs of the \p flags parameter can be used to control how the OS
 * thread, which owns the CUDA context at the time of an API call, interacts
 * with the OS scheduler when waiting for results from the GPU. Only one of
 * the scheduling flags can be set when creating a context.
 *
 * - ::HIP_CTX_SCHED_SPIN: Instruct CUDA to actively spin when waiting for
 * results from the GPU. This can decrease latency when waiting for the GPU,
 * but may lower the performance of CPU threads if they are performing work in
 * parallel with the CUDA thread.
 *
 * - ::HIP_CTX_SCHED_YIELD: Instruct CUDA to yield its thread when waiting for
 * results from the GPU. This can increase latency when waiting for the GPU,
 * but can increase the performance of CPU threads performing work in parallel
 * with the GPU.
 *
 * - ::HIP_CTX_SCHED_BLOCKING_SYNC: Instruct CUDA to block the CPU thread on a
 * synchronization primitive when waiting for the GPU to finish work.
 *
 * - ::HIP_CTX_BLOCKING_SYNC: Instruct CUDA to block the CPU thread on a
 * synchronization primitive when waiting for the GPU to finish work. <br>
 * <b>Deprecated:</b> This flag was deprecated as of CUDA 4.0 and was
 * replaced with ::HIP_CTX_SCHED_BLOCKING_SYNC.
 *
 * - ::HIP_CTX_SCHED_AUTO: The default value if the \p flags parameter is zero,
 * uses a heuristic based on the number of active CUDA contexts in the
 * process \e C and the number of logical processors in the system \e P. If
 * \e C > \e P, then CUDA will yield to other OS threads when waiting for
 * the GPU (::HIP_CTX_SCHED_YIELD), otherwise CUDA will not yield while
 * waiting for results and actively spin on the processor (::HIP_CTX_SCHED_SPIN).
 * However, on low power devices like Tegra, it always defaults to
 * ::HIP_CTX_SCHED_BLOCKING_SYNC.
 *
 * - ::HIP_CTX_LMEM_RESIZE_TO_MAX: Instruct CUDA to not reduce local memory
 * after resizing local memory for a kernel. This can prevent thrashing by
 * local memory allocations when launching many kernels with high local
 * memory usage at the cost of potentially increased memory usage.
 *
 * \param dev   - Device for which the primary context flags are set
 * \param flags - New flags for the device
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidDevice,
 * ::hipErrorInvalidValue,
 * ::hipErrorPrimaryContextActive
 * \notefnerr
 *
 * \sa ::hipDevicePrimaryCtxRetain,
 * ::hipDevicePrimaryCtxGetState,
 * ::cuCtxCreate,
 * ::hipCtxGetFlags,
 * ::hipSetDeviceFlags
 */
hipError_t CUDAAPI hipDevicePrimaryCtxSetFlags(hipDevice_t dev, unsigned int flags);

/**
 * \brief Get the state of the primary context
 *
 * Returns in \p *flags the flags for the primary context of \p dev, and in
 * \p *active whether it is active.  See ::hipDevicePrimaryCtxSetFlags for flag
 * values.
 *
 * \param dev    - Device to get primary context flags for
 * \param flags  - Pointer to store flags
 * \param active - Pointer to store context state; 0 = inactive, 1 = active
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidDevice,
 * ::hipErrorInvalidValue,
 * \notefnerr
 *
 * \sa
 * ::hipDevicePrimaryCtxSetFlags,
 * ::hipCtxGetFlags,
 * ::hipGetDeviceFlags
 */
hipError_t CUDAAPI hipDevicePrimaryCtxGetState(hipDevice_t dev, unsigned int *flags, int *active);

/**
 * \brief Destroy all allocations and reset all state on the primary context
 *
 * Explicitly destroys and cleans up all resources associated with the current
 * device in the current process.
 *
 * Note that it is responsibility of the calling function to ensure that no
 * other module in the process is using the device any more. For that reason
 * it is recommended to use ::hipDevicePrimaryCtxRelease() in most cases.
 * However it is safe for other modules to call ::hipDevicePrimaryCtxRelease()
 * even after resetting the device.
 *
 * \param dev - Device for which primary context is destroyed
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidDevice,
 * ::hipErrorPrimaryContextActive
 * \notefnerr
 *
 * \sa ::hipDevicePrimaryCtxRetain,
 * ::hipDevicePrimaryCtxRelease,
 * ::hipCtxGetApiVersion,
 * ::hipCtxGetCacheConfig,
 * ::hipCtxGetDevice,
 * ::hipCtxGetFlags,
 * ::hipCtxGetLimit,
 * ::cuCtxPopCurrent,
 * ::cuCtxPushCurrent,
 * ::hipCtxSetCacheConfig,
 * ::hipCtxSetLimit,
 * ::hipCtxSynchronize,
 * ::hipDeviceReset
 */
hipError_t CUDAAPI hipDevicePrimaryCtxReset(hipDevice_t dev);

#endif /* __CUDA_API_VERSION >= 7000 */

/** @} */ /* END CUDA_PRIMARY_CTX */


/**
 * \defgroup CUDA_CTX Context Management
 *
 * ___MANBRIEF___ context management functions of the low-level CUDA driver
 * API (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the context management functions of the low-level
 * CUDA driver application programming interface.
 *
 * @{
 */

#if __CUDA_API_VERSION >= 3020
/**
 * \brief Create a CUDA context
 *
 * Creates a new CUDA context and associates it with the calling thread. The
 * \p flags parameter is described below. The context is created with a usage
 * count of 1 and the caller of ::cuCtxCreate() must call ::cuCtxDestroy() or
 * when done using the context. If a context is already current to the thread,
 * it is supplanted by the newly created context and may be restored by a subsequent
 * call to ::cuCtxPopCurrent().
 *
 * The three LSBs of the \p flags parameter can be used to control how the OS
 * thread, which owns the CUDA context at the time of an API call, interacts
 * with the OS scheduler when waiting for results from the GPU. Only one of
 * the scheduling flags can be set when creating a context.
 *
 * - ::HIP_CTX_SCHED_SPIN: Instruct CUDA to actively spin when waiting for
 * results from the GPU. This can decrease latency when waiting for the GPU,
 * but may lower the performance of CPU threads if they are performing work in
 * parallel with the CUDA thread.
 *
 * - ::HIP_CTX_SCHED_YIELD: Instruct CUDA to yield its thread when waiting for
 * results from the GPU. This can increase latency when waiting for the GPU,
 * but can increase the performance of CPU threads performing work in parallel
 * with the GPU.
 *
 * - ::HIP_CTX_SCHED_BLOCKING_SYNC: Instruct CUDA to block the CPU thread on a
 * synchronization primitive when waiting for the GPU to finish work.
 *
 * - ::HIP_CTX_BLOCKING_SYNC: Instruct CUDA to block the CPU thread on a
 * synchronization primitive when waiting for the GPU to finish work. <br>
 * <b>Deprecated:</b> This flag was deprecated as of CUDA 4.0 and was
 * replaced with ::HIP_CTX_SCHED_BLOCKING_SYNC.
 *
 * - ::HIP_CTX_SCHED_AUTO: The default value if the \p flags parameter is zero,
 * uses a heuristic based on the number of active CUDA contexts in the
 * process \e C and the number of logical processors in the system \e P. If
 * \e C > \e P, then CUDA will yield to other OS threads when waiting for
 * the GPU (::HIP_CTX_SCHED_YIELD), otherwise CUDA will not yield while
 * waiting for results and actively spin on the processor (::HIP_CTX_SCHED_SPIN).
 * However, on low power devices like Tegra, it always defaults to
 * ::HIP_CTX_SCHED_BLOCKING_SYNC.
 *
 * - ::HIP_CTX_MAP_HOST: Instruct CUDA to support mapped pinned allocations.
 * This flag must be set in order to allocate pinned host memory that is
 * accessible to the GPU.
 *
 * - ::HIP_CTX_LMEM_RESIZE_TO_MAX: Instruct CUDA to not reduce local memory
 * after resizing local memory for a kernel. This can prevent thrashing by
 * local memory allocations when launching many kernels with high local
 * memory usage at the cost of potentially increased memory usage.
 *
 * Context creation will fail with ::hipErrorUnknown if the compute mode of
 * the device is ::hipComputeModeProhibited. The function ::hipDeviceGetAttribute()
 * can be used with ::hipDeviceAttributeComputeMode to determine the
 * compute mode of the device. The <i>nvidia-smi</i> tool can be used to set
 * the compute mode for * devices.
 * Documentation for <i>nvidia-smi</i> can be obtained by passing a
 * -h option to it.
 *
 * \param pctx  - Returned context handle of the new context
 * \param flags - Context creation flags
 * \param dev   - Device to create context on
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidDevice,
 * ::hipErrorInvalidValue,
 * ::hipErrorMemoryAllocation,
 * ::hipErrorUnknown
 * \notefnerr
 *
 * \sa ::cuCtxDestroy,
 * ::hipCtxGetApiVersion,
 * ::hipCtxGetCacheConfig,
 * ::hipCtxGetDevice,
 * ::hipCtxGetFlags,
 * ::hipCtxGetLimit,
 * ::cuCtxPopCurrent,
 * ::cuCtxPushCurrent,
 * ::hipCtxSetCacheConfig,
 * ::hipCtxSetLimit,
 * ::hipCtxSynchronize
 */
hipError_t CUDAAPI cuCtxCreate(hipCtx_t *pctx, unsigned int flags, hipDevice_t dev);
#endif /* __CUDA_API_VERSION >= 3020 */

#if __CUDA_API_VERSION >= 4000
/**
 * \brief Destroy a CUDA context
 *
 * Destroys the CUDA context specified by \p ctx.  The context \p ctx will be
 * destroyed regardless of how many threads it is current to.
 * It is the responsibility of the calling function to ensure that no API
 * call issues using \p ctx while ::cuCtxDestroy() is executing.
 *
 * If \p ctx is current to the calling thread then \p ctx will also be
 * popped from the current thread's context stack (as though ::cuCtxPopCurrent()
 * were called).  If \p ctx is current to other threads, then \p ctx will
 * remain current to those threads, and attempting to access \p ctx from
 * those threads will result in the error ::hipErrorContextIsDestroyed.
 *
 * \param ctx - Context to destroy
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa ::cuCtxCreate,
 * ::hipCtxGetApiVersion,
 * ::hipCtxGetCacheConfig,
 * ::hipCtxGetDevice,
 * ::hipCtxGetFlags,
 * ::hipCtxGetLimit,
 * ::cuCtxPopCurrent,
 * ::cuCtxPushCurrent,
 * ::hipCtxSetCacheConfig,
 * ::hipCtxSetLimit,
 * ::hipCtxSynchronize
 */
hipError_t CUDAAPI cuCtxDestroy(hipCtx_t ctx);
#endif /* __CUDA_API_VERSION >= 4000 */

#if __CUDA_API_VERSION >= 4000
/**
 * \brief Pushes a context on the current CPU thread
 *
 * Pushes the given context \p ctx onto the CPU thread's stack of current
 * contexts. The specified context becomes the CPU thread's current context, so
 * all CUDA functions that operate on the current context are affected.
 *
 * The previous current context may be made current again by calling
 * ::cuCtxDestroy() or ::cuCtxPopCurrent().
 *
 * \param ctx - Context to push
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa ::cuCtxCreate,
 * ::cuCtxDestroy,
 * ::hipCtxGetApiVersion,
 * ::hipCtxGetCacheConfig,
 * ::hipCtxGetDevice,
 * ::hipCtxGetFlags,
 * ::hipCtxGetLimit,
 * ::cuCtxPopCurrent,
 * ::hipCtxSetCacheConfig,
 * ::hipCtxSetLimit,
 * ::hipCtxSynchronize
 */
hipError_t CUDAAPI cuCtxPushCurrent(hipCtx_t ctx);

/**
 * \brief Pops the current CUDA context from the current CPU thread.
 *
 * Pops the current CUDA context from the CPU thread and passes back the
 * old context handle in \p *pctx. That context may then be made current
 * to a different CPU thread by calling ::cuCtxPushCurrent().
 *
 * If a context was current to the CPU thread before ::cuCtxCreate() or
 * ::cuCtxPushCurrent() was called, this function makes that context current to
 * the CPU thread again.
 *
 * \param pctx - Returned new context handle
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext
 * \notefnerr
 *
 * \sa ::cuCtxCreate,
 * ::cuCtxDestroy,
 * ::hipCtxGetApiVersion,
 * ::hipCtxGetCacheConfig,
 * ::hipCtxGetDevice,
 * ::hipCtxGetFlags,
 * ::hipCtxGetLimit,
 * ::cuCtxPushCurrent,
 * ::hipCtxSetCacheConfig,
 * ::hipCtxSetLimit,
 * ::hipCtxSynchronize
 */
hipError_t CUDAAPI cuCtxPopCurrent(hipCtx_t *pctx);

/**
 * \brief Binds the specified CUDA context to the calling CPU thread
 *
 * Binds the specified CUDA context to the calling CPU thread.
 * If \p ctx is NULL then the CUDA context previously bound to the
 * calling CPU thread is unbound and ::hipSuccess is returned.
 *
 * If there exists a CUDA context stack on the calling CPU thread, this
 * will replace the top of that stack with \p ctx.
 * If \p ctx is NULL then this will be equivalent to popping the top
 * of the calling CPU thread's CUDA context stack (or a no-op if the
 * calling CPU thread's CUDA context stack is empty).
 *
 * \param ctx - Context to bind to the calling CPU thread
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext
 * \notefnerr
 *
 * \sa
 * ::hipCtxGetCurrent,
 * ::cuCtxCreate,
 * ::cuCtxDestroy,
 * ::hipSetDevice
 */
hipError_t CUDAAPI hipCtxSetCurrent(hipCtx_t ctx);

/**
 * \brief Returns the CUDA context bound to the calling CPU thread.
 *
 * Returns in \p *pctx the CUDA context bound to the calling CPU thread.
 * If no context is bound to the calling CPU thread then \p *pctx is
 * set to NULL and ::hipSuccess is returned.
 *
 * \param pctx - Returned context handle
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa
 * ::hipCtxSetCurrent,
 * ::cuCtxCreate,
 * ::cuCtxDestroy,
 * ::hipGetDevice
 */
hipError_t CUDAAPI hipCtxGetCurrent(hipCtx_t *pctx);
#endif /* __CUDA_API_VERSION >= 4000 */

/**
 * \brief Returns the device ID for the current context
 *
 * Returns in \p *device the ordinal of the current context's device.
 *
 * \param device - Returned device ID for the current context
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * \notefnerr
 *
 * \sa ::cuCtxCreate,
 * ::cuCtxDestroy,
 * ::hipCtxGetApiVersion,
 * ::hipCtxGetCacheConfig,
 * ::hipCtxGetFlags,
 * ::hipCtxGetLimit,
 * ::cuCtxPopCurrent,
 * ::cuCtxPushCurrent,
 * ::hipCtxSetCacheConfig,
 * ::hipCtxSetLimit,
 * ::hipCtxSynchronize,
 * ::hipGetDevice
 */
hipError_t CUDAAPI hipCtxGetDevice(hipDevice_t *device);

#if __CUDA_API_VERSION >= 7000
/**
 * \brief Returns the flags for the current context
 *
 * Returns in \p *flags the flags of the current context. See ::cuCtxCreate
 * for flag values.
 *
 * \param flags - Pointer to store flags of current context
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * \notefnerr
 *
 * \sa ::cuCtxCreate,
 * ::hipCtxGetApiVersion,
 * ::hipCtxGetCacheConfig,
 * ::hipCtxGetCurrent,
 * ::hipCtxGetDevice
 * ::hipCtxGetLimit,
 * ::hipCtxGetSharedMemConfig,
 * ::hipCtxGetStreamPriorityRange,
 * ::hipGetDeviceFlags
 */
hipError_t CUDAAPI hipCtxGetFlags(unsigned int *flags);
#endif /* __CUDA_API_VERSION >= 7000 */

/**
 * \brief Block for a context's tasks to complete
 *
 * Blocks until the device has completed all preceding requested tasks.
 * ::hipCtxSynchronize() returns an error if one of the preceding tasks failed.
 * If the context was created with the ::HIP_CTX_SCHED_BLOCKING_SYNC flag, the
 * CPU thread will block until the GPU context has finished its work.
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext
 * \notefnerr
 *
 * \sa ::cuCtxCreate,
 * ::cuCtxDestroy,
 * ::hipCtxGetApiVersion,
 * ::hipCtxGetCacheConfig,
 * ::hipCtxGetDevice,
 * ::hipCtxGetFlags,
 * ::hipCtxGetLimit,
 * ::cuCtxPopCurrent,
 * ::cuCtxPushCurrent,
 * ::hipCtxSetCacheConfig,
 * ::hipCtxSetLimit,
 * ::hipDeviceSynchronize
 */
hipError_t CUDAAPI hipCtxSynchronize(void);

/**
 * \brief Set resource limits
 *
 * Setting \p limit to \p value is a request by the application to update
 * the current limit maintained by the context. The driver is free to
 * modify the requested value to meet h/w requirements (this could be
 * clamping to minimum or maximum values, rounding up to nearest element
 * size, etc). The application can use ::hipCtxGetLimit() to find out exactly
 * what the limit has been set to.
 *
 * Setting each ::hipLimit_t has its own specific restrictions, so each is
 * discussed here.
 *
 * - ::hipLimitStackSize controls the stack size in bytes of each GPU thread.
 *
 * - ::hipLimitPrintfFifoSize controls the size in bytes of the FIFO used
 *   by the ::printf() device system call. Setting ::hipLimitPrintfFifoSize
 *   must be performed before launching any kernel that uses the ::printf()
 *   device system call, otherwise ::hipErrorInvalidValue will be returned.
 *
 * - ::hipLimitMallocHeapSize controls the size in bytes of the heap used
 *   by the ::malloc() and ::free() device system calls. Setting
 *   ::hipLimitMallocHeapSize must be performed before launching any kernel
 *   that uses the ::malloc() or ::free() device system calls, otherwise
 *   ::hipErrorInvalidValue will be returned.
 *
 * - ::hipLimitDevRuntimeSyncDepth controls the maximum nesting depth of
 *   a grid at which a thread can safely call ::hipDeviceSynchronize(). Setting
 *   this limit must be performed before any launch of a kernel that uses the
 *   device runtime and calls ::hipDeviceSynchronize() above the default sync
 *   depth, two levels of grids. Calls to ::hipDeviceSynchronize() will fail
 *   with error code ::hipErrorSyncDepthExceeded if the limitation is
 *   violated. This limit can be set smaller than the default or up the maximum
 *   launch depth of 24. When setting this limit, keep in mind that additional
 *   levels of sync depth require the driver to reserve large amounts of device
 *   memory which can no longer be used for user allocations. If these
 *   reservations of device memory fail, ::hipCtxSetLimit will return
 *   ::hipErrorMemoryAllocation, and the limit can be reset to a lower value.
 *   This limit is only applicable to devices of compute capability 3.5 and
 *   higher. Attempting to set this limit on devices of compute capability less
 *   than 3.5 will result in the error ::hipErrorUnsupportedLimit being
 *   returned.
 *
 * - ::hipLimitDevRuntimePendingLaunchCount controls the maximum number of
 *   outstanding device runtime launches that can be made from the current
 *   context. A grid is outstanding from the point of launch up until the grid
 *   is known to have been completed. Device runtime launches which violate
 *   this limitation fail and return ::hipErrorLaunchPendingCountExceeded when
 *   ::hipGetLastError() is called after launch. If more pending launches than
 *   the default (2048 launches) are needed for a module using the device
 *   runtime, this limit can be increased. Keep in mind that being able to
 *   sustain additional pending launches will require the driver to reserve
 *   larger amounts of device memory upfront which can no longer be used for
 *   allocations. If these reservations fail, ::hipCtxSetLimit will return
 *   ::hipErrorMemoryAllocation, and the limit can be reset to a lower value.
 *   This limit is only applicable to devices of compute capability 3.5 and
 *   higher. Attempting to set this limit on devices of compute capability less
 *   than 3.5 will result in the error ::hipErrorUnsupportedLimit being
 *   returned.
 *
 * \param limit - Limit to set
 * \param value - Size of limit
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue,
 * ::hipErrorUnsupportedLimit,
 * ::hipErrorMemoryAllocation,
 * ::hipErrorInvalidContext
 * \notefnerr
 *
 * \sa ::cuCtxCreate,
 * ::cuCtxDestroy,
 * ::hipCtxGetApiVersion,
 * ::hipCtxGetCacheConfig,
 * ::hipCtxGetDevice,
 * ::hipCtxGetFlags,
 * ::hipCtxGetLimit,
 * ::cuCtxPopCurrent,
 * ::cuCtxPushCurrent,
 * ::hipCtxSetCacheConfig,
 * ::hipCtxSynchronize,
 * ::cudaDeviceSetLimit
 */
hipError_t CUDAAPI hipCtxSetLimit(hipLimit_t limit, size_t value);

/**
 * \brief Returns resource limits
 *
 * Returns in \p *pvalue the current size of \p limit.  The supported
 * ::hipLimit_t values are:
 * - ::hipLimitStackSize: stack size in bytes of each GPU thread.
 * - ::hipLimitPrintfFifoSize: size in bytes of the FIFO used by the
 *   ::printf() device system call.
 * - ::hipLimitMallocHeapSize: size in bytes of the heap used by the
 *   ::malloc() and ::free() device system calls.
 * - ::hipLimitDevRuntimeSyncDepth: maximum grid depth at which a thread
 *   can issue the device runtime call ::hipDeviceSynchronize() to wait on
 *   child grid launches to complete.
 * - ::hipLimitDevRuntimePendingLaunchCount: maximum number of outstanding
 *   device runtime launches that can be made from this context.
 *
 * \param limit  - Limit to query
 * \param pvalue - Returned size of limit
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue,
 * ::hipErrorUnsupportedLimit
 * \notefnerr
 *
 * \sa ::cuCtxCreate,
 * ::cuCtxDestroy,
 * ::hipCtxGetApiVersion,
 * ::hipCtxGetCacheConfig,
 * ::hipCtxGetDevice,
 * ::hipCtxGetFlags,
 * ::cuCtxPopCurrent,
 * ::cuCtxPushCurrent,
 * ::hipCtxSetCacheConfig,
 * ::hipCtxSetLimit,
 * ::hipCtxSynchronize,
 * ::hipDeviceGetLimit
 */
hipError_t CUDAAPI hipCtxGetLimit(size_t *pvalue, hipLimit_t limit);

/**
 * \brief Returns the preferred cache configuration for the current context.
 *
 * On devices where the L1 cache and shared memory use the same hardware
 * resources, this function returns through \p pconfig the preferred cache configuration
 * for the current context. This is only a preference. The driver will use
 * the requested configuration if possible, but it is free to choose a different
 * configuration if required to execute functions.
 *
 * This will return a \p pconfig of ::hipFuncCachePreferNone on devices
 * where the size of the L1 cache and shared memory are fixed.
 *
 * The supported cache configurations are:
 * - ::hipFuncCachePreferNone: no preference for shared memory or L1 (default)
 * - ::hipFuncCachePreferShared: prefer larger shared memory and smaller L1 cache
 * - ::hipFuncCachePreferL1: prefer larger L1 cache and smaller shared memory
 * - ::hipFuncCachePreferEqual: prefer equal sized L1 cache and shared memory
 *
 * \param pconfig - Returned cache configuration
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa ::cuCtxCreate,
 * ::cuCtxDestroy,
 * ::hipCtxGetApiVersion,
 * ::hipCtxGetDevice,
 * ::hipCtxGetFlags,
 * ::hipCtxGetLimit,
 * ::cuCtxPopCurrent,
 * ::cuCtxPushCurrent,
 * ::hipCtxSetCacheConfig,
 * ::hipCtxSetLimit,
 * ::hipCtxSynchronize,
 * ::hipFuncSetCacheConfig,
 * ::hipDeviceGetCacheConfig
 */
hipError_t CUDAAPI hipCtxGetCacheConfig(hipFuncCache *pconfig);

/**
 * \brief Sets the preferred cache configuration for the current context.
 *
 * On devices where the L1 cache and shared memory use the same hardware
 * resources, this sets through \p config the preferred cache configuration for
 * the current context. This is only a preference. The driver will use
 * the requested configuration if possible, but it is free to choose a different
 * configuration if required to execute the function. Any function preference
 * set via ::hipFuncSetCacheConfig() will be preferred over this context-wide
 * setting. Setting the context-wide cache configuration to
 * ::hipFuncCachePreferNone will cause subsequent kernel launches to prefer
 * to not change the cache configuration unless required to launch the kernel.
 *
 * This setting does nothing on devices where the size of the L1 cache and
 * shared memory are fixed.
 *
 * Launching a kernel with a different preference than the most recent
 * preference setting may insert a device-side synchronization point.
 *
 * The supported cache configurations are:
 * - ::hipFuncCachePreferNone: no preference for shared memory or L1 (default)
 * - ::hipFuncCachePreferShared: prefer larger shared memory and smaller L1 cache
 * - ::hipFuncCachePreferL1: prefer larger L1 cache and smaller shared memory
 * - ::hipFuncCachePreferEqual: prefer equal sized L1 cache and shared memory
 *
 * \param config - Requested cache configuration
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa ::cuCtxCreate,
 * ::cuCtxDestroy,
 * ::hipCtxGetApiVersion,
 * ::hipCtxGetCacheConfig,
 * ::hipCtxGetDevice,
 * ::hipCtxGetFlags,
 * ::hipCtxGetLimit,
 * ::cuCtxPopCurrent,
 * ::cuCtxPushCurrent,
 * ::hipCtxSetLimit,
 * ::hipCtxSynchronize,
 * ::hipFuncSetCacheConfig,
 * ::hipDeviceSetCacheConfig
 */
hipError_t CUDAAPI hipCtxSetCacheConfig(hipFuncCache config);

#if __CUDA_API_VERSION >= 4020
/**
 * \brief Returns the current shared memory configuration for the current context.
 *
 * This function will return in \p pConfig the current size of shared memory banks
 * in the current context. On devices with configurable shared memory banks,
 * ::hipCtxSetSharedMemConfig can be used to change this setting, so that all
 * subsequent kernel launches will by default use the new bank size. When
 * ::hipCtxGetSharedMemConfig is called on devices without configurable shared
 * memory, it will return the fixed bank size of the hardware.
 *
 * The returned bank configurations can be either:
 * - ::hipSharedMemBankSizeFourByte:  shared memory bank width is
 *   four bytes.
 * - ::hipSharedMemBankSizeEightByte: shared memory bank width will
 *   eight bytes.
 *
 * \param pConfig - returned shared memory configuration
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa ::cuCtxCreate,
 * ::cuCtxDestroy,
 * ::hipCtxGetApiVersion,
 * ::hipCtxGetCacheConfig,
 * ::hipCtxGetDevice,
 * ::hipCtxGetFlags,
 * ::hipCtxGetLimit,
 * ::cuCtxPopCurrent,
 * ::cuCtxPushCurrent,
 * ::hipCtxSetLimit,
 * ::hipCtxSynchronize,
 * ::hipCtxGetSharedMemConfig,
 * ::hipFuncSetCacheConfig,
 * ::hipDeviceGetSharedMemConfig
 */
hipError_t CUDAAPI hipCtxGetSharedMemConfig(hipSharedMemConfig *pConfig);

/**
 * \brief Sets the shared memory configuration for the current context.
 *
 * On devices with configurable shared memory banks, this function will set
 * the context's shared memory bank size which is used for subsequent kernel
 * launches.
 *
 * Changed the shared memory configuration between launches may insert a device
 * side synchronization point between those launches.
 *
 * Changing the shared memory bank size will not increase shared memory usage
 * or affect occupancy of kernels, but may have major effects on performance.
 * Larger bank sizes will allow for greater potential bandwidth to shared memory,
 * but will change what kinds of accesses to shared memory will result in bank
 * conflicts.
 *
 * This function will do nothing on devices with fixed shared memory bank size.
 *
 * The supported bank configurations are:
 * - ::hipSharedMemBankSizeDefault: set bank width to the default initial
 *   setting (currently, four bytes).
 * - ::hipSharedMemBankSizeFourByte: set shared memory bank width to
 *   be natively four bytes.
 * - ::hipSharedMemBankSizeEightByte: set shared memory bank width to
 *   be natively eight bytes.
 *
 * \param config - requested shared memory configuration
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa ::cuCtxCreate,
 * ::cuCtxDestroy,
 * ::hipCtxGetApiVersion,
 * ::hipCtxGetCacheConfig,
 * ::hipCtxGetDevice,
 * ::hipCtxGetFlags,
 * ::hipCtxGetLimit,
 * ::cuCtxPopCurrent,
 * ::cuCtxPushCurrent,
 * ::hipCtxSetLimit,
 * ::hipCtxSynchronize,
 * ::hipCtxGetSharedMemConfig,
 * ::hipFuncSetCacheConfig,
 * ::hipDeviceSetSharedMemConfig
 */
hipError_t CUDAAPI hipCtxSetSharedMemConfig(hipSharedMemConfig config);
#endif

/**
 * \brief Gets the context's API version.
 *
 * Returns a version number in \p version corresponding to the capabilities of
 * the context (e.g. 3010 or 3020), which library developers can use to direct
 * callers to a specific API version. If \p ctx is NULL, returns the API version
 * used to create the currently bound context.
 *
 * Note that new API versions are only introduced when context capabilities are
 * changed that break binary compatibility, so the API version and driver version
 * may be different. For example, it is valid for the API version to be 3020 while
 * the driver version is 4020.
 *
 * \param ctx     - Context to check
 * \param version - Pointer to version
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorUnknown
 * \notefnerr
 *
 * \sa ::cuCtxCreate,
 * ::cuCtxDestroy,
 * ::hipCtxGetDevice,
 * ::hipCtxGetFlags,
 * ::hipCtxGetLimit,
 * ::cuCtxPopCurrent,
 * ::cuCtxPushCurrent,
 * ::hipCtxSetCacheConfig,
 * ::hipCtxSetLimit,
 * ::hipCtxSynchronize
 */
hipError_t CUDAAPI hipCtxGetApiVersion(hipCtx_t ctx, unsigned int *version);

/**
 * \brief Returns numerical values that correspond to the least and
 * greatest stream priorities.
 *
 * Returns in \p *leastPriority and \p *greatestPriority the numerical values that correspond
 * to the least and greatest stream priorities respectively. Stream priorities
 * follow a convention where lower numbers imply greater priorities. The range of
 * meaningful stream priorities is given by [\p *greatestPriority, \p *leastPriority].
 * If the user attempts to create a stream with a priority value that is
 * outside the meaningful range as specified by this API, the priority is
 * automatically clamped down or up to either \p *leastPriority or \p *greatestPriority
 * respectively. See ::hipStreamCreateWithPriority for details on creating a
 * priority stream.
 * A NULL may be passed in for \p *leastPriority or \p *greatestPriority if the value
 * is not desired.
 *
 * This function will return '0' in both \p *leastPriority and \p *greatestPriority if
 * the current context's device does not support stream priorities
 * (see ::hipDeviceGetAttribute).
 *
 * \param leastPriority    - Pointer to an int in which the numerical value for least
 *                           stream priority is returned
 * \param greatestPriority - Pointer to an int in which the numerical value for greatest
 *                           stream priority is returned
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue,
 * \notefnerr
 *
 * \sa ::hipStreamCreateWithPriority,
 * ::hipStreamGetPriority,
 * ::hipCtxGetDevice,
 * ::hipCtxGetFlags,
 * ::hipCtxSetLimit,
 * ::hipCtxSynchronize,
 * ::hipDeviceGetStreamPriorityRange
 */
hipError_t CUDAAPI hipCtxGetStreamPriorityRange(int *leastPriority, int *greatestPriority);

/** @} */ /* END CUDA_CTX */

/**
 * \defgroup CUDA_CTX_DEPRECATED Context Management [DEPRECATED]
 *
 * ___MANBRIEF___ deprecated context management functions of the low-level CUDA
 * driver API (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the deprecated context management functions of the low-level
 * CUDA driver application programming interface.
 *
 * @{
 */

/**
 * \brief Increment a context's usage-count
 *
 * \deprecated
 *
 * Note that this function is deprecated and should not be used.
 *
 * Increments the usage count of the context and passes back a context handle
 * in \p *pctx that must be passed to ::hipCtxDetach() when the application is
 * done with the context. ::hipCtxAttach() fails if there is no context current
 * to the thread.
 *
 * Currently, the \p flags parameter must be 0.
 *
 * \param pctx  - Returned context handle of the current context
 * \param flags - Context attach flags (must be 0)
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa ::cuCtxCreate,
 * ::cuCtxDestroy,
 * ::hipCtxDetach,
 * ::hipCtxGetApiVersion,
 * ::hipCtxGetCacheConfig,
 * ::hipCtxGetDevice,
 * ::hipCtxGetFlags,
 * ::hipCtxGetLimit,
 * ::cuCtxPopCurrent,
 * ::cuCtxPushCurrent,
 * ::hipCtxSetCacheConfig,
 * ::hipCtxSetLimit,
 * ::hipCtxSynchronize
 */
__CUDA_DEPRECATED hipError_t CUDAAPI hipCtxAttach(hipCtx_t *pctx, unsigned int flags);

/**
 * \brief Decrement a context's usage-count
 *
 * \deprecated
 *
 * Note that this function is deprecated and should not be used.
 *
 * Decrements the usage count of the context \p ctx, and destroys the context
 * if the usage count goes to 0. The context must be a handle that was passed
 * back by ::cuCtxCreate() or ::hipCtxAttach(), and must be current to the
 * calling thread.
 *
 * \param ctx - Context to destroy
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext
 * \notefnerr
 *
 * \sa ::cuCtxCreate,
 * ::cuCtxDestroy,
 * ::hipCtxGetApiVersion,
 * ::hipCtxGetCacheConfig,
 * ::hipCtxGetDevice,
 * ::hipCtxGetFlags,
 * ::hipCtxGetLimit,
 * ::cuCtxPopCurrent,
 * ::cuCtxPushCurrent,
 * ::hipCtxSetCacheConfig,
 * ::hipCtxSetLimit,
 * ::hipCtxSynchronize
 */
__CUDA_DEPRECATED hipError_t CUDAAPI hipCtxDetach(hipCtx_t ctx);

/** @} */ /* END CUDA_CTX_DEPRECATED */


/**
 * \defgroup CUDA_MODULE Module Management
 *
 * ___MANBRIEF___ module management functions of the low-level CUDA driver API
 * (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the module management functions of the low-level CUDA
 * driver application programming interface.
 *
 * @{
 */

/**
 * \brief Loads a compute module
 *
 * Takes a filename \p fname and loads the corresponding module \p module into
 * the current context. The CUDA driver API does not attempt to lazily
 * allocate the resources needed by a module; if the memory for functions and
 * data (constant and global) needed by the module cannot be allocated,
 * ::hipModuleLoad() fails. The file should be a \e cubin file as output by
 * \b nvcc, or a \e PTX file either as output by \b nvcc or handwritten, or
 * a \e fatbin file as output by \b nvcc from toolchain 4.0 or later.
 *
 * \param module - Returned module
 * \param fname  - Filename of module to load
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidKernelFile,
 * ::hipErrorNotFound,
 * ::hipErrorMemoryAllocation,
 * ::hipErrorFileNotFound,
 * ::hipErrorNoBinaryForGpu,
 * ::hipErrorSharedObjectSymbolNotFound,
 * ::hipErrorSharedObjectInitFailed,
 * ::CUDA_ERROR_JIT_COMPILER_NOT_FOUND
 * \notefnerr
 *
 * \sa ::hipModuleGetFunction,
 * ::cuModuleGetGlobal,
 * ::hipModuleGetTexRef,
 * ::hipModuleLoadData,
 * ::hipModuleLoadDataEx,
 * ::hipModuleLoadFatBinary,
 * ::hipModuleUnload
 */
hipError_t CUDAAPI hipModuleLoad(hipModule_t *module, const char *fname);

/**
 * \brief Load a module's data
 *
 * Takes a pointer \p image and loads the corresponding module \p module into
 * the current context. The pointer may be obtained by mapping a \e cubin or
 * \e PTX or \e fatbin file, passing a \e cubin or \e PTX or \e fatbin file
 * as a NULL-terminated text string, or incorporating a \e cubin or \e fatbin
 * object into the executable resources and using operating system calls such
 * as Windows \c FindResource() to obtain the pointer.
 *
 * \param module - Returned module
 * \param image  - Module data to load
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidKernelFile,
 * ::hipErrorMemoryAllocation,
 * ::hipErrorNoBinaryForGpu,
 * ::hipErrorSharedObjectSymbolNotFound,
 * ::hipErrorSharedObjectInitFailed,
 * ::CUDA_ERROR_JIT_COMPILER_NOT_FOUND
 * \notefnerr
 *
 * \sa ::hipModuleGetFunction,
 * ::cuModuleGetGlobal,
 * ::hipModuleGetTexRef,
 * ::hipModuleLoad,
 * ::hipModuleLoadDataEx,
 * ::hipModuleLoadFatBinary,
 * ::hipModuleUnload
 */
hipError_t CUDAAPI hipModuleLoadData(hipModule_t *module, const void *image);

/**
 * \brief Load a module's data with options
 *
 * Takes a pointer \p image and loads the corresponding module \p module into
 * the current context. The pointer may be obtained by mapping a \e cubin or
 * \e PTX or \e fatbin file, passing a \e cubin or \e PTX or \e fatbin file
 * as a NULL-terminated text string, or incorporating a \e cubin or \e fatbin
 * object into the executable resources and using operating system calls such
 * as Windows \c FindResource() to obtain the pointer. Options are passed as
 * an array via \p options and any corresponding parameters are passed in
 * \p optionValues. The number of total options is supplied via \p numOptions.
 * Any outputs will be returned via \p optionValues.
 *
 * \param module       - Returned module
 * \param image        - Module data to load
 * \param numOptions   - Number of options
 * \param options      - Options for JIT
 * \param optionValues - Option values for JIT
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidKernelFile,
 * ::hipErrorMemoryAllocation,
 * ::hipErrorNoBinaryForGpu,
 * ::hipErrorSharedObjectSymbolNotFound,
 * ::hipErrorSharedObjectInitFailed,
 * ::CUDA_ERROR_JIT_COMPILER_NOT_FOUND
 * \notefnerr
 *
 * \sa ::hipModuleGetFunction,
 * ::cuModuleGetGlobal,
 * ::hipModuleGetTexRef,
 * ::hipModuleLoad,
 * ::hipModuleLoadData,
 * ::hipModuleLoadFatBinary,
 * ::hipModuleUnload
 */
hipError_t CUDAAPI hipModuleLoadDataEx(hipModule_t *module, const void *image, unsigned int numOptions, hipJitOption *options, void **optionValues);

/**
 * \brief Load a module's data
 *
 * Takes a pointer \p fatCubin and loads the corresponding module \p module
 * into the current context. The pointer represents a <i>fat binary</i> object,
 * which is a collection of different \e cubin and/or \e PTX files, all
 * representing the same device code, but compiled and optimized for different
 * architectures.
 *
 * Prior to CUDA 4.0, there was no documented API for constructing and using
 * fat binary objects by programmers.  Starting with CUDA 4.0, fat binary
 * objects can be constructed by providing the <i>-fatbin option</i> to \b nvcc.
 * More information can be found in the \b nvcc document.
 *
 * \param module   - Returned module
 * \param fatCubin - Fat binary to load
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidKernelFile,
 * ::hipErrorNotFound,
 * ::hipErrorMemoryAllocation,
 * ::hipErrorNoBinaryForGpu,
 * ::hipErrorSharedObjectSymbolNotFound,
 * ::hipErrorSharedObjectInitFailed,
 * ::CUDA_ERROR_JIT_COMPILER_NOT_FOUND
 * \notefnerr
 *
 * \sa ::hipModuleGetFunction,
 * ::cuModuleGetGlobal,
 * ::hipModuleGetTexRef,
 * ::hipModuleLoad,
 * ::hipModuleLoadData,
 * ::hipModuleLoadDataEx,
 * ::hipModuleUnload
 */
hipError_t CUDAAPI hipModuleLoadFatBinary(hipModule_t *module, const void *fatCubin);

/**
 * \brief Unloads a module
 *
 * Unloads a module \p hmod from the current context.
 *
 * \param hmod - Module to unload
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa ::hipModuleGetFunction,
 * ::cuModuleGetGlobal,
 * ::hipModuleGetTexRef,
 * ::hipModuleLoad,
 * ::hipModuleLoadData,
 * ::hipModuleLoadDataEx,
 * ::hipModuleLoadFatBinary
 */
hipError_t CUDAAPI hipModuleUnload(hipModule_t hmod);

/**
 * \brief Returns a function handle
 *
 * Returns in \p *hfunc the handle of the function of name \p name located in
 * module \p hmod. If no function of that name exists, ::hipModuleGetFunction()
 * returns ::hipErrorNotFound.
 *
 * \param hfunc - Returned function handle
 * \param hmod  - Module to retrieve function from
 * \param name  - Name of function to retrieve
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorNotFound
 * \notefnerr
 *
 * \sa ::cuModuleGetGlobal,
 * ::hipModuleGetTexRef,
 * ::hipModuleLoad,
 * ::hipModuleLoadData,
 * ::hipModuleLoadDataEx,
 * ::hipModuleLoadFatBinary,
 * ::hipModuleUnload
 */
hipError_t CUDAAPI hipModuleGetFunction(hipFunction_t *hfunc, hipModule_t hmod, const char *name);

#if __CUDA_API_VERSION >= 3020
/**
 * \brief Returns a global pointer from a module
 *
 * Returns in \p *dptr and \p *bytes the base pointer and size of the
 * global of name \p name located in module \p hmod. If no variable of that name
 * exists, ::cuModuleGetGlobal() returns ::hipErrorNotFound. Both
 * parameters \p dptr and \p bytes are optional. If one of them is
 * NULL, it is ignored.
 *
 * \param dptr  - Returned global device pointer
 * \param bytes - Returned global size in bytes
 * \param hmod  - Module to retrieve global from
 * \param name  - Name of global to retrieve
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorNotFound
 * \notefnerr
 *
 * \sa ::hipModuleGetFunction,
 * ::hipModuleGetTexRef,
 * ::hipModuleLoad,
 * ::hipModuleLoadData,
 * ::hipModuleLoadDataEx,
 * ::hipModuleLoadFatBinary,
 * ::hipModuleUnload,
 * ::hipGetSymbolAddress,
 * ::hipGetSymbolSize
 */
hipError_t CUDAAPI cuModuleGetGlobal(hipDeviceptr_t *dptr, size_t *bytes, hipModule_t hmod, const char *name);
#endif /* __CUDA_API_VERSION >= 3020 */

/**
 * \brief Returns a handle to a texture reference
 *
 * Returns in \p *pTexRef the handle of the texture reference of name \p name
 * in the module \p hmod. If no texture reference of that name exists,
 * ::hipModuleGetTexRef() returns ::hipErrorNotFound. This texture reference
 * handle should not be destroyed, since it will be destroyed when the module
 * is unloaded.
 *
 * \param pTexRef  - Returned texture reference
 * \param hmod     - Module to retrieve texture reference from
 * \param name     - Name of texture reference to retrieve
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorNotFound
 * \notefnerr
 *
 * \sa ::hipModuleGetFunction,
 * ::cuModuleGetGlobal,
 * ::hipModuleGetSurfRef,
 * ::hipModuleLoad,
 * ::hipModuleLoadData,
 * ::hipModuleLoadDataEx,
 * ::hipModuleLoadFatBinary,
 * ::hipModuleUnload,
 * ::hipGetTextureReference
 */
hipError_t CUDAAPI hipModuleGetTexRef(textureReference *pTexRef, hipModule_t hmod, const char *name);

/**
 * \brief Returns a handle to a surface reference
 *
 * Returns in \p *pSurfRef the handle of the surface reference of name \p name
 * in the module \p hmod. If no surface reference of that name exists,
 * ::hipModuleGetSurfRef() returns ::hipErrorNotFound.
 *
 * \param pSurfRef  - Returned surface reference
 * \param hmod     - Module to retrieve surface reference from
 * \param name     - Name of surface reference to retrieve
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorNotFound
 * \notefnerr
 *
 * \sa ::hipModuleGetFunction,
 * ::cuModuleGetGlobal,
 * ::hipModuleGetTexRef,
 * ::hipModuleLoad,
 * ::hipModuleLoadData,
 * ::hipModuleLoadDataEx,
 * ::hipModuleLoadFatBinary,
 * ::hipModuleUnload,
 * ::hipGetSurfaceReference
 */
hipError_t CUDAAPI hipModuleGetSurfRef(hipSurfaceReference_t *pSurfRef, hipModule_t hmod, const char *name);

#if __CUDA_API_VERSION >= 5050

/**
 * \brief Creates a pending JIT linker invocation.
 *
 * If the call is successful, the caller owns the returned CUlinkState, which
 * should eventually be destroyed with ::hipLinkDestroy.  The
 * device code machine size (32 or 64 bit) will match the calling application.
 *
 * Both linker and compiler options may be specified.  Compiler options will
 * be applied to inputs to this linker action which must be compiled from PTX.
 * The options ::hipJitOptionWallTime,
 * ::hipJitOptionInfoLogBufferSizeBytes, and ::hipJitOptionErrorLogBufferSizeBytes
 * will accumulate data until the CUlinkState is destroyed.
 *
 * \p optionValues must remain valid for the life of the CUlinkState if output
 * options are used.  No other references to inputs are maintained after this
 * call returns.
 *
 * \param numOptions   Size of options arrays
 * \param options      Array of linker and compiler options
 * \param optionValues Array of option values, each cast to void *
 * \param stateOut     On success, this will contain a CUlinkState to specify
 *                     and complete this action
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorMemoryAllocation,
 * ::CUDA_ERROR_JIT_COMPILER_NOT_FOUND
 * \notefnerr
 *
 * \sa ::hipLinkAddData,
 * ::hipLinkAddFile,
 * ::hipLinkComplete,
 * ::hipLinkDestroy
 */
hipError_t CUDAAPI
hipLinkCreate(unsigned int numOptions, hipJitOption *options, void **optionValues, CUlinkState *stateOut);

/**
 * \brief Add an input to a pending linker invocation
 *
 * Ownership of \p data is retained by the caller.  No reference is retained to any
 * inputs after this call returns.
 *
 * This method accepts only compiler options, which are used if the data must
 * be compiled from PTX, and does not accept any of
 * ::hipJitOptionWallTime, ::hipJitOptionInfoLogBuffer, ::hipJitOptionErrorLogBuffer,
 * ::hipJitOptionTargetFromContext, or ::hipJitOptionTarget.
 *
 * \param state        A pending linker action.
 * \param type         The type of the input data.
 * \param data         The input data.  PTX must be NULL-terminated.
 * \param size         The length of the input data.
 * \param name         An optional name for this input in log messages.
 * \param numOptions   Size of options.
 * \param options      Options to be applied only for this input (overrides options from ::hipLinkCreate).
 * \param optionValues Array of option values, each cast to void *.
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidImage,
 * ::hipErrorInvalidKernelFile,
 * ::hipErrorMemoryAllocation,
 * ::hipErrorNoBinaryForGpu
 *
 * \sa ::hipLinkCreate,
 * ::hipLinkAddFile,
 * ::hipLinkComplete,
 * ::hipLinkDestroy
 */
hipError_t CUDAAPI
hipLinkAddData(CUlinkState state, hipJitInputType type, void *data, size_t size, const char *name,
    unsigned int numOptions, hipJitOption *options, void **optionValues);

/**
 * \brief Add a file input to a pending linker invocation
 *
 * No reference is retained to any inputs after this call returns.
 *
 * This method accepts only compiler options, which are used if the input
 * must be compiled from PTX, and does not accept any of
 * ::hipJitOptionWallTime, ::hipJitOptionInfoLogBuffer, ::hipJitOptionErrorLogBuffer,
 * ::hipJitOptionTargetFromContext, or ::hipJitOptionTarget.
 *
 * This method is equivalent to invoking ::hipLinkAddData on the contents
 * of the file.
 *
 * \param state        A pending linker action
 * \param type         The type of the input data
 * \param path         Path to the input file
 * \param numOptions   Size of options
 * \param options      Options to be applied only for this input (overrides options from ::hipLinkCreate)
 * \param optionValues Array of option values, each cast to void *
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorFileNotFound
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidImage,
 * ::hipErrorInvalidKernelFile,
 * ::hipErrorMemoryAllocation,
 * ::hipErrorNoBinaryForGpu
 *
 * \sa ::hipLinkCreate,
 * ::hipLinkAddData,
 * ::hipLinkComplete,
 * ::hipLinkDestroy
 */
hipError_t CUDAAPI
hipLinkAddFile(CUlinkState state, hipJitInputType type, const char *path,
    unsigned int numOptions, hipJitOption *options, void **optionValues);

/**
 * \brief Complete a pending linker invocation
 *
 * Completes the pending linker action and returns the cubin image for the linked
 * device code, which can be used with ::hipModuleLoadData.  The cubin is owned by
 * \p state, so it should be loaded before \p state is destroyed via ::hipLinkDestroy.
 * This call does not destroy \p state.
 *
 * \param state    A pending linker invocation
 * \param cubinOut On success, this will point to the output image
 * \param sizeOut  Optional parameter to receive the size of the generated image
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorMemoryAllocation
 *
 * \sa ::hipLinkCreate,
 * ::hipLinkAddData,
 * ::hipLinkAddFile,
 * ::hipLinkDestroy,
 * ::hipModuleLoadData
 */
hipError_t CUDAAPI
hipLinkComplete(CUlinkState state, void **cubinOut, size_t *sizeOut);

/**
 * \brief Destroys state for a JIT linker invocation.
 *
 * \param state State object for the linker invocation
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidResourceHandle
 *
 * \sa ::hipLinkCreate
 */
hipError_t CUDAAPI
hipLinkDestroy(CUlinkState state);

#endif /* __CUDA_API_VERSION >= 5050 */

/** @} */ /* END CUDA_MODULE */


/**
 * \defgroup CUDA_MEM Memory Management
 *
 * ___MANBRIEF___ memory management functions of the low-level CUDA driver API
 * (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the memory management functions of the low-level CUDA
 * driver application programming interface.
 *
 * @{
 */

#if __CUDA_API_VERSION >= 3020
/**
 * \brief Gets free and total memory
 *
 * Returns in \p *free and \p *total respectively, the free and total amount of
 * memory available for allocation by the CUDA context, in bytes.
 *
 * \param free  - Returned free memory in bytes
 * \param total - Returned total memory in bytes
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipMemGetInfo
 */
hipError_t CUDAAPI cuMemGetInfo(size_t *free, size_t *total);

/**
 * \brief Allocates device memory
 *
 * Allocates \p bytesize bytes of linear memory on the device and returns in
 * \p *dptr a pointer to the allocated memory. The allocated memory is suitably
 * aligned for any kind of variable. The memory is not cleared. If \p bytesize
 * is 0, ::cuMemAlloc() returns ::hipErrorInvalidValue.
 *
 * \param dptr     - Returned device pointer
 * \param bytesize - Requested allocation size in bytes
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorMemoryAllocation
 * \notefnerr
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipMalloc
 */
hipError_t CUDAAPI cuMemAlloc(hipDeviceptr_t *dptr, size_t bytesize);

/**
 * \brief Allocates pitched device memory
 *
 * Allocates at least \p WidthInBytes * \p Height bytes of linear memory on
 * the device and returns in \p *dptr a pointer to the allocated memory. The
 * function may pad the allocation to ensure that corresponding pointers in
 * any given row will continue to meet the alignment requirements for
 * coalescing as the address is updated from row to row. \p ElementSizeBytes
 * specifies the size of the largest reads and writes that will be performed
 * on the memory range. \p ElementSizeBytes may be 4, 8 or 16 (since coalesced
 * memory transactions are not possible on other data sizes). If
 * \p ElementSizeBytes is smaller than the actual read/write size of a kernel,
 * the kernel will run correctly, but possibly at reduced speed. The pitch
 * returned in \p *pPitch by ::hipMemAllocPitch__() is the width in bytes of the
 * allocation. The intended usage of pitch is as a separate parameter of the
 * allocation, used to compute addresses within the 2D array. Given the row
 * and column of an array element of type \b T, the address is computed as:
 * \code
   T* pElement = (T*)((char*)BaseAddress + Row * Pitch) + Column;
 * \endcode
 *
 * The pitch returned by ::hipMemAllocPitch__() is guaranteed to work with
 * ::hipMemcpy2D__() under all circumstances. For allocations of 2D arrays, it is
 * recommended that programmers consider performing pitch allocations using
 * ::hipMemAllocPitch__(). Due to alignment restrictions in the hardware, this is
 * especially true if the application will be performing 2D memory copies
 * between different regions of device memory (whether linear memory or CUDA
 * arrays).
 *
 * The byte alignment of the pitch returned by ::hipMemAllocPitch__() is guaranteed
 * to match or exceed the alignment requirement for texture binding with
 * ::hipTexRefSetAddress2D().
 *
 * \param dptr             - Returned device pointer
 * \param pPitch           - Returned pitch of allocation in bytes
 * \param WidthInBytes     - Requested allocation width in bytes
 * \param Height           - Requested allocation height in rows
 * \param ElementSizeBytes - Size of largest reads/writes for range
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorMemoryAllocation
 * \notefnerr
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipMallocPitch
 */
hipError_t CUDAAPI hipMemAllocPitch__(hipDeviceptr_t *dptr, size_t *pPitch, size_t WidthInBytes, size_t Height, unsigned int ElementSizeBytes);

/**
 * \brief Frees device memory
 *
 * Frees the memory space pointed to by \p dptr, which must have been returned
 * by a previous call to ::cuMemAlloc() or ::hipMemAllocPitch__().
 *
 * \param dptr - Pointer to memory to free
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipFree
 */
hipError_t CUDAAPI cuMemFree(hipDeviceptr_t dptr);

/**
 * \brief Get information on memory allocations
 *
 * Returns the base address in \p *pbase and size in \p *psize of the
 * allocation by ::cuMemAlloc() or ::hipMemAllocPitch__() that contains the input
 * pointer \p dptr. Both parameters \p pbase and \p psize are optional. If one
 * of them is NULL, it is ignored.
 *
 * \param pbase - Returned base address
 * \param psize - Returned size of device memory allocation
 * \param dptr  - Device pointer to query
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorNotFound,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32
 */
hipError_t CUDAAPI hipMemGetAddressRange(hipDeviceptr_t *pbase, size_t *psize, hipDeviceptr_t dptr);

/**
 * \brief Allocates page-locked host memory
 *
 * Allocates \p bytesize bytes of host memory that is page-locked and
 * accessible to the device. The driver tracks the virtual memory ranges
 * allocated with this function and automatically accelerates calls to
 * functions such as ::hipMemcpy__(). Since the memory can be accessed directly by
 * the device, it can be read or written with much higher bandwidth than
 * pageable memory obtained with functions such as ::malloc(). Allocating
 * excessive amounts of memory with ::hipMemAllocHost() may degrade system
 * performance, since it reduces the amount of memory available to the system
 * for paging. As a result, this function is best used sparingly to allocate
 * staging areas for data exchange between host and device.
 *
 * Note all host memory allocated using ::hipHostMalloc() will automatically
 * be immediately accessible to all contexts on all devices which support unified
 * addressing (as may be queried using ::hipDeviceAttributeUnifiedAddressing).
 * The device pointer that may be used to access this host memory from those
 * contexts is always equal to the returned host pointer \p *pp.
 * See \ref CUDA_UNIFIED for additional details.
 *
 * \param pp       - Returned host pointer to page-locked memory
 * \param bytesize - Requested allocation size in bytes
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorMemoryAllocation
 * \notefnerr
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipHostMalloc
 */
hipError_t CUDAAPI hipMemAllocHost(void **pp, size_t bytesize);
#endif /* __CUDA_API_VERSION >= 3020 */

/**
 * \brief Frees page-locked host memory
 *
 * Frees the memory space pointed to by \p p, which must have been returned by
 * a previous call to ::hipMemAllocHost().
 *
 * \param p - Pointer to memory to free
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipHostFree
 */
hipError_t CUDAAPI hipHostFree(void *p);

/**
 * \brief Allocates page-locked host memory
 *
 * Allocates \p bytesize bytes of host memory that is page-locked and accessible
 * to the device. The driver tracks the virtual memory ranges allocated with
 * this function and automatically accelerates calls to functions such as
 * ::cuMemcpyHtoD(). Since the memory can be accessed directly by the device,
 * it can be read or written with much higher bandwidth than pageable memory
 * obtained with functions such as ::malloc(). Allocating excessive amounts of
 * pinned memory may degrade system performance, since it reduces the amount
 * of memory available to the system for paging. As a result, this function is
 * best used sparingly to allocate staging areas for data exchange between
 * host and device.
 *
 * The \p Flags parameter enables different options to be specified that
 * affect the allocation, as follows.
 *
 * - ::HIP_MEMHOSTALLOC_PORTABLE: The memory returned by this call will be
 *   considered as pinned memory by all CUDA contexts, not just the one that
 *   performed the allocation.
 *
 * - ::HIP_MEMHOSTALLOC_DEVICEMAP: Maps the allocation into the CUDA address
 *   space. The device pointer to the memory may be obtained by calling
 *   ::hipMemHostGetDevicePointer().
 *
 * - ::HIP_MEMHOSTALLOC_WRITECOMBINED: Allocates the memory as write-combined
 *   (WC). WC memory can be transferred across the PCI Express bus more
 *   quickly on some system configurations, but cannot be read efficiently by
 *   most CPUs. WC memory is a good option for buffers that will be written by
 *   the CPU and read by the GPU via mapped pinned memory or host->device
 *   transfers.
 *
 * All of these flags are orthogonal to one another: a developer may allocate
 * memory that is portable, mapped and/or write-combined with no restrictions.
 *
 * The CUDA context must have been created with the ::HIP_CTX_MAP_HOST flag in
 * order for the ::HIP_MEMHOSTALLOC_DEVICEMAP flag to have any effect.
 *
 * The ::HIP_MEMHOSTALLOC_DEVICEMAP flag may be specified on CUDA contexts for
 * devices that do not support mapped pinned memory. The failure is deferred
 * to ::hipMemHostGetDevicePointer() because the memory may be mapped into
 * other CUDA contexts via the ::HIP_MEMHOSTALLOC_PORTABLE flag.
 *
 * The memory allocated by this function must be freed with ::hipHostFree().
 *
 * Note all host memory allocated using ::hipHostMalloc() will automatically
 * be immediately accessible to all contexts on all devices which support unified
 * addressing (as may be queried using ::hipDeviceAttributeUnifiedAddressing).
 * Unless the flag ::HIP_MEMHOSTALLOC_WRITECOMBINED is specified, the device pointer
 * that may be used to access this host memory from those contexts is always equal
 * to the returned host pointer \p *pp.  If the flag ::HIP_MEMHOSTALLOC_WRITECOMBINED
 * is specified, then the function ::hipMemHostGetDevicePointer() must be used
 * to query the device pointer, even if the context supports unified addressing.
 * See \ref CUDA_UNIFIED for additional details.
 *
 * \param pp       - Returned host pointer to page-locked memory
 * \param bytesize - Requested allocation size in bytes
 * \param Flags    - Flags for allocation request
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorMemoryAllocation
 * \notefnerr
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipHostMalloc
 */
hipError_t CUDAAPI hipHostMalloc(void **pp, size_t bytesize, unsigned int Flags);

#if __CUDA_API_VERSION >= 3020
/**
 * \brief Passes back device pointer of mapped pinned memory
 *
 * Passes back the device pointer \p pdptr corresponding to the mapped, pinned
 * host buffer \p p allocated by ::hipHostMalloc.
 *
 * ::hipMemHostGetDevicePointer() will fail if the ::HIP_MEMHOSTALLOC_DEVICEMAP
 * flag was not specified at the time the memory was allocated, or if the
 * function is called on a GPU that does not support mapped pinned memory.
 *
 * For devices that have a non-zero value for the device attribute
 * ::hipDeviceAttributeCanUseHostPointerForRegisteredMem, the memory
 * can also be accessed from the device using the host pointer \p p.
 * The device pointer returned by ::hipMemHostGetDevicePointer() may or may not
 * match the original host pointer \p p and depends on the devices visible to the
 * application. If all devices visible to the application have a non-zero value for the
 * device attribute, the device pointer returned by ::hipMemHostGetDevicePointer()
 * will match the original pointer \p p. If any device visible to the application
 * has a zero value for the device attribute, the device pointer returned by
 * ::hipMemHostGetDevicePointer() will not match the original host pointer \p p,
 * but it will be suitable for use on all devices provided Unified Virtual Addressing
 * is enabled. In such systems, it is valid to access the memory using either pointer
 * on devices that have a non-zero value for the device attribute. Note however that
 * such devices should access the memory using only of the two pointers and not both.
 *
 * \p Flags provides for future releases. For now, it must be set to 0.
 *
 * \param pdptr - Returned device pointer
 * \param p     - Host pointer
 * \param Flags - Options (must be 0)
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipHostGetDevicePointer
 */
hipError_t CUDAAPI hipMemHostGetDevicePointer(hipDeviceptr_t *pdptr, void *p, unsigned int Flags);
#endif /* __CUDA_API_VERSION >= 3020 */

/**
 * \brief Passes back flags that were used for a pinned allocation
 *
 * Passes back the flags \p pFlags that were specified when allocating
 * the pinned host buffer \p p allocated by ::hipHostMalloc.
 *
 * ::hipMemHostGetFlags() will fail if the pointer does not reside in
 * an allocation performed by ::hipMemAllocHost() or ::hipHostMalloc().
 *
 * \param pFlags - Returned flags word
 * \param p     - Host pointer
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa
 * ::hipMemAllocHost,
 * ::hipHostMalloc,
 * ::hipHostGetFlags
 */
hipError_t CUDAAPI hipMemHostGetFlags(unsigned int *pFlags, void *p);

#if __CUDA_API_VERSION >= 6000

/**
 * \brief Allocates memory that will be automatically managed by the Unified Memory system
 *
 * Allocates \p bytesize bytes of managed memory on the device and returns in
 * \p *dptr a pointer to the allocated memory. If the device doesn't support
 * allocating managed memory, ::hipErrorNotSupported is returned. Support
 * for managed memory can be queried using the device attribute
 * ::hipDeviceAttributeManagedMemory. The allocated memory is suitably
 * aligned for any kind of variable. The memory is not cleared. If \p bytesize
 * is 0, ::hipMemAllocManaged returns ::hipErrorInvalidValue. The pointer
 * is valid on the CPU and on all GPUs in the system that support managed memory.
 * All accesses to this pointer must obey the Unified Memory programming model.
 *
 * \p flags specifies the default stream association for this allocation.
 * \p flags must be one of ::hipMemAttachGlobal or ::hipMemAttachHost. If
 * ::hipMemAttachGlobal is specified, then this memory is accessible from
 * any stream on any device. If ::hipMemAttachHost is specified, then the
 * allocation should not be accessed from devices that have a zero value for the
 * device attribute ::hipDeviceAttributeConcurrentManagedAccess; an explicit call to
 * ::hipStreamAttachMemAsync will be required to enable access on such devices.
 *
 * If the association is later changed via ::hipStreamAttachMemAsync to
 * a single stream, the default association as specifed during ::hipMemAllocManaged
 * is restored when that stream is destroyed. For __managed__ variables, the
 * default association is always ::hipMemAttachGlobal. Note that destroying a
 * stream is an asynchronous operation, and as a result, the change to default
 * association won't happen until all work in the stream has completed.
 *
 * Memory allocated with ::hipMemAllocManaged should be released with ::cuMemFree.
 *
 * Device memory oversubscription is possible for GPUs that have a non-zero value for the
 * device attribute ::hipDeviceAttributeConcurrentManagedAccess. Managed memory on
 * such GPUs may be evicted from device memory to host memory at any time by the Unified
 * Memory driver in order to make room for other allocations.
 *
 * In a multi-GPU system where all GPUs have a non-zero value for the device attribute
 * ::hipDeviceAttributeConcurrentManagedAccess, managed memory may not be populated when this
 * API returns and instead may be populated on access. In such systems, managed memory can
 * migrate to any processor's memory at any time. The Unified Memory driver will employ heuristics to
 * maintain data locality and prevent excessive page faults to the extent possible. The application
 * can also guide the driver about memory usage patterns via ::hipMemAdvise. The application
 * can also explicitly migrate memory to a desired processor's memory via
 * ::hipMemPrefetchAsync__.
 *
 * In a multi-GPU system where all of the GPUs have a zero value for the device attribute
 * ::hipDeviceAttributeConcurrentManagedAccess and all the GPUs have peer-to-peer support
 * with each other, the physical storage for managed memory is created on the GPU which is active
 * at the time ::hipMemAllocManaged is called. All other GPUs will reference the data at reduced
 * bandwidth via peer mappings over the PCIe bus. The Unified Memory driver does not migrate
 * memory among such GPUs.
 *
 * In a multi-GPU system where not all GPUs have peer-to-peer support with each other and
 * where the value of the device attribute ::hipDeviceAttributeConcurrentManagedAccess
 * is zero for at least one of those GPUs, the location chosen for physical storage of managed
 * memory is system-dependent.
 * - On Linux, the location chosen will be device memory as long as the current set of active
 * contexts are on devices that either have peer-to-peer support with each other or have a
 * non-zero value for the device attribute ::hipDeviceAttributeConcurrentManagedAccess.
 * If there is an active context on a GPU that does not have a non-zero value for that device
 * attribute and it does not have peer-to-peer support with the other devices that have active
 * contexts on them, then the location for physical storage will be 'zero-copy' or host memory.
 * Note that this means that managed memory that is located in device memory is migrated to
 * host memory if a new context is created on a GPU that doesn't have a non-zero value for
 * the device attribute and does not support peer-to-peer with at least one of the other devices
 * that has an active context. This in turn implies that context creation may fail if there is
 * insufficient host memory to migrate all managed allocations.
 * - On Windows, the physical storage is always created in 'zero-copy' or host memory.
 * All GPUs will reference the data at reduced bandwidth over the PCIe bus. In these
 * circumstances, use of the environment variable CUDA_VISIBLE_DEVICES is recommended to
 * restrict CUDA to only use those GPUs that have peer-to-peer support.
 * Alternatively, users can also set CUDA_MANAGED_FORCE_DEVICE_ALLOC to a
 * non-zero value to force the driver to always use device memory for physical storage.
 * When this environment variable is set to a non-zero value, all contexts created in
 * that process on devices that support managed memory have to be peer-to-peer compatible
 * with each other. Context creation will fail if a context is created on a device that
 * supports managed memory and is not peer-to-peer compatible with any of the other
 * managed memory supporting devices on which contexts were previously created, even if
 * those contexts have been destroyed. These environment variables are described
 * in the CUDA programming guide under the "CUDA environment variables" section.
 * - On ARM, managed memory is not available on discrete gpu with Drive PX-2.
 *
 * \param dptr     - Returned device pointer
 * \param bytesize - Requested allocation size in bytes
 * \param flags    - Must be one of ::hipMemAttachGlobal or ::hipMemAttachHost
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorNotSupported,
 * ::hipErrorInvalidValue,
 * ::hipErrorMemoryAllocation
 * \notefnerr
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipDeviceGetAttribute, ::hipStreamAttachMemAsync,
 * ::hipMallocManaged
 */
hipError_t CUDAAPI hipMemAllocManaged(hipDeviceptr_t *dptr, size_t bytesize, unsigned int flags);

#endif /* __CUDA_API_VERSION >= 6000 */

#if __CUDA_API_VERSION >= 4010

/**
 * \brief Returns a handle to a compute device
 *
 * Returns in \p *device a device handle given a PCI bus ID string.
 *
 * \param dev      - Returned device handle
 *
 * \param pciBusId - String in one of the following forms:
 * [domain]:[bus]:[device].[function]
 * [domain]:[bus]:[device]
 * [bus]:[device].[function]
 * where \p domain, \p bus, \p device, and \p function are all hexadecimal values
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidDevice
 * \notefnerr
 *
 * \sa
 * ::hipGetDevice,
 * ::hipDeviceGetAttribute,
 * ::hipDeviceGetPCIBusId,
 * ::hipDeviceGetByPCIBusId
 */
hipError_t CUDAAPI hipDeviceGetByPCIBusId(hipDevice_t *dev, const char *pciBusId);

/**
 * \brief Returns a PCI Bus Id string for the device
 *
 * Returns an ASCII string identifying the device \p dev in the NULL-terminated
 * string pointed to by \p pciBusId. \p len specifies the maximum length of the
 * string that may be returned.
 *
 * \param pciBusId - Returned identifier string for the device in the following format
 * [domain]:[bus]:[device].[function]
 * where \p domain, \p bus, \p device, and \p function are all hexadecimal values.
 * pciBusId should be large enough to store 13 characters including the NULL-terminator.
 *
 * \param len      - Maximum length of string to store in \p name
 *
 * \param dev      - Device to get identifier string for
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidDevice
 * \notefnerr
 *
 * \sa
 * ::hipGetDevice,
 * ::hipDeviceGetAttribute,
 * ::hipDeviceGetByPCIBusId,
 * ::hipDeviceGetPCIBusId
 */
hipError_t CUDAAPI hipDeviceGetPCIBusId(char *pciBusId, int len, hipDevice_t dev);

/**
 * \brief Gets an interprocess handle for a previously allocated event
 *
 * Takes as input a previously allocated event. This event must have been
 * created with the ::hipEventInterprocess and ::hipEventDisableTiming
 * flags set. This opaque handle may be copied into other processes and
 * opened with ::hipIpcOpenEventHandle to allow efficient hardware
 * synchronization between GPU work in different processes.
 *
 * After the event has been opened in the importing process,
 * ::hipEventRecord, ::hipEventSynchronize, ::hipStreamWaitEvent and
 * ::hipEventQuery may be used in either process. Performing operations
 * on the imported event after the exported event has been freed
 * with ::cuEventDestroy will result in undefined behavior.
 *
 * IPC functionality is restricted to devices with support for unified
 * addressing on Linux and Windows operating systems.
 * IPC functionality on Windows is restricted to GPUs in TCC mode.
 * IPC functionality is not supported on Tegra platforms.
 *
 * \param pHandle - Pointer to a user allocated hipIpcEventHandle
 *                    in which to return the opaque event handle
 * \param event   - Event allocated with ::hipEventInterprocess and
 *                    ::hipEventDisableTiming flags.
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorMemoryAllocation,
 * ::hipErrorMapFailed,
 * ::hipErrorInvalidValue
 *
 * \sa
 * ::hipEventCreate,
 * ::cuEventDestroy,
 * ::hipEventSynchronize,
 * ::hipEventQuery,
 * ::hipStreamWaitEvent,
 * ::hipIpcOpenEventHandle,
 * ::hipIpcGetMemHandle,
 * ::hipIpcOpenMemHandle,
 * ::hipIpcCloseMemHandle,
 * ::hipIpcGetEventHandle
 */
hipError_t CUDAAPI hipIpcGetEventHandle(hipIpcEventHandle *pHandle, hipEvent_t event);

/**
 * \brief Opens an interprocess event handle for use in the current process
 *
 * Opens an interprocess event handle exported from another process with
 * ::hipIpcGetEventHandle. This function returns a ::hipEvent_t that behaves like
 * a locally created event with the ::hipEventDisableTiming flag specified.
 * This event must be freed with ::cuEventDestroy.
 *
 * Performing operations on the imported event after the exported event has
 * been freed with ::cuEventDestroy will result in undefined behavior.
 *
 * IPC functionality is restricted to devices with support for unified
 * addressing on Linux and Windows operating systems.
 * IPC functionality on Windows is restricted to GPUs in TCC mode.
 * IPC functionality is not supported on Tegra platforms.
 *
 * \param phEvent - Returns the imported event
 * \param handle  - Interprocess handle to open
 *
 * \returns
 * ::hipSuccess,
 * ::hipErrorInvalidContext,
 * ::hipErrorMapFailed,
 * ::hipErrorPeerAccessUnsupported,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorInvalidValue
 *
 * \sa
 * ::hipEventCreate,
 * ::cuEventDestroy,
 * ::hipEventSynchronize,
 * ::hipEventQuery,
 * ::hipStreamWaitEvent,
 * ::hipIpcGetEventHandle,
 * ::hipIpcGetMemHandle,
 * ::hipIpcOpenMemHandle,
 * ::hipIpcCloseMemHandle,
 * ::hipIpcOpenEventHandle
 */
hipError_t CUDAAPI hipIpcOpenEventHandle(hipEvent_t *phEvent, hipIpcEventHandle handle);

/**
 * \brief Gets an interprocess memory handle for an existing device memory
 * allocation
 *
 * Takes a pointer to the base of an existing device memory allocation created
 * with ::cuMemAlloc and exports it for use in another process. This is a
 * lightweight operation and may be called multiple times on an allocation
 * without adverse effects.
 *
 * If a region of memory is freed with ::cuMemFree and a subsequent call
 * to ::cuMemAlloc returns memory with the same device address,
 * ::hipIpcGetMemHandle will return a unique handle for the
 * new memory.
 *
 * IPC functionality is restricted to devices with support for unified
 * addressing on Linux and Windows operating systems.
 * IPC functionality on Windows is restricted to GPUs in TCC mode.
 * IPC functionality is not supported on Tegra platforms.
 *
 * \param pHandle - Pointer to user allocated ::hipIpcMemHandle to return
 *                    the handle in.
 * \param dptr    - Base pointer to previously allocated device memory
 *
 * \returns
 * ::hipSuccess,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorMemoryAllocation,
 * ::hipErrorMapFailed,
 * ::hipErrorInvalidValue
 *
 * \sa
 * ::cuMemAlloc,
 * ::cuMemFree,
 * ::hipIpcGetEventHandle,
 * ::hipIpcOpenEventHandle,
 * ::hipIpcOpenMemHandle,
 * ::hipIpcCloseMemHandle,
 * ::hipIpcGetMemHandle
 */
hipError_t CUDAAPI hipIpcGetMemHandle(hipIpcMemHandle *pHandle, hipDeviceptr_t dptr);

/**
 * \brief Opens an interprocess memory handle exported from another process
 * and returns a device pointer usable in the local process.
 *
 * Maps memory exported from another process with ::hipIpcGetMemHandle into
 * the current device address space. For contexts on different devices
 * ::hipIpcOpenMemHandle can attempt to enable peer access between the
 * devices as if the user called ::hipCtxEnablePeerAccess. This behavior is
 * controlled by the ::hipIpcMemLazyEnablePeerAccess flag.
 * ::hipDeviceCanAccessPeer can determine if a mapping is possible.
 *
 * Contexts that may open ::CUipcMemHandles are restricted in the following way.
 * ::CUipcMemHandles from each ::hipDevice_t in a given process may only be opened
 * by one ::hipCtx_t per ::hipDevice_t per other process.
 *
 * Memory returned from ::hipIpcOpenMemHandle must be freed with
 * ::hipIpcCloseMemHandle.
 *
 * Calling ::cuMemFree on an exported memory region before calling
 * ::hipIpcCloseMemHandle in the importing context will result in undefined
 * behavior.
 *
 * IPC functionality is restricted to devices with support for unified
 * addressing on Linux and Windows operating systems.
 * IPC functionality on Windows is restricted to GPUs in TCC mode.
 * IPC functionality is not supported on Tegra platforms.
 *
 * \param pdptr  - Returned device pointer
 * \param handle - ::hipIpcMemHandle to open
 * \param Flags  - Flags for this operation. Must be specified as ::hipIpcMemLazyEnablePeerAccess
 *
 * \returns
 * ::hipSuccess,
 * ::hipErrorInvalidContext,
 * ::hipErrorMapFailed,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorTooManyPeers,
 * ::hipErrorInvalidValue
 *
 * \note No guarantees are made about the address returned in \p *pdptr.
 * In particular, multiple processes may not receive the same address for the same \p handle.
 *
 * \sa
 * ::cuMemAlloc,
 * ::cuMemFree,
 * ::hipIpcGetEventHandle,
 * ::hipIpcOpenEventHandle,
 * ::hipIpcGetMemHandle,
 * ::hipIpcCloseMemHandle,
 * ::hipCtxEnablePeerAccess,
 * ::hipDeviceCanAccessPeer,
 * ::hipIpcOpenMemHandle
 */
hipError_t CUDAAPI hipIpcOpenMemHandle(hipDeviceptr_t *pdptr, hipIpcMemHandle handle, unsigned int Flags);

/**
 * \brief Close memory mapped with ::hipIpcOpenMemHandle
 *
 * Unmaps memory returnd by ::hipIpcOpenMemHandle. The original allocation
 * in the exporting process as well as imported mappings in other processes
 * will be unaffected.
 *
 * Any resources used to enable peer access will be freed if this is the
 * last mapping using them.
 *
 * IPC functionality is restricted to devices with support for unified
 * addressing on Linux and Windows operating systems.
 * IPC functionality on Windows is restricted to GPUs in TCC mode.
 * IPC functionality is not supported on Tegra platforms.
 *
 * \param dptr - Device pointer returned by ::hipIpcOpenMemHandle
 *
 * \returns
 * ::hipSuccess,
 * ::hipErrorInvalidContext,
 * ::hipErrorMapFailed,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorInvalidValue
 * \sa
 * ::cuMemAlloc,
 * ::cuMemFree,
 * ::hipIpcGetEventHandle,
 * ::hipIpcOpenEventHandle,
 * ::hipIpcGetMemHandle,
 * ::hipIpcOpenMemHandle,
 * ::hipIpcCloseMemHandle
 */
hipError_t CUDAAPI hipIpcCloseMemHandle(hipDeviceptr_t dptr);

#endif /* __CUDA_API_VERSION >= 4010 */

#if __CUDA_API_VERSION >= 4000
/**
 * \brief Registers an existing host memory range for use by CUDA
 *
 * Page-locks the memory range specified by \p p and \p bytesize and maps it
 * for the device(s) as specified by \p Flags. This memory range also is added
 * to the same tracking mechanism as ::hipHostMalloc to automatically accelerate
 * calls to functions such as ::cuMemcpyHtoD(). Since the memory can be accessed
 * directly by the device, it can be read or written with much higher bandwidth
 * than pageable memory that has not been registered.  Page-locking excessive
 * amounts of memory may degrade system performance, since it reduces the amount
 * of memory available to the system for paging. As a result, this function is
 * best used sparingly to register staging areas for data exchange between
 * host and device.
 *
 * This function has limited support on Mac OS X. OS 10.7 or higher is required.
 *
 * This function is supported only on I/O coherent devices that have a non-zero value
 * for the device attribute ::CU_DEVICE_ATTRIBUTE_HOST_REGISTER_SUPPORTED.
 *
 * The \p Flags parameter enables different options to be specified that
 * affect the allocation, as follows.
 *
 * - ::HIP_MEMHOSTREGISTER_PORTABLE: The memory returned by this call will be
 *   considered as pinned memory by all CUDA contexts, not just the one that
 *   performed the allocation.
 *
 * - ::HIP_MEMHOSTREGISTER_DEVICEMAP: Maps the allocation into the CUDA address
 *   space. The device pointer to the memory may be obtained by calling
 *   ::hipMemHostGetDevicePointer().
 *
 * - ::HIP_MEMHOSTREGISTER_IOMEMORY: The pointer is treated as pointing to some
 *   I/O memory space, e.g. the PCI Express resource of a 3rd party device.
 *
 * All of these flags are orthogonal to one another: a developer may page-lock
 * memory that is portable or mapped with no restrictions.
 *
 * The CUDA context must have been created with the ::HIP_CTX_MAP_HOST flag in
 * order for the ::HIP_MEMHOSTREGISTER_DEVICEMAP flag to have any effect.
 *
 * The ::HIP_MEMHOSTREGISTER_DEVICEMAP flag may be specified on CUDA contexts for
 * devices that do not support mapped pinned memory. The failure is deferred
 * to ::hipMemHostGetDevicePointer() because the memory may be mapped into
 * other CUDA contexts via the ::HIP_MEMHOSTREGISTER_PORTABLE flag.
 *
 * For devices that have a non-zero value for the device attribute
 * ::hipDeviceAttributeCanUseHostPointerForRegisteredMem, the memory
 * can also be accessed from the device using the host pointer \p p.
 * The device pointer returned by ::hipMemHostGetDevicePointer() may or may not
 * match the original host pointer \p ptr and depends on the devices visible to the
 * application. If all devices visible to the application have a non-zero value for the
 * device attribute, the device pointer returned by ::hipMemHostGetDevicePointer()
 * will match the original pointer \p ptr. If any device visible to the application
 * has a zero value for the device attribute, the device pointer returned by
 * ::hipMemHostGetDevicePointer() will not match the original host pointer \p ptr,
 * but it will be suitable for use on all devices provided Unified Virtual Addressing
 * is enabled. In such systems, it is valid to access the memory using either pointer
 * on devices that have a non-zero value for the device attribute. Note however that
 * such devices should access the memory using only of the two pointers and not both.
 *
 * The memory page-locked by this function must be unregistered with
 * ::hipHostUnregister().
 *
 * \param p        - Host pointer to memory to page-lock
 * \param bytesize - Size in bytes of the address range to page-lock
 * \param Flags    - Flags for allocation request
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorMemoryAllocation,
 * ::hipErrorHostMemoryAlreadyRegistered,
 * ::hipErrorNotPermitted,
 * ::hipErrorNotSupported
 * \notefnerr
 *
 * \sa
 * ::hipHostUnregister,
 * ::hipMemHostGetFlags,
 * ::hipMemHostGetDevicePointer,
 * ::hipHostRegister
 */
hipError_t CUDAAPI cuMemHostRegister(void *p, size_t bytesize, unsigned int Flags);

/**
 * \brief Unregisters a memory range that was registered with cuMemHostRegister.
 *
 * Unmaps the memory range whose base address is specified by \p p, and makes
 * it pageable again.
 *
 * The base address must be the same one specified to ::cuMemHostRegister().
 *
 * \param p - Host pointer to memory to unregister
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorMemoryAllocation,
 * ::hipErrorHostMemoryNotRegistered,
 * \notefnerr
 *
 * \sa
 * ::cuMemHostRegister,
 * ::hipHostUnregister
 */
hipError_t CUDAAPI hipHostUnregister(void *p);

/**
 * \brief Copies memory
 *
 * Copies data between two pointers.
 * \p dst and \p src are base pointers of the destination and source, respectively.
 * \p ByteCount specifies the number of bytes to copy.
 * Note that this function infers the type of the transfer (host to host, host to
 *   device, device to device, or device to host) from the pointer values.  This
 *   function is only allowed in contexts which support unified addressing.
 *
 * \param dst - Destination unified virtual address space pointer
 * \param src - Source unified virtual address space pointer
 * \param ByteCount - Size of memory copy in bytes
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_sync
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipMemcpy,
 * ::hipMemcpyToSymbol,
 * ::hipMemcpyFromSymbol
 */
hipError_t CUDAAPI hipMemcpy__(hipDeviceptr_t dst, hipDeviceptr_t src, size_t ByteCount);

/**
 * \brief Copies device memory between two contexts
 *
 * Copies from device memory in one context to device memory in another
 * context. \p dstDevice is the base device pointer of the destination memory
 * and \p dstContext is the destination context.  \p srcDevice is the base
 * device pointer of the source memory and \p srcContext is the source pointer.
 * \p ByteCount specifies the number of bytes to copy.
 *
 * \param dstDevice  - Destination device pointer
 * \param dstContext - Destination context
 * \param srcDevice  - Source device pointer
 * \param srcContext - Source context
 * \param ByteCount  - Size of memory copy in bytes
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_sync
 *
 * \sa ::cuMemcpyDtoD, ::hipMemcpy3DPeer__, ::cuMemcpyDtoDAsync, ::hipMemcpyPeerAsync__,
 * ::hipMemcpy3DPeerAsync__,
 * ::hipMemcpyPeer
 */
hipError_t CUDAAPI hipMemcpyPeer__(hipDeviceptr_t dstDevice, hipCtx_t dstContext, hipDeviceptr_t srcDevice, hipCtx_t srcContext, size_t ByteCount);

#endif /* __CUDA_API_VERSION >= 4000 */

#if __CUDA_API_VERSION >= 3020
/**
 * \brief Copies memory from Host to Device
 *
 * Copies from host memory to device memory. \p dstDevice and \p srcHost are
 * the base addresses of the destination and source, respectively. \p ByteCount
 * specifies the number of bytes to copy.
 *
 * \param dstDevice - Destination device pointer
 * \param srcHost   - Source host pointer
 * \param ByteCount - Size of memory copy in bytes
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_sync
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipMemcpy,
 * ::hipMemcpyToSymbol
 */
hipError_t CUDAAPI cuMemcpyHtoD(hipDeviceptr_t dstDevice, const void *srcHost, size_t ByteCount);

/**
 * \brief Copies memory from Device to Host
 *
 * Copies from device to host memory. \p dstHost and \p srcDevice specify the
 * base pointers of the destination and source, respectively. \p ByteCount
 * specifies the number of bytes to copy.
 *
 * \param dstHost   - Destination host pointer
 * \param srcDevice - Source device pointer
 * \param ByteCount - Size of memory copy in bytes
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_sync
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipMemcpy,
 * ::hipMemcpyFromSymbol
 */
hipError_t CUDAAPI cuMemcpyDtoH(void *dstHost, hipDeviceptr_t srcDevice, size_t ByteCount);

/**
 * \brief Copies memory from Device to Device
 *
 * Copies from device memory to device memory. \p dstDevice and \p srcDevice
 * are the base pointers of the destination and source, respectively.
 * \p ByteCount specifies the number of bytes to copy.
 *
 * \param dstDevice - Destination device pointer
 * \param srcDevice - Source device pointer
 * \param ByteCount - Size of memory copy in bytes
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_sync
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipMemcpy,
 * ::hipMemcpyToSymbol,
 * ::hipMemcpyFromSymbol
 */
hipError_t CUDAAPI cuMemcpyDtoD(hipDeviceptr_t dstDevice, hipDeviceptr_t srcDevice, size_t ByteCount);

/**
 * \brief Copies memory from Device to Array
 *
 * Copies from device memory to a 1D CUDA array. \p dstArray and \p dstOffset
 * specify the CUDA array handle and starting index of the destination data.
 * \p srcDevice specifies the base pointer of the source. \p ByteCount
 * specifies the number of bytes to copy.
 *
 * \param dstArray  - Destination array
 * \param dstOffset - Offset in bytes of destination array
 * \param srcDevice - Source device pointer
 * \param ByteCount - Size of memory copy in bytes
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_sync
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipMemcpyToArray
 */
hipError_t CUDAAPI hipMemcpyDtoA(hipArray * dstArray, size_t dstOffset, hipDeviceptr_t srcDevice, size_t ByteCount);

/**
 * \brief Copies memory from Array to Device
 *
 * Copies from one 1D CUDA array to device memory. \p dstDevice specifies the
 * base pointer of the destination and must be naturally aligned with the CUDA
 * array elements. \p srcArray and \p srcOffset specify the CUDA array handle
 * and the offset in bytes into the array where the copy is to begin.
 * \p ByteCount specifies the number of bytes to copy and must be evenly
 * divisible by the array element size.
 *
 * \param dstDevice - Destination device pointer
 * \param srcArray  - Source array
 * \param srcOffset - Offset in bytes of source array
 * \param ByteCount - Size of memory copy in bytes
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_sync
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::cudaMemcpyFromArray
 */
hipError_t CUDAAPI hipMemcpyAtoD(hipDeviceptr_t dstDevice, hipArray * srcArray, size_t srcOffset, size_t ByteCount);

/**
 * \brief Copies memory from Host to Array
 *
 * Copies from host memory to a 1D CUDA array. \p dstArray and \p dstOffset
 * specify the CUDA array handle and starting offset in bytes of the destination
 * data.  \p pSrc specifies the base address of the source. \p ByteCount specifies
 * the number of bytes to copy.
 *
 * \param dstArray  - Destination array
 * \param dstOffset - Offset in bytes of destination array
 * \param srcHost   - Source host pointer
 * \param ByteCount - Size of memory copy in bytes
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_sync
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipMemcpyToArray
 */
hipError_t CUDAAPI hipMemcpyHtoA(hipArray * dstArray, size_t dstOffset, const void *srcHost, size_t ByteCount);

/**
 * \brief Copies memory from Array to Host
 *
 * Copies from one 1D CUDA array to host memory. \p dstHost specifies the base
 * pointer of the destination. \p srcArray and \p srcOffset specify the CUDA
 * array handle and starting offset in bytes of the source data.
 * \p ByteCount specifies the number of bytes to copy.
 *
 * \param dstHost   - Destination device pointer
 * \param srcArray  - Source array
 * \param srcOffset - Offset in bytes of source array
 * \param ByteCount - Size of memory copy in bytes
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_sync
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::cudaMemcpyFromArray
 */
hipError_t CUDAAPI hipMemcpyAtoH(void *dstHost, hipArray * srcArray, size_t srcOffset, size_t ByteCount);

/**
 * \brief Copies memory from Array to Array
 *
 * Copies from one 1D CUDA array to another. \p dstArray and \p srcArray
 * specify the handles of the destination and source CUDA arrays for the copy,
 * respectively. \p dstOffset and \p srcOffset specify the destination and
 * source offsets in bytes into the CUDA arrays. \p ByteCount is the number of
 * bytes to be copied. The size of the elements in the CUDA arrays need not be
 * the same format, but the elements must be the same size; and count must be
 * evenly divisible by that size.
 *
 * \param dstArray  - Destination array
 * \param dstOffset - Offset in bytes of destination array
 * \param srcArray  - Source array
 * \param srcOffset - Offset in bytes of source array
 * \param ByteCount - Size of memory copy in bytes
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_sync
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipMemcpyArrayToArray
 */
hipError_t CUDAAPI hipMemcpyAtoA(hipArray * dstArray, size_t dstOffset, hipArray * srcArray, size_t srcOffset, size_t ByteCount);

/**
 * \brief Copies memory for 2D arrays
 *
 * Perform a 2D memory copy according to the parameters specified in \p pCopy.
 * The ::hip_Memcpy2D structure is defined as:
 *
 * \code
   typedef struct CUDA_MEMCPY2D_st {
      unsigned int srcXInBytes, srcY;
      hipMemType_t srcMemoryType;
          const void *srcHost;
          hipDeviceptr_t srcDevice;
          hipArray * srcArray;
          unsigned int srcPitch;

      unsigned int dstXInBytes, dstY;
      hipMemType_t dstMemoryType;
          void *dstHost;
          hipDeviceptr_t dstDevice;
          hipArray * dstArray;
          unsigned int dstPitch;

      unsigned int WidthInBytes;
      unsigned int Height;
   } hip_Memcpy2D;
 * \endcode
 * where:
 * - ::srcMemoryType and ::dstMemoryType specify the type of memory of the
 *   source and destination, respectively; ::hipMemType_t is defined as:
 *
 * \code
   typedef enum hipMemType_t {
      hipMemTypeHost = 0x01,
      hipMemTypeDevice = 0x02,
      hipMemTypeArray = 0x03,
      hipMemTypeUnified = 0x04
   } hipMemType_t;
 * \endcode
 *
 * \par
 * If ::srcMemoryType is ::hipMemTypeUnified, ::srcDevice and ::srcPitch
 *   specify the (unified virtual address space) base address of the source data
 *   and the bytes per row to apply.  ::srcArray is ignored.
 * This value may be used only if unified addressing is supported in the calling
 *   context.
 *
 * \par
 * If ::srcMemoryType is ::hipMemTypeHost, ::srcHost and ::srcPitch
 * specify the (host) base address of the source data and the bytes per row to
 * apply. ::srcArray is ignored.
 *
 * \par
 * If ::srcMemoryType is ::hipMemTypeDevice, ::srcDevice and ::srcPitch
 * specify the (device) base address of the source data and the bytes per row
 * to apply. ::srcArray is ignored.
 *
 * \par
 * If ::srcMemoryType is ::hipMemTypeArray, ::srcArray specifies the
 * handle of the source data. ::srcHost, ::srcDevice and ::srcPitch are
 * ignored.
 *
 * \par
 * If ::dstMemoryType is ::hipMemTypeHost, ::dstHost and ::dstPitch
 * specify the (host) base address of the destination data and the bytes per
 * row to apply. ::dstArray is ignored.
 *
 * \par
 * If ::dstMemoryType is ::hipMemTypeUnified, ::dstDevice and ::dstPitch
 *   specify the (unified virtual address space) base address of the source data
 *   and the bytes per row to apply.  ::dstArray is ignored.
 * This value may be used only if unified addressing is supported in the calling
 *   context.
 *
 * \par
 * If ::dstMemoryType is ::hipMemTypeDevice, ::dstDevice and ::dstPitch
 * specify the (device) base address of the destination data and the bytes per
 * row to apply. ::dstArray is ignored.
 *
 * \par
 * If ::dstMemoryType is ::hipMemTypeArray, ::dstArray specifies the
 * handle of the destination data. ::dstHost, ::dstDevice and ::dstPitch are
 * ignored.
 *
 * - ::srcXInBytes and ::srcY specify the base address of the source data for
 *   the copy.
 *
 * \par
 * For host pointers, the starting address is
 * \code
  void* Start = (void*)((char*)srcHost+srcY*srcPitch + srcXInBytes);
 * \endcode
 *
 * \par
 * For device pointers, the starting address is
 * \code
  hipDeviceptr_t Start = srcDevice+srcY*srcPitch+srcXInBytes;
 * \endcode
 *
 * \par
 * For CUDA arrays, ::srcXInBytes must be evenly divisible by the array
 * element size.
 *
 * - ::dstXInBytes and ::dstY specify the base address of the destination data
 *   for the copy.
 *
 * \par
 * For host pointers, the base address is
 * \code
  void* dstStart = (void*)((char*)dstHost+dstY*dstPitch + dstXInBytes);
 * \endcode
 *
 * \par
 * For device pointers, the starting address is
 * \code
  hipDeviceptr_t dstStart = dstDevice+dstY*dstPitch+dstXInBytes;
 * \endcode
 *
 * \par
 * For CUDA arrays, ::dstXInBytes must be evenly divisible by the array
 * element size.
 *
 * - ::WidthInBytes and ::Height specify the width (in bytes) and height of
 *   the 2D copy being performed.
 * - If specified, ::srcPitch must be greater than or equal to ::WidthInBytes +
 *   ::srcXInBytes, and ::dstPitch must be greater than or equal to
 *   ::WidthInBytes + dstXInBytes.
 *
 * \par
 * ::hipMemcpy2D__() returns an error if any pitch is greater than the maximum
 * allowed (::hipDeviceAttributeMaxPitch). ::hipMemAllocPitch__() passes back
 * pitches that always work with ::hipMemcpy2D__(). On intra-device memory copies
 * (device to device, CUDA array to device, CUDA array to CUDA array),
 * ::hipMemcpy2D__() may fail for pitches not computed by ::hipMemAllocPitch__().
 * ::hipMemcpy2DUnaligned() does not have this restriction, but may run
 * significantly slower in the cases where ::hipMemcpy2D__() would have returned
 * an error code.
 *
 * \param pCopy - Parameters for the memory copy
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_sync
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipMemcpy2D,
 * ::hipMemcpy2DToArray,
 * ::hipMemcpy2DFromArray
 */
hipError_t CUDAAPI hipMemcpy2D__(const hip_Memcpy2D *pCopy);

/**
 * \brief Copies memory for 2D arrays
 *
 * Perform a 2D memory copy according to the parameters specified in \p pCopy.
 * The ::hip_Memcpy2D structure is defined as:
 *
 * \code
   typedef struct CUDA_MEMCPY2D_st {
      unsigned int srcXInBytes, srcY;
      hipMemType_t srcMemoryType;
      const void *srcHost;
      hipDeviceptr_t srcDevice;
      hipArray * srcArray;
      unsigned int srcPitch;
      unsigned int dstXInBytes, dstY;
      hipMemType_t dstMemoryType;
      void *dstHost;
      hipDeviceptr_t dstDevice;
      hipArray * dstArray;
      unsigned int dstPitch;
      unsigned int WidthInBytes;
      unsigned int Height;
   } hip_Memcpy2D;
 * \endcode
 * where:
 * - ::srcMemoryType and ::dstMemoryType specify the type of memory of the
 *   source and destination, respectively; ::hipMemType_t is defined as:
 *
 * \code
   typedef enum hipMemType_t {
      hipMemTypeHost = 0x01,
      hipMemTypeDevice = 0x02,
      hipMemTypeArray = 0x03,
      hipMemTypeUnified = 0x04
   } hipMemType_t;
 * \endcode
 *
 * \par
 * If ::srcMemoryType is ::hipMemTypeUnified, ::srcDevice and ::srcPitch
 *   specify the (unified virtual address space) base address of the source data
 *   and the bytes per row to apply.  ::srcArray is ignored.
 * This value may be used only if unified addressing is supported in the calling
 *   context.
 *
 * \par
 * If ::srcMemoryType is ::hipMemTypeHost, ::srcHost and ::srcPitch
 * specify the (host) base address of the source data and the bytes per row to
 * apply. ::srcArray is ignored.
 *
 * \par
 * If ::srcMemoryType is ::hipMemTypeDevice, ::srcDevice and ::srcPitch
 * specify the (device) base address of the source data and the bytes per row
 * to apply. ::srcArray is ignored.
 *
 * \par
 * If ::srcMemoryType is ::hipMemTypeArray, ::srcArray specifies the
 * handle of the source data. ::srcHost, ::srcDevice and ::srcPitch are
 * ignored.
 *
 * \par
 * If ::dstMemoryType is ::hipMemTypeUnified, ::dstDevice and ::dstPitch
 *   specify the (unified virtual address space) base address of the source data
 *   and the bytes per row to apply.  ::dstArray is ignored.
 * This value may be used only if unified addressing is supported in the calling
 *   context.
 *
 * \par
 * If ::dstMemoryType is ::hipMemTypeHost, ::dstHost and ::dstPitch
 * specify the (host) base address of the destination data and the bytes per
 * row to apply. ::dstArray is ignored.
 *
 * \par
 * If ::dstMemoryType is ::hipMemTypeDevice, ::dstDevice and ::dstPitch
 * specify the (device) base address of the destination data and the bytes per
 * row to apply. ::dstArray is ignored.
 *
 * \par
 * If ::dstMemoryType is ::hipMemTypeArray, ::dstArray specifies the
 * handle of the destination data. ::dstHost, ::dstDevice and ::dstPitch are
 * ignored.
 *
 * - ::srcXInBytes and ::srcY specify the base address of the source data for
 *   the copy.
 *
 * \par
 * For host pointers, the starting address is
 * \code
  void* Start = (void*)((char*)srcHost+srcY*srcPitch + srcXInBytes);
 * \endcode
 *
 * \par
 * For device pointers, the starting address is
 * \code
  hipDeviceptr_t Start = srcDevice+srcY*srcPitch+srcXInBytes;
 * \endcode
 *
 * \par
 * For CUDA arrays, ::srcXInBytes must be evenly divisible by the array
 * element size.
 *
 * - ::dstXInBytes and ::dstY specify the base address of the destination data
 *   for the copy.
 *
 * \par
 * For host pointers, the base address is
 * \code
  void* dstStart = (void*)((char*)dstHost+dstY*dstPitch + dstXInBytes);
 * \endcode
 *
 * \par
 * For device pointers, the starting address is
 * \code
  hipDeviceptr_t dstStart = dstDevice+dstY*dstPitch+dstXInBytes;
 * \endcode
 *
 * \par
 * For CUDA arrays, ::dstXInBytes must be evenly divisible by the array
 * element size.
 *
 * - ::WidthInBytes and ::Height specify the width (in bytes) and height of
 *   the 2D copy being performed.
 * - If specified, ::srcPitch must be greater than or equal to ::WidthInBytes +
 *   ::srcXInBytes, and ::dstPitch must be greater than or equal to
 *   ::WidthInBytes + dstXInBytes.
 *
 * \par
 * ::hipMemcpy2D__() returns an error if any pitch is greater than the maximum
 * allowed (::hipDeviceAttributeMaxPitch). ::hipMemAllocPitch__() passes back
 * pitches that always work with ::hipMemcpy2D__(). On intra-device memory copies
 * (device to device, CUDA array to device, CUDA array to CUDA array),
 * ::hipMemcpy2D__() may fail for pitches not computed by ::hipMemAllocPitch__().
 * ::hipMemcpy2DUnaligned() does not have this restriction, but may run
 * significantly slower in the cases where ::hipMemcpy2D__() would have returned
 * an error code.
 *
 * \param pCopy - Parameters for the memory copy
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_sync
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipMemcpy2D,
 * ::hipMemcpy2DToArray,
 * ::hipMemcpy2DFromArray
 */
hipError_t CUDAAPI hipMemcpy2DUnaligned(const hip_Memcpy2D *pCopy);

/**
 * \brief Copies memory for 3D arrays
 *
 * Perform a 3D memory copy according to the parameters specified in
 * \p pCopy. The ::HIP_MEMCPY3D structure is defined as:
 *
 * \code
        typedef struct CUDA_MEMCPY3D_st {

            unsigned int srcXInBytes, srcY, srcZ;
            unsigned int srcLOD;
            hipMemType_t srcMemoryType;
                const void *srcHost;
                hipDeviceptr_t srcDevice;
                hipArray * srcArray;
                unsigned int srcPitch;  // ignored when src is array
                unsigned int srcHeight; // ignored when src is array; may be 0 if Depth==1

            unsigned int dstXInBytes, dstY, dstZ;
            unsigned int dstLOD;
            hipMemType_t dstMemoryType;
                void *dstHost;
                hipDeviceptr_t dstDevice;
                hipArray * dstArray;
                unsigned int dstPitch;  // ignored when dst is array
                unsigned int dstHeight; // ignored when dst is array; may be 0 if Depth==1

            unsigned int WidthInBytes;
            unsigned int Height;
            unsigned int Depth;
        } HIP_MEMCPY3D;
 * \endcode
 * where:
 * - ::srcMemoryType and ::dstMemoryType specify the type of memory of the
 *   source and destination, respectively; ::hipMemType_t is defined as:
 *
 * \code
   typedef enum hipMemType_t {
      hipMemTypeHost = 0x01,
      hipMemTypeDevice = 0x02,
      hipMemTypeArray = 0x03,
      hipMemTypeUnified = 0x04
   } hipMemType_t;
 * \endcode
 *
 * \par
 * If ::srcMemoryType is ::hipMemTypeUnified, ::srcDevice and ::srcPitch
 *   specify the (unified virtual address space) base address of the source data
 *   and the bytes per row to apply.  ::srcArray is ignored.
 * This value may be used only if unified addressing is supported in the calling
 *   context.
 *
 * \par
 * If ::srcMemoryType is ::hipMemTypeHost, ::srcHost, ::srcPitch and
 * ::srcHeight specify the (host) base address of the source data, the bytes
 * per row, and the height of each 2D slice of the 3D array. ::srcArray is
 * ignored.
 *
 * \par
 * If ::srcMemoryType is ::hipMemTypeDevice, ::srcDevice, ::srcPitch and
 * ::srcHeight specify the (device) base address of the source data, the bytes
 * per row, and the height of each 2D slice of the 3D array. ::srcArray is
 * ignored.
 *
 * \par
 * If ::srcMemoryType is ::hipMemTypeArray, ::srcArray specifies the
 * handle of the source data. ::srcHost, ::srcDevice, ::srcPitch and
 * ::srcHeight are ignored.
 *
 * \par
 * If ::dstMemoryType is ::hipMemTypeUnified, ::dstDevice and ::dstPitch
 *   specify the (unified virtual address space) base address of the source data
 *   and the bytes per row to apply.  ::dstArray is ignored.
 * This value may be used only if unified addressing is supported in the calling
 *   context.
 *
 * \par
 * If ::dstMemoryType is ::hipMemTypeHost, ::dstHost and ::dstPitch
 * specify the (host) base address of the destination data, the bytes per row,
 * and the height of each 2D slice of the 3D array. ::dstArray is ignored.
 *
 * \par
 * If ::dstMemoryType is ::hipMemTypeDevice, ::dstDevice and ::dstPitch
 * specify the (device) base address of the destination data, the bytes per
 * row, and the height of each 2D slice of the 3D array. ::dstArray is ignored.
 *
 * \par
 * If ::dstMemoryType is ::hipMemTypeArray, ::dstArray specifies the
 * handle of the destination data. ::dstHost, ::dstDevice, ::dstPitch and
 * ::dstHeight are ignored.
 *
 * - ::srcXInBytes, ::srcY and ::srcZ specify the base address of the source
 *   data for the copy.
 *
 * \par
 * For host pointers, the starting address is
 * \code
  void* Start = (void*)((char*)srcHost+(srcZ*srcHeight+srcY)*srcPitch + srcXInBytes);
 * \endcode
 *
 * \par
 * For device pointers, the starting address is
 * \code
  hipDeviceptr_t Start = srcDevice+(srcZ*srcHeight+srcY)*srcPitch+srcXInBytes;
 * \endcode
 *
 * \par
 * For CUDA arrays, ::srcXInBytes must be evenly divisible by the array
 * element size.
 *
 * - dstXInBytes, ::dstY and ::dstZ specify the base address of the
 *   destination data for the copy.
 *
 * \par
 * For host pointers, the base address is
 * \code
  void* dstStart = (void*)((char*)dstHost+(dstZ*dstHeight+dstY)*dstPitch + dstXInBytes);
 * \endcode
 *
 * \par
 * For device pointers, the starting address is
 * \code
  hipDeviceptr_t dstStart = dstDevice+(dstZ*dstHeight+dstY)*dstPitch+dstXInBytes;
 * \endcode
 *
 * \par
 * For CUDA arrays, ::dstXInBytes must be evenly divisible by the array
 * element size.
 *
 * - ::WidthInBytes, ::Height and ::Depth specify the width (in bytes), height
 *   and depth of the 3D copy being performed.
 * - If specified, ::srcPitch must be greater than or equal to ::WidthInBytes +
 *   ::srcXInBytes, and ::dstPitch must be greater than or equal to
 *   ::WidthInBytes + dstXInBytes.
 * - If specified, ::srcHeight must be greater than or equal to ::Height +
 *   ::srcY, and ::dstHeight must be greater than or equal to ::Height + ::dstY.
 *
 * \par
 * ::hipMemcpy3D__() returns an error if any pitch is greater than the maximum
 * allowed (::hipDeviceAttributeMaxPitch).
 *
 * The ::srcLOD and ::dstLOD members of the ::HIP_MEMCPY3D structure must be
 * set to 0.
 *
 * \param pCopy - Parameters for the memory copy
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_sync
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipMemcpy3D
 */
hipError_t CUDAAPI hipMemcpy3D__(const HIP_MEMCPY3D *pCopy);
#endif /* __CUDA_API_VERSION >= 3020 */

#if __CUDA_API_VERSION >= 4000
/**
 * \brief Copies memory between contexts
 *
 * Perform a 3D memory copy according to the parameters specified in
 * \p pCopy.  See the definition of the ::HIP_MEMCPY3D_PEER structure
 * for documentation of its parameters.
 *
 * \param pCopy - Parameters for the memory copy
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_sync
 *
 * \sa ::cuMemcpyDtoD, ::hipMemcpyPeer__, ::cuMemcpyDtoDAsync, ::hipMemcpyPeerAsync__,
 * ::hipMemcpy3DPeerAsync__,
 * ::hipMemcpy3DPeer
 */
hipError_t CUDAAPI hipMemcpy3DPeer__(const HIP_MEMCPY3D_PEER *pCopy);

/**
 * \brief Copies memory asynchronously
 *
 * Copies data between two pointers.
 * \p dst and \p src are base pointers of the destination and source, respectively.
 * \p ByteCount specifies the number of bytes to copy.
 * Note that this function infers the type of the transfer (host to host, host to
 *   device, device to device, or device to host) from the pointer values.  This
 *   function is only allowed in contexts which support unified addressing.
 *
 * \param dst       - Destination unified virtual address space pointer
 * \param src       - Source unified virtual address space pointer
 * \param ByteCount - Size of memory copy in bytes
 * \param hStream   - Stream identifier
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidResourceHandle
 * \notefnerr
 * \note_async
 * \note_null_stream
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::hipMemsetD2D8Async,
 * ::cuMemsetD2D16, ::hipMemsetD2D16Async, ::cuMemsetD2D32, ::hipMemsetD2D32Async,
 * ::cuMemsetD8, ::hipMemsetD8Async, ::cuMemsetD16, ::hipMemsetD16Async,
 * ::cuMemsetD32, ::hipMemsetAsync,
 * ::hipMemcpyAsync,
 * ::hipMemcpyToSymbolAsync,
 * ::hipMemcpyFromSymbolAsync
 */
hipError_t CUDAAPI hipMemcpyAsync__(hipDeviceptr_t dst, hipDeviceptr_t src, size_t ByteCount, hipStream_t hStream);

/**
 * \brief Copies device memory between two contexts asynchronously.
 *
 * Copies from device memory in one context to device memory in another
 * context. \p dstDevice is the base device pointer of the destination memory
 * and \p dstContext is the destination context.  \p srcDevice is the base
 * device pointer of the source memory and \p srcContext is the source pointer.
 * \p ByteCount specifies the number of bytes to copy.
 *
 * \param dstDevice  - Destination device pointer
 * \param dstContext - Destination context
 * \param srcDevice  - Source device pointer
 * \param srcContext - Source context
 * \param ByteCount  - Size of memory copy in bytes
 * \param hStream    - Stream identifier
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidResourceHandle
 * \notefnerr
 * \note_async
 * \note_null_stream
 *
 * \sa ::cuMemcpyDtoD, ::hipMemcpyPeer__, ::hipMemcpy3DPeer__, ::cuMemcpyDtoDAsync,
 * ::hipMemcpy3DPeerAsync__,
 * ::hipMemcpyPeerAsync
 */
hipError_t CUDAAPI hipMemcpyPeerAsync__(hipDeviceptr_t dstDevice, hipCtx_t dstContext, hipDeviceptr_t srcDevice, hipCtx_t srcContext, size_t ByteCount, hipStream_t hStream);
#endif /* __CUDA_API_VERSION >= 4000 */

#if __CUDA_API_VERSION >= 3020
/**
 * \brief Copies memory from Host to Device
 *
 * Copies from host memory to device memory. \p dstDevice and \p srcHost are
 * the base addresses of the destination and source, respectively. \p ByteCount
 * specifies the number of bytes to copy.
 *
 * \param dstDevice - Destination device pointer
 * \param srcHost   - Source host pointer
 * \param ByteCount - Size of memory copy in bytes
 * \param hStream   - Stream identifier
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidResourceHandle
 * \notefnerr
 * \note_async
 * \note_null_stream
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::hipMemsetD2D8Async,
 * ::cuMemsetD2D16, ::hipMemsetD2D16Async, ::cuMemsetD2D32, ::hipMemsetD2D32Async,
 * ::cuMemsetD8, ::hipMemsetD8Async, ::cuMemsetD16, ::hipMemsetD16Async,
 * ::cuMemsetD32, ::hipMemsetAsync,
 * ::hipMemcpyAsync,
 * ::hipMemcpyToSymbolAsync
 */
hipError_t CUDAAPI cuMemcpyHtoDAsync(hipDeviceptr_t dstDevice, const void *srcHost, size_t ByteCount, hipStream_t hStream);

/**
 * \brief Copies memory from Device to Host
 *
 * Copies from device to host memory. \p dstHost and \p srcDevice specify the
 * base pointers of the destination and source, respectively. \p ByteCount
 * specifies the number of bytes to copy.
 *
 * \param dstHost   - Destination host pointer
 * \param srcDevice - Source device pointer
 * \param ByteCount - Size of memory copy in bytes
 * \param hStream   - Stream identifier
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidResourceHandle
 * \notefnerr
 * \note_async
 * \note_null_stream
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::hipMemsetD2D8Async,
 * ::cuMemsetD2D16, ::hipMemsetD2D16Async, ::cuMemsetD2D32, ::hipMemsetD2D32Async,
 * ::cuMemsetD8, ::hipMemsetD8Async, ::cuMemsetD16, ::hipMemsetD16Async,
 * ::cuMemsetD32, ::hipMemsetAsync,
 * ::hipMemcpyAsync,
 * ::hipMemcpyFromSymbolAsync
 */
hipError_t CUDAAPI cuMemcpyDtoHAsync(void *dstHost, hipDeviceptr_t srcDevice, size_t ByteCount, hipStream_t hStream);

/**
 * \brief Copies memory from Device to Device
 *
 * Copies from device memory to device memory. \p dstDevice and \p srcDevice
 * are the base pointers of the destination and source, respectively.
 * \p ByteCount specifies the number of bytes to copy.
 *
 * \param dstDevice - Destination device pointer
 * \param srcDevice - Source device pointer
 * \param ByteCount - Size of memory copy in bytes
 * \param hStream   - Stream identifier
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidResourceHandle
 * \notefnerr
 * \note_async
 * \note_null_stream
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::hipMemsetD2D8Async,
 * ::cuMemsetD2D16, ::hipMemsetD2D16Async, ::cuMemsetD2D32, ::hipMemsetD2D32Async,
 * ::cuMemsetD8, ::hipMemsetD8Async, ::cuMemsetD16, ::hipMemsetD16Async,
 * ::cuMemsetD32, ::hipMemsetAsync,
 * ::hipMemcpyAsync,
 * ::hipMemcpyToSymbolAsync,
 * ::hipMemcpyFromSymbolAsync
 */
hipError_t CUDAAPI cuMemcpyDtoDAsync(hipDeviceptr_t dstDevice, hipDeviceptr_t srcDevice, size_t ByteCount, hipStream_t hStream);

/**
 * \brief Copies memory from Host to Array
 *
 * Copies from host memory to a 1D CUDA array. \p dstArray and \p dstOffset
 * specify the CUDA array handle and starting offset in bytes of the
 * destination data. \p srcHost specifies the base address of the source.
 * \p ByteCount specifies the number of bytes to copy.
 *
 * \param dstArray  - Destination array
 * \param dstOffset - Offset in bytes of destination array
 * \param srcHost   - Source host pointer
 * \param ByteCount - Size of memory copy in bytes
 * \param hStream   - Stream identifier
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidResourceHandle
 * \notefnerr
 * \note_async
 * \note_null_stream
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::hipMemsetD2D8Async,
 * ::cuMemsetD2D16, ::hipMemsetD2D16Async, ::cuMemsetD2D32, ::hipMemsetD2D32Async,
 * ::cuMemsetD8, ::hipMemsetD8Async, ::cuMemsetD16, ::hipMemsetD16Async,
 * ::cuMemsetD32, ::hipMemsetAsync,
 * ::cudaMemcpyToArrayAsync
 */
hipError_t CUDAAPI hipMemcpyHtoAAsync(hipArray * dstArray, size_t dstOffset, const void *srcHost, size_t ByteCount, hipStream_t hStream);

/**
 * \brief Copies memory from Array to Host
 *
 * Copies from one 1D CUDA array to host memory. \p dstHost specifies the base
 * pointer of the destination. \p srcArray and \p srcOffset specify the CUDA
 * array handle and starting offset in bytes of the source data.
 * \p ByteCount specifies the number of bytes to copy.
 *
 * \param dstHost   - Destination pointer
 * \param srcArray  - Source array
 * \param srcOffset - Offset in bytes of source array
 * \param ByteCount - Size of memory copy in bytes
 * \param hStream   - Stream identifier
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidResourceHandle
 * \notefnerr
 * \note_async
 * \note_null_stream
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::hipMemsetD2D8Async,
 * ::cuMemsetD2D16, ::hipMemsetD2D16Async, ::cuMemsetD2D32, ::hipMemsetD2D32Async,
 * ::cuMemsetD8, ::hipMemsetD8Async, ::cuMemsetD16, ::hipMemsetD16Async,
 * ::cuMemsetD32, ::hipMemsetAsync,
 * ::hipMemcpyFromArrayAsync
 */
hipError_t CUDAAPI hipMemcpyAtoHAsync(void *dstHost, hipArray * srcArray, size_t srcOffset, size_t ByteCount, hipStream_t hStream);

/**
 * \brief Copies memory for 2D arrays
 *
 * Perform a 2D memory copy according to the parameters specified in \p pCopy.
 * The ::hip_Memcpy2D structure is defined as:
 *
 * \code
   typedef struct CUDA_MEMCPY2D_st {
      unsigned int srcXInBytes, srcY;
      hipMemType_t srcMemoryType;
      const void *srcHost;
      hipDeviceptr_t srcDevice;
      hipArray * srcArray;
      unsigned int srcPitch;
      unsigned int dstXInBytes, dstY;
      hipMemType_t dstMemoryType;
      void *dstHost;
      hipDeviceptr_t dstDevice;
      hipArray * dstArray;
      unsigned int dstPitch;
      unsigned int WidthInBytes;
      unsigned int Height;
   } hip_Memcpy2D;
 * \endcode
 * where:
 * - ::srcMemoryType and ::dstMemoryType specify the type of memory of the
 *   source and destination, respectively; ::hipMemType_t is defined as:
 *
 * \code
   typedef enum hipMemType_t {
      hipMemTypeHost = 0x01,
      hipMemTypeDevice = 0x02,
      hipMemTypeArray = 0x03,
      hipMemTypeUnified = 0x04
   } hipMemType_t;
 * \endcode
 *
 * \par
 * If ::srcMemoryType is ::hipMemTypeHost, ::srcHost and ::srcPitch
 * specify the (host) base address of the source data and the bytes per row to
 * apply. ::srcArray is ignored.
 *
 * \par
 * If ::srcMemoryType is ::hipMemTypeUnified, ::srcDevice and ::srcPitch
 *   specify the (unified virtual address space) base address of the source data
 *   and the bytes per row to apply.  ::srcArray is ignored.
 * This value may be used only if unified addressing is supported in the calling
 *   context.
 *
 * \par
 * If ::srcMemoryType is ::hipMemTypeDevice, ::srcDevice and ::srcPitch
 * specify the (device) base address of the source data and the bytes per row
 * to apply. ::srcArray is ignored.
 *
 * \par
 * If ::srcMemoryType is ::hipMemTypeArray, ::srcArray specifies the
 * handle of the source data. ::srcHost, ::srcDevice and ::srcPitch are
 * ignored.
 *
 * \par
 * If ::dstMemoryType is ::hipMemTypeUnified, ::dstDevice and ::dstPitch
 *   specify the (unified virtual address space) base address of the source data
 *   and the bytes per row to apply.  ::dstArray is ignored.
 * This value may be used only if unified addressing is supported in the calling
 *   context.
 *
 * \par
 * If ::dstMemoryType is ::hipMemTypeHost, ::dstHost and ::dstPitch
 * specify the (host) base address of the destination data and the bytes per
 * row to apply. ::dstArray is ignored.
 *
 * \par
 * If ::dstMemoryType is ::hipMemTypeDevice, ::dstDevice and ::dstPitch
 * specify the (device) base address of the destination data and the bytes per
 * row to apply. ::dstArray is ignored.
 *
 * \par
 * If ::dstMemoryType is ::hipMemTypeArray, ::dstArray specifies the
 * handle of the destination data. ::dstHost, ::dstDevice and ::dstPitch are
 * ignored.
 *
 * - ::srcXInBytes and ::srcY specify the base address of the source data for
 *   the copy.
 *
 * \par
 * For host pointers, the starting address is
 * \code
  void* Start = (void*)((char*)srcHost+srcY*srcPitch + srcXInBytes);
 * \endcode
 *
 * \par
 * For device pointers, the starting address is
 * \code
  hipDeviceptr_t Start = srcDevice+srcY*srcPitch+srcXInBytes;
 * \endcode
 *
 * \par
 * For CUDA arrays, ::srcXInBytes must be evenly divisible by the array
 * element size.
 *
 * - ::dstXInBytes and ::dstY specify the base address of the destination data
 *   for the copy.
 *
 * \par
 * For host pointers, the base address is
 * \code
  void* dstStart = (void*)((char*)dstHost+dstY*dstPitch + dstXInBytes);
 * \endcode
 *
 * \par
 * For device pointers, the starting address is
 * \code
  hipDeviceptr_t dstStart = dstDevice+dstY*dstPitch+dstXInBytes;
 * \endcode
 *
 * \par
 * For CUDA arrays, ::dstXInBytes must be evenly divisible by the array
 * element size.
 *
 * - ::WidthInBytes and ::Height specify the width (in bytes) and height of
 *   the 2D copy being performed.
 * - If specified, ::srcPitch must be greater than or equal to ::WidthInBytes +
 *   ::srcXInBytes, and ::dstPitch must be greater than or equal to
 *   ::WidthInBytes + dstXInBytes.
 * - If specified, ::srcPitch must be greater than or equal to ::WidthInBytes +
 *   ::srcXInBytes, and ::dstPitch must be greater than or equal to
 *   ::WidthInBytes + dstXInBytes.
 * - If specified, ::srcHeight must be greater than or equal to ::Height +
 *   ::srcY, and ::dstHeight must be greater than or equal to ::Height + ::dstY.
 *
 * \par
 * ::hipMemcpy2DAsync__() returns an error if any pitch is greater than the maximum
 * allowed (::hipDeviceAttributeMaxPitch). ::hipMemAllocPitch__() passes back
 * pitches that always work with ::hipMemcpy2D__(). On intra-device memory copies
 * (device to device, CUDA array to device, CUDA array to CUDA array),
 * ::hipMemcpy2DAsync__() may fail for pitches not computed by ::hipMemAllocPitch__().
 *
 * \param pCopy   - Parameters for the memory copy
 * \param hStream - Stream identifier
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidResourceHandle
 * \notefnerr
 * \note_async
 * \note_null_stream
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::hipMemsetD2D8Async,
 * ::cuMemsetD2D16, ::hipMemsetD2D16Async, ::cuMemsetD2D32, ::hipMemsetD2D32Async,
 * ::cuMemsetD8, ::hipMemsetD8Async, ::cuMemsetD16, ::hipMemsetD16Async,
 * ::cuMemsetD32, ::hipMemsetAsync,
 * ::hipMemcpy2DAsync,
 * ::hipMemcpy2DToArrayAsync,
 * ::hipMemcpy2DFromArrayAsync
 */
hipError_t CUDAAPI hipMemcpy2DAsync__(const hip_Memcpy2D *pCopy, hipStream_t hStream);

/**
 * \brief Copies memory for 3D arrays
 *
 * Perform a 3D memory copy according to the parameters specified in
 * \p pCopy. The ::HIP_MEMCPY3D structure is defined as:
 *
 * \code
        typedef struct CUDA_MEMCPY3D_st {

            unsigned int srcXInBytes, srcY, srcZ;
            unsigned int srcLOD;
            hipMemType_t srcMemoryType;
                const void *srcHost;
                hipDeviceptr_t srcDevice;
                hipArray * srcArray;
                unsigned int srcPitch;  // ignored when src is array
                unsigned int srcHeight; // ignored when src is array; may be 0 if Depth==1

            unsigned int dstXInBytes, dstY, dstZ;
            unsigned int dstLOD;
            hipMemType_t dstMemoryType;
                void *dstHost;
                hipDeviceptr_t dstDevice;
                hipArray * dstArray;
                unsigned int dstPitch;  // ignored when dst is array
                unsigned int dstHeight; // ignored when dst is array; may be 0 if Depth==1

            unsigned int WidthInBytes;
            unsigned int Height;
            unsigned int Depth;
        } HIP_MEMCPY3D;
 * \endcode
 * where:
 * - ::srcMemoryType and ::dstMemoryType specify the type of memory of the
 *   source and destination, respectively; ::hipMemType_t is defined as:
 *
 * \code
   typedef enum hipMemType_t {
      hipMemTypeHost = 0x01,
      hipMemTypeDevice = 0x02,
      hipMemTypeArray = 0x03,
      hipMemTypeUnified = 0x04
   } hipMemType_t;
 * \endcode
 *
 * \par
 * If ::srcMemoryType is ::hipMemTypeUnified, ::srcDevice and ::srcPitch
 *   specify the (unified virtual address space) base address of the source data
 *   and the bytes per row to apply.  ::srcArray is ignored.
 * This value may be used only if unified addressing is supported in the calling
 *   context.
 *
 * \par
 * If ::srcMemoryType is ::hipMemTypeHost, ::srcHost, ::srcPitch and
 * ::srcHeight specify the (host) base address of the source data, the bytes
 * per row, and the height of each 2D slice of the 3D array. ::srcArray is
 * ignored.
 *
 * \par
 * If ::srcMemoryType is ::hipMemTypeDevice, ::srcDevice, ::srcPitch and
 * ::srcHeight specify the (device) base address of the source data, the bytes
 * per row, and the height of each 2D slice of the 3D array. ::srcArray is
 * ignored.
 *
 * \par
 * If ::srcMemoryType is ::hipMemTypeArray, ::srcArray specifies the
 * handle of the source data. ::srcHost, ::srcDevice, ::srcPitch and
 * ::srcHeight are ignored.
 *
 * \par
 * If ::dstMemoryType is ::hipMemTypeUnified, ::dstDevice and ::dstPitch
 *   specify the (unified virtual address space) base address of the source data
 *   and the bytes per row to apply.  ::dstArray is ignored.
 * This value may be used only if unified addressing is supported in the calling
 *   context.
 *
 * \par
 * If ::dstMemoryType is ::hipMemTypeHost, ::dstHost and ::dstPitch
 * specify the (host) base address of the destination data, the bytes per row,
 * and the height of each 2D slice of the 3D array. ::dstArray is ignored.
 *
 * \par
 * If ::dstMemoryType is ::hipMemTypeDevice, ::dstDevice and ::dstPitch
 * specify the (device) base address of the destination data, the bytes per
 * row, and the height of each 2D slice of the 3D array. ::dstArray is ignored.
 *
 * \par
 * If ::dstMemoryType is ::hipMemTypeArray, ::dstArray specifies the
 * handle of the destination data. ::dstHost, ::dstDevice, ::dstPitch and
 * ::dstHeight are ignored.
 *
 * - ::srcXInBytes, ::srcY and ::srcZ specify the base address of the source
 *   data for the copy.
 *
 * \par
 * For host pointers, the starting address is
 * \code
  void* Start = (void*)((char*)srcHost+(srcZ*srcHeight+srcY)*srcPitch + srcXInBytes);
 * \endcode
 *
 * \par
 * For device pointers, the starting address is
 * \code
  hipDeviceptr_t Start = srcDevice+(srcZ*srcHeight+srcY)*srcPitch+srcXInBytes;
 * \endcode
 *
 * \par
 * For CUDA arrays, ::srcXInBytes must be evenly divisible by the array
 * element size.
 *
 * - dstXInBytes, ::dstY and ::dstZ specify the base address of the
 *   destination data for the copy.
 *
 * \par
 * For host pointers, the base address is
 * \code
  void* dstStart = (void*)((char*)dstHost+(dstZ*dstHeight+dstY)*dstPitch + dstXInBytes);
 * \endcode
 *
 * \par
 * For device pointers, the starting address is
 * \code
  hipDeviceptr_t dstStart = dstDevice+(dstZ*dstHeight+dstY)*dstPitch+dstXInBytes;
 * \endcode
 *
 * \par
 * For CUDA arrays, ::dstXInBytes must be evenly divisible by the array
 * element size.
 *
 * - ::WidthInBytes, ::Height and ::Depth specify the width (in bytes), height
 *   and depth of the 3D copy being performed.
 * - If specified, ::srcPitch must be greater than or equal to ::WidthInBytes +
 *   ::srcXInBytes, and ::dstPitch must be greater than or equal to
 *   ::WidthInBytes + dstXInBytes.
 * - If specified, ::srcHeight must be greater than or equal to ::Height +
 *   ::srcY, and ::dstHeight must be greater than or equal to ::Height + ::dstY.
 *
 * \par
 * ::hipMemcpy3DAsync__() returns an error if any pitch is greater than the maximum
 * allowed (::hipDeviceAttributeMaxPitch).
 *
 * The ::srcLOD and ::dstLOD members of the ::HIP_MEMCPY3D structure must be
 * set to 0.
 *
 * \param pCopy - Parameters for the memory copy
 * \param hStream - Stream identifier
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidResourceHandle
 * \notefnerr
 * \note_async
 * \note_null_stream
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::hipMemsetD2D8Async,
 * ::cuMemsetD2D16, ::hipMemsetD2D16Async, ::cuMemsetD2D32, ::hipMemsetD2D32Async,
 * ::cuMemsetD8, ::hipMemsetD8Async, ::cuMemsetD16, ::hipMemsetD16Async,
 * ::cuMemsetD32, ::hipMemsetAsync,
 * ::hipMemcpy3DAsync
 */
hipError_t CUDAAPI hipMemcpy3DAsync__(const HIP_MEMCPY3D *pCopy, hipStream_t hStream);
#endif /* __CUDA_API_VERSION >= 3020 */

#if __CUDA_API_VERSION >= 4000
/**
 * \brief Copies memory between contexts asynchronously.
 *
 * Perform a 3D memory copy according to the parameters specified in
 * \p pCopy.  See the definition of the ::HIP_MEMCPY3D_PEER structure
 * for documentation of its parameters.
 *
 * \param pCopy - Parameters for the memory copy
 * \param hStream - Stream identifier
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_async
 * \note_null_stream
 *
 * \sa ::cuMemcpyDtoD, ::hipMemcpyPeer__, ::cuMemcpyDtoDAsync, ::hipMemcpyPeerAsync__,
 * ::hipMemcpy3DPeerAsync__,
 * ::hipMemcpy3DPeerAsync
 */
hipError_t CUDAAPI hipMemcpy3DPeerAsync__(const HIP_MEMCPY3D_PEER *pCopy, hipStream_t hStream);
#endif /* __CUDA_API_VERSION >= 4000 */

#if __CUDA_API_VERSION >= 3020
/**
 * \brief Initializes device memory
 *
 * Sets the memory range of \p N 8-bit values to the specified value
 * \p uc.
 *
 * \param dstDevice - Destination device pointer
 * \param uc        - Value to set
 * \param N         - Number of elements
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_memset
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::hipMemsetD2D8Async,
 * ::cuMemsetD2D16, ::hipMemsetD2D16Async, ::cuMemsetD2D32, ::hipMemsetD2D32Async,
 * ::hipMemsetD8Async, ::cuMemsetD16, ::hipMemsetD16Async,
 * ::cuMemsetD32, ::hipMemsetAsync,
 * ::hipMemset
 */
hipError_t CUDAAPI cuMemsetD8(hipDeviceptr_t dstDevice, unsigned char uc, size_t N);

/**
 * \brief Initializes device memory
 *
 * Sets the memory range of \p N 16-bit values to the specified value
 * \p us. The \p dstDevice pointer must be two byte aligned.
 *
 * \param dstDevice - Destination device pointer
 * \param us        - Value to set
 * \param N         - Number of elements
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_memset
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::hipMemsetD2D8Async,
 * ::cuMemsetD2D16, ::hipMemsetD2D16Async, ::cuMemsetD2D32, ::hipMemsetD2D32Async,
 * ::cuMemsetD8, ::hipMemsetD8Async, ::hipMemsetD16Async,
 * ::cuMemsetD32, ::hipMemsetAsync,
 * ::hipMemset
 */
hipError_t CUDAAPI cuMemsetD16(hipDeviceptr_t dstDevice, unsigned short us, size_t N);

/**
 * \brief Initializes device memory
 *
 * Sets the memory range of \p N 32-bit values to the specified value
 * \p ui. The \p dstDevice pointer must be four byte aligned.
 *
 * \param dstDevice - Destination device pointer
 * \param ui        - Value to set
 * \param N         - Number of elements
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_memset
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::hipMemsetD2D8Async,
 * ::cuMemsetD2D16, ::hipMemsetD2D16Async, ::cuMemsetD2D32, ::hipMemsetD2D32Async,
 * ::cuMemsetD8, ::hipMemsetD8Async, ::cuMemsetD16, ::hipMemsetD16Async,
 * ::hipMemsetAsync,
 * ::hipMemset
 */
hipError_t CUDAAPI cuMemsetD32(hipDeviceptr_t dstDevice, unsigned int ui, size_t N);

/**
 * \brief Initializes device memory
 *
 * Sets the 2D memory range of \p Width 8-bit values to the specified value
 * \p uc. \p Height specifies the number of rows to set, and \p dstPitch
 * specifies the number of bytes between each row. This function performs
 * fastest when the pitch is one that has been passed back by
 * ::hipMemAllocPitch__().
 *
 * \param dstDevice - Destination device pointer
 * \param dstPitch  - Pitch of destination device pointer
 * \param uc        - Value to set
 * \param Width     - Width of row
 * \param Height    - Number of rows
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_memset
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::hipMemsetD2D8Async,
 * ::cuMemsetD2D16, ::hipMemsetD2D16Async, ::cuMemsetD2D32, ::hipMemsetD2D32Async,
 * ::cuMemsetD8, ::hipMemsetD8Async, ::cuMemsetD16, ::hipMemsetD16Async,
 * ::cuMemsetD32, ::hipMemsetAsync,
 * ::hipMemset2D
 */
hipError_t CUDAAPI cuMemsetD2D8(hipDeviceptr_t dstDevice, size_t dstPitch, unsigned char uc, size_t Width, size_t Height);

/**
 * \brief Initializes device memory
 *
 * Sets the 2D memory range of \p Width 16-bit values to the specified value
 * \p us. \p Height specifies the number of rows to set, and \p dstPitch
 * specifies the number of bytes between each row. The \p dstDevice pointer
 * and \p dstPitch offset must be two byte aligned. This function performs
 * fastest when the pitch is one that has been passed back by
 * ::hipMemAllocPitch__().
 *
 * \param dstDevice - Destination device pointer
 * \param dstPitch  - Pitch of destination device pointer
 * \param us        - Value to set
 * \param Width     - Width of row
 * \param Height    - Number of rows
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_memset
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::hipMemsetD2D8Async,
 * ::hipMemsetD2D16Async, ::cuMemsetD2D32, ::hipMemsetD2D32Async,
 * ::cuMemsetD8, ::hipMemsetD8Async, ::cuMemsetD16, ::hipMemsetD16Async,
 * ::cuMemsetD32, ::hipMemsetAsync,
 * ::hipMemset2D
 */
hipError_t CUDAAPI cuMemsetD2D16(hipDeviceptr_t dstDevice, size_t dstPitch, unsigned short us, size_t Width, size_t Height);

/**
 * \brief Initializes device memory
 *
 * Sets the 2D memory range of \p Width 32-bit values to the specified value
 * \p ui. \p Height specifies the number of rows to set, and \p dstPitch
 * specifies the number of bytes between each row. The \p dstDevice pointer
 * and \p dstPitch offset must be four byte aligned. This function performs
 * fastest when the pitch is one that has been passed back by
 * ::hipMemAllocPitch__().
 *
 * \param dstDevice - Destination device pointer
 * \param dstPitch  - Pitch of destination device pointer
 * \param ui        - Value to set
 * \param Width     - Width of row
 * \param Height    - Number of rows
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_memset
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::hipMemsetD2D8Async,
 * ::cuMemsetD2D16, ::hipMemsetD2D16Async, ::hipMemsetD2D32Async,
 * ::cuMemsetD8, ::hipMemsetD8Async, ::cuMemsetD16, ::hipMemsetD16Async,
 * ::cuMemsetD32, ::hipMemsetAsync,
 * ::hipMemset2D
 */
hipError_t CUDAAPI cuMemsetD2D32(hipDeviceptr_t dstDevice, size_t dstPitch, unsigned int ui, size_t Width, size_t Height);

/**
 * \brief Sets device memory
 *
 * Sets the memory range of \p N 8-bit values to the specified value
 * \p uc.
 *
 * \param dstDevice - Destination device pointer
 * \param uc        - Value to set
 * \param N         - Number of elements
 * \param hStream   - Stream identifier
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_memset
 * \note_null_stream
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::hipMemsetD2D8Async,
 * ::cuMemsetD2D16, ::hipMemsetD2D16Async, ::cuMemsetD2D32, ::hipMemsetD2D32Async,
 * ::cuMemsetD8, ::cuMemsetD16, ::hipMemsetD16Async,
 * ::cuMemsetD32, ::hipMemsetAsync,
 * ::hipMemsetAsync
 */
hipError_t CUDAAPI hipMemsetD8Async(hipDeviceptr_t dstDevice, unsigned char uc, size_t N, hipStream_t hStream);

/**
 * \brief Sets device memory
 *
 * Sets the memory range of \p N 16-bit values to the specified value
 * \p us. The \p dstDevice pointer must be two byte aligned.
 *
 * \param dstDevice - Destination device pointer
 * \param us        - Value to set
 * \param N         - Number of elements
 * \param hStream   - Stream identifier
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_memset
 * \note_null_stream
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::hipMemsetD2D8Async,
 * ::cuMemsetD2D16, ::hipMemsetD2D16Async, ::cuMemsetD2D32, ::hipMemsetD2D32Async,
 * ::cuMemsetD8, ::hipMemsetD8Async, ::cuMemsetD16,
 * ::cuMemsetD32, ::hipMemsetAsync,
 * ::hipMemsetAsync
 */
hipError_t CUDAAPI hipMemsetD16Async(hipDeviceptr_t dstDevice, unsigned short us, size_t N, hipStream_t hStream);

/**
 * \brief Sets device memory
 *
 * Sets the memory range of \p N 32-bit values to the specified value
 * \p ui. The \p dstDevice pointer must be four byte aligned.
 *
 * \param dstDevice - Destination device pointer
 * \param ui        - Value to set
 * \param N         - Number of elements
 * \param hStream   - Stream identifier
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_memset
 * \note_null_stream
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::hipMemsetD2D8Async,
 * ::cuMemsetD2D16, ::hipMemsetD2D16Async, ::cuMemsetD2D32, ::hipMemsetD2D32Async,
 * ::cuMemsetD8, ::hipMemsetD8Async, ::cuMemsetD16, ::hipMemsetD16Async, ::cuMemsetD32,
 * ::hipMemsetAsync
 */
hipError_t CUDAAPI hipMemsetAsync(hipDeviceptr_t dstDevice, unsigned int ui, size_t N, hipStream_t hStream);

/**
 * \brief Sets device memory
 *
 * Sets the 2D memory range of \p Width 8-bit values to the specified value
 * \p uc. \p Height specifies the number of rows to set, and \p dstPitch
 * specifies the number of bytes between each row. This function performs
 * fastest when the pitch is one that has been passed back by
 * ::hipMemAllocPitch__().
 *
 * \param dstDevice - Destination device pointer
 * \param dstPitch  - Pitch of destination device pointer
 * \param uc        - Value to set
 * \param Width     - Width of row
 * \param Height    - Number of rows
 * \param hStream   - Stream identifier
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_memset
 * \note_null_stream
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8,
 * ::cuMemsetD2D16, ::hipMemsetD2D16Async, ::cuMemsetD2D32, ::hipMemsetD2D32Async,
 * ::cuMemsetD8, ::hipMemsetD8Async, ::cuMemsetD16, ::hipMemsetD16Async,
 * ::cuMemsetD32, ::hipMemsetAsync,
 * ::hipMemset2DAsync
 */
hipError_t CUDAAPI hipMemsetD2D8Async(hipDeviceptr_t dstDevice, size_t dstPitch, unsigned char uc, size_t Width, size_t Height, hipStream_t hStream);

/**
 * \brief Sets device memory
 *
 * Sets the 2D memory range of \p Width 16-bit values to the specified value
 * \p us. \p Height specifies the number of rows to set, and \p dstPitch
 * specifies the number of bytes between each row. The \p dstDevice pointer
 * and \p dstPitch offset must be two byte aligned. This function performs
 * fastest when the pitch is one that has been passed back by
 * ::hipMemAllocPitch__().
 *
 * \param dstDevice - Destination device pointer
 * \param dstPitch  - Pitch of destination device pointer
 * \param us        - Value to set
 * \param Width     - Width of row
 * \param Height    - Number of rows
 * \param hStream   - Stream identifier
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_memset
 * \note_null_stream
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::hipMemsetD2D8Async,
 * ::cuMemsetD2D16, ::cuMemsetD2D32, ::hipMemsetD2D32Async,
 * ::cuMemsetD8, ::hipMemsetD8Async, ::cuMemsetD16, ::hipMemsetD16Async,
 * ::cuMemsetD32, ::hipMemsetAsync,
 * ::hipMemset2DAsync
 */
hipError_t CUDAAPI hipMemsetD2D16Async(hipDeviceptr_t dstDevice, size_t dstPitch, unsigned short us, size_t Width, size_t Height, hipStream_t hStream);

/**
 * \brief Sets device memory
 *
 * Sets the 2D memory range of \p Width 32-bit values to the specified value
 * \p ui. \p Height specifies the number of rows to set, and \p dstPitch
 * specifies the number of bytes between each row. The \p dstDevice pointer
 * and \p dstPitch offset must be four byte aligned. This function performs
 * fastest when the pitch is one that has been passed back by
 * ::hipMemAllocPitch__().
 *
 * \param dstDevice - Destination device pointer
 * \param dstPitch  - Pitch of destination device pointer
 * \param ui        - Value to set
 * \param Width     - Width of row
 * \param Height    - Number of rows
 * \param hStream   - Stream identifier
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 * \note_memset
 * \note_null_stream
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::hipMemsetD2D8Async,
 * ::cuMemsetD2D16, ::hipMemsetD2D16Async, ::cuMemsetD2D32,
 * ::cuMemsetD8, ::hipMemsetD8Async, ::cuMemsetD16, ::hipMemsetD16Async,
 * ::cuMemsetD32, ::hipMemsetAsync,
 * ::hipMemset2DAsync
 */
hipError_t CUDAAPI hipMemsetD2D32Async(hipDeviceptr_t dstDevice, size_t dstPitch, unsigned int ui, size_t Width, size_t Height, hipStream_t hStream);

/**
 * \brief Creates a 1D or 2D CUDA array
 *
 * Creates a CUDA array according to the ::HIP_ARRAY_DESCRIPTOR structure
 * \p pAllocateArray and returns a handle to the new CUDA array in \p *pHandle.
 * The ::HIP_ARRAY_DESCRIPTOR is defined as:
 *
 * \code
    typedef struct {
        unsigned int Width;
        unsigned int Height;
        hipArray_format Format;
        unsigned int NumChannels;
    } HIP_ARRAY_DESCRIPTOR;
 * \endcode
 * where:
 *
 * - \p Width, and \p Height are the width, and height of the CUDA array (in
 * elements); the CUDA array is one-dimensional if height is 0, two-dimensional
 * otherwise;
 * - ::Format specifies the format of the elements; ::hipArray_format is
 * defined as:
 * \code
    typedef enum CUarray_format_enum {
        HIP_AD_FORMAT_UNSIGNED_INT8 = 0x01,
        HIP_AD_FORMAT_UNSIGNED_INT16 = 0x02,
        HIP_AD_FORMAT_UNSIGNED_INT32 = 0x03,
        HIP_AD_FORMAT_SIGNED_INT8 = 0x08,
        HIP_AD_FORMAT_SIGNED_INT16 = 0x09,
        HIP_AD_FORMAT_SIGNED_INT32 = 0x0a,
        HIP_AD_FORMAT_HALF = 0x10,
        HIP_AD_FORMAT_FLOAT = 0x20
    } hipArray_format;
 *  \endcode
 * - \p NumChannels specifies the number of packed components per CUDA array
 * element; it may be 1, 2, or 4;
 *
 * Here are examples of CUDA array descriptions:
 *
 * Description for a CUDA array of 2048 floats:
 * \code
    HIP_ARRAY_DESCRIPTOR desc;
    desc.Format = HIP_AD_FORMAT_FLOAT;
    desc.NumChannels = 1;
    desc.Width = 2048;
    desc.Height = 1;
 * \endcode
 *
 * Description for a 64 x 64 CUDA array of floats:
 * \code
    HIP_ARRAY_DESCRIPTOR desc;
    desc.Format = HIP_AD_FORMAT_FLOAT;
    desc.NumChannels = 1;
    desc.Width = 64;
    desc.Height = 64;
 * \endcode
 *
 * Description for a \p width x \p height CUDA array of 64-bit, 4x16-bit
 * float16's:
 * \code
    HIP_ARRAY_DESCRIPTOR desc;
    desc.FormatFlags = HIP_AD_FORMAT_HALF;
    desc.NumChannels = 4;
    desc.Width = width;
    desc.Height = height;
 * \endcode
 *
 * Description for a \p width x \p height CUDA array of 16-bit elements, each
 * of which is two 8-bit unsigned chars:
 * \code
    HIP_ARRAY_DESCRIPTOR arrayDesc;
    desc.FormatFlags = HIP_AD_FORMAT_UNSIGNED_INT8;
    desc.NumChannels = 2;
    desc.Width = width;
    desc.Height = height;
 * \endcode
 *
 * \param pHandle        - Returned array
 * \param pAllocateArray - Array descriptor
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorMemoryAllocation,
 * ::hipErrorUnknown
 * \notefnerr
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipMallocArray
 */
hipError_t CUDAAPI hipArrayCreate(hipArray * *pHandle, const HIP_ARRAY_DESCRIPTOR *pAllocateArray);

/**
 * \brief Get a 1D or 2D CUDA array descriptor
 *
 * Returns in \p *pArrayDescriptor a descriptor containing information on the
 * format and dimensions of the CUDA array \p hArray. It is useful for
 * subroutines that have been passed a CUDA array, but need to know the CUDA
 * array parameters for validation or other purposes.
 *
 * \param pArrayDescriptor - Returned array descriptor
 * \param hArray           - Array to get descriptor of
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidResourceHandle
 * \notefnerr
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipArrayGetInfo
 */
hipError_t CUDAAPI hipArrayGetDescriptor(HIP_ARRAY_DESCRIPTOR *pArrayDescriptor, hipArray * hArray);
#endif /* __CUDA_API_VERSION >= 3020 */


/**
 * \brief Destroys a CUDA array
 *
 * Destroys the CUDA array \p hArray.
 *
 * \param hArray - Array to destroy
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorArrayIsMapped,
 * ::hipErrorContextIsDestroyed
 * \notefnerr
 *
 * \sa ::hipArray3DCreate, ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipFreeArray
 */
hipError_t CUDAAPI hipArrayDestroy(hipArray * hArray);

#if __CUDA_API_VERSION >= 3020
/**
 * \brief Creates a 3D CUDA array
 *
 * Creates a CUDA array according to the ::HIP_ARRAY3D_DESCRIPTOR structure
 * \p pAllocateArray and returns a handle to the new CUDA array in \p *pHandle.
 * The ::HIP_ARRAY3D_DESCRIPTOR is defined as:
 *
 * \code
    typedef struct {
        unsigned int Width;
        unsigned int Height;
        unsigned int Depth;
        hipArray_format Format;
        unsigned int NumChannels;
        unsigned int Flags;
    } HIP_ARRAY3D_DESCRIPTOR;
 * \endcode
 * where:
 *
 * - \p Width, \p Height, and \p Depth are the width, height, and depth of the
 * CUDA array (in elements); the following types of CUDA arrays can be allocated:
 *     - A 1D array is allocated if \p Height and \p Depth extents are both zero.
 *     - A 2D array is allocated if only \p Depth extent is zero.
 *     - A 3D array is allocated if all three extents are non-zero.
 *     - A 1D layered CUDA array is allocated if only \p Height is zero and the
 *       ::HIP_ARRAY3D_LAYERED flag is set. Each layer is a 1D array. The number
 *       of layers is determined by the depth extent.
 *     - A 2D layered CUDA array is allocated if all three extents are non-zero and
 *       the ::HIP_ARRAY3D_LAYERED flag is set. Each layer is a 2D array. The number
 *       of layers is determined by the depth extent.
 *     - A cubemap CUDA array is allocated if all three extents are non-zero and the
 *       ::HIP_ARRAY3D_CUBEMAP flag is set. \p Width must be equal to \p Height, and
 *       \p Depth must be six. A cubemap is a special type of 2D layered CUDA array,
 *       where the six layers represent the six faces of a cube. The order of the six
 *       layers in memory is the same as that listed in ::hipArray_cubemap_face.
 *     - A cubemap layered CUDA array is allocated if all three extents are non-zero,
 *       and both, ::HIP_ARRAY3D_CUBEMAP and ::HIP_ARRAY3D_LAYERED flags are set.
 *       \p Width must be equal to \p Height, and \p Depth must be a multiple of six.
 *       A cubemap layered CUDA array is a special type of 2D layered CUDA array that
 *       consists of a collection of cubemaps. The first six layers represent the first
 *       cubemap, the next six layers form the second cubemap, and so on.
 *
 * - ::Format specifies the format of the elements; ::hipArray_format is
 * defined as:
 * \code
    typedef enum CUarray_format_enum {
        HIP_AD_FORMAT_UNSIGNED_INT8 = 0x01,
        HIP_AD_FORMAT_UNSIGNED_INT16 = 0x02,
        HIP_AD_FORMAT_UNSIGNED_INT32 = 0x03,
        HIP_AD_FORMAT_SIGNED_INT8 = 0x08,
        HIP_AD_FORMAT_SIGNED_INT16 = 0x09,
        HIP_AD_FORMAT_SIGNED_INT32 = 0x0a,
        HIP_AD_FORMAT_HALF = 0x10,
        HIP_AD_FORMAT_FLOAT = 0x20
    } hipArray_format;
 *  \endcode
 *
 * - \p NumChannels specifies the number of packed components per CUDA array
 * element; it may be 1, 2, or 4;
 *
 * - ::Flags may be set to
 *   - ::HIP_ARRAY3D_LAYERED to enable creation of layered CUDA arrays. If this flag is set,
 *     \p Depth specifies the number of layers, not the depth of a 3D array.
 *   - ::HIP_ARRAY3D_SURFACE_LDST to enable surface references to be bound to the CUDA array.
 *     If this flag is not set, ::hipSurfRefSetArray will fail when attempting to bind the CUDA array
 *     to a surface reference.
 *   - ::HIP_ARRAY3D_CUBEMAP to enable creation of cubemaps. If this flag is set, \p Width must be
 *     equal to \p Height, and \p Depth must be six. If the ::HIP_ARRAY3D_LAYERED flag is also set,
 *     then \p Depth must be a multiple of six.
 *   - ::HIP_ARRAY3D_TEXTURE_GATHER to indicate that the CUDA array will be used for texture gather.
 *     Texture gather can only be performed on 2D CUDA arrays.
 *
 * \p Width, \p Height and \p Depth must meet certain size requirements as listed in the following table.
 * All values are specified in elements. Note that for brevity's sake, the full name of the device attribute
 * is not specified. For ex., TEXTURE1D_WIDTH refers to the device attribute
 * ::hipDeviceAttributeMaxTexture1DWidth.
 *
 * Note that 2D CUDA arrays have different size requirements if the ::HIP_ARRAY3D_TEXTURE_GATHER flag
 * is set. \p Width and \p Height must not be greater than ::hipDeviceAttributeMaxTexture2DGatherWidth
 * and ::hipDeviceAttributeMaxTexture2DGatherHeight respectively, in that case.
 *
 * <table>
 * <tr><td><b>CUDA array type</b></td>
 * <td><b>Valid extents that must always be met<br>{(width range in elements), (height range),
 * (depth range)}</b></td>
 * <td><b>Valid extents with HIP_ARRAY3D_SURFACE_LDST set<br>
 * {(width range in elements), (height range), (depth range)}</b></td></tr>
 * <tr><td>1D</td>
 * <td><small>{ (1,TEXTURE1D_WIDTH), 0, 0 }</small></td>
 * <td><small>{ (1,SURFACE1D_WIDTH), 0, 0 }</small></td></tr>
 * <tr><td>2D</td>
 * <td><small>{ (1,TEXTURE2D_WIDTH), (1,TEXTURE2D_HEIGHT), 0 }</small></td>
 * <td><small>{ (1,SURFACE2D_WIDTH), (1,SURFACE2D_HEIGHT), 0 }</small></td></tr>
 * <tr><td>3D</td>
 * <td><small>{ (1,TEXTURE3D_WIDTH), (1,TEXTURE3D_HEIGHT), (1,TEXTURE3D_DEPTH) }
 * <br>OR<br>{ (1,TEXTURE3D_WIDTH_ALTERNATE), (1,TEXTURE3D_HEIGHT_ALTERNATE),
 * (1,TEXTURE3D_DEPTH_ALTERNATE) }</small></td>
 * <td><small>{ (1,SURFACE3D_WIDTH), (1,SURFACE3D_HEIGHT),
 * (1,SURFACE3D_DEPTH) }</small></td></tr>
 * <tr><td>1D Layered</td>
 * <td><small>{ (1,TEXTURE1D_LAYERED_WIDTH), 0,
 * (1,TEXTURE1D_LAYERED_LAYERS) }</small></td>
 * <td><small>{ (1,SURFACE1D_LAYERED_WIDTH), 0,
 * (1,SURFACE1D_LAYERED_LAYERS) }</small></td></tr>
 * <tr><td>2D Layered</td>
 * <td><small>{ (1,TEXTURE2D_LAYERED_WIDTH), (1,TEXTURE2D_LAYERED_HEIGHT),
 * (1,TEXTURE2D_LAYERED_LAYERS) }</small></td>
 * <td><small>{ (1,SURFACE2D_LAYERED_WIDTH), (1,SURFACE2D_LAYERED_HEIGHT),
 * (1,SURFACE2D_LAYERED_LAYERS) }</small></td></tr>
 * <tr><td>Cubemap</td>
 * <td><small>{ (1,TEXTURECUBEMAP_WIDTH), (1,TEXTURECUBEMAP_WIDTH), 6 }</small></td>
 * <td><small>{ (1,SURFACECUBEMAP_WIDTH),
 * (1,SURFACECUBEMAP_WIDTH), 6 }</small></td></tr>
 * <tr><td>Cubemap Layered</td>
 * <td><small>{ (1,TEXTURECUBEMAP_LAYERED_WIDTH), (1,TEXTURECUBEMAP_LAYERED_WIDTH),
 * (1,TEXTURECUBEMAP_LAYERED_LAYERS) }</small></td>
 * <td><small>{ (1,SURFACECUBEMAP_LAYERED_WIDTH), (1,SURFACECUBEMAP_LAYERED_WIDTH),
 * (1,SURFACECUBEMAP_LAYERED_LAYERS) }</small></td></tr>
 * </table>
 *
 * Here are examples of CUDA array descriptions:
 *
 * Description for a CUDA array of 2048 floats:
 * \code
    HIP_ARRAY3D_DESCRIPTOR desc;
    desc.Format = HIP_AD_FORMAT_FLOAT;
    desc.NumChannels = 1;
    desc.Width = 2048;
    desc.Height = 0;
    desc.Depth = 0;
 * \endcode
 *
 * Description for a 64 x 64 CUDA array of floats:
 * \code
    HIP_ARRAY3D_DESCRIPTOR desc;
    desc.Format = HIP_AD_FORMAT_FLOAT;
    desc.NumChannels = 1;
    desc.Width = 64;
    desc.Height = 64;
    desc.Depth = 0;
 * \endcode
 *
 * Description for a \p width x \p height x \p depth CUDA array of 64-bit,
 * 4x16-bit float16's:
 * \code
    HIP_ARRAY3D_DESCRIPTOR desc;
    desc.FormatFlags = HIP_AD_FORMAT_HALF;
    desc.NumChannels = 4;
    desc.Width = width;
    desc.Height = height;
    desc.Depth = depth;
 * \endcode
 *
 * \param pHandle        - Returned array
 * \param pAllocateArray - 3D array descriptor
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorMemoryAllocation,
 * ::hipErrorUnknown
 * \notefnerr
 *
 * \sa ::hipArray3DGetDescriptor, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipMalloc3DArray
 */
hipError_t CUDAAPI hipArray3DCreate(hipArray * *pHandle, const HIP_ARRAY3D_DESCRIPTOR *pAllocateArray);

/**
 * \brief Get a 3D CUDA array descriptor
 *
 * Returns in \p *pArrayDescriptor a descriptor containing information on the
 * format and dimensions of the CUDA array \p hArray. It is useful for
 * subroutines that have been passed a CUDA array, but need to know the CUDA
 * array parameters for validation or other purposes.
 *
 * This function may be called on 1D and 2D arrays, in which case the \p Height
 * and/or \p Depth members of the descriptor struct will be set to 0.
 *
 * \param pArrayDescriptor - Returned 3D array descriptor
 * \param hArray           - 3D array to get descriptor of
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorContextIsDestroyed
 * \notefnerr
 *
 * \sa ::hipArray3DCreate, ::hipArrayCreate,
 * ::hipArrayDestroy, ::hipArrayGetDescriptor, ::cuMemAlloc, ::hipMemAllocHost,
 * ::hipMemAllocPitch__, ::hipMemcpy2D__, ::hipMemcpy2DAsync__, ::hipMemcpy2DUnaligned,
 * ::hipMemcpy3D__, ::hipMemcpy3DAsync__, ::hipMemcpyAtoA, ::hipMemcpyAtoD,
 * ::hipMemcpyAtoH, ::hipMemcpyAtoHAsync, ::hipMemcpyDtoA, ::cuMemcpyDtoD, ::cuMemcpyDtoDAsync,
 * ::cuMemcpyDtoH, ::cuMemcpyDtoHAsync, ::hipMemcpyHtoA, ::hipMemcpyHtoAAsync,
 * ::cuMemcpyHtoD, ::cuMemcpyHtoDAsync, ::cuMemFree, ::hipHostFree,
 * ::hipMemGetAddressRange, ::cuMemGetInfo, ::hipHostMalloc,
 * ::hipMemHostGetDevicePointer, ::cuMemsetD2D8, ::cuMemsetD2D16,
 * ::cuMemsetD2D32, ::cuMemsetD8, ::cuMemsetD16, ::cuMemsetD32,
 * ::hipArrayGetInfo
 */
hipError_t CUDAAPI hipArray3DGetDescriptor(HIP_ARRAY3D_DESCRIPTOR *pArrayDescriptor, hipArray * hArray);
#endif /* __CUDA_API_VERSION >= 3020 */

#if __CUDA_API_VERSION >= 5000

/**
 * \brief Creates a CUDA mipmapped array
 *
 * Creates a CUDA mipmapped array according to the ::HIP_ARRAY3D_DESCRIPTOR structure
 * \p pMipmappedArrayDesc and returns a handle to the new CUDA mipmapped array in \p *pHandle.
 * \p numMipmapLevels specifies the number of mipmap levels to be allocated. This value is
 * clamped to the range [1, 1 + floor(log2(max(width, height, depth)))].
 *
 * The ::HIP_ARRAY3D_DESCRIPTOR is defined as:
 *
 * \code
    typedef struct {
        unsigned int Width;
        unsigned int Height;
        unsigned int Depth;
        hipArray_format Format;
        unsigned int NumChannels;
        unsigned int Flags;
    } HIP_ARRAY3D_DESCRIPTOR;
 * \endcode
 * where:
 *
 * - \p Width, \p Height, and \p Depth are the width, height, and depth of the
 * CUDA array (in elements); the following types of CUDA arrays can be allocated:
 *     - A 1D mipmapped array is allocated if \p Height and \p Depth extents are both zero.
 *     - A 2D mipmapped array is allocated if only \p Depth extent is zero.
 *     - A 3D mipmapped array is allocated if all three extents are non-zero.
 *     - A 1D layered CUDA mipmapped array is allocated if only \p Height is zero and the
 *       ::HIP_ARRAY3D_LAYERED flag is set. Each layer is a 1D array. The number
 *       of layers is determined by the depth extent.
 *     - A 2D layered CUDA mipmapped array is allocated if all three extents are non-zero and
 *       the ::HIP_ARRAY3D_LAYERED flag is set. Each layer is a 2D array. The number
 *       of layers is determined by the depth extent.
 *     - A cubemap CUDA mipmapped array is allocated if all three extents are non-zero and the
 *       ::HIP_ARRAY3D_CUBEMAP flag is set. \p Width must be equal to \p Height, and
 *       \p Depth must be six. A cubemap is a special type of 2D layered CUDA array,
 *       where the six layers represent the six faces of a cube. The order of the six
 *       layers in memory is the same as that listed in ::hipArray_cubemap_face.
 *     - A cubemap layered CUDA mipmapped array is allocated if all three extents are non-zero,
 *       and both, ::HIP_ARRAY3D_CUBEMAP and ::HIP_ARRAY3D_LAYERED flags are set.
 *       \p Width must be equal to \p Height, and \p Depth must be a multiple of six.
 *       A cubemap layered CUDA array is a special type of 2D layered CUDA array that
 *       consists of a collection of cubemaps. The first six layers represent the first
 *       cubemap, the next six layers form the second cubemap, and so on.
 *
 * - ::Format specifies the format of the elements; ::hipArray_format is
 * defined as:
 * \code
    typedef enum CUarray_format_enum {
        HIP_AD_FORMAT_UNSIGNED_INT8 = 0x01,
        HIP_AD_FORMAT_UNSIGNED_INT16 = 0x02,
        HIP_AD_FORMAT_UNSIGNED_INT32 = 0x03,
        HIP_AD_FORMAT_SIGNED_INT8 = 0x08,
        HIP_AD_FORMAT_SIGNED_INT16 = 0x09,
        HIP_AD_FORMAT_SIGNED_INT32 = 0x0a,
        HIP_AD_FORMAT_HALF = 0x10,
        HIP_AD_FORMAT_FLOAT = 0x20
    } hipArray_format;
 *  \endcode
 *
 * - \p NumChannels specifies the number of packed components per CUDA array
 * element; it may be 1, 2, or 4;
 *
 * - ::Flags may be set to
 *   - ::HIP_ARRAY3D_LAYERED to enable creation of layered CUDA mipmapped arrays. If this flag is set,
 *     \p Depth specifies the number of layers, not the depth of a 3D array.
 *   - ::HIP_ARRAY3D_SURFACE_LDST to enable surface references to be bound to individual mipmap levels of
 *     the CUDA mipmapped array. If this flag is not set, ::hipSurfRefSetArray will fail when attempting to
 *     bind a mipmap level of the CUDA mipmapped array to a surface reference.
  *   - ::HIP_ARRAY3D_CUBEMAP to enable creation of mipmapped cubemaps. If this flag is set, \p Width must be
 *     equal to \p Height, and \p Depth must be six. If the ::HIP_ARRAY3D_LAYERED flag is also set,
 *     then \p Depth must be a multiple of six.
 *   - ::HIP_ARRAY3D_TEXTURE_GATHER to indicate that the CUDA mipmapped array will be used for texture gather.
 *     Texture gather can only be performed on 2D CUDA mipmapped arrays.
 *
 * \p Width, \p Height and \p Depth must meet certain size requirements as listed in the following table.
 * All values are specified in elements. Note that for brevity's sake, the full name of the device attribute
 * is not specified. For ex., TEXTURE1D_MIPMAPPED_WIDTH refers to the device attribute
 * ::hipDeviceAttributeMaxTexture1DMipmappedWidth.
 *
 * <table>
 * <tr><td><b>CUDA array type</b></td>
 * <td><b>Valid extents that must always be met<br>{(width range in elements), (height range),
 * (depth range)}</b></td>
 * <td><b>Valid extents with HIP_ARRAY3D_SURFACE_LDST set<br>
 * {(width range in elements), (height range), (depth range)}</b></td></tr>
 * <tr><td>1D</td>
 * <td><small>{ (1,TEXTURE1D_MIPMAPPED_WIDTH), 0, 0 }</small></td>
 * <td><small>{ (1,SURFACE1D_WIDTH), 0, 0 }</small></td></tr>
 * <tr><td>2D</td>
 * <td><small>{ (1,TEXTURE2D_MIPMAPPED_WIDTH), (1,TEXTURE2D_MIPMAPPED_HEIGHT), 0 }</small></td>
 * <td><small>{ (1,SURFACE2D_WIDTH), (1,SURFACE2D_HEIGHT), 0 }</small></td></tr>
 * <tr><td>3D</td>
 * <td><small>{ (1,TEXTURE3D_WIDTH), (1,TEXTURE3D_HEIGHT), (1,TEXTURE3D_DEPTH) }
 * <br>OR<br>{ (1,TEXTURE3D_WIDTH_ALTERNATE), (1,TEXTURE3D_HEIGHT_ALTERNATE),
 * (1,TEXTURE3D_DEPTH_ALTERNATE) }</small></td>
 * <td><small>{ (1,SURFACE3D_WIDTH), (1,SURFACE3D_HEIGHT),
 * (1,SURFACE3D_DEPTH) }</small></td></tr>
 * <tr><td>1D Layered</td>
 * <td><small>{ (1,TEXTURE1D_LAYERED_WIDTH), 0,
 * (1,TEXTURE1D_LAYERED_LAYERS) }</small></td>
 * <td><small>{ (1,SURFACE1D_LAYERED_WIDTH), 0,
 * (1,SURFACE1D_LAYERED_LAYERS) }</small></td></tr>
 * <tr><td>2D Layered</td>
 * <td><small>{ (1,TEXTURE2D_LAYERED_WIDTH), (1,TEXTURE2D_LAYERED_HEIGHT),
 * (1,TEXTURE2D_LAYERED_LAYERS) }</small></td>
 * <td><small>{ (1,SURFACE2D_LAYERED_WIDTH), (1,SURFACE2D_LAYERED_HEIGHT),
 * (1,SURFACE2D_LAYERED_LAYERS) }</small></td></tr>
 * <tr><td>Cubemap</td>
 * <td><small>{ (1,TEXTURECUBEMAP_WIDTH), (1,TEXTURECUBEMAP_WIDTH), 6 }</small></td>
 * <td><small>{ (1,SURFACECUBEMAP_WIDTH),
 * (1,SURFACECUBEMAP_WIDTH), 6 }</small></td></tr>
 * <tr><td>Cubemap Layered</td>
 * <td><small>{ (1,TEXTURECUBEMAP_LAYERED_WIDTH), (1,TEXTURECUBEMAP_LAYERED_WIDTH),
 * (1,TEXTURECUBEMAP_LAYERED_LAYERS) }</small></td>
 * <td><small>{ (1,SURFACECUBEMAP_LAYERED_WIDTH), (1,SURFACECUBEMAP_LAYERED_WIDTH),
 * (1,SURFACECUBEMAP_LAYERED_LAYERS) }</small></td></tr>
 * </table>
 *
 *
 * \param pHandle             - Returned mipmapped array
 * \param pMipmappedArrayDesc - mipmapped array descriptor
 * \param numMipmapLevels     - Number of mipmap levels
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorMemoryAllocation,
 * ::hipErrorUnknown
 * \notefnerr
 *
 * \sa
 * ::hipMipmappedArrayDestroy,
 * ::hipMipmappedArrayGetLevel,
 * ::hipArrayCreate,
 * ::hipMallocMipmappedArray
 */
hipError_t CUDAAPI hipMipmappedArrayCreate(hipMipmappedArray_t *pHandle, const HIP_ARRAY3D_DESCRIPTOR *pMipmappedArrayDesc, unsigned int numMipmapLevels);

/**
 * \brief Gets a mipmap level of a CUDA mipmapped array
 *
 * Returns in \p *pLevelArray a CUDA array that represents a single mipmap level
 * of the CUDA mipmapped array \p hMipmappedArray.
 *
 * If \p level is greater than the maximum number of levels in this mipmapped array,
 * ::hipErrorInvalidValue is returned.
 *
 * \param pLevelArray     - Returned mipmap level CUDA array
 * \param hMipmappedArray - CUDA mipmapped array
 * \param level           - Mipmap level
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidResourceHandle
 * \notefnerr
 *
 * \sa
 * ::hipMipmappedArrayCreate,
 * ::hipMipmappedArrayDestroy,
 * ::hipArrayCreate,
 * ::hipGetMipmappedArrayLevel
 */
hipError_t CUDAAPI hipMipmappedArrayGetLevel(hipArray * *pLevelArray, hipMipmappedArray_t hMipmappedArray, unsigned int level);

/**
 * \brief Destroys a CUDA mipmapped array
 *
 * Destroys the CUDA mipmapped array \p hMipmappedArray.
 *
 * \param hMipmappedArray - Mipmapped array to destroy
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorArrayIsMapped,
 * ::hipErrorContextIsDestroyed
 * \notefnerr
 *
 * \sa
 * ::hipMipmappedArrayCreate,
 * ::hipMipmappedArrayGetLevel,
 * ::hipArrayCreate,
 * ::hipFreeMipmappedArray
 */
hipError_t CUDAAPI hipMipmappedArrayDestroy(hipMipmappedArray_t hMipmappedArray);

#endif /* __CUDA_API_VERSION >= 5000 */

/** @} */ /* END CUDA_MEM */

/**
 * \defgroup CUDA_UNIFIED Unified Addressing
 *
 * ___MANBRIEF___ unified addressing functions of the low-level CUDA driver
 * API (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the unified addressing functions of the
 * low-level CUDA driver application programming interface.
 *
 * @{
 *
 * \section CUDA_UNIFIED_overview Overview
 *
 * CUDA devices can share a unified address space with the host.
 * For these devices there is no distinction between a device
 * pointer and a host pointer -- the same pointer value may be
 * used to access memory from the host program and from a kernel
 * running on the device (with exceptions enumerated below).
 *
 * \section CUDA_UNIFIED_support Supported Platforms
 *
 * Whether or not a device supports unified addressing may be
 * queried by calling ::hipDeviceGetAttribute() with the device
 * attribute ::hipDeviceAttributeUnifiedAddressing.
 *
 * Unified addressing is automatically enabled in 64-bit processes
 *
 * \section CUDA_UNIFIED_lookup Looking Up Information from Pointer Values
 *
 * It is possible to look up information about the memory which backs a
 * pointer value.  For instance, one may want to know if a pointer points
 * to host or device memory.  As another example, in the case of device
 * memory, one may want to know on which CUDA device the memory
 * resides.  These properties may be queried using the function
 * ::hipPointerGetAttribute()
 *
 * Since pointers are unique, it is not necessary to specify information
 * about the pointers specified to the various copy functions in the
 * CUDA API.  The function ::hipMemcpy__() may be used to perform a copy
 * between two pointers, ignoring whether they point to host or device
 * memory (making ::cuMemcpyHtoD(), ::cuMemcpyDtoD(), and ::cuMemcpyDtoH()
 * unnecessary for devices supporting unified addressing).  For
 * multidimensional copies, the memory type ::hipMemTypeUnified may be
 * used to specify that the CUDA driver should infer the location of the
 * pointer from its value.
 *
 * \section CUDA_UNIFIED_automaphost Automatic Mapping of Host Allocated Host Memory
 *
 * All host memory allocated in all contexts using ::hipMemAllocHost() and
 * ::hipHostMalloc() is always directly accessible from all contexts on
 * all devices that support unified addressing.  This is the case regardless
 * of whether or not the flags ::HIP_MEMHOSTALLOC_PORTABLE and
 * ::HIP_MEMHOSTALLOC_DEVICEMAP are specified.
 *
 * The pointer value through which allocated host memory may be accessed
 * in kernels on all devices that support unified addressing is the same
 * as the pointer value through which that memory is accessed on the host,
 * so it is not necessary to call ::hipMemHostGetDevicePointer() to get the device
 * pointer for these allocations.
 *
 * Note that this is not the case for memory allocated using the flag
 * ::HIP_MEMHOSTALLOC_WRITECOMBINED, as discussed below.
 *
 * \section CUDA_UNIFIED_autopeerregister Automatic Registration of Peer Memory
 *
 * Upon enabling direct access from a context that supports unified addressing
 * to another peer context that supports unified addressing using
 * ::hipCtxEnablePeerAccess() all memory allocated in the peer context using
 * ::cuMemAlloc() and ::hipMemAllocPitch__() will immediately be accessible
 * by the current context.  The device pointer value through
 * which any peer memory may be accessed in the current context
 * is the same pointer value through which that memory may be
 * accessed in the peer context.
 *
 * \section CUDA_UNIFIED_exceptions Exceptions, Disjoint Addressing
 *
 * Not all memory may be accessed on devices through the same pointer
 * value through which they are accessed on the host.  These exceptions
 * are host memory registered using ::cuMemHostRegister() and host memory
 * allocated using the flag ::HIP_MEMHOSTALLOC_WRITECOMBINED.  For these
 * exceptions, there exists a distinct host and device address for the
 * memory.  The device address is guaranteed to not overlap any valid host
 * pointer range and is guaranteed to have the same value across all
 * contexts that support unified addressing.
 *
 * This device address may be queried using ::hipMemHostGetDevicePointer()
 * when a context using unified addressing is current.  Either the host
 * or the unified device pointer value may be used to refer to this memory
 * through ::hipMemcpy__() and similar functions using the
 * ::hipMemTypeUnified memory type.
 *
 */

#if __CUDA_API_VERSION >= 4000
/**
 * \brief Returns information about a pointer
 *
 * The supported attributes are:
 *
 * - ::hipPointerAttributeContext:
 *
 *      Returns in \p *data the ::hipCtx_t in which \p ptr was allocated or
 *      registered.
 *      The type of \p data must be ::hipCtx_t *.
 *
 *      If \p ptr was not allocated by, mapped by, or registered with
 *      a ::hipCtx_t which uses unified virtual addressing then
 *      ::hipErrorInvalidValue is returned.
 *
 * - ::hipPointerAttributeMemoryType:
 *
 *      Returns in \p *data the physical memory type of the memory that
 *      \p ptr addresses as a ::hipMemType_t enumerated value.
 *      The type of \p data must be unsigned int.
 *
 *      If \p ptr addresses device memory then \p *data is set to
 *      ::hipMemTypeDevice.  The particular ::hipDevice_t on which the
 *      memory resides is the ::hipDevice_t of the ::hipCtx_t returned by the
 *      ::hipPointerAttributeContext attribute of \p ptr.
 *
 *      If \p ptr addresses host memory then \p *data is set to
 *      ::hipMemTypeHost.
 *
 *      If \p ptr was not allocated by, mapped by, or registered with
 *      a ::hipCtx_t which uses unified virtual addressing then
 *      ::hipErrorInvalidValue is returned.
 *
 *      If the current ::hipCtx_t does not support unified virtual
 *      addressing then ::hipErrorInvalidContext is returned.
 *
 * - ::hipPointerAttributeDevicePointer:
 *
 *      Returns in \p *data the device pointer value through which
 *      \p ptr may be accessed by kernels running in the current
 *      ::hipCtx_t.
 *      The type of \p data must be hipDeviceptr_t *.
 *
 *      If there exists no device pointer value through which
 *      kernels running in the current ::hipCtx_t may access
 *      \p ptr then ::hipErrorInvalidValue is returned.
 *
 *      If there is no current ::hipCtx_t then
 *      ::hipErrorInvalidContext is returned.
 *
 *      Except in the exceptional disjoint addressing cases discussed
 *      below, the value returned in \p *data will equal the input
 *      value \p ptr.
 *
 * - ::hipPointerAttributeHostPointer:
 *
 *      Returns in \p *data the host pointer value through which
 *      \p ptr may be accessed by by the host program.
 *      The type of \p data must be void **.
 *      If there exists no host pointer value through which
 *      the host program may directly access \p ptr then
 *      ::hipErrorInvalidValue is returned.
 *
 *      Except in the exceptional disjoint addressing cases discussed
 *      below, the value returned in \p *data will equal the input
 *      value \p ptr.
 *
 * - ::hipPointerAttributeP2pTokens:
 *
 *      Returns in \p *data two tokens for use with the nv-p2p.h Linux
 *      kernel interface. \p data must be a struct of type
 *      HIP_POINTER_ATTRIBUTE_P2P_TOKENS.
 *
 *      \p ptr must be a pointer to memory obtained from :cuMemAlloc().
 *      Note that p2pToken and vaSpaceToken are only valid for the
 *      lifetime of the source allocation. A subsequent allocation at
 *      the same address may return completely different tokens.
 *      Querying this attribute has a side effect of setting the attribute
 *      ::hipPointerAttributeSyncMemops for the region of memory that
 *      \p ptr points to.
 *
 * - ::hipPointerAttributeSyncMemops:
 *
 *      A boolean attribute which when set, ensures that synchronous memory operations
 *      initiated on the region of memory that \p ptr points to will always synchronize.
 *      See further documentation in the section titled "API synchronization behavior"
 *      to learn more about cases when synchronous memory operations can
 *      exhibit asynchronous behavior.
 *
 * - ::hipPointerAttributeBufferId:
 *
 *      Returns in \p *data a buffer ID which is guaranteed to be unique within the process.
 *      \p data must point to an unsigned long long.
 *
 *      \p ptr must be a pointer to memory obtained from a CUDA memory allocation API.
 *      Every memory allocation from any of the CUDA memory allocation APIs will
 *      have a unique ID over a process lifetime. Subsequent allocations do not reuse IDs
 *      from previous freed allocations. IDs are only unique within a single process.
 *
 *
 * - ::hipPointerAttributeIsManaged:
 *
 *      Returns in \p *data a boolean that indicates whether the pointer points to
 *      managed memory or not.
 *
 * - ::CU_POINTER_ATTRIBUTE_DEVICE_ORDINAL:
 *
 *      Returns in \p *data an integer representing a device ordinal of a device against
 *      which the memory was allocated or registered.
 *
 * \par
 *
 * Note that for most allocations in the unified virtual address space
 * the host and device pointer for accessing the allocation will be the
 * same.  The exceptions to this are
 *  - user memory registered using ::cuMemHostRegister
 *  - host memory allocated using ::hipHostMalloc with the
 *    ::HIP_MEMHOSTALLOC_WRITECOMBINED flag
 * For these types of allocation there will exist separate, disjoint host
 * and device addresses for accessing the allocation.  In particular
 *  - The host address will correspond to an invalid unmapped device address
 *    (which will result in an exception if accessed from the device)
 *  - The device address will correspond to an invalid unmapped host address
 *    (which will result in an exception if accessed from the host).
 * For these types of allocations, querying ::hipPointerAttributeHostPointer
 * and ::hipPointerAttributeDevicePointer may be used to retrieve the host
 * and device addresses from either address.
 *
 * \param data      - Returned pointer attribute value
 * \param attribute - Pointer attribute to query
 * \param ptr       - Pointer
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidDevice
 * \notefnerr
 *
 * \sa
 * ::hipPointerSetAttribute,
 * ::cuMemAlloc,
 * ::cuMemFree,
 * ::hipMemAllocHost,
 * ::hipHostFree,
 * ::hipHostMalloc,
 * ::cuMemHostRegister,
 * ::hipHostUnregister,
 * ::hipPointerGetAttributes
 */
hipError_t CUDAAPI hipPointerGetAttribute(void *data, CUpointer_attribute attribute, hipDeviceptr_t ptr);
#endif /* __CUDA_API_VERSION >= 4000 */

#if __CUDA_API_VERSION >= 8000
/**
 * \brief Prefetches memory to the specified destination device
 *
 * Prefetches memory to the specified destination device.  \p devPtr is the
 * base device pointer of the memory to be prefetched and \p dstDevice is the
 * destination device. \p count specifies the number of bytes to copy. \p hStream
 * is the stream in which the operation is enqueued. The memory range must refer
 * to managed memory allocated via ::hipMemAllocManaged or declared via __managed__ variables.
 *
 * Passing in CU_DEVICE_CPU for \p dstDevice will prefetch the data to host memory. If
 * \p dstDevice is a GPU, then the device attribute ::hipDeviceAttributeConcurrentManagedAccess
 * must be non-zero. Additionally, \p hStream must be associated with a device that has a
 * non-zero value for the device attribute ::hipDeviceAttributeConcurrentManagedAccess.
 *
 * The start address and end address of the memory range will be rounded down and rounded up
 * respectively to be aligned to CPU page size before the prefetch operation is enqueued
 * in the stream.
 *
 * If no physical memory has been allocated for this region, then this memory region
 * will be populated and mapped on the destination device. If there's insufficient
 * memory to prefetch the desired region, the Unified Memory driver may evict pages from other
 * ::hipMemAllocManaged allocations to host memory in order to make room. Device memory
 * allocated using ::cuMemAlloc or ::hipArrayCreate will not be evicted.
 *
 * By default, any mappings to the previous location of the migrated pages are removed and
 * mappings for the new location are only setup on \p dstDevice. The exact behavior however
 * also depends on the settings applied to this memory range via ::hipMemAdvise as described
 * below:
 *
 * If ::hipMemAdviseSetReadMostly was set on any subset of this memory range,
 * then that subset will create a read-only copy of the pages on \p dstDevice.
 *
 * If ::hipMemAdviseSetPreferredLocation was called on any subset of this memory
 * range, then the pages will be migrated to \p dstDevice even if \p dstDevice is not the
 * preferred location of any pages in the memory range.
 *
 * If ::hipMemAdviseSetAccessedBy was called on any subset of this memory range,
 * then mappings to those pages from all the appropriate processors are updated to
 * refer to the new location if establishing such a mapping is possible. Otherwise,
 * those mappings are cleared.
 *
 * Note that this API is not required for functionality and only serves to improve performance
 * by allowing the application to migrate data to a suitable location before it is accessed.
 * Memory accesses to this range are always coherent and are allowed even when the data is
 * actively being migrated.
 *
 * Note that this function is asynchronous with respect to the host and all work
 * on other devices.
 *
 * \param devPtr    - Pointer to be prefetched
 * \param count     - Size in bytes
 * \param dstDevice - Destination device to prefetch to
 * \param hStream    - Stream to enqueue prefetch operation
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidDevice
 * \notefnerr
 * \note_async
 * \note_null_stream
 *
 * \sa ::hipMemcpy__, ::hipMemcpyPeer__, ::hipMemcpyAsync__,
 * ::hipMemcpy3DPeerAsync__, ::hipMemAdvise,
 * ::hipMemPrefetchAsync
 */
hipError_t CUDAAPI hipMemPrefetchAsync__(hipDeviceptr_t devPtr, size_t count, hipDevice_t dstDevice, hipStream_t hStream);

/**
 * \brief Advise about the usage of a given memory range
 *
 * Advise the Unified Memory subsystem about the usage pattern for the memory range
 * starting at \p devPtr with a size of \p count bytes. The start address and end address of the memory
 * range will be rounded down and rounded up respectively to be aligned to CPU page size before the
 * advice is applied. The memory range must refer to managed memory allocated via ::hipMemAllocManaged
 * or declared via __managed__ variables. The memory range could also refer to system-allocated pageable
 * memory provided it represents a valid, host-accessible region of memory and all additional constraints
 * imposed by \p advice as outlined below are also satisfied. Specifying an invalid system-allocated pageable
 * memory range results in an error being returned.
 *
 * The \p advice parameter can take the following values:
 * - ::hipMemAdviseSetReadMostly: This implies that the data is mostly going to be read
 * from and only occasionally written to. Any read accesses from any processor to this region will create a
 * read-only copy of at least the accessed pages in that processor's memory. Additionally, if ::hipMemPrefetchAsync__
 * is called on this region, it will create a read-only copy of the data on the destination processor.
 * If any processor writes to this region, all copies of the corresponding page will be invalidated
 * except for the one where the write occurred. The \p device argument is ignored for this advice.
 * Note that for a page to be read-duplicated, the accessing processor must either be the CPU or a GPU
 * that has a non-zero value for the device attribute ::hipDeviceAttributeConcurrentManagedAccess.
 * Also, if a context is created on a device that does not have the device attribute
 * ::hipDeviceAttributeConcurrentManagedAccess set, then read-duplication will not occur until
 * all such contexts are destroyed.
 * If the memory region refers to valid system-allocated pageable memory, then the accessing device must
 * have a non-zero value for the device attribute ::hipDeviceAttributePageableMemoryAccess for a read-only
 * copy to be created on that device. Note however that if the accessing device also has a non-zero value for the
 * device attribute ::CU_DEVICE_ATTRIBUTE_PAGEABLE_MEMORY_ACCESS_USES_HOST_PAGE_TABLES, then setting this advice
 * will not create a read-only copy when that device accesses this memory region.
 *
 * - ::hipMemAdviseUnsetReadMostly:  Undoes the effect of ::hipMemAdviseSetReadMostly and also prevents the
 * Unified Memory driver from attempting heuristic read-duplication on the memory range. Any read-duplicated
 * copies of the data will be collapsed into a single copy. The location for the collapsed
 * copy will be the preferred location if the page has a preferred location and one of the read-duplicated
 * copies was resident at that location. Otherwise, the location chosen is arbitrary.
 *
 * - ::hipMemAdviseSetPreferredLocation: This advice sets the preferred location for the
 * data to be the memory belonging to \p device. Passing in CU_DEVICE_CPU for \p device sets the
 * preferred location as host memory. If \p device is a GPU, then it must have a non-zero value for the
 * device attribute ::hipDeviceAttributeConcurrentManagedAccess. Setting the preferred location
 * does not cause data to migrate to that location immediately. Instead, it guides the migration policy
 * when a fault occurs on that memory region. If the data is already in its preferred location and the
 * faulting processor can establish a mapping without requiring the data to be migrated, then
 * data migration will be avoided. On the other hand, if the data is not in its preferred location
 * or if a direct mapping cannot be established, then it will be migrated to the processor accessing
 * it. It is important to note that setting the preferred location does not prevent data prefetching
 * done using ::hipMemPrefetchAsync__.
 * Having a preferred location can override the page thrash detection and resolution logic in the Unified
 * Memory driver. Normally, if a page is detected to be constantly thrashing between for example host and device
 * memory, the page may eventually be pinned to host memory by the Unified Memory driver. But
 * if the preferred location is set as device memory, then the page will continue to thrash indefinitely.
 * If ::hipMemAdviseSetReadMostly is also set on this memory region or any subset of it, then the
 * policies associated with that advice will override the policies of this advice, unless read accesses from
 * \p device will not result in a read-only copy being created on that device as outlined in description for
 * the advice ::hipMemAdviseSetReadMostly.
 * If the memory region refers to valid system-allocated pageable memory, then \p device must have a non-zero
 * value for the device attribute ::hipDeviceAttributePageableMemoryAccess. Additionally, if \p device has
 * a non-zero value for the device attribute ::CU_DEVICE_ATTRIBUTE_PAGEABLE_MEMORY_ACCESS_USES_HOST_PAGE_TABLES,
 * then this call has no effect. Note however that this behavior may change in the future.
 *
 * - ::hipMemAdviseUnsetPreferredLocation: Undoes the effect of ::hipMemAdviseSetPreferredLocation
 * and changes the preferred location to none.
 *
 * - ::hipMemAdviseSetAccessedBy: This advice implies that the data will be accessed by \p device.
 * Passing in ::CU_DEVICE_CPU for \p device will set the advice for the CPU. If \p device is a GPU, then
 * the device attribute ::hipDeviceAttributeConcurrentManagedAccess must be non-zero.
 * This advice does not cause data migration and has no impact on the location of the data per se. Instead,
 * it causes the data to always be mapped in the specified processor's page tables, as long as the
 * location of the data permits a mapping to be established. If the data gets migrated for any reason,
 * the mappings are updated accordingly.
 * This advice is recommended in scenarios where data locality is not important, but avoiding faults is.
 * Consider for example a system containing multiple GPUs with peer-to-peer access enabled, where the
 * data located on one GPU is occasionally accessed by peer GPUs. In such scenarios, migrating data
 * over to the other GPUs is not as important because the accesses are infrequent and the overhead of
 * migration may be too high. But preventing faults can still help improve performance, and so having
 * a mapping set up in advance is useful. Note that on CPU access of this data, the data may be migrated
 * to host memory because the CPU typically cannot access device memory directly. Any GPU that had the
 * ::hipMemAdviseSetAccessedBy flag set for this data will now have its mapping updated to point to the
 * page in host memory.
 * If ::hipMemAdviseSetReadMostly is also set on this memory region or any subset of it, then the
 * policies associated with that advice will override the policies of this advice. Additionally, if the
 * preferred location of this memory region or any subset of it is also \p device, then the policies
 * associated with ::hipMemAdviseSetPreferredLocation will override the policies of this advice.
 * If the memory region refers to valid system-allocated pageable memory, then \p device must have a non-zero
 * value for the device attribute ::hipDeviceAttributePageableMemoryAccess. Additionally, if \p device has
 * a non-zero value for the device attribute ::CU_DEVICE_ATTRIBUTE_PAGEABLE_MEMORY_ACCESS_USES_HOST_PAGE_TABLES,
 * then this call has no effect.
 *
 * - ::hipMemAdviseUnsetAccessedBy: Undoes the effect of ::hipMemAdviseSetAccessedBy. Any mappings to
 * the data from \p device may be removed at any time causing accesses to result in non-fatal page faults.
 * If the memory region refers to valid system-allocated pageable memory, then \p device must have a non-zero
 * value for the device attribute ::hipDeviceAttributePageableMemoryAccess. Additionally, if \p device has
 * a non-zero value for the device attribute ::CU_DEVICE_ATTRIBUTE_PAGEABLE_MEMORY_ACCESS_USES_HOST_PAGE_TABLES,
 * then this call has no effect.
 *
 * \param devPtr - Pointer to memory to set the advice for
 * \param count  - Size in bytes of the memory range
 * \param advice - Advice to be applied for the specified memory range
 * \param device - Device to apply the advice for
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidDevice
 * \notefnerr
 * \note_async
 * \note_null_stream
 *
 * \sa ::hipMemcpy__, ::hipMemcpyPeer__, ::hipMemcpyAsync__,
 * ::hipMemcpy3DPeerAsync__, ::hipMemPrefetchAsync__,
 * ::hipMemAdvise
 */
hipError_t CUDAAPI hipMemAdvise(hipDeviceptr_t devPtr, size_t count, HIPmem_advise advice, hipDevice_t device);

/**
 * \brief Query an attribute of a given memory range
 *
 * Query an attribute about the memory range starting at \p devPtr with a size of \p count bytes. The
 * memory range must refer to managed memory allocated via ::hipMemAllocManaged or declared via
 * __managed__ variables.
 *
 * The \p attribute parameter can take the following values:
 * - ::hipMemRangeAttributeReadMostly: If this attribute is specified, \p data will be interpreted
 * as a 32-bit integer, and \p dataSize must be 4. The result returned will be 1 if all pages in the given
 * memory range have read-duplication enabled, or 0 otherwise.
 * - ::hipMemRangeAttributePreferredLocation: If this attribute is specified, \p data will be
 * interpreted as a 32-bit integer, and \p dataSize must be 4. The result returned will be a GPU device
 * id if all pages in the memory range have that GPU as their preferred location, or it will be CU_DEVICE_CPU
 * if all pages in the memory range have the CPU as their preferred location, or it will be CU_DEVICE_INVALID
 * if either all the pages don't have the same preferred location or some of the pages don't have a
 * preferred location at all. Note that the actual location of the pages in the memory range at the time of
 * the query may be different from the preferred location.
 * - ::hipMemRangeAttributeAccessedBy: If this attribute is specified, \p data will be interpreted
 * as an array of 32-bit integers, and \p dataSize must be a non-zero multiple of 4. The result returned
 * will be a list of device ids that had ::hipMemAdviseSetAccessedBy set for that entire memory range.
 * If any device does not have that advice set for the entire memory range, that device will not be included.
 * If \p data is larger than the number of devices that have that advice set for that memory range,
 * CU_DEVICE_INVALID will be returned in all the extra space provided. For ex., if \p dataSize is 12
 * (i.e. \p data has 3 elements) and only device 0 has the advice set, then the result returned will be
 * { 0, CU_DEVICE_INVALID, CU_DEVICE_INVALID }. If \p data is smaller than the number of devices that have
 * that advice set, then only as many devices will be returned as can fit in the array. There is no
 * guarantee on which specific devices will be returned, however.
 * - ::hipMemRangeAttributeLastPrefetchLocation: If this attribute is specified, \p data will be
 * interpreted as a 32-bit integer, and \p dataSize must be 4. The result returned will be the last location
 * to which all pages in the memory range were prefetched explicitly via ::hipMemPrefetchAsync__. This will either be
 * a GPU id or CU_DEVICE_CPU depending on whether the last location for prefetch was a GPU or the CPU
 * respectively. If any page in the memory range was never explicitly prefetched or if all pages were not
 * prefetched to the same location, CU_DEVICE_INVALID will be returned. Note that this simply returns the
 * last location that the applicaton requested to prefetch the memory range to. It gives no indication as to
 * whether the prefetch operation to that location has completed or even begun.
 *
 * \param data      - A pointers to a memory location where the result
 *                    of each attribute query will be written to.
 * \param dataSize  - Array containing the size of data
 * \param attribute - The attribute to query
 * \param devPtr    - Start of the range to query
 * \param count     - Size of the range to query
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidDevice
 * \notefnerr
 * \note_async
 * \note_null_stream
 *
 * \sa ::hipMemRangeGetAttributes, ::hipMemPrefetchAsync__,
 * ::hipMemAdvise,
 * ::hipMemRangeGetAttribute
 */
hipError_t CUDAAPI hipMemRangeGetAttribute(void *data, size_t dataSize, hipMemRangeAttribute attribute, hipDeviceptr_t devPtr, size_t count);

/**
 * \brief Query attributes of a given memory range.
 *
 * Query attributes of the memory range starting at \p devPtr with a size of \p count bytes. The
 * memory range must refer to managed memory allocated via ::hipMemAllocManaged or declared via
 * __managed__ variables. The \p attributes array will be interpreted to have \p numAttributes
 * entries. The \p dataSizes array will also be interpreted to have \p numAttributes entries.
 * The results of the query will be stored in \p data.
 *
 * The list of supported attributes are given below. Please refer to ::hipMemRangeGetAttribute for
 * attribute descriptions and restrictions.
 *
 * - ::hipMemRangeAttributeReadMostly
 * - ::hipMemRangeAttributePreferredLocation
 * - ::hipMemRangeAttributeAccessedBy
 * - ::hipMemRangeAttributeLastPrefetchLocation
 *
 * \param data          - A two-dimensional array containing pointers to memory
 *                        locations where the result of each attribute query will be written to.
 * \param dataSizes     - Array containing the sizes of each result
 * \param attributes    - An array of attributes to query
 *                        (numAttributes and the number of attributes in this array should match)
 * \param numAttributes - Number of attributes to query
 * \param devPtr        - Start of the range to query
 * \param count         - Size of the range to query
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidDevice
 * \notefnerr
 *
 * \sa ::hipMemRangeGetAttribute, ::hipMemAdvise
 * ::hipMemPrefetchAsync__,
 * ::hipMemRangeGetAttributes
 */
hipError_t CUDAAPI hipMemRangeGetAttributes(void **data, size_t *dataSizes, hipMemRangeAttribute *attributes, size_t numAttributes, hipDeviceptr_t devPtr, size_t count);
#endif /* __CUDA_API_VERSION >= 8000 */

#if __CUDA_API_VERSION >= 6000
/**
 * \brief Set attributes on a previously allocated memory region
 *
 * The supported attributes are:
 *
 * - ::hipPointerAttributeSyncMemops:
 *
 *      A boolean attribute that can either be set (1) or unset (0). When set,
 *      the region of memory that \p ptr points to is guaranteed to always synchronize
 *      memory operations that are synchronous. If there are some previously initiated
 *      synchronous memory operations that are pending when this attribute is set, the
 *      function does not return until those memory operations are complete.
 *      See further documentation in the section titled "API synchronization behavior"
 *      to learn more about cases when synchronous memory operations can
 *      exhibit asynchronous behavior.
 *      \p value will be considered as a pointer to an unsigned integer to which this attribute is to be set.
 *
 * \param value     - Pointer to memory containing the value to be set
 * \param attribute - Pointer attribute to set
 * \param ptr       - Pointer to a memory region allocated using CUDA memory allocation APIs
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidDevice
 * \notefnerr
 *
 * \sa ::hipPointerGetAttribute,
 * ::hipPointerGetAttributes,
 * ::cuMemAlloc,
 * ::cuMemFree,
 * ::hipMemAllocHost,
 * ::hipHostFree,
 * ::hipHostMalloc,
 * ::cuMemHostRegister,
 * ::hipHostUnregister
 */
hipError_t CUDAAPI hipPointerSetAttribute(const void *value, CUpointer_attribute attribute, hipDeviceptr_t ptr);
#endif /* __CUDA_API_VERSION >= 6000 */

#if __CUDA_API_VERSION >= 7000
/**
 * \brief Returns information about a pointer.
 *
 * The supported attributes are (refer to ::hipPointerGetAttribute for attribute descriptions and restrictions):
 *
 * - ::hipPointerAttributeContext
 * - ::hipPointerAttributeMemoryType
 * - ::hipPointerAttributeDevicePointer
 * - ::hipPointerAttributeHostPointer
 * - ::hipPointerAttributeSyncMemops
 * - ::hipPointerAttributeBufferId
 * - ::hipPointerAttributeIsManaged
 * - ::CU_POINTER_ATTRIBUTE_DEVICE_ORDINAL
 *
 * \param numAttributes - Number of attributes to query
 * \param attributes    - An array of attributes to query
 *                      (numAttributes and the number of attributes in this array should match)
 * \param data          - A two-dimensional array containing pointers to memory
 *                      locations where the result of each attribute query will be written to.
 * \param ptr           - Pointer to query
 *
 * Unlike ::hipPointerGetAttribute, this function will not return an error when the \p ptr
 * encountered is not a valid CUDA pointer. Instead, the attributes are assigned default NULL values
 * and hipSuccess is returned.
 *
 * If \p ptr was not allocated by, mapped by, or registered with a ::hipCtx_t which uses UVA
 * (Unified Virtual Addressing), ::hipErrorInvalidContext is returned.
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidDevice
 * \notefnerr
 *
 * \sa
 * ::hipPointerGetAttribute,
 * ::hipPointerSetAttribute,
 * ::hipPointerGetAttributes
 */
hipError_t CUDAAPI hipPointerGetAttributes(unsigned int numAttributes, CUpointer_attribute *attributes, void **data, hipDeviceptr_t ptr);
#endif /* __CUDA_API_VERSION >= 7000 */

/** @} */ /* END CUDA_UNIFIED */

/**
 * \defgroup CUDA_STREAM Stream Management
 *
 * ___MANBRIEF___ stream management functions of the low-level CUDA driver API
 * (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the stream management functions of the low-level CUDA
 * driver application programming interface.
 *
 * @{
 */

/**
 * \brief Create a stream
 *
 * Creates a stream and returns a handle in \p phStream.  The \p Flags argument
 * determines behaviors of the stream.  Valid values for \p Flags are:
 * - ::hipStreamDefault: Default stream creation flag.
 * - ::hipStreamNonBlocking: Specifies that work running in the created
 *   stream may run concurrently with work in stream 0 (the NULL stream), and that
 *   the created stream should perform no implicit synchronization with stream 0.
 *
 * \param phStream - Returned newly created stream
 * \param Flags    - Parameters for stream creation
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorMemoryAllocation
 * \notefnerr
 *
 * \sa ::cuStreamDestroy,
 * ::hipStreamCreateWithPriority,
 * ::hipStreamGetPriority,
 * ::hipStreamGetFlags,
 * ::hipStreamWaitEvent,
 * ::hipStreamQuery,
 * ::hipStreamSynchronize,
 * ::hipStreamAddCallback,
 * ::hipStreamCreate,
 * ::hipStreamCreateWithFlags
 */
hipError_t CUDAAPI hipStreamCreate__(hipStream_t *phStream, unsigned int Flags);

/**
 * \brief Create a stream with the given priority
 *
 * Creates a stream with the specified priority and returns a handle in \p phStream.
 * This API alters the scheduler priority of work in the stream. Work in a higher
 * priority stream may preempt work already executing in a low priority stream.
 *
 * \p priority follows a convention where lower numbers represent higher priorities.
 * '0' represents default priority. The range of meaningful numerical priorities can
 * be queried using ::hipCtxGetStreamPriorityRange. If the specified priority is
 * outside the numerical range returned by ::hipCtxGetStreamPriorityRange,
 * it will automatically be clamped to the lowest or the highest number in the range.
 *
 * \param phStream    - Returned newly created stream
 * \param flags       - Flags for stream creation. See ::hipStreamCreate__ for a list of
 *                      valid flags
 * \param priority    - Stream priority. Lower numbers represent higher priorities.
 *                      See ::hipCtxGetStreamPriorityRange for more information about
 *                      meaningful stream priorities that can be passed.
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorMemoryAllocation
 * \notefnerr
 *
 * \note Stream priorities are supported only on GPUs
 * with compute capability 3.5 or higher.
 *
 * \note In the current implementation, only compute kernels launched in
 * priority streams are affected by the stream's priority. Stream priorities have
 * no effect on host-to-device and device-to-host memory operations.
 *
 * \sa ::cuStreamDestroy,
 * ::hipStreamCreate__,
 * ::hipStreamGetPriority,
 * ::hipCtxGetStreamPriorityRange,
 * ::hipStreamGetFlags,
 * ::hipStreamWaitEvent,
 * ::hipStreamQuery,
 * ::hipStreamSynchronize,
 * ::hipStreamAddCallback,
 * ::hipStreamCreateWithPriority
 */
hipError_t CUDAAPI hipStreamCreateWithPriority(hipStream_t *phStream, unsigned int flags, int priority);


/**
 * \brief Query the priority of a given stream
 *
 * Query the priority of a stream created using ::hipStreamCreate__ or ::hipStreamCreateWithPriority
 * and return the priority in \p priority. Note that if the stream was created with a
 * priority outside the numerical range returned by ::hipCtxGetStreamPriorityRange,
 * this function returns the clamped priority.
 * See ::hipStreamCreateWithPriority for details about priority clamping.
 *
 * \param hStream    - Handle to the stream to be queried
 * \param priority   - Pointer to a signed integer in which the stream's priority is returned
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorMemoryAllocation
 * \notefnerr
 *
 * \sa ::cuStreamDestroy,
 * ::hipStreamCreate__,
 * ::hipStreamCreateWithPriority,
 * ::hipCtxGetStreamPriorityRange,
 * ::hipStreamGetFlags,
 * ::hipStreamGetPriority
 */
hipError_t CUDAAPI hipStreamGetPriority(hipStream_t hStream, int *priority);

/**
 * \brief Query the flags of a given stream
 *
 * Query the flags of a stream created using ::hipStreamCreate__ or ::hipStreamCreateWithPriority
 * and return the flags in \p flags.
 *
 * \param hStream    - Handle to the stream to be queried
 * \param flags      - Pointer to an unsigned integer in which the stream's flags are returned
 *                     The value returned in \p flags is a logical 'OR' of all flags that
 *                     were used while creating this stream. See ::hipStreamCreate__ for the list
 *                     of valid flags
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorMemoryAllocation
 * \notefnerr
 *
 * \sa ::cuStreamDestroy,
 * ::hipStreamCreate__,
 * ::hipStreamGetPriority,
 * ::hipStreamGetFlags
 */
hipError_t CUDAAPI hipStreamGetFlags(hipStream_t hStream, unsigned int *flags);

#if __CUDA_API_VERSION >= 9020

/**
 * \brief Query the context associated with a stream
 *
 * Returns the CUDA context that the stream is associated with.
 *
 * The stream handle \p hStream can refer to any of the following:
 * <ul>
 *   <li>a stream created via any of the CUDA driver APIs such as ::hipStreamCreate__
 *   and ::hipStreamCreateWithPriority, or their runtime API equivalents such as
 *   ::hipStreamCreate, ::hipStreamCreateWithFlags and ::hipStreamCreateWithPriority.
 *   The returned context is the context that was active in the calling thread when the
 *   stream was created. Passing an invalid handle will result in undefined behavior.</li>
 *   <li>any of the special streams such as the NULL stream, ::HIP_STREAM_LEGACY and
 *   ::HIP_STREAM_PER_THREAD. The runtime API equivalents of these are also accepted,
 *   which are NULL, ::cudaStreamLegacy and ::cudaStreamPerThread respectively.
 *   Specifying any of the special handles will return the context current to the
 *   calling thread. If no context is current to the calling thread,
 *   ::hipErrorInvalidContext is returned.</li>
 * </ul>
 *
 * \param hStream - Handle to the stream to be queried
 * \param pctx    - Returned context associated with the stream
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle,
 * \notefnerr
 *
 * \sa ::cuStreamDestroy,
 * ::hipStreamCreateWithPriority,
 * ::hipStreamGetPriority,
 * ::hipStreamGetFlags,
 * ::hipStreamWaitEvent,
 * ::hipStreamQuery,
 * ::hipStreamSynchronize,
 * ::hipStreamAddCallback,
 * ::hipStreamCreate,
 * ::hipStreamCreateWithFlags
 */
hipError_t CUDAAPI cuStreamGetCtx(hipStream_t hStream, hipCtx_t *pctx);

#endif /* __CUDA_API_VERSION >= 9020 */

/**
 * \brief Make a compute stream wait on an event
 *
 * Makes all future work submitted to \p hStream wait for all work captured in
 * \p hEvent.  See ::hipEventRecord() for details on what is captured by an event.
 * The synchronization will be performed efficiently on the device when applicable.
 * \p hEvent may be from a different context or device than \p hStream.
 *
 * \param hStream - Stream to wait
 * \param hEvent  - Event to wait on (may not be NULL)
 * \param Flags   - Parameters for the operation (must be 0)
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle,
 * \note_null_stream
 * \notefnerr
 *
 * \sa ::hipStreamCreate__,
 * ::hipEventRecord,
 * ::hipStreamQuery,
 * ::hipStreamSynchronize,
 * ::hipStreamAddCallback,
 * ::cuStreamDestroy,
 * ::hipStreamWaitEvent
 */
hipError_t CUDAAPI hipStreamWaitEvent(hipStream_t hStream, hipEvent_t hEvent, unsigned int Flags);

/**
 * \brief Add a callback to a compute stream
 *
 * \note This function is slated for eventual deprecation and removal. If
 * you do not require the callback to execute in case of a device error,
 * consider using ::cuLaunchHostFunc. Additionally, this function is not
 * supported with ::cuStreamBeginCapture and ::cuStreamEndCapture, unlike
 * ::cuLaunchHostFunc.
 *
 * Adds a callback to be called on the host after all currently enqueued
 * items in the stream have completed.  For each
 * hipStreamAddCallback call, the callback will be executed exactly once.
 * The callback will block later work in the stream until it is finished.
 *
 * The callback may be passed ::hipSuccess or an error code.  In the event
 * of a device error, all subsequently executed callbacks will receive an
 * appropriate ::hipError_t.
 *
 * Callbacks must not make any CUDA API calls.  Attempting to use a CUDA API
 * will result in ::hipErrorNotPermitted.  Callbacks must not perform any
 * synchronization that may depend on outstanding device work or other callbacks
 * that are not mandated to run earlier.  Callbacks without a mandated order
 * (in independent streams) execute in undefined order and may be serialized.
 *
 * For the purposes of Unified Memory, callback execution makes a number of
 * guarantees:
 * <ul>
 *   <li>The callback stream is considered idle for the duration of the
 *   callback.  Thus, for example, a callback may always use memory attached
 *   to the callback stream.</li>
 *   <li>The start of execution of a callback has the same effect as
 *   synchronizing an event recorded in the same stream immediately prior to
 *   the callback.  It thus synchronizes streams which have been "joined"
 *   prior to the callback.</li>
 *   <li>Adding device work to any stream does not have the effect of making
 *   the stream active until all preceding host functions and stream callbacks
 *   have executed.  Thus, for
 *   example, a callback might use global attached memory even if work has
 *   been added to another stream, if the work has been ordered behind the
 *   callback with an event.</li>
 *   <li>Completion of a callback does not cause a stream to become
 *   active except as described above.  The callback stream will remain idle
 *   if no device work follows the callback, and will remain idle across
 *   consecutive callbacks without device work in between.  Thus, for example,
 *   stream synchronization can be done by signaling from a callback at the
 *   end of the stream.</li>
 * </ul>
 *
 * \param hStream  - Stream to add callback to
 * \param callback - The function to call once preceding stream operations are complete
 * \param userData - User specified data to be passed to the callback function
 * \param flags    - Reserved for future use, must be 0
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorNotSupported
 * \note_null_stream
 * \notefnerr
 *
 * \sa ::hipStreamCreate__,
 * ::hipStreamQuery,
 * ::hipStreamSynchronize,
 * ::hipStreamWaitEvent,
 * ::cuStreamDestroy,
 * ::hipMemAllocManaged,
 * ::hipStreamAttachMemAsync,
 * ::cuStreamLaunchHostFunc,
 * ::hipStreamAddCallback
 */
hipError_t CUDAAPI hipStreamAddCallback(hipStream_t hStream, hipStreamCallback_t callback, void *userData, unsigned int flags);

#if __CUDA_API_VERSION >= 10000

/**
 * \brief Begins graph capture on a stream
 *
 * Begin graph capture on \p hStream. When a stream is in capture mode, all operations
 * pushed into the stream will not be executed, but will instead be captured into
 * a graph, which will be returned via ::cuStreamEndCapture. Capture may not be initiated
 * if \p stream is HIP_STREAM_LEGACY. Capture must be ended on the same stream in which
 * it was initiated, and it may only be initiated if the stream is not already in capture
 * mode. The capture mode may be queried via ::cuStreamIsCapturing.
 *
 * \param hStream - Stream in which to initiate capture
 *
 * \note Kernels captured using this API must not use texture and surface references.
 *       Reading or writing through any texture or surface reference is undefined
 *       behavior. This restriction does not apply to texture and surface objects.
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa
 * ::hipStreamCreate__,
 * ::cuStreamIsCapturing,
 * ::cuStreamEndCapture
 */
hipError_t CUDAAPI cuStreamBeginCapture(hipStream_t hStream);

/**
 * \brief Ends capture on a stream, returning the captured graph
 *
 * End capture on \p hStream, returning the captured graph via \p phGraph.
 * Capture must have been initiated on \p hStream via a call to ::cuStreamBeginCapture.
 * If capture was invalidated, due to a violation of the rules of stream capture, then
 * a NULL graph will be returned.
 *
 * \param hStream - Stream to query
 * \param phGraph - The captured graph
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa
 * ::hipStreamCreate__,
 * ::cuStreamBeginCapture,
 * ::cuStreamIsCapturing
 */
hipError_t CUDAAPI cuStreamEndCapture(hipStream_t hStream, CUgraph *phGraph);

/**
 * \brief Returns a stream's capture status
 *
 * Return the capture status of \p hStream via \p captureStatus. After a successful
 * call, \p *captureStatus will contain one of the following:
 * - ::CU_STREAM_CAPTURE_STATUS_NONE: The stream is not capturing.
 * - ::CU_STREAM_CAPTURE_STATUS_ACTIVE: The stream is capturing.
 * - ::CU_STREAM_CAPTURE_STATUS_INVALIDATED: The stream was capturing but an error
 *   has invalidated the capture sequence. The capture sequence must be terminated
 *   with ::cuStreamEndCapture on the stream where it was initiated in order to
 *   continue using \p hStream.
 *
 * Note that, if this is called on ::HIP_STREAM_LEGACY (the "null stream") while
 * a blocking stream in the same context is capturing, it will return
 * ::CUDA_ERROR_STREAM_CAPTURE_IMPLICIT and \p *captureStatus is unspecified
 * after the call. The blocking stream capture is not invalidated.
 *
 * When a blocking stream is capturing, the legacy stream is in an
 * unusable state until the blocking stream capture is terminated. The legacy
 * stream is not supported for stream capture, but attempted use would have an
 * implicit dependency on the capturing stream(s).
 *
 * \param hStream       - Stream to query
 * \param captureStatus - Returns the stream's capture status
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue,
 * ::CUDA_ERROR_STREAM_CAPTURE_IMPLICIT
 * \notefnerr
 *
 * \sa
 * ::hipStreamCreate__,
 * ::cuStreamBeginCapture,
 * ::cuStreamEndCapture
 */
hipError_t CUDAAPI cuStreamIsCapturing(hipStream_t hStream, CUstreamCaptureStatus *captureStatus);

#endif /* __CUDA_API_VERSION >= 10000 */

#if __CUDA_API_VERSION >= 6000

/**
 * \brief Attach memory to a stream asynchronously
 *
 * Enqueues an operation in \p hStream to specify stream association of
 * \p length bytes of memory starting from \p dptr. This function is a
 * stream-ordered operation, meaning that it is dependent on, and will
 * only take effect when, previous work in stream has completed. Any
 * previous association is automatically replaced.
 *
 * \p dptr must point to one of the following types of memories:
 * - managed memory declared using the __managed__ keyword or allocated with
 *   ::hipMemAllocManaged.
 * - a valid host-accessible region of system-allocated pageable memory. This
 *   type of memory may only be specified if the device associated with the
 *   stream reports a non-zero value for the device attribute
 *   ::hipDeviceAttributePageableMemoryAccess.
 *
 * For managed allocations, \p length must be either zero or the entire
 * allocation's size. Both indicate that the entire allocation's stream
 * association is being changed. Currently, it is not possible to change stream
 * association for a portion of a managed allocation.
 *
 * For pageable host allocations, \p length must be non-zero.
 *
 * The stream association is specified using \p flags which must be
 * one of ::hipMemAttachFlags_t.
 * If the ::hipMemAttachGlobal flag is specified, the memory can be accessed
 * by any stream on any device.
 * If the ::hipMemAttachHost flag is specified, the program makes a guarantee
 * that it won't access the memory on the device from any stream on a device that
 * has a zero value for the device attribute ::hipDeviceAttributeConcurrentManagedAccess.
 * If the ::hipMemAttachSingle flag is specified and \p hStream is associated with
 * a device that has a zero value for the device attribute ::hipDeviceAttributeConcurrentManagedAccess,
 * the program makes a guarantee that it will only access the memory on the device
 * from \p hStream. It is illegal to attach singly to the NULL stream, because the
 * NULL stream is a virtual global stream and not a specific stream. An error will
 * be returned in this case.
 *
 * When memory is associated with a single stream, the Unified Memory system will
 * allow CPU access to this memory region so long as all operations in \p hStream
 * have completed, regardless of whether other streams are active. In effect,
 * this constrains exclusive ownership of the managed memory region by
 * an active GPU to per-stream activity instead of whole-GPU activity.
 *
 * Accessing memory on the device from streams that are not associated with
 * it will produce undefined results. No error checking is performed by the
 * Unified Memory system to ensure that kernels launched into other streams
 * do not access this region.
 *
 * It is a program's responsibility to order calls to ::hipStreamAttachMemAsync
 * via events, synchronization or other means to ensure legal access to memory
 * at all times. Data visibility and coherency will be changed appropriately
 * for all kernels which follow a stream-association change.
 *
 * If \p hStream is destroyed while data is associated with it, the association is
 * removed and the association reverts to the default visibility of the allocation
 * as specified at ::hipMemAllocManaged. For __managed__ variables, the default
 * association is always ::hipMemAttachGlobal. Note that destroying a stream is an
 * asynchronous operation, and as a result, the change to default association won't
 * happen until all work in the stream has completed.
 *
 * \param hStream - Stream in which to enqueue the attach operation
 * \param dptr    - Pointer to memory (must be a pointer to managed memory or
 *                  to a valid host-accessible region of system-allocated
 *                  pageable memory)
 * \param length  - Length of memory
 * \param flags   - Must be one of ::hipMemAttachFlags_t
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorNotSupported
 * \note_null_stream
 * \notefnerr
 *
 * \sa ::hipStreamCreate__,
 * ::hipStreamQuery,
 * ::hipStreamSynchronize,
 * ::hipStreamWaitEvent,
 * ::cuStreamDestroy,
 * ::hipMemAllocManaged,
 * ::hipStreamAttachMemAsync
 */
hipError_t CUDAAPI hipStreamAttachMemAsync(hipStream_t hStream, hipDeviceptr_t dptr, size_t length, unsigned int flags);

#endif /* __CUDA_API_VERSION >= 6000 */

/**
 * \brief Determine status of a compute stream
 *
 * Returns ::hipSuccess if all operations in the stream specified by
 * \p hStream have completed, or ::hipErrorNotReady if not.
 *
 * For the purposes of Unified Memory, a return value of ::hipSuccess
 * is equivalent to having called ::hipStreamSynchronize().
 *
 * \param hStream - Stream to query status of
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorNotReady
 * \note_null_stream
 * \notefnerr
 *
 * \sa ::hipStreamCreate__,
 * ::hipStreamWaitEvent,
 * ::cuStreamDestroy,
 * ::hipStreamSynchronize,
 * ::hipStreamAddCallback,
 * ::hipStreamQuery
 */
hipError_t CUDAAPI hipStreamQuery(hipStream_t hStream);

/**
 * \brief Wait until a stream's tasks are completed
 *
 * Waits until the device has completed all operations in the stream specified
 * by \p hStream. If the context was created with the
 * ::HIP_CTX_SCHED_BLOCKING_SYNC flag, the CPU thread will block until the
 * stream is finished with all of its tasks.
 *
 * \param hStream - Stream to wait for
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle

 * \note_null_stream
 * \notefnerr
 *
 * \sa ::hipStreamCreate__,
 * ::cuStreamDestroy,
 * ::hipStreamWaitEvent,
 * ::hipStreamQuery,
 * ::hipStreamAddCallback,
 * ::hipStreamSynchronize
 */
hipError_t CUDAAPI hipStreamSynchronize(hipStream_t hStream);

#if __CUDA_API_VERSION >= 4000
/**
 * \brief Destroys a stream
 *
 * Destroys the stream specified by \p hStream.
 *
 * In case the device is still doing work in the stream \p hStream
 * when ::cuStreamDestroy() is called, the function will return immediately
 * and the resources associated with \p hStream will be released automatically
 * once the device has completed all work in \p hStream.
 *
 * \param hStream - Stream to destroy
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidResourceHandle
 * \notefnerr
 *
 * \sa ::hipStreamCreate__,
 * ::hipStreamWaitEvent,
 * ::hipStreamQuery,
 * ::hipStreamSynchronize,
 * ::hipStreamAddCallback,
 * ::hipStreamDestroy
 */
hipError_t CUDAAPI cuStreamDestroy(hipStream_t hStream);
#endif /* __CUDA_API_VERSION >= 4000 */

/** @} */ /* END CUDA_STREAM */


/**
 * \defgroup CUDA_EVENT Event Management
 *
 * ___MANBRIEF___ event management functions of the low-level CUDA driver API
 * (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the event management functions of the low-level CUDA
 * driver application programming interface.
 *
 * @{
 */

/**
 * \brief Creates an event
 *
 * Creates an event *phEvent for the current context with the flags specified via
 * \p Flags. Valid flags include:
 * - ::hipEventDefault: Default event creation flag.
 * - ::hipEventBlockingSync: Specifies that the created event should use blocking
 *   synchronization.  A CPU thread that uses ::hipEventSynchronize() to wait on
 *   an event created with this flag will block until the event has actually
 *   been recorded.
 * - ::hipEventDisableTiming: Specifies that the created event does not need
 *   to record timing data.  Events created with this flag specified and
 *   the ::hipEventBlockingSync flag not specified will provide the best
 *   performance when used with ::hipStreamWaitEvent() and ::hipEventQuery().
 * - ::hipEventInterprocess: Specifies that the created event may be used as an
 *   interprocess event by ::hipIpcGetEventHandle(). ::hipEventInterprocess must
 *   be specified along with ::hipEventDisableTiming.
 *
 * \param phEvent - Returns newly created event
 * \param Flags   - Event creation flags
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorMemoryAllocation
 * \notefnerr
 *
 * \sa
 * ::hipEventRecord,
 * ::hipEventQuery,
 * ::hipEventSynchronize,
 * ::cuEventDestroy,
 * ::hipEventElapsedTime,
 * ::hipEventCreate,
 * ::hipEventCreateWithFlags
 */
hipError_t CUDAAPI hipEventCreate(hipEvent_t *phEvent, unsigned int Flags);

/**
 * \brief Records an event
 *
 * Captures in \p hEvent the contents of \p hStream at the time of this call.
 * \p hEvent and \p hStream must be from the same context.
 * Calls such as ::hipEventQuery() or ::hipStreamWaitEvent() will then
 * examine or wait for completion of the work that was captured. Uses of
 * \p hStream after this call do not modify \p hEvent. See note on default
 * stream behavior for what is captured in the default case.
 *
 * ::hipEventRecord() can be called multiple times on the same event and
 * will overwrite the previously captured state. Other APIs such as
 * ::hipStreamWaitEvent() use the most recently captured state at the time
 * of the API call, and are not affected by later calls to
 * ::hipEventRecord(). Before the first call to ::hipEventRecord(), an
 * event represents an empty set of work, so for example ::hipEventQuery()
 * would return ::hipSuccess.
 *
 * \param hEvent  - Event to record
 * \param hStream - Stream to record event for
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorInvalidValue
 * \note_null_stream
 * \notefnerr
 *
 * \sa ::hipEventCreate,
 * ::hipEventQuery,
 * ::hipEventSynchronize,
 * ::hipStreamWaitEvent,
 * ::cuEventDestroy,
 * ::hipEventElapsedTime,
 * ::hipEventRecord
 */
hipError_t CUDAAPI hipEventRecord(hipEvent_t hEvent, hipStream_t hStream);

/**
 * \brief Queries an event's status
 *
 * Queries the status of all work currently captured by \p hEvent. See
 * ::hipEventRecord() for details on what is captured by an event.
 *
 * Returns ::hipSuccess if all captured work has been completed, or
 * ::hipErrorNotReady if any captured work is incomplete.
 *
 * For the purposes of Unified Memory, a return value of ::hipSuccess
 * is equivalent to having called ::hipEventSynchronize().
 *
 * \param hEvent - Event to query
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorInvalidValue,
 * ::hipErrorNotReady
 * \notefnerr
 *
 * \sa ::hipEventCreate,
 * ::hipEventRecord,
 * ::hipEventSynchronize,
 * ::cuEventDestroy,
 * ::hipEventElapsedTime,
 * ::hipEventQuery
 */
hipError_t CUDAAPI hipEventQuery(hipEvent_t hEvent);

/**
 * \brief Waits for an event to complete
 *
 * Waits until the completion of all work currently captured in \p hEvent.
 * See ::hipEventRecord() for details on what is captured by an event.
 *
 * Waiting for an event that was created with the ::hipEventBlockingSync
 * flag will cause the calling CPU thread to block until the event has
 * been completed by the device.  If the ::hipEventBlockingSync flag has
 * not been set, then the CPU thread will busy-wait until the event has
 * been completed by the device.
 *
 * \param hEvent - Event to wait for
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle
 * \notefnerr
 *
 * \sa ::hipEventCreate,
 * ::hipEventRecord,
 * ::hipEventQuery,
 * ::cuEventDestroy,
 * ::hipEventElapsedTime,
 * ::hipEventSynchronize
 */
hipError_t CUDAAPI hipEventSynchronize(hipEvent_t hEvent);

#if __CUDA_API_VERSION >= 4000
/**
 * \brief Destroys an event
 *
 * Destroys the event specified by \p hEvent.
 *
 * An event may be destroyed before it is complete (i.e., while
 * ::hipEventQuery() would return ::hipErrorNotReady). In this case, the
 * call does not block on completion of the event, and any associated
 * resources will automatically be released asynchronously at completion.
 *
 * \param hEvent - Event to destroy
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle
 * \notefnerr
 *
 * \sa ::hipEventCreate,
 * ::hipEventRecord,
 * ::hipEventQuery,
 * ::hipEventSynchronize,
 * ::hipEventElapsedTime,
 * ::hipEventDestroy
 */
hipError_t CUDAAPI cuEventDestroy(hipEvent_t hEvent);
#endif /* __CUDA_API_VERSION >= 4000 */

/**
 * \brief Computes the elapsed time between two events
 *
 * Computes the elapsed time between two events (in milliseconds with a
 * resolution of around 0.5 microseconds).
 *
 * If either event was last recorded in a non-NULL stream, the resulting time
 * may be greater than expected (even if both used the same stream handle). This
 * happens because the ::hipEventRecord() operation takes place asynchronously
 * and there is no guarantee that the measured latency is actually just between
 * the two events. Any number of other different stream operations could execute
 * in between the two measured events, thus altering the timing in a significant
 * way.
 *
 * If ::hipEventRecord() has not been called on either event then
 * ::hipErrorInvalidResourceHandle is returned. If ::hipEventRecord() has been called
 * on both events but one or both of them has not yet been completed (that is,
 * ::hipEventQuery() would return ::hipErrorNotReady on at least one of the
 * events), ::hipErrorNotReady is returned. If either event was created with
 * the ::hipEventDisableTiming flag, then this function will return
 * ::hipErrorInvalidResourceHandle.
 *
 * \param pMilliseconds - Time between \p hStart and \p hEnd in ms
 * \param hStart        - Starting event
 * \param hEnd          - Ending event
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorNotReady
 * \notefnerr
 *
 * \sa ::hipEventCreate,
 * ::hipEventRecord,
 * ::hipEventQuery,
 * ::hipEventSynchronize,
 * ::cuEventDestroy,
 * ::hipEventElapsedTime
 */
hipError_t CUDAAPI hipEventElapsedTime(float *pMilliseconds, hipEvent_t hStart, hipEvent_t hEnd);

/** @} */ /* END CUDA_EVENT */

/**
 * \defgroup CUDA_EXTRES_INTEROP External Resource Interoperability
 *
 * ___MANBRIEF___ External resource interoperability functions of the low-level CUDA driver API
 * (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the external resource interoperability functions of the low-level CUDA
 * driver application programming interface.
 *
 * @{
 */

#if __CUDA_API_VERSION >= 10000

 /**
 * \brief Imports an external memory object
 *
 * Imports an externally allocated memory object and returns
 * a handle to that in \p extMem_out.
 *
 * The properties of the handle being imported must be described in
 * \p memHandleDesc. The ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC structure
 * is defined as follows:
 *
 * \code
        typedef struct CUDA_EXTERNAL_MEMORY_HANDLE_DESC_st {
            CUexternalMemoryHandleType type;
            union {
                int fd;
                struct {
                    void *handle;
                    const void *name;
                } win32;
            } handle;
            unsigned int flags;
        } CUDA_EXTERNAL_MEMORY_HANDLE_DESC;
 * \endcode
 *
 * where ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC::type specifies the type
 * of handle being imported. ::CUexternalMemoryHandleType is
 * defined as:
 *
 * \code
        typedef enum CUexternalMemoryHandleType_enum {
            CU_EXTERNAL_MEMORY_HANDLE_TYPE_OPAQUE_FD        = 1,
            CU_EXTERNAL_MEMORY_HANDLE_TYPE_OPAQUE_WIN32     = 2,
            CU_EXTERNAL_MEMORY_HANDLE_TYPE_OPAQUE_WIN32_KMT = 3,
            CU_EXTERNAL_MEMORY_HANDLE_TYPE_D3D12_HEAP       = 4,
            CU_EXTERNAL_MEMORY_HANDLE_TYPE_D3D12_RESOURCE   = 5
        } CUexternalMemoryHandleType;
 * \endcode
 *
 * If ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC::type is
 * ::CU_EXTERNAL_MEMORY_HANDLE_TYPE_OPAQUE_FD, then
 * ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC::handle::fd must be a valid
 * file descriptor referencing a memory object. Ownership of
 * the file descriptor is transferred to the CUDA driver when the
 * handle is imported successfully. Performing any operations on the
 * file descriptor after it is imported results in undefined behavior.
 *
 * If ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC::type is
 * ::CU_EXTERNAL_MEMORY_HANDLE_TYPE_OPAQUE_WIN32, then exactly one
 * of ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC::handle::win32::handle and
 * ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC::handle::win32::name must not be
 * NULL. If ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC::handle::win32::handle
 * is not NULL, then it must represent a valid shared NT handle that
 * references a memory object. Ownership of this handle is
 * not transferred to CUDA after the import operation, so the
 * application must release the handle using the appropriate system
 * call. If ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC::handle::win32::name
 * is not NULL, then it must point to a NULL-terminated array of
 * UTF-16 characters that refers to a memory object.
 *
 * If ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC::type is
 * ::CU_EXTERNAL_MEMORY_HANDLE_TYPE_OPAQUE_WIN32_KMT, then
 * ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC::handle::win32::handle must
 * be non-NULL and
 * ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC::handle::win32::name
 * must be NULL. The handle specified must be a globally shared KMT
 * handle. This handle does not hold a reference to the underlying
 * object, and thus will be invalid when all references to the
 * memory object are destroyed.
 *
 * If ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC::type is
 * ::CU_EXTERNAL_MEMORY_HANDLE_TYPE_D3D12_HEAP, then exactly one
 * of ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC::handle::win32::handle and
 * ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC::handle::win32::name must not be
 * NULL. If ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC::handle::win32::handle
 * is not NULL, then it must represent a valid shared NT handle that
 * is returned by ID3DDevice::CreateSharedHandle when referring to a
 * ID3D12Heap object. This handle holds a reference to the underlying
 * object. If ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC::handle::win32::name
 * is not NULL, then it must point to a NULL-terminated array of
 * UTF-16 characters that refers to a ID3D12Heap object.
 *
 * If ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC::type is
 * ::CU_EXTERNAL_MEMORY_HANDLE_TYPE_D3D12_RESOURCE, then exactly one
 * of ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC::handle::win32::handle and
 * ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC::handle::win32::name must not be
 * NULL. If ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC::handle::win32::handle
 * is not NULL, then it must represent a valid shared NT handle that
 * is returned by ID3DDevice::CreateSharedHandle when referring to a
 * ID3D12Resource object. This handle holds a reference to the
 * underlying object. If
 * ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC::handle::win32::name
 * is not NULL, then it must point to a NULL-terminated array of
 * UTF-16 characters that refers to a ID3D12Resource object.
 *
 * Specifying the flag ::CUDA_EXTERNAL_MEMORY_DEDICATED in
 * ::CUDA_EXTERNAL_MEMORY_HANDLE_DESC::flags indicates that the
 * resource is a dedicated resource. The definition of what a
 * dedicated resource is outside the scope of this extension.
 *
 * \param extMem_out    - Returned handle to an external memory object
 * \param memHandleDesc - Memory import handle descriptor
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidResourceHandle
 * \notefnerr
 *
 * \note If the Vulkan memory imported into CUDA is mapped on the CPU then the
 * application must use vkInvalidateMappedMemoryRanges/vkFlushMappedMemoryRanges
 * as well as appropriate Vulkan pipeline barriers to maintain coherence between
 * CPU and GPU. For more information on these APIs, please refer to "Synchronization
 * and Cache Control" chapter from Vulkan specification.
 *
 * \sa ::cuDestroyExternalMemory,
 * ::cuExternalMemoryGetMappedBuffer,
 * ::cuExternalMemoryGetMappedMipmappedArray
 */
hipError_t CUDAAPI cuImportExternalMemory(CUexternalMemory *extMem_out, const CUDA_EXTERNAL_MEMORY_HANDLE_DESC *memHandleDesc);

/**
 * \brief Maps a buffer onto an imported memory object
 *
 * Maps a buffer onto an imported memory object and returns a device
 * pointer in \p devPtr.
 *
 * The properties of the buffer being mapped must be described in
 * \p bufferDesc. The ::CUDA_EXTERNAL_MEMORY_BUFFER_DESC structure is
 * defined as follows:
 *
 * \code
        typedef struct CUDA_EXTERNAL_MEMORY_BUFFER_DESC_st {
            unsigned long long offset;
            unsigned long long size;
            unsigned int flags;
        } CUDA_EXTERNAL_MEMORY_BUFFER_DESC;
 * \endcode
 *
 * where ::CUDA_EXTERNAL_MEMORY_BUFFER_DESC::offset is the offset in
 * the memory object where the buffer's base address is.
 * ::CUDA_EXTERNAL_MEMORY_BUFFER_DESC::size is the size of the buffer.
 * ::CUDA_EXTERNAL_MEMORY_BUFFER_DESC::flags must be zero.
 *
 * The offset and size have to be suitably aligned to match the
 * requirements of the external API. Mapping two buffers whose ranges
 * overlap may or may not result in the same virtual address being
 * returned for the overlapped portion. In such cases, the application
 * must ensure that all accesses to that region from the GPU are
 * volatile. Otherwise writes made via one address are not guaranteed
 * to be visible via the other address, even if they're issued by the
 * same thread. It is recommended that applications map the combined
 * range instead of mapping separate buffers and then apply the
 * appropriate offsets to the returned pointer to derive the
 * individual buffers.
 *
 * \param devPtr     - Returned device pointer to buffer
 * \param extMem     - Handle to external memory object
 * \param bufferDesc - Buffer descriptor
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidResourceHandle
 * \notefnerr
 *
 * \sa ::cuImportExternalMemory
 * ::cuDestroyExternalMemory,
 * ::cuExternalMemoryGetMappedMipmappedArray
 */
hipError_t CUDAAPI cuExternalMemoryGetMappedBuffer(hipDeviceptr_t *devPtr, CUexternalMemory extMem, const CUDA_EXTERNAL_MEMORY_BUFFER_DESC *bufferDesc);

/**
 * \brief Maps a CUDA mipmapped array onto an external memory object
 *
 * Maps a CUDA mipmapped array onto an external object and returns a
 * handle to it in \p mipmap.
 *
 * The properties of the CUDA mipmapped array being mapped must be
 * described in \p mipmapDesc. The structure
 * ::CUDA_EXTERNAL_MEMORY_MIPMAPPED_ARRAY_DESC is defined as follows:
 *
 * \code
        typedef struct CUDA_EXTERNAL_MEMORY_MIPMAPPED_ARRAY_DESC_st {
            unsigned long long offset;
            HIP_ARRAY3D_DESCRIPTOR arrayDesc;
            unsigned int numLevels;
        } CUDA_EXTERNAL_MEMORY_MIPMAPPED_ARRAY_DESC;
 * \endcode
 *
 * where ::CUDA_EXTERNAL_MEMORY_MIPMAPPED_ARRAY_DESC::offset is the
 * offset in the memory object where the base level of the mipmap
 * chain is.
 * ::CUDA_EXTERNAL_MEMORY_MIPMAPPED_ARRAY_DESC::arrayDesc describes
 * the format, dimensions and type of the base level of the mipmap
 * chain. For further details on these parameters, please refer to the
 * documentation for ::hipMipmappedArrayCreate. Note that if the mipmapped
 * array is bound as a color target in the graphics API, then the flag
 * ::CUDA_ARRAY3D_COLOR_ATTACHMENT must be specified in
 * ::CUDA_EXTERNAL_MEMORY_MIPMAPPED_ARRAY_DESC::arrayDesc::Flags.
 * ::CUDA_EXTERNAL_MEMORY_MIPMAPPED_ARRAY_DESC::numLevels specifies
 * the total number of levels in the mipmap chain.
 *
 * \param mipmap     - Returned CUDA mipmapped array
 * \param extMem     - Handle to external memory object
 * \param mipmapDesc - CUDA array descriptor
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidResourceHandle
 * \notefnerr
 *
 * \sa ::cuImportExternalMemory
 * ::cuDestroyExternalMemory,
 * ::cuExternalMemoryGetMappedBuffer
 */
hipError_t CUDAAPI cuExternalMemoryGetMappedMipmappedArray(hipMipmappedArray_t *mipmap, CUexternalMemory extMem, const CUDA_EXTERNAL_MEMORY_MIPMAPPED_ARRAY_DESC *mipmapDesc);

/**
 * \brief Releases all resources associated with an external memory
 * object.
 *
 * Frees all buffers and CUDA mipmapped arrays that were
 * mapped onto this external memory object and releases any reference
 * on the underlying memory itself.
 *
 * \param extMem - External memory object to be destroyed
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidResourceHandle
 * \notefnerr
 *
 * \sa ::cuImportExternalMemory
 * ::cuExternalMemoryGetMappedBuffer,
 * ::cuExternalMemoryGetMappedMipmappedArray
 */
hipError_t CUDAAPI cuDestroyExternalMemory(CUexternalMemory extMem);

/**
 * \brief Imports an external semaphore
 *
 * Imports an externally allocated synchronization object and returns
 * a handle to that in \p extSem_out.
 *
 * The properties of the handle being imported must be described in
 * \p semHandleDesc. The ::CUDA_EXTERNAL_SEMAPHORE_HANDLE_DESC is
 * defined as follows:
 *
 * \code
        typedef struct CUDA_EXTERNAL_SEMAPHORE_HANDLE_DESC_st {
            CUexternalSemaphoreHandleType type;
            union {
                int fd;
                struct {
                    void *handle;
                const void *name;
                } win32;
            } handle;
            unsigned int flags;
        } CUDA_EXTERNAL_SEMAPHORE_HANDLE_DESC;
 * \endcode
 *
 * where ::CUDA_EXTERNAL_SEMAPHORE_HANDLE_DESC::type specifies the type of
 * handle being imported. ::CUexternalSemaphoreHandleType is defined
 * as:
 *
 * \code
        typedef enum CUexternalSemaphoreHandleType_enum {
            CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_OPAQUE_FD        = 1,
            CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_OPAQUE_WIN32     = 2,
            CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_OPAQUE_WIN32_KMT = 3,
            CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_D3D12_FENCE      = 4
        } CUexternalSemaphoreHandleType;
 * \endcode
 *
 * If ::CUDA_EXTERNAL_SEMAPHORE_HANDLE_DESC::type is
 * ::CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_OPAQUE_FD, then
 * ::CUDA_EXTERNAL_SEMAPHORE_HANDLE_DESC::handle::fd must be a valid
 * file descriptor referencing a synchronization object. Ownership of
 * the file descriptor is transferred to the CUDA driver when the
 * handle is imported successfully. Performing any operations on the
 * file descriptor after it is imported results in undefined behavior.
 *
 * If ::CUDA_EXTERNAL_SEMAPHORE_HANDLE_DESC::type is
 * ::CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_OPAQUE_WIN32, then exactly one
 * of ::CUDA_EXTERNAL_SEMAPHORE_HANDLE_DESC::handle::win32::handle and
 * ::cudaExternalSemaphoreHandleDesc::handle::win32::name must not be
 * NULL. If
 * ::CUDA_EXTERNAL_SEMAPHORE_HANDLE_DESC::handle::win32::handle
 * is not NULL, then it must represent a valid shared NT handle that
 * references a synchronization object. Ownership of this handle is
 * not transferred to CUDA after the import operation, so the
 * application must release the handle using the appropriate system
 * call. If ::CUDA_EXTERNAL_SEMAPHORE_HANDLE_DESC::handle::win32::name
 * is not NULL, then it must name a valid synchronization object.
 *
 * If ::CUDA_EXTERNAL_SEMAPHORE_HANDLE_DESC::type is
 * ::CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_OPAQUE_WIN32_KMT, then
 * ::CUDA_EXTERNAL_SEMAPHORE_HANDLE_DESC::handle::win32::handle must
 * be non-NULL and
 * ::CUDA_EXTERNAL_SEMAPHORE_HANDLE_DESC::handle::win32::name
 * must be NULL. The handle specified must be a globally shared KMT
 * handle. This handle does not hold a reference to the underlying
 * object, and thus will be invalid when all references to the
 * synchronization object are destroyed.
 *
 * If ::CUDA_EXTERNAL_SEMAPHORE_HANDLE_DESC::type is
 * ::CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_D3D12_FENCE, then exactly one
 * of ::CUDA_EXTERNAL_SEMAPHORE_HANDLE_DESC::handle::win32::handle and
 * ::cudaExternalSemaphoreHandleDesc::handle::win32::name must not be
 * NULL. If
 * ::CUDA_EXTERNAL_SEMAPHORE_HANDLE_DESC::handle::win32::handle
 * is not NULL, then it must represent a valid shared NT handle that
 * is returned by ID3DDevice::CreateSharedHandle when referring to a
 * ID3D12Fence object. This handle holds a reference to the underlying
 * object. If
 * ::CUDA_EXTERNAL_SEMAPHORE_HANDLE_DESC::handle::win32::name
 * is not NULL, then it must name a valid synchronization object that
 * refers to a valid ID3D12Fence object.
 *
 * \param extSem_out    - Returned handle to an external semaphore
 * \param semHandleDesc - Semaphore import handle descriptor
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidResourceHandle
 * \notefnerr
 *
 * \sa ::cuDestroyExternalSemaphore,
 * ::cuSignalExternalSemaphoresAsync,
 * ::cuWaitExternalSemaphoresAsync
 */
hipError_t CUDAAPI cuImportExternalSemaphore(CUexternalSemaphore *extSem_out, const CUDA_EXTERNAL_SEMAPHORE_HANDLE_DESC *semHandleDesc);

/**
 * \brief Signals a set of external semaphore objects
 *
 * Enqueues a signal operation on a set of externally allocated
 * semaphore object in the specified stream. The operations will be
 * executed when all prior operations in the stream complete.
 *
 * The exact semantics of signaling a semaphore depends on the type of
 * the object.
 *
 * If the semaphore object is any one of the following types:
 * ::CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_OPAQUE_FD,
 * ::CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_OPAQUE_WIN32,
 * ::CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_OPAQUE_WIN32_KMT
 * then signaling the semaphore will set it to the signaled state.
 *
 * If the semaphore object is of the type
 * ::CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_D3D12_FENCE, then the
 * semaphore will be set to the value specified in
 * ::CUDA_EXTERNAL_SEMAPHORE_SIGNAL_PARAMS::params::fence::value.
 *
 * \param extSemArray - Set of external semaphores to be signaled
 * \param paramsArray - Array of semaphore parameters
 * \param numExtSems  - Number of semaphores to signal
 * \param stream     - Stream to enqueue the signal operations in
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidResourceHandle
 * \notefnerr
 *
 * \sa ::cuImportExternalSemaphore,
 * ::cuDestroyExternalSemaphore,
 * ::cuWaitExternalSemaphoresAsync
 */
hipError_t CUDAAPI cuSignalExternalSemaphoresAsync(const CUexternalSemaphore *extSemArray, const CUDA_EXTERNAL_SEMAPHORE_SIGNAL_PARAMS *paramsArray, unsigned int numExtSems, hipStream_t stream);

/**
 * \brief Waits on a set of external semaphore objects
 *
 * Enqueues a wait operation on a set of externally allocated
 * semaphore object in the specified stream. The operations will be
 * executed when all prior operations in the stream complete.
 *
 * The exact semantics of waiting on a semaphore depends on the type
 * of the object.
 *
 * If the semaphore object is any one of the following types:
 * ::CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_OPAQUE_FD,
 * ::CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_OPAQUE_WIN32,
 * ::CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_OPAQUE_WIN32_KMT
 * then waiting on the semaphore will wait until the semaphore reaches
 * the signaled state. The semaphore will then be reset to the
 * unsignaled state. Therefore for every signal operation, there can
 * only be one wait operation.
 *
 * If the semaphore object is of the type
 * ::CU_EXTERNAL_SEMAPHORE_HANDLE_TYPE_D3D12_FENCE, then waiting on
 * the semaphore will wait until the value of the semaphore is
 * greater than or equal to
 * ::CUDA_EXTERNAL_SEMAPHORE_WAIT_PARAMS::params::fence::value.
 *
 * \param extSemArray - External semaphores to be waited on
 * \param paramsArray - Array of semaphore parameters
 * \param numExtSems  - Number of semaphores to wait on
 * \param stream      - Stream to enqueue the wait operations in
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidResourceHandle
 * \notefnerr
 *
 * \sa ::cuImportExternalSemaphore,
 * ::cuDestroyExternalSemaphore,
 * ::cuSignalExternalSemaphoresAsync
 */
hipError_t CUDAAPI cuWaitExternalSemaphoresAsync(const CUexternalSemaphore *extSemArray, const CUDA_EXTERNAL_SEMAPHORE_WAIT_PARAMS *paramsArray, unsigned int numExtSems, hipStream_t stream);

/**
 * \brief Destroys an external semaphore
 *
 * Destroys an external semaphore object and releases any references
 * to the underlying resource. Any outstanding signals or waits must
 * have completed before the semaphore is destroyed.
 *
 * \param extSem - External semaphore to be destroyed
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidResourceHandle
 * \notefnerr
 *
 * \sa ::cuImportExternalSemaphore,
 * ::cuSignalExternalSemaphoresAsync,
 * ::cuWaitExternalSemaphoresAsync
 */
hipError_t CUDAAPI cuDestroyExternalSemaphore(CUexternalSemaphore extSem);

#endif /* __CUDA_API_VERSION >= 10000 */

/** @} */ /* END CUDA_EXTRES_INTEROP */

/**
 * \defgroup CUDA_MEMOP Stream memory operations
 *
 * ___MANBRIEF___ Stream memory operations of the low-level CUDA driver API
 * (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the stream memory operations of the low-level CUDA
 * driver application programming interface.
 *
 * The whole set of operations is disabled by default. Users are required
 * to explicitly enable them, e.g. on Linux by passing the kernel module
 * parameter shown below:
 *     modprobe nvidia NVreg_EnableStreamMemOPs=1
 * There is currently no way to enable these operations on other operating
 * systems.
 *
 * Users can programmatically query whether the device supports these
 * operations with ::hipDeviceGetAttribute() and
 * ::CU_DEVICE_ATTRIBUTE_CAN_USE_STREAM_MEM_OPS.
 *
 * Support for the ::CU_STREAM_WAIT_VALUE_NOR flag can be queried with
 * ::CU_DEVICE_ATTRIBUTE_CAN_USE_STREAM_WAIT_VALUE_NOR.
 *
 * Support for the ::cuStreamWriteValue64() and ::cuStreamWaitValue64()
 * functions, as well as for the ::CU_STREAM_MEM_OP_WAIT_VALUE_64 and
 * ::CU_STREAM_MEM_OP_WRITE_VALUE_64 flags, can be queried with
 * ::CU_DEVICE_ATTRIBUTE_CAN_USE_64_BIT_STREAM_MEM_OPS.
 *
 * Support for both ::hipStreamWaitValueFlush and
 * ::hipStreamBatchMemOpFlushRemoteWrites requires dedicated platform
 * hardware features and can be queried with ::hipDeviceGetAttribute() and
 * ::CU_DEVICE_ATTRIBUTE_CAN_FLUSH_REMOTE_WRITES.
 *
 * Note that all memory pointers passed as parameters to these operations
 * are device pointers. Where necessary a device pointer should be
 * obtained, for example with ::hipMemHostGetDevicePointer().
 *
 * None of the operations accepts pointers to managed memory buffers
 * (::hipMemAllocManaged).
 *
 * @{
 */

#if __CUDA_API_VERSION >= 8000
/**
 * \brief Wait on a memory location
 *
 * Enqueues a synchronization of the stream on the given memory location. Work
 * ordered after the operation will block until the given condition on the
 * memory is satisfied. By default, the condition is to wait for
 * (int32_t)(*addr - value) >= 0, a cyclic greater-or-equal.
 * Other condition types can be specified via \p flags.
 *
 * If the memory was registered via ::cuMemHostRegister(), the device pointer
 * should be obtained with ::hipMemHostGetDevicePointer(). This function cannot
 * be used with managed memory (::hipMemAllocManaged).
 *
 * Support for this can be queried with ::hipDeviceGetAttribute() and
 * ::CU_DEVICE_ATTRIBUTE_CAN_USE_STREAM_MEM_OPS.
 *
 * Support for CU_STREAM_WAIT_VALUE_NOR can be queried with ::hipDeviceGetAttribute() and
 * ::CU_DEVICE_ATTRIBUTE_CAN_USE_STREAM_WAIT_VALUE_NOR.
 *
 * \param stream The stream to synchronize on the memory location.
 * \param addr The memory location to wait on.
 * \param value The value to compare with the memory location.
 * \param flags See ::hipStreamWaitValueFlags.
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue,
 * ::hipErrorNotSupported
 * \notefnerr
 *
 * \sa ::cuStreamWaitValue64,
 * ::hipStreamWriteValue32,
 * ::cuStreamWriteValue64
 * ::hipStreamBatchMemOp,
 * ::cuMemHostRegister,
 * ::hipStreamWaitEvent
 */
hipError_t CUDAAPI hipStreamWaitValue32(hipStream_t stream, hipDeviceptr_t addr, cuuint32_t value, unsigned int flags);

/**
 * \brief Wait on a memory location
 *
 * Enqueues a synchronization of the stream on the given memory location. Work
 * ordered after the operation will block until the given condition on the
 * memory is satisfied. By default, the condition is to wait for
 * (int64_t)(*addr - value) >= 0, a cyclic greater-or-equal.
 * Other condition types can be specified via \p flags.
 *
 * If the memory was registered via ::cuMemHostRegister(), the device pointer
 * should be obtained with ::hipMemHostGetDevicePointer().
 *
 * Support for this can be queried with ::hipDeviceGetAttribute() and
 * ::CU_DEVICE_ATTRIBUTE_CAN_USE_64_BIT_STREAM_MEM_OPS.
 *
 * \param stream The stream to synchronize on the memory location.
 * \param addr The memory location to wait on.
 * \param value The value to compare with the memory location.
 * \param flags See ::hipStreamWaitValueFlags.
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue,
 * ::hipErrorNotSupported
 * \notefnerr
 *
 * \sa ::hipStreamWaitValue32,
 * ::hipStreamWriteValue32,
 * ::cuStreamWriteValue64,
 * ::hipStreamBatchMemOp,
 * ::cuMemHostRegister,
 * ::hipStreamWaitEvent
 */
hipError_t CUDAAPI cuStreamWaitValue64(hipStream_t stream, hipDeviceptr_t addr, cuuint64_t value, unsigned int flags);

/**
 * \brief Write a value to memory
 *
 * Write a value to memory. Unless the ::hipStreamWriteValueNoMemoryBarrier
 * flag is passed, the write is preceded by a system-wide memory fence,
 * equivalent to a __threadfence_system() but scoped to the stream
 * rather than a CUDA thread.
 *
 * If the memory was registered via ::cuMemHostRegister(), the device pointer
 * should be obtained with ::hipMemHostGetDevicePointer(). This function cannot
 * be used with managed memory (::hipMemAllocManaged).
 *
 * Support for this can be queried with ::hipDeviceGetAttribute() and
 * ::CU_DEVICE_ATTRIBUTE_CAN_USE_STREAM_MEM_OPS.
 *
 * \param stream The stream to do the write in.
 * \param addr The device address to write to.
 * \param value The value to write.
 * \param flags See ::hipStreamWriteValueFlags.
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue,
 * ::hipErrorNotSupported
 * \notefnerr
 *
 * \sa ::cuStreamWriteValue64,
 * ::hipStreamWaitValue32,
 * ::cuStreamWaitValue64,
 * ::hipStreamBatchMemOp,
 * ::cuMemHostRegister,
 * ::hipEventRecord
 */
hipError_t CUDAAPI hipStreamWriteValue32(hipStream_t stream, hipDeviceptr_t addr, cuuint32_t value, unsigned int flags);

/**
 * \brief Write a value to memory
 *
 * Write a value to memory. Unless the ::hipStreamWriteValueNoMemoryBarrier
 * flag is passed, the write is preceded by a system-wide memory fence,
 * equivalent to a __threadfence_system() but scoped to the stream
 * rather than a CUDA thread.
 *
 * If the memory was registered via ::cuMemHostRegister(), the device pointer
 * should be obtained with ::hipMemHostGetDevicePointer().
 *
 * Support for this can be queried with ::hipDeviceGetAttribute() and
 * ::CU_DEVICE_ATTRIBUTE_CAN_USE_64_BIT_STREAM_MEM_OPS.
 *
 * \param stream The stream to do the write in.
 * \param addr The device address to write to.
 * \param value The value to write.
 * \param flags See ::hipStreamWriteValueFlags.
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue,
 * ::hipErrorNotSupported
 * \notefnerr
 *
 * \sa ::hipStreamWriteValue32,
 * ::hipStreamWaitValue32,
 * ::cuStreamWaitValue64,
 * ::hipStreamBatchMemOp,
 * ::cuMemHostRegister,
 * ::hipEventRecord
 */
hipError_t CUDAAPI cuStreamWriteValue64(hipStream_t stream, hipDeviceptr_t addr, cuuint64_t value, unsigned int flags);

/**
 * \brief Batch operations to synchronize the stream via memory operations
 *
 * This is a batch version of ::hipStreamWaitValue32() and ::hipStreamWriteValue32().
 * Batching operations may avoid some performance overhead in both the API call
 * and the device execution versus adding them to the stream in separate API
 * calls. The operations are enqueued in the order they appear in the array.
 *
 * See ::hipStreamBatchMemOpType for the full set of supported operations, and
 * ::hipStreamWaitValue32(), ::cuStreamWaitValue64(), ::hipStreamWriteValue32(),
 * and ::cuStreamWriteValue64() for details of specific operations.
 *
 * Basic support for this can be queried with ::hipDeviceGetAttribute() and
 * ::CU_DEVICE_ATTRIBUTE_CAN_USE_STREAM_MEM_OPS. See related APIs for details
 * on querying support for specific operations.
 *
 * \param stream The stream to enqueue the operations in.
 * \param count The number of operations in the array. Must be less than 256.
 * \param paramArray The types and parameters of the individual operations.
 * \param flags Reserved for future expansion; must be 0.
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue,
 * ::hipErrorNotSupported
 * \notefnerr
 *
 * \sa ::hipStreamWaitValue32,
 * ::cuStreamWaitValue64,
 * ::hipStreamWriteValue32,
 * ::cuStreamWriteValue64,
 * ::cuMemHostRegister
 */
hipError_t CUDAAPI hipStreamBatchMemOp(hipStream_t stream, unsigned int count, CUstreamBatchMemOpParams *paramArray, unsigned int flags);
#endif /* __CUDA_API_VERSION >= 8000 */

/** @} */ /* END CUDA_MEMOP */

/**
 * \defgroup CUDA_EXEC Execution Control
 *
 * ___MANBRIEF___ execution control functions of the low-level CUDA driver API
 * (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the execution control functions of the low-level CUDA
 * driver application programming interface.
 *
 * @{
 */

/**
 * \brief Returns information about a function
 *
 * Returns in \p *pi the integer value of the attribute \p attrib on the kernel
 * given by \p hfunc. The supported attributes are:
 * - ::hipFuncAttributeMaxThreadsPerBlocks: The maximum number of threads
 *   per block, beyond which a launch of the function would fail. This number
 *   depends on both the function and the device on which the function is
 *   currently loaded.
 * - ::hipFuncAttributeSharedSizeBytes: The size in bytes of
 *   statically-allocated shared memory per block required by this function.
 *   This does not include dynamically-allocated shared memory requested by
 *   the user at runtime.
 * - ::hipFuncAttributeConstSizeBytes: The size in bytes of user-allocated
 *   constant memory required by this function.
 * - ::hipFuncAttributeLocalSizeBytes: The size in bytes of local memory
 *   used by each thread of this function.
 * - ::hipFuncAttributeNumRegs: The number of registers used by each thread
 *   of this function.
 * - ::hipFuncAttributePtxVersion: The PTX virtual architecture version for
 *   which the function was compiled. This value is the major PTX version * 10
 *   + the minor PTX version, so a PTX version 1.3 function would return the
 *   value 13. Note that this may return the undefined value of 0 for cubins
 *   compiled prior to CUDA 3.0.
 * - ::hipFuncAttributeBinaryVersion: The binary architecture version for
 *   which the function was compiled. This value is the major binary
 *   version * 10 + the minor binary version, so a binary version 1.3 function
 *   would return the value 13. Note that this will return a value of 10 for
 *   legacy cubins that do not have a properly-encoded binary architecture
 *   version.
 * - ::CU_FUNC_CACHE_MODE_CA: The attribute to indicate whether the function has
 *   been compiled with user specified option "-Xptxas --dlcm=ca" set .
 * - ::CU_FUNC_ATTRIBUTE_MAX_DYNAMIC_SHARED_SIZE_BYTES: The maximum size in bytes of
 *   dynamically-allocated shared memory.
 * - ::CU_FUNC_ATTRIBUTE_PREFERRED_SHARED_MEMORY_CARVEOUT: Preferred shared memory-L1
 *   cache split ratio in percent of shared memory.
 *
 * \param pi     - Returned attribute value
 * \param attrib - Attribute requested
 * \param hfunc  - Function to query attribute of
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa ::hipCtxGetCacheConfig,
 * ::hipCtxSetCacheConfig,
 * ::hipFuncSetCacheConfig,
 * ::hipModuleLaunchKernel,
 * ::hipFuncGetAttributes
 * ::cudaFuncSetAttribute
 */
hipError_t CUDAAPI hipFuncGetAttribute(int *pi, hipFuncAttribute_t attrib, hipFunction_t hfunc);

#if __CUDA_API_VERSION >= 9000

/**
 * \brief Sets information about a function
 *
 * This call sets the value of a specified attribute \p attrib on the kernel given
 * by \p hfunc to an integer value specified by \p val
 * This function returns hipSuccess if the new value of the attribute could be
 * successfully set. If the set fails, this call will return an error.
 * Not all attributes can have values set. Attempting to set a value on a read-only
 * attribute will result in an error (hipErrorInvalidValue)
 *
 * Supported attributes for the cuFuncSetAttribute call are:
 * - ::CU_FUNC_ATTRIBUTE_MAX_DYNAMIC_SHARED_SIZE_BYTES: This maximum size in bytes of
 *   dynamically-allocated shared memory. The value should contain the requested
 *   maximum size of dynamically-allocated shared memory. The sum of this value and
 *   the function attribute ::hipFuncAttributeSharedSizeBytes cannot exceed the
 *   device attribute ::CU_DEVICE_ATTRIBUTE_MAX_SHARED_MEMORY_PER_BLOCK_OPTIN.
 *   The maximal size of requestable dynamic shared memory may differ by GPU
 *   architecture.
 * - ::CU_FUNC_ATTRIBUTE_PREFERRED_SHARED_MEMORY_CARVEOUT: On devices where the L1
 *   cache and shared memory use the same hardware resources, this sets the shared memory
 *   carveout preference, in percent of the total resources. This is only a hint, and the
 *   driver can choose a different ratio if required to execute the function.
 *
 * \param hfunc  - Function to query attribute of
 * \param attrib - Attribute requested
 * \param value   - The value to set
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa ::hipCtxGetCacheConfig,
 * ::hipCtxSetCacheConfig,
 * ::hipFuncSetCacheConfig,
 * ::hipModuleLaunchKernel,
 * ::hipFuncGetAttributes
 * ::cudaFuncSetAttribute
 */
hipError_t CUDAAPI cuFuncSetAttribute(hipFunction_t hfunc, hipFuncAttribute_t attrib, int value);
#endif // __CUDA_API_VERSION >= 9000

/**
 * \brief Sets the preferred cache configuration for a device function
 *
 * On devices where the L1 cache and shared memory use the same hardware
 * resources, this sets through \p config the preferred cache configuration for
 * the device function \p hfunc. This is only a preference. The driver will use
 * the requested configuration if possible, but it is free to choose a different
 * configuration if required to execute \p hfunc.  Any context-wide preference
 * set via ::hipCtxSetCacheConfig() will be overridden by this per-function
 * setting unless the per-function setting is ::hipFuncCachePreferNone. In
 * that case, the current context-wide setting will be used.
 *
 * This setting does nothing on devices where the size of the L1 cache and
 * shared memory are fixed.
 *
 * Launching a kernel with a different preference than the most recent
 * preference setting may insert a device-side synchronization point.
 *
 *
 * The supported cache configurations are:
 * - ::hipFuncCachePreferNone: no preference for shared memory or L1 (default)
 * - ::hipFuncCachePreferShared: prefer larger shared memory and smaller L1 cache
 * - ::hipFuncCachePreferL1: prefer larger L1 cache and smaller shared memory
 * - ::hipFuncCachePreferEqual: prefer equal sized L1 cache and shared memory
 *
 * \param hfunc  - Kernel to configure cache for
 * \param config - Requested cache configuration
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext
 * \notefnerr
 *
 * \sa ::hipCtxGetCacheConfig,
 * ::hipCtxSetCacheConfig,
 * ::hipFuncGetAttribute,
 * ::hipModuleLaunchKernel,
 * ::hipFuncSetCacheConfig
 */
hipError_t CUDAAPI hipFuncSetCacheConfig(hipFunction_t hfunc, hipFuncCache config);

#if __CUDA_API_VERSION >= 4020
/**
 * \brief Sets the shared memory configuration for a device function.
 *
 * On devices with configurable shared memory banks, this function will
 * force all subsequent launches of the specified device function to have
 * the given shared memory bank size configuration. On any given launch of the
 * function, the shared memory configuration of the device will be temporarily
 * changed if needed to suit the function's preferred configuration. Changes in
 * shared memory configuration between subsequent launches of functions,
 * may introduce a device side synchronization point.
 *
 * Any per-function setting of shared memory bank size set via
 * ::hipFuncSetSharedMemConfig will override the context wide setting set with
 * ::hipCtxSetSharedMemConfig.
 *
 * Changing the shared memory bank size will not increase shared memory usage
 * or affect occupancy of kernels, but may have major effects on performance.
 * Larger bank sizes will allow for greater potential bandwidth to shared memory,
 * but will change what kinds of accesses to shared memory will result in bank
 * conflicts.
 *
 * This function will do nothing on devices with fixed shared memory bank size.
 *
 * The supported bank configurations are:
 * - ::hipSharedMemBankSizeDefault: use the context's shared memory
 *   configuration when launching this function.
 * - ::hipSharedMemBankSizeFourByte: set shared memory bank width to
 *   be natively four bytes when launching this function.
 * - ::hipSharedMemBankSizeEightByte: set shared memory bank width to
 *   be natively eight bytes when launching this function.
 *
 * \param hfunc  - kernel to be given a shared memory config
 * \param config - requested shared memory configuration
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext
 * \notefnerr
 *
 * \sa ::hipCtxGetCacheConfig,
 * ::hipCtxSetCacheConfig,
 * ::hipCtxGetSharedMemConfig,
 * ::hipCtxSetSharedMemConfig,
 * ::hipFuncGetAttribute,
 * ::hipModuleLaunchKernel,
 * ::hipFuncSetSharedMemConfig
 */
hipError_t CUDAAPI hipFuncSetSharedMemConfig(hipFunction_t hfunc, hipSharedMemConfig config);
#endif

#if __CUDA_API_VERSION >= 4000
/**
 * \brief Launches a CUDA function
 *
 * Invokes the kernel \p f on a \p gridDimX x \p gridDimY x \p gridDimZ
 * grid of blocks. Each block contains \p blockDimX x \p blockDimY x
 * \p blockDimZ threads.
 *
 * \p sharedMemBytes sets the amount of dynamic shared memory that will be
 * available to each thread block.
 *
 * Kernel parameters to \p f can be specified in one of two ways:
 *
 * 1) Kernel parameters can be specified via \p kernelParams.  If \p f
 * has N parameters, then \p kernelParams needs to be an array of N
 * pointers.  Each of \p kernelParams[0] through \p kernelParams[N-1]
 * must point to a region of memory from which the actual kernel
 * parameter will be copied.  The number of kernel parameters and their
 * offsets and sizes do not need to be specified as that information is
 * retrieved directly from the kernel's image.
 *
 * 2) Kernel parameters can also be packaged by the application into
 * a single buffer that is passed in via the \p extra parameter.
 * This places the burden on the application of knowing each kernel
 * parameter's size and alignment/padding within the buffer.  Here is
 * an example of using the \p extra parameter in this manner:
 * \code
    size_t argBufferSize;
    char argBuffer[256];

    // populate argBuffer and argBufferSize

    void *config[] = {
        HIP_LAUNCH_PARAM_BUFFER_POINTER, argBuffer,
        HIP_LAUNCH_PARAM_BUFFER_SIZE,    &argBufferSize,
        HIP_LAUNCH_PARAM_END
    };
    status = hipModuleLaunchKernel(f, gx, gy, gz, bx, by, bz, sh, s, NULL, config);
 * \endcode
 *
 * The \p extra parameter exists to allow ::hipModuleLaunchKernel to take
 * additional less commonly used arguments.  \p extra specifies a list of
 * names of extra settings and their corresponding values.  Each extra
 * setting name is immediately followed by the corresponding value.  The
 * list must be terminated with either NULL or ::HIP_LAUNCH_PARAM_END.
 *
 * - ::HIP_LAUNCH_PARAM_END, which indicates the end of the \p extra
 *   array;
 * - ::HIP_LAUNCH_PARAM_BUFFER_POINTER, which specifies that the next
 *   value in \p extra will be a pointer to a buffer containing all
 *   the kernel parameters for launching kernel \p f;
 * - ::HIP_LAUNCH_PARAM_BUFFER_SIZE, which specifies that the next
 *   value in \p extra will be a pointer to a size_t containing the
 *   size of the buffer specified with ::HIP_LAUNCH_PARAM_BUFFER_POINTER;
 *
 * The error ::hipErrorInvalidValue will be returned if kernel
 * parameters are specified with both \p kernelParams and \p extra
 * (i.e. both \p kernelParams and \p extra are non-NULL).
 *
 * Calling ::hipModuleLaunchKernel() sets persistent function state that is
 * the same as function state set through the following deprecated APIs:
 *  ::hipFuncSetBlockShape(),
 *  ::hipFuncSetSharedSize(),
 *  ::hipParamSetSize(),
 *  ::hipParamSeti(),
 *  ::hipParamSetf(),
 *  ::hipParamSetv().
 *
 * When the kernel \p f is launched via ::hipModuleLaunchKernel(), the previous
 * block shape, shared size and parameter info associated with \p f
 * is overwritten.
 *
 * Note that to use ::hipModuleLaunchKernel(), the kernel \p f must either have
 * been compiled with toolchain version 3.2 or later so that it will
 * contain kernel parameter information, or have no kernel parameters.
 * If either of these conditions is not met, then ::hipModuleLaunchKernel() will
 * return ::hipErrorInvalidImage.
 *
 * \param f              - Kernel to launch
 * \param gridDimX       - Width of grid in blocks
 * \param gridDimY       - Height of grid in blocks
 * \param gridDimZ       - Depth of grid in blocks
 * \param blockDimX      - X dimension of each thread block
 * \param blockDimY      - Y dimension of each thread block
 * \param blockDimZ      - Z dimension of each thread block
 * \param sharedMemBytes - Dynamic shared-memory size per thread block in bytes
 * \param hStream        - Stream identifier
 * \param kernelParams   - Array of pointers to kernel parameters
 * \param extra          - Extra options
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorInvalidImage,
 * ::hipErrorInvalidValue,
 * ::hipErrorLaunchFailure,
 * ::hipErrorLaunchOutOfResources,
 * ::hipErrorLaunchTimeOut,
 * ::hipErrorLaunchIncompatibleTexturing,
 * ::hipErrorSharedObjectInitFailed
 * \note_null_stream
 * \notefnerr
 *
 * \sa ::hipCtxGetCacheConfig,
 * ::hipCtxSetCacheConfig,
 * ::hipFuncSetCacheConfig,
 * ::hipFuncGetAttribute,
 * ::cudaLaunchKernel
 */
hipError_t CUDAAPI hipModuleLaunchKernel(hipFunction_t f,
                                unsigned int gridDimX,
                                unsigned int gridDimY,
                                unsigned int gridDimZ,
                                unsigned int blockDimX,
                                unsigned int blockDimY,
                                unsigned int blockDimZ,
                                unsigned int sharedMemBytes,
                                hipStream_t hStream,
                                void **kernelParams,
                                void **extra);
#endif /* __CUDA_API_VERSION >= 4000 */
#if __CUDA_API_VERSION >= 9000
/**
 * \brief Launches a CUDA function where thread blocks can cooperate and synchronize as they execute
 *
 * Invokes the kernel \p f on a \p gridDimX x \p gridDimY x \p gridDimZ
 * grid of blocks. Each block contains \p blockDimX x \p blockDimY x
 * \p blockDimZ threads.
 *
 * \p sharedMemBytes sets the amount of dynamic shared memory that will be
 * available to each thread block.
 *
 * The device on which this kernel is invoked must have a non-zero value for
 * the device attribute ::CU_DEVICE_ATTRIBUTE_COOPERATIVE_LAUNCH.
 *
 * The total number of blocks launched cannot exceed the maximum number of blocks per
 * multiprocessor as returned by ::hipModuleOccupancyMaxActiveBlocksPerMultiprocessor (or
 * ::hipModuleOccupancyMaxActiveBlocksPerMultiprocessorWithFlags) times the number of multiprocessors
 * as specified by the device attribute ::hipDeviceAttributeMultiprocessorCount.
 *
 * The kernel cannot make use of CUDA dynamic parallelism.
 *
 * Kernel parameters must be specified via \p kernelParams.  If \p f
 * has N parameters, then \p kernelParams needs to be an array of N
 * pointers.  Each of \p kernelParams[0] through \p kernelParams[N-1]
 * must point to a region of memory from which the actual kernel
 * parameter will be copied.  The number of kernel parameters and their
 * offsets and sizes do not need to be specified as that information is
 * retrieved directly from the kernel's image.
 *
 * Calling ::cuLaunchCooperativeKernel() sets persistent function state that is
 * the same as function state set through ::hipModuleLaunchKernel API
 *
 * When the kernel \p f is launched via ::cuLaunchCooperativeKernel(), the previous
 * block shape, shared size and parameter info associated with \p f
 * is overwritten.
 *
 * Note that to use ::cuLaunchCooperativeKernel(), the kernel \p f must either have
 * been compiled with toolchain version 3.2 or later so that it will
 * contain kernel parameter information, or have no kernel parameters.
 * If either of these conditions is not met, then ::cuLaunchCooperativeKernel() will
 * return ::hipErrorInvalidImage.
 *
 * \param f              - Kernel to launch
 * \param gridDimX       - Width of grid in blocks
 * \param gridDimY       - Height of grid in blocks
 * \param gridDimZ       - Depth of grid in blocks
 * \param blockDimX      - X dimension of each thread block
 * \param blockDimY      - Y dimension of each thread block
 * \param blockDimZ      - Z dimension of each thread block
 * \param sharedMemBytes - Dynamic shared-memory size per thread block in bytes
 * \param hStream        - Stream identifier
 * \param kernelParams   - Array of pointers to kernel parameters
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorInvalidImage,
 * ::hipErrorInvalidValue,
 * ::hipErrorLaunchFailure,
 * ::hipErrorLaunchOutOfResources,
 * ::hipErrorLaunchTimeOut,
 * ::hipErrorLaunchIncompatibleTexturing,
 * ::CUDA_ERROR_COOPERATIVE_LAUNCH_TOO_LARGE,
 * ::hipErrorSharedObjectInitFailed
 * \note_null_stream
 * \notefnerr
 *
 * \sa ::hipCtxGetCacheConfig,
 * ::hipCtxSetCacheConfig,
 * ::hipFuncSetCacheConfig,
 * ::hipFuncGetAttribute,
 * ::cuLaunchCooperativeKernelMultiDevice,
 * ::cudaLaunchCooperativeKernel
 */
hipError_t CUDAAPI cuLaunchCooperativeKernel(hipFunction_t f,
                                unsigned int gridDimX,
                                unsigned int gridDimY,
                                unsigned int gridDimZ,
                                unsigned int blockDimX,
                                unsigned int blockDimY,
                                unsigned int blockDimZ,
                                unsigned int sharedMemBytes,
                                hipStream_t hStream,
                                void **kernelParams);

/**
 * \brief Launches CUDA functions on multiple devices where thread blocks can cooperate and synchronize as they execute
 *
 * Invokes kernels as specified in the \p launchParamsList array where each element
 * of the array specifies all the parameters required to perform a single kernel launch.
 * These kernels can cooperate and synchronize as they execute. The size of the array is
 * specified by \p numDevices.
 *
 * No two kernels can be launched on the same device. All the devices targeted by this
 * multi-device launch must be identical. All devices must have a non-zero value for the
 * device attribute ::CU_DEVICE_ATTRIBUTE_COOPERATIVE_MULTI_DEVICE_LAUNCH.
 *
 * All kernels launched must be identical with respect to the compiled code. Note that
 * any __device__, __constant__ or __managed__ variables present in the module that owns
 * the kernel launched on each device, are independently instantiated on every device.
 * It is the application's responsiblity to ensure these variables are initialized and
 * used appropriately.
 *
 * The size of the grids as specified in blocks, the size of the blocks themselves
 * and the amount of shared memory used by each thread block must also match across
 * all launched kernels.
 *
 * The streams used to launch these kernels must have been created via either ::hipStreamCreate__
 * or ::hipStreamCreateWithPriority. The NULL stream or ::HIP_STREAM_LEGACY or ::HIP_STREAM_PER_THREAD
 * cannot be used.
 *
 * The total number of blocks launched per kernel cannot exceed the maximum number of blocks
 * per multiprocessor as returned by ::hipModuleOccupancyMaxActiveBlocksPerMultiprocessor (or
 * ::hipModuleOccupancyMaxActiveBlocksPerMultiprocessorWithFlags) times the number of multiprocessors
 * as specified by the device attribute ::hipDeviceAttributeMultiprocessorCount. Since the
 * total number of blocks launched per device has to match across all devices, the maximum
 * number of blocks that can be launched per device will be limited by the device with the
 * least number of multiprocessors.
 *
 * The kernels cannot make use of CUDA dynamic parallelism.
 *
 * The ::CUDA_LAUNCH_PARAMS structure is defined as:
 * \code
        typedef struct CUDA_LAUNCH_PARAMS_st
        {
            hipFunction_t function;
            unsigned int gridDimX;
            unsigned int gridDimY;
            unsigned int gridDimZ;
            unsigned int blockDimX;
            unsigned int blockDimY;
            unsigned int blockDimZ;
            unsigned int sharedMemBytes;
            hipStream_t hStream;
            void **kernelParams;
        } CUDA_LAUNCH_PARAMS;
 * \endcode
 * where:
 * - ::CUDA_LAUNCH_PARAMS::function specifies the kernel to be launched. All functions must
 *   be identical with respect to the compiled code.
 * - ::CUDA_LAUNCH_PARAMS::gridDimX is the width of the grid in blocks. This must match across
 *   all kernels launched.
 * - ::CUDA_LAUNCH_PARAMS::gridDimY is the height of the grid in blocks. This must match across
 *   all kernels launched.
 * - ::CUDA_LAUNCH_PARAMS::gridDimZ is the depth of the grid in blocks. This must match across
 *   all kernels launched.
 * - ::CUDA_LAUNCH_PARAMS::blockDimX is the X dimension of each thread block. This must match across
 *   all kernels launched.
 * - ::CUDA_LAUNCH_PARAMS::blockDimX is the Y dimension of each thread block. This must match across
 *   all kernels launched.
 * - ::CUDA_LAUNCH_PARAMS::blockDimZ is the Z dimension of each thread block. This must match across
 *   all kernels launched.
 * - ::CUDA_LAUNCH_PARAMS::sharedMemBytes is the dynamic shared-memory size per thread block in bytes.
 *   This must match across all kernels launched.
 * - ::CUDA_LAUNCH_PARAMS::hStream is the handle to the stream to perform the launch in. This cannot
 *   be the NULL stream or ::HIP_STREAM_LEGACY or ::HIP_STREAM_PER_THREAD. The CUDA context associated
 *   with this stream must match that associated with ::CUDA_LAUNCH_PARAMS::function.
 * - ::CUDA_LAUNCH_PARAMS::kernelParams is an array of pointers to kernel parameters. If
 *   ::CUDA_LAUNCH_PARAMS::function has N parameters, then ::CUDA_LAUNCH_PARAMS::kernelParams
 *   needs to be an array of N pointers. Each of ::CUDA_LAUNCH_PARAMS::kernelParams[0] through
 *   ::CUDA_LAUNCH_PARAMS::kernelParams[N-1] must point to a region of memory from which the actual
 *   kernel parameter will be copied. The number of kernel parameters and their offsets and sizes
 *   do not need to be specified as that information is retrieved directly from the kernel's image.
 *
 * By default, the kernel won't begin execution on any GPU until all prior work in all the specified
 * streams has completed. This behavior can be overridden by specifying the flag
 * ::CUDA_COOPERATIVE_LAUNCH_MULTI_DEVICE_NO_PRE_LAUNCH_SYNC. When this flag is specified, each kernel
 * will only wait for prior work in the stream corresponding to that GPU to complete before it begins
 * execution.
 *
 * Similarly, by default, any subsequent work pushed in any of the specified streams will not begin
 * execution until the kernels on all GPUs have completed. This behavior can be overridden by specifying
 * the flag ::CUDA_COOPERATIVE_LAUNCH_MULTI_DEVICE_NO_POST_LAUNCH_SYNC. When this flag is specified,
 * any subsequent work pushed in any of the specified streams will only wait for the kernel launched
 * on the GPU corresponding to that stream to complete before it begins execution.
 *
 * Calling ::cuLaunchCooperativeKernelMultiDevice() sets persistent function state that is
 * the same as function state set through ::hipModuleLaunchKernel API when called individually for each
 * element in \p launchParamsList.
 *
 * When kernels are launched via ::cuLaunchCooperativeKernelMultiDevice(), the previous
 * block shape, shared size and parameter info associated with each ::CUDA_LAUNCH_PARAMS::function
 * in \p launchParamsList is overwritten.
 *
 * Note that to use ::cuLaunchCooperativeKernelMultiDevice(), the kernels must either have
 * been compiled with toolchain version 3.2 or later so that it will
 * contain kernel parameter information, or have no kernel parameters.
 * If either of these conditions is not met, then ::cuLaunchCooperativeKernelMultiDevice() will
 * return ::hipErrorInvalidImage.
 *
 * \param launchParamsList - List of launch parameters, one per device
 * \param numDevices       - Size of the \p launchParamsList array
 * \param flags            - Flags to control launch behavior
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorInvalidImage,
 * ::hipErrorInvalidValue,
 * ::hipErrorLaunchFailure,
 * ::hipErrorLaunchOutOfResources,
 * ::hipErrorLaunchTimeOut,
 * ::hipErrorLaunchIncompatibleTexturing,
 * ::CUDA_ERROR_COOPERATIVE_LAUNCH_TOO_LARGE,
 * ::hipErrorSharedObjectInitFailed
 * \note_null_stream
 * \notefnerr
 *
 * \sa ::hipCtxGetCacheConfig,
 * ::hipCtxSetCacheConfig,
 * ::hipFuncSetCacheConfig,
 * ::hipFuncGetAttribute,
 * ::cuLaunchCooperativeKernel,
 * ::cudaLaunchCooperativeKernelMultiDevice
 */
hipError_t CUDAAPI cuLaunchCooperativeKernelMultiDevice(CUDA_LAUNCH_PARAMS *launchParamsList, unsigned int numDevices, unsigned int flags);

#endif /* __CUDA_API_VERSION >= 9000 */

#if __CUDA_API_VERSION >= 10000

/**
 * \brief Enqueues a host function call in a stream
 *
 * Enqueues a host function to run in a stream.  The function will be called
 * after currently enqueued work and will block work added after it.
 *
 * The host function must not make any CUDA API calls.  Attempting to use a
 * CUDA API may result in ::hipErrorNotPermitted, but this is not required.
 * The host function must not perform any synchronization that may depend on
 * outstanding CUDA work not mandated to run earlier.  Host functions without a
 * mandated order (such as in independent streams) execute in undefined order
 * and may be serialized.
 *
 * For the purposes of Unified Memory, execution makes a number of guarantees:
 * <ul>
 *   <li>The stream is considered idle for the duration of the function's
 *   execution.  Thus, for example, the function may always use memory attached
 *   to the stream it was enqueued in.</li>
 *   <li>The start of execution of the function has the same effect as
 *   synchronizing an event recorded in the same stream immediately prior to
 *   the function.  It thus synchronizes streams which have been "joined"
 *   prior to the function.</li>
 *   <li>Adding device work to any stream does not have the effect of making
 *   the stream active until all preceding host functions and stream callbacks
 *   have executed.  Thus, for
 *   example, a function might use global attached memory even if work has
 *   been added to another stream, if the work has been ordered behind the
 *   function call with an event.</li>
 *   <li>Completion of the function does not cause a stream to become
 *   active except as described above.  The stream will remain idle
 *   if no device work follows the function, and will remain idle across
 *   consecutive host functions or stream callbacks without device work in
 *   between.  Thus, for example,
 *   stream synchronization can be done by signaling from a host function at the
 *   end of the stream.</li>
 * </ul>
 *
 * Note that, in contrast to ::hipStreamAddCallback, the function will not be
 * called in the event of an error in the CUDA context.
 *
 * \param hStream  - Stream to enqueue function call in
 * \param fn       - The function to call once preceding stream operations are complete
 * \param userData - User-specified data to be passed to the function
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorNotSupported
 * \note_null_stream
 * \notefnerr
 *
 * \sa ::hipStreamCreate__,
 * ::hipStreamQuery,
 * ::hipStreamSynchronize,
 * ::hipStreamWaitEvent,
 * ::cuStreamDestroy,
 * ::hipMemAllocManaged,
 * ::hipStreamAttachMemAsync,
 * ::hipStreamAddCallback
 */
hipError_t CUDAAPI cuLaunchHostFunc(hipStream_t hStream, CUhostFn fn, void *userData);

#endif /* __CUDA_API_VERSION >= 10000 */

/** @} */ /* END CUDA_EXEC */

/**
 * \defgroup CUDA_EXEC_DEPRECATED Execution Control [DEPRECATED]
 *
 * ___MANBRIEF___ deprecated execution control functions of the low-level CUDA
 * driver API (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the deprecated execution control functions of the
 * low-level CUDA driver application programming interface.
 *
 * @{
 */

/**
 * \brief Sets the block-dimensions for the function
 *
 * \deprecated
 *
 * Specifies the \p x, \p y, and \p z dimensions of the thread blocks that are
 * created when the kernel given by \p hfunc is launched.
 *
 * \param hfunc - Kernel to specify dimensions of
 * \param x     - X dimension
 * \param y     - Y dimension
 * \param z     - Z dimension
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa ::hipFuncSetSharedSize,
 * ::hipFuncSetCacheConfig,
 * ::hipFuncGetAttribute,
 * ::hipParamSetSize,
 * ::hipParamSeti,
 * ::hipParamSetf,
 * ::hipParamSetv,
 * ::hipLaunch,
 * ::hipLaunchGrid,
 * ::hipLaunchGridAsync,
 * ::hipModuleLaunchKernel
 */
__CUDA_DEPRECATED hipError_t CUDAAPI hipFuncSetBlockShape(hipFunction_t hfunc, int x, int y, int z);

/**
 * \brief Sets the dynamic shared-memory size for the function
 *
 * \deprecated
 *
 * Sets through \p bytes the amount of dynamic shared memory that will be
 * available to each thread block when the kernel given by \p hfunc is launched.
 *
 * \param hfunc - Kernel to specify dynamic shared-memory size for
 * \param bytes - Dynamic shared-memory size per thread in bytes
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa ::hipFuncSetBlockShape,
 * ::hipFuncSetCacheConfig,
 * ::hipFuncGetAttribute,
 * ::hipParamSetSize,
 * ::hipParamSeti,
 * ::hipParamSetf,
 * ::hipParamSetv,
 * ::hipLaunch,
 * ::hipLaunchGrid,
 * ::hipLaunchGridAsync,
 * ::hipModuleLaunchKernel
 */
__CUDA_DEPRECATED hipError_t CUDAAPI hipFuncSetSharedSize(hipFunction_t hfunc, unsigned int bytes);

/**
 * \brief Sets the parameter size for the function
 *
 * \deprecated
 *
 * Sets through \p numbytes the total size in bytes needed by the function
 * parameters of the kernel corresponding to \p hfunc.
 *
 * \param hfunc    - Kernel to set parameter size for
 * \param numbytes - Size of parameter list in bytes
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa ::hipFuncSetBlockShape,
 * ::hipFuncSetSharedSize,
 * ::hipFuncGetAttribute,
 * ::hipParamSetf,
 * ::hipParamSeti,
 * ::hipParamSetv,
 * ::hipLaunch,
 * ::hipLaunchGrid,
 * ::hipLaunchGridAsync,
 * ::hipModuleLaunchKernel
 */
__CUDA_DEPRECATED hipError_t CUDAAPI hipParamSetSize(hipFunction_t hfunc, unsigned int numbytes);

/**
 * \brief Adds an integer parameter to the function's argument list
 *
 * \deprecated
 *
 * Sets an integer parameter that will be specified the next time the
 * kernel corresponding to \p hfunc will be invoked. \p offset is a byte offset.
 *
 * \param hfunc  - Kernel to add parameter to
 * \param offset - Offset to add parameter to argument list
 * \param value  - Value of parameter
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa ::hipFuncSetBlockShape,
 * ::hipFuncSetSharedSize,
 * ::hipFuncGetAttribute,
 * ::hipParamSetSize,
 * ::hipParamSetf,
 * ::hipParamSetv,
 * ::hipLaunch,
 * ::hipLaunchGrid,
 * ::hipLaunchGridAsync,
 * ::hipModuleLaunchKernel
 */
__CUDA_DEPRECATED hipError_t CUDAAPI hipParamSeti(hipFunction_t hfunc, int offset, unsigned int value);

/**
 * \brief Adds a floating-point parameter to the function's argument list
 *
 * \deprecated
 *
 * Sets a floating-point parameter that will be specified the next time the
 * kernel corresponding to \p hfunc will be invoked. \p offset is a byte offset.
 *
 * \param hfunc  - Kernel to add parameter to
 * \param offset - Offset to add parameter to argument list
 * \param value  - Value of parameter
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa ::hipFuncSetBlockShape,
 * ::hipFuncSetSharedSize,
 * ::hipFuncGetAttribute,
 * ::hipParamSetSize,
 * ::hipParamSeti,
 * ::hipParamSetv,
 * ::hipLaunch,
 * ::hipLaunchGrid,
 * ::hipLaunchGridAsync,
 * ::hipModuleLaunchKernel
 */
__CUDA_DEPRECATED hipError_t CUDAAPI hipParamSetf(hipFunction_t hfunc, int offset, float value);

/**
 * \brief Adds arbitrary data to the function's argument list
 *
 * \deprecated
 *
 * Copies an arbitrary amount of data (specified in \p numbytes) from \p ptr
 * into the parameter space of the kernel corresponding to \p hfunc. \p offset
 * is a byte offset.
 *
 * \param hfunc    - Kernel to add data to
 * \param offset   - Offset to add data to argument list
 * \param ptr      - Pointer to arbitrary data
 * \param numbytes - Size of data to copy in bytes
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa ::hipFuncSetBlockShape,
 * ::hipFuncSetSharedSize,
 * ::hipFuncGetAttribute,
 * ::hipParamSetSize,
 * ::hipParamSetf,
 * ::hipParamSeti,
 * ::hipLaunch,
 * ::hipLaunchGrid,
 * ::hipLaunchGridAsync,
 * ::hipModuleLaunchKernel
 */
__CUDA_DEPRECATED hipError_t CUDAAPI hipParamSetv(hipFunction_t hfunc, int offset, void *ptr, unsigned int numbytes);

/**
 * \brief Launches a CUDA function
 *
 * \deprecated
 *
 * Invokes the kernel \p f on a 1 x 1 x 1 grid of blocks. The block
 * contains the number of threads specified by a previous call to
 * ::hipFuncSetBlockShape().
 *
 * \param f - Kernel to launch
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorLaunchFailure,
 * ::hipErrorLaunchOutOfResources,
 * ::hipErrorLaunchTimeOut,
 * ::hipErrorLaunchIncompatibleTexturing,
 * ::hipErrorSharedObjectInitFailed
 * \notefnerr
 *
 * \sa ::hipFuncSetBlockShape,
 * ::hipFuncSetSharedSize,
 * ::hipFuncGetAttribute,
 * ::hipParamSetSize,
 * ::hipParamSetf,
 * ::hipParamSeti,
 * ::hipParamSetv,
 * ::hipLaunchGrid,
 * ::hipLaunchGridAsync,
 * ::hipModuleLaunchKernel
 */
__CUDA_DEPRECATED hipError_t CUDAAPI hipLaunch(hipFunction_t f);

/**
 * \brief Launches a CUDA function
 *
 * \deprecated
 *
 * Invokes the kernel \p f on a \p grid_width x \p grid_height grid of
 * blocks. Each block contains the number of threads specified by a previous
 * call to ::hipFuncSetBlockShape().
 *
 * \param f           - Kernel to launch
 * \param grid_width  - Width of grid in blocks
 * \param grid_height - Height of grid in blocks
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorLaunchFailure,
 * ::hipErrorLaunchOutOfResources,
 * ::hipErrorLaunchTimeOut,
 * ::hipErrorLaunchIncompatibleTexturing,
 * ::hipErrorSharedObjectInitFailed
 * \notefnerr
 *
 * \sa ::hipFuncSetBlockShape,
 * ::hipFuncSetSharedSize,
 * ::hipFuncGetAttribute,
 * ::hipParamSetSize,
 * ::hipParamSetf,
 * ::hipParamSeti,
 * ::hipParamSetv,
 * ::hipLaunch,
 * ::hipLaunchGridAsync,
 * ::hipModuleLaunchKernel
 */
__CUDA_DEPRECATED hipError_t CUDAAPI hipLaunchGrid(hipFunction_t f, int grid_width, int grid_height);

/**
 * \brief Launches a CUDA function
 *
 * \deprecated
 *
 * Invokes the kernel \p f on a \p grid_width x \p grid_height grid of
 * blocks. Each block contains the number of threads specified by a previous
 * call to ::hipFuncSetBlockShape().
 *
 * \param f           - Kernel to launch
 * \param grid_width  - Width of grid in blocks
 * \param grid_height - Height of grid in blocks
 * \param hStream     - Stream identifier
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorInvalidValue,
 * ::hipErrorLaunchFailure,
 * ::hipErrorLaunchOutOfResources,
 * ::hipErrorLaunchTimeOut,
 * ::hipErrorLaunchIncompatibleTexturing,
 * ::hipErrorSharedObjectInitFailed
 *
 * \note In certain cases where cubins are created with no ABI (i.e., using \p ptxas \p --abi-compile \p no),
 *       this function may serialize kernel launches. In order to force the CUDA driver to retain
 *       asynchronous behavior, set the ::HIP_CTX_LMEM_RESIZE_TO_MAX flag during context creation (see ::cuCtxCreate).
 *
 * \note_null_stream
 * \notefnerr
 *
 * \sa ::hipFuncSetBlockShape,
 * ::hipFuncSetSharedSize,
 * ::hipFuncGetAttribute,
 * ::hipParamSetSize,
 * ::hipParamSetf,
 * ::hipParamSeti,
 * ::hipParamSetv,
 * ::hipLaunch,
 * ::hipLaunchGrid,
 * ::hipModuleLaunchKernel
 */
__CUDA_DEPRECATED hipError_t CUDAAPI hipLaunchGridAsync(hipFunction_t f, int grid_width, int grid_height, hipStream_t hStream);


/**
 * \brief Adds a texture-reference to the function's argument list
 *
 * \deprecated
 *
 * Makes the CUDA array or linear memory bound to the texture reference
 * \p hTexRef available to a device program as a texture. In this version of
 * CUDA, the texture-reference must be obtained via ::hipModuleGetTexRef() and
 * the \p texunit parameter must be set to ::HIP_PARAM_TR_DEFAULT.
 *
 * \param hfunc   - Kernel to add texture-reference to
 * \param texunit - Texture unit (must be ::HIP_PARAM_TR_DEFAULT)
 * \param hTexRef - Texture-reference to add to argument list
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 * \notefnerr
 */
__CUDA_DEPRECATED hipError_t CUDAAPI cuParamSetTexRef(hipFunction_t hfunc, int texunit, textureReference hTexRef);
/** @} */ /* END CUDA_EXEC_DEPRECATED */

#if __CUDA_API_VERSION >= 10000
/**
 * \defgroup CUDA_GRAPH Graph Management
 *
 * ___MANBRIEF___ graph management functions of the low-level CUDA driver API
 * (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the graph management functions of the low-level CUDA
 * driver application programming interface.
 *
 * @{
 */

/**
 * \brief Creates a graph
 *
 * Creates an empty graph, which is returned via \p phGraph.
 *
 * \param phGraph - Returns newly created graph
 * \param flags   - Graph creation flags, must be 0
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue,
 * ::hipErrorMemoryAllocation
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuGraphAddChildGraphNode,
 * ::cuGraphAddEmptyNode,
 * ::cuGraphAddKernelNode,
 * ::cuGraphAddHostNode,
 * ::cuGraphAddMemcpyNode,
 * ::cuGraphAddMemsetNode,
 * ::cuGraphInstantiate,
 * ::cuGraphDestroy,
 * ::cuGraphGetNodes,
 * ::cuGraphGetRootNodes,
 * ::cuGraphGetEdges,
 * ::cuGraphClone
 */
hipError_t CUDAAPI cuGraphCreate(CUgraph *phGraph, unsigned int flags);

/**
 * \brief Creates a kernel execution node and adds it to a graph
 *
 * Creates a new kernel execution node and adds it to \p hGraph with \p numDependencies
 * dependencies specified via \p dependencies and arguments specified in \p nodeParams.
 * It is possible for \p numDependencies to be 0, in which case the node will be placed
 * at the root of the graph. \p dependencies may not have any duplicate entries.
 * A handle to the new node will be returned in \p phGraphNode.
 *
 * The CUDA_KERNEL_NODE_PARAMS structure is defined as:
 *
 * \code
 *  typedef struct CUDA_KERNEL_NODE_PARAMS_st {
 *      hipFunction_t func;
 *      unsigned int gridDimX;
 *      unsigned int gridDimY;
 *      unsigned int gridDimZ;
 *      unsigned int blockDimX;
 *      unsigned int blockDimY;
 *      unsigned int blockDimZ;
 *      unsigned int sharedMemBytes;
 *      void **kernelParams;
 *      void **extra;
 *  } CUDA_KERNEL_NODE_PARAMS;
 * \endcode
 *
 * When the graph is launched, the node will invoke kernel \p func on a (\p gridDimX x
 * \p gridDimY x \p gridDimZ) grid of blocks. Each block contains
 * (\p blockDimX x \p blockDimY x \p blockDimZ) threads.
 *
 * \p sharedMemBytes sets the amount of dynamic shared memory that will be
 * available to each thread block.
 *
 * Kernel parameters to \p func can be specified in one of two ways:
 *
 * 1) Kernel parameters can be specified via \p kernelParams. If the kernel has N
 * parameters, then \p kernelParams needs to be an array of N pointers. Each pointer,
 * from \p kernelParams[0] to \p kernelParams[N-1], points to the region of memory from which the actual
 * parameter will be copied. The number of kernel parameters and their offsets and sizes do not need
 * to be specified as that information is retrieved directly from the kernel's image.
 *
 * 2) Kernel parameters can also be packaged by the application into a single buffer that is passed in
 * via \p extra. This places the burden on the application of knowing each kernel
 * parameter's size and alignment/padding within the buffer. The \p extra parameter exists
 * to allow this function to take additional less commonly used arguments. \p extra specifies
 * a list of names of extra settings and their corresponding values. Each extra setting name is
 * immediately followed by the corresponding value. The list must be terminated with either NULL or
 * HIP_LAUNCH_PARAM_END.
 *
 * - ::HIP_LAUNCH_PARAM_END, which indicates the end of the \p extra
 *   array;
 * - ::HIP_LAUNCH_PARAM_BUFFER_POINTER, which specifies that the next
 *   value in \p extra will be a pointer to a buffer
 *   containing all the kernel parameters for launching kernel
 *   \p func;
 * - ::HIP_LAUNCH_PARAM_BUFFER_SIZE, which specifies that the next
 *   value in \p extra will be a pointer to a size_t
 *   containing the size of the buffer specified with
 *   ::HIP_LAUNCH_PARAM_BUFFER_POINTER;
 *
 * The error ::hipErrorInvalidValue will be returned if kernel parameters are specified with both
 * \p kernelParams and \p extra (i.e. both \p kernelParams and
 * \p extra are non-NULL).
 *
 * The \p kernelParams or \p extra array, as well as the argument values it points to,
 * are copied during this call.
 *
 * \note Kernels launched using graphs must not use texture and surface references. Reading or
 *       writing through any texture or surface reference is undefined behavior.
 *       This restriction does not apply to texture and surface objects.
 *
 * \param phGraphNode     - Returns newly created node
 * \param hGraph          - Graph to which to add the node
 * \param dependencies    - Dependencies of the node
 * \param numDependencies - Number of dependencies
 * \param nodeParams      - Parameters for the GPU execution node
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::hipModuleLaunchKernel,
 * ::cuGraphKernelNodeGetParams,
 * ::cuGraphKernelNodeSetParams,
 * ::cuGraphCreate,
 * ::cuGraphDestroyNode,
 * ::cuGraphAddChildGraphNode,
 * ::cuGraphAddEmptyNode,
 * ::cuGraphAddHostNode,
 * ::cuGraphAddMemcpyNode,
 * ::cuGraphAddMemsetNode
 */
hipError_t CUDAAPI cuGraphAddKernelNode(CUgraphNode *phGraphNode, CUgraph hGraph, CUgraphNode *dependencies, size_t numDependencies, const CUDA_KERNEL_NODE_PARAMS *nodeParams);

/**
 * \brief Returns a kernel node's parameters
 *
 * Returns the parameters of kernel node \p hNode in \p nodeParams.
 * The \p kernelParams or \p extra array returned in \p nodeParams,
 * as well as the argument values it points to, are owned by the node.
 * This memory remains valid until the node is destroyed or its
 * parameters are modified, and should not be modified
 * directly. Use ::cuGraphKernelNodeSetParams to update the
 * parameters of this node.
 *
 * The params will contain either \p kernelParams or \p extra,
 * according to which of these was most recently set on the node.
 *
 * \param hNode      - Node to get the parameters for
 * \param nodeParams - Pointer to return the parameters
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::hipModuleLaunchKernel,
 * ::cuGraphAddKernelNode,
 * ::cuGraphKernelNodeSetParams
 */
hipError_t CUDAAPI cuGraphKernelNodeGetParams(CUgraphNode hNode, CUDA_KERNEL_NODE_PARAMS *nodeParams);

/**
 * \brief Sets a kernel node's parameters
 *
 * Sets the parameters of kernel node \p hNode to \p nodeParams.
 *
 * \param hNode      - Node to set the parameters for
 * \param nodeParams - Parameters to copy
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorMemoryAllocation
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::hipModuleLaunchKernel,
 * ::cuGraphAddKernelNode,
 * ::cuGraphKernelNodeGetParams
 */
hipError_t CUDAAPI cuGraphKernelNodeSetParams(CUgraphNode hNode, const CUDA_KERNEL_NODE_PARAMS *nodeParams);

/**
 * \brief Creates a memcpy node and adds it to a graph
 *
 * Creates a new memcpy node and adds it to \p hGraph with \p numDependencies
 * dependencies specified via \p dependencies.
 * It is possible for \p numDependencies to be 0, in which case the node will be placed
 * at the root of the graph. \p dependencies may not have any duplicate entries.
 * A handle to the new node will be returned in \p phGraphNode.
 *
 * When the graph is launched, the node will perform the memcpy described by \p copyParams.
 * See ::hipMemcpy3D__() for a description of the structure and its restrictions.
 *
 * Memcpy nodes have some additional restrictions with regards to managed memory, if the
 * system contains at least one device which has a zero value for the device attribute
 * ::hipDeviceAttributeConcurrentManagedAccess. If one or more of the operands refer
 * to managed memory, then using the memory type ::hipMemTypeUnified is disallowed
 * for those operand(s). The managed memory will be treated as residing on either the
 * host or the device, depending on which memory type is specified.
 *
 * \param phGraphNode     - Returns newly created node
 * \param hGraph          - Graph to which to add the node
 * \param dependencies    - Dependencies of the node
 * \param numDependencies - Number of dependencies
 * \param copyParams      - Parameters for the memory copy
 * \param ctx             - Context on which to run the node
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::hipMemcpy3D__,
 * ::cuGraphMemcpyNodeGetParams,
 * ::cuGraphMemcpyNodeSetParams,
 * ::cuGraphCreate,
 * ::cuGraphDestroyNode,
 * ::cuGraphAddChildGraphNode,
 * ::cuGraphAddEmptyNode,
 * ::cuGraphAddKernelNode,
 * ::cuGraphAddHostNode,
 * ::cuGraphAddMemsetNode
 */
hipError_t CUDAAPI cuGraphAddMemcpyNode(CUgraphNode *phGraphNode, CUgraph hGraph, CUgraphNode *dependencies, size_t numDependencies, const HIP_MEMCPY3D *copyParams, hipCtx_t ctx);

/**
 * \brief Returns a memcpy node's parameters
 *
 * Returns the parameters of memcpy node \p hNode in \p nodeParams.
 *
 * \param hNode      - Node to get the parameters for
 * \param nodeParams - Pointer to return the parameters
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::hipMemcpy3D__,
 * ::cuGraphAddMemcpyNode,
 * ::cuGraphMemcpyNodeSetParams
 */
hipError_t CUDAAPI cuGraphMemcpyNodeGetParams(CUgraphNode hNode, HIP_MEMCPY3D *nodeParams);

/**
 * \brief Sets a memcpy node's parameters
 *
 * Sets the parameters of memcpy node \p hNode to \p nodeParams.
 *
 * \param hNode      - Node to set the parameters for
 * \param nodeParams - Parameters to copy
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue,
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::hipMemcpy3D__,
 * ::cuGraphAddMemcpyNode,
 * ::cuGraphMemcpyNodeGetParams
 */
hipError_t CUDAAPI cuGraphMemcpyNodeSetParams(CUgraphNode hNode, const HIP_MEMCPY3D *nodeParams);

/**
 * \brief Creates a memset node and adds it to a graph
 *
 * Creates a new memset node and adds it to \p hGraph with \p numDependencies
 * dependencies specified via \p dependencies.
 * It is possible for \p numDependencies to be 0, in which case the node will be placed
 * at the root of the graph. \p dependencies may not have any duplicate entries.
 * A handle to the new node will be returned in \p phGraphNode.
 *
 * The element size must be 1, 2, or 4 bytes.
 * When the graph is launched, the node will perform the memset described by \p memsetParams.
 *
 * \param phGraphNode     - Returns newly created node
 * \param hGraph          - Graph to which to add the node
 * \param dependencies    - Dependencies of the node
 * \param numDependencies - Number of dependencies
 * \param memsetParams    - Parameters for the memory set
 * \param ctx             - Context on which to run the node
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidContext
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuMemsetD2D32,
 * ::cuGraphMemsetNodeGetParams,
 * ::cuGraphMemsetNodeSetParams,
 * ::cuGraphCreate,
 * ::cuGraphDestroyNode,
 * ::cuGraphAddChildGraphNode,
 * ::cuGraphAddEmptyNode,
 * ::cuGraphAddKernelNode,
 * ::cuGraphAddHostNode,
 * ::cuGraphAddMemcpyNode
 */
hipError_t CUDAAPI cuGraphAddMemsetNode(CUgraphNode *phGraphNode, CUgraph hGraph, CUgraphNode *dependencies, size_t numDependencies, const CUDA_MEMSET_NODE_PARAMS *memsetParams, hipCtx_t ctx);

/**
 * \brief Returns a memset node's parameters
 *
 * Returns the parameters of memset node \p hNode in \p nodeParams.
 *
 * \param hNode      - Node to get the parameters for
 * \param nodeParams - Pointer to return the parameters
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuMemsetD2D32,
 * ::cuGraphAddMemsetNode,
 * ::cuGraphMemsetNodeSetParams
 */
hipError_t CUDAAPI cuGraphMemsetNodeGetParams(CUgraphNode hNode, CUDA_MEMSET_NODE_PARAMS *nodeParams);

/**
 * \brief Sets a memset node's parameters
 *
 * Sets the parameters of memset node \p hNode to \p nodeParams.
 *
 * \param hNode      - Node to set the parameters for
 * \param nodeParams - Parameters to copy
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuMemsetD2D32,
 * ::cuGraphAddMemsetNode,
 * ::cuGraphMemsetNodeGetParams
 */
hipError_t CUDAAPI cuGraphMemsetNodeSetParams(CUgraphNode hNode, const CUDA_MEMSET_NODE_PARAMS *nodeParams);

/**
 * \brief Creates a host execution node and adds it to a graph
 *
 * Creates a new CPU execution node and adds it to \p hGraph with \p numDependencies
 * dependencies specified via \p dependencies and arguments specified in \p nodeParams.
 * It is possible for \p numDependencies to be 0, in which case the node will be placed
 * at the root of the graph. \p dependencies may not have any duplicate entries.
 * A handle to the new node will be returned in \p phGraphNode.
 *
 * When the graph is launched, the node will invoke the specified CPU function.
 *
 * \param phGraphNode     - Returns newly created node
 * \param hGraph          - Graph to which to add the node
 * \param dependencies    - Dependencies of the node
 * \param numDependencies - Number of dependencies
 * \param nodeParams      - Parameters for the host node
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuLaunchHostFunc,
 * ::cuGraphHostNodeGetParams,
 * ::cuGraphHostNodeSetParams,
 * ::cuGraphCreate,
 * ::cuGraphDestroyNode,
 * ::cuGraphAddChildGraphNode,
 * ::cuGraphAddEmptyNode,
 * ::cuGraphAddKernelNode,
 * ::cuGraphAddMemcpyNode,
 * ::cuGraphAddMemsetNode
 */
hipError_t CUDAAPI cuGraphAddHostNode(CUgraphNode *phGraphNode, CUgraph hGraph, CUgraphNode *dependencies, size_t numDependencies, const CUDA_HOST_NODE_PARAMS *nodeParams);

/**
 * \brief Returns a host node's parameters
 *
 * Returns the parameters of host node \p hNode in \p nodeParams.
 *
 * \param hNode      - Node to get the parameters for
 * \param nodeParams - Pointer to return the parameters
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuLaunchHostFunc,
 * ::cuGraphAddHostNode,
 * ::cuGraphHostNodeSetParams
 */
hipError_t CUDAAPI cuGraphHostNodeGetParams(CUgraphNode hNode, CUDA_HOST_NODE_PARAMS *nodeParams);

/**
 * \brief Sets a host node's parameters
 *
 * Sets the parameters of host node \p hNode to \p nodeParams.
 *
 * \param hNode      - Node to set the parameters for
 * \param nodeParams - Parameters to copy
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuLaunchHostFunc,
 * ::cuGraphAddHostNode,
 * ::cuGraphHostNodeGetParams
 */
hipError_t CUDAAPI cuGraphHostNodeSetParams(CUgraphNode hNode, const CUDA_HOST_NODE_PARAMS *nodeParams);

/**
 * \brief Creates a child graph node and adds it to a graph
 *
 * Creates a new node which executes an embedded graph, and adds it to \p hGraph with
 * \p numDependencies dependencies specified via \p dependencies.
 * It is possible for \p numDependencies to be 0, in which case the node will be placed
 * at the root of the graph. \p dependencies may not have any duplicate entries.
 * A handle to the new node will be returned in \p phGraphNode.
 *
 * The node executes an embedded child graph. The child graph is cloned in this call.
 *
 * \param phGraphNode     - Returns newly created node
 * \param hGraph          - Graph to which to add the node
 * \param dependencies    - Dependencies of the node
 * \param numDependencies - Number of dependencies
 * \param childGraph      - The graph to clone into this node
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue,
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuGraphChildGraphNodeGetGraph,
 * ::cuGraphCreate,
 * ::cuGraphDestroyNode,
 * ::cuGraphAddEmptyNode,
 * ::cuGraphAddKernelNode,
 * ::cuGraphAddHostNode,
 * ::cuGraphAddMemcpyNode,
 * ::cuGraphAddMemsetNode,
 * ::cuGraphClone
 */
hipError_t CUDAAPI cuGraphAddChildGraphNode(CUgraphNode *phGraphNode, CUgraph hGraph, CUgraphNode *dependencies, size_t numDependencies, CUgraph childGraph);

/**
 * \brief Gets a handle to the embedded graph of a child graph node
 *
 * Gets a handle to the embedded graph in a child graph node. This call
 * does not clone the graph. Changes to the graph will be reflected in
 * the node, and the node retains ownership of the graph.
 *
 * \param hNode   - Node to get the embedded graph for
 * \param phGraph - Location to store a handle to the graph
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue,
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuGraphAddChildGraphNode,
 * ::cuGraphNodeFindInClone
 */
hipError_t CUDAAPI cuGraphChildGraphNodeGetGraph(CUgraphNode hNode, CUgraph *phGraph);

/**
 * \brief Creates an empty node and adds it to a graph
 *
 * Creates a new node which performs no operation, and adds it to \p hGraph with
 * \p numDependencies dependencies specified via \p dependencies.
 * It is possible for \p numDependencies to be 0, in which case the node will be placed
 * at the root of the graph. \p dependencies may not have any duplicate entries.
 * A handle to the new node will be returned in \p phGraphNode.
 *
 * An empty node performs no operation during execution, but can be used for
 * transitive ordering. For example, a phased execution graph with 2 groups of n
 * nodes with a barrier between them can be represented using an empty node and
 * 2*n dependency edges, rather than no empty node and n^2 dependency edges.
 *
 * \param phGraphNode     - Returns newly created node
 * \param hGraph          - Graph to which to add the node
 * \param dependencies    - Dependencies of the node
 * \param numDependencies - Number of dependencies
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue,
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuGraphCreate,
 * ::cuGraphDestroyNode,
 * ::cuGraphAddChildGraphNode,
 * ::cuGraphAddKernelNode,
 * ::cuGraphAddHostNode,
 * ::cuGraphAddMemcpyNode,
 * ::cuGraphAddMemsetNode
 */
hipError_t CUDAAPI cuGraphAddEmptyNode(CUgraphNode *phGraphNode, CUgraph hGraph, CUgraphNode *dependencies, size_t numDependencies);

/**
 * \brief Clones a graph
 *
 * This function creates a copy of \p originalGraph and returns it in \p * phGraphClone.
 * All parameters are copied into the cloned graph. The original graph may be modified
 * after this call without affecting the clone.
 *
 * Child graph nodes in the original graph are recursively copied into the clone.
 *
 * \param phGraphClone  - Returns newly created cloned graph
 * \param originalGraph - Graph to clone
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue,
 * ::hipErrorMemoryAllocation
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuGraphCreate,
 * ::cuGraphNodeFindInClone
 */
hipError_t CUDAAPI cuGraphClone(CUgraph *phGraphClone, CUgraph originalGraph);

/**
 * \brief Finds a cloned version of a node
 *
 * This function returns the node in \p hClonedGraph corresponding to \p hOriginalNode
 * in the original graph.
 *
 * \p hClonedGraph must have been cloned from \p hOriginalGraph via ::cuGraphClone.
 * \p hOriginalNode must have been in \p hOriginalGraph at the time of the call to
 * ::cuGraphClone, and the corresponding cloned node in \p hClonedGraph must not have
 * been removed. The cloned node is then returned via \p phClonedNode.
 *
 * \param phNode  - Returns handle to the cloned node
 * \param hOriginalNode - Handle to the original node
 * \param hClonedGraph - Cloned graph to query
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue,
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuGraphClone
 */
hipError_t CUDAAPI cuGraphNodeFindInClone(CUgraphNode *phNode, CUgraphNode hOriginalNode, CUgraph hClonedGraph);

/**
 * \brief Returns a node's type
 *
 * Returns the node type of \p hNode in \p type.
 *
 * \param hNode - Node to query
 * \param type  - Pointer to return the node type
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuGraphGetNodes,
 * ::cuGraphGetRootNodes,
 * ::cuGraphChildGraphNodeGetGraph,
 * ::cuGraphKernelNodeGetParams,
 * ::cuGraphKernelNodeSetParams,
 * ::cuGraphHostNodeGetParams,
 * ::cuGraphHostNodeSetParams,
 * ::cuGraphMemcpyNodeGetParams,
 * ::cuGraphMemcpyNodeSetParams,
 * ::cuGraphMemsetNodeGetParams,
 * ::cuGraphMemsetNodeSetParams
 */
hipError_t CUDAAPI cuGraphNodeGetType(CUgraphNode hNode, CUgraphNodeType *type);

/**
 * \brief Returns a graph's nodes
 *
 * Returns a list of \p hGraph's nodes. \p nodes may be NULL, in which case this
 * function will return the number of nodes in \p numNodes. Otherwise,
 * \p numNodes entries will be filled in. If \p numNodes is higher than the actual
 * number of nodes, the remaining entries in \p nodes will be set to NULL, and the
 * number of nodes actually obtained will be returned in \p numNodes.
 *
 * \param hGraph   - Graph to query
 * \param nodes    - Pointer to return the nodes
 * \param numNodes - See description
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuGraphCreate,
 * ::cuGraphGetRootNodes,
 * ::cuGraphGetEdges,
 * ::cuGraphNodeGetType,
 * ::cuGraphNodeGetDependencies,
 * ::cuGraphNodeGetDependentNodes
 */
hipError_t CUDAAPI cuGraphGetNodes(CUgraph hGraph, CUgraphNode *nodes, size_t *numNodes);

/**
 * \brief Returns a graph's root nodes
 *
 * Returns a list of \p hGraph's root nodes. \p rootNodes may be NULL, in which case this
 * function will return the number of root nodes in \p numRootNodes. Otherwise,
 * \p numRootNodes entries will be filled in. If \p numRootNodes is higher than the actual
 * number of root nodes, the remaining entries in \p rootNodes will be set to NULL, and the
 * number of nodes actually obtained will be returned in \p numRootNodes.
 *
 * \param hGraph       - Graph to query
 * \param rootNodes    - Pointer to return the root nodes
 * \param numRootNodes - See description
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuGraphCreate,
 * ::cuGraphGetNodes,
 * ::cuGraphGetEdges,
 * ::cuGraphNodeGetType,
 * ::cuGraphNodeGetDependencies,
 * ::cuGraphNodeGetDependentNodes
 */
hipError_t CUDAAPI cuGraphGetRootNodes(CUgraph hGraph, CUgraphNode *rootNodes, size_t *numRootNodes);

/**
 * \brief Returns a graph's dependency edges
 *
 * Returns a list of \p hGraph's dependency edges. Edges are returned via corresponding
 * indices in \p from and \p to; that is, the node in \p to[i] has a dependency on the
 * node in \p from[i]. \p from and \p to may both be NULL, in which
 * case this function only returns the number of edges in \p numEdges. Otherwise,
 * \p numEdges entries will be filled in. If \p numEdges is higher than the actual
 * number of edges, the remaining entries in \p from and \p to will be set to NULL, and
 * the number of edges actually returned will be written to \p numEdges.
 *
 * \param hGraph   - Graph to get the edges from
 * \param from     - Location to return edge endpoints
 * \param to       - Location to return edge endpoints
 * \param numEdges - See description
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuGraphGetNodes,
 * ::cuGraphGetRootNodes,
 * ::cuGraphAddDependencies,
 * ::cuGraphRemoveDependencies,
 * ::cuGraphNodeGetDependencies,
 * ::cuGraphNodeGetDependentNodes
 */
hipError_t CUDAAPI cuGraphGetEdges(CUgraph hGraph, CUgraphNode *from, CUgraphNode *to, size_t *numEdges);

/**
 * \brief Returns a node's dependencies
 *
 * Returns a list of \p node's dependencies. \p dependencies may be NULL, in which case this
 * function will return the number of dependencies in \p numDependencies. Otherwise,
 * \p numDependencies entries will be filled in. If \p numDependencies is higher than the actual
 * number of dependencies, the remaining entries in \p dependencies will be set to NULL, and the
 * number of nodes actually obtained will be returned in \p numDependencies.
 *
 * \param hNode           - Node to query
 * \param dependencies    - Pointer to return the dependencies
 * \param numDependencies - See description
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuGraphNodeGetDependentNodes,
 * ::cuGraphGetNodes,
 * ::cuGraphGetRootNodes,
 * ::cuGraphGetEdges,
 * ::cuGraphAddDependencies,
 * ::cuGraphRemoveDependencies
 */
hipError_t CUDAAPI cuGraphNodeGetDependencies(CUgraphNode hNode, CUgraphNode *dependencies, size_t *numDependencies);

/**
 * \brief Returns a node's dependent nodes
 *
 * Returns a list of \p node's dependent nodes. \p dependentNodes may be NULL, in which
 * case this function will return the number of dependent nodes in \p numDependentNodes.
 * Otherwise, \p numDependentNodes entries will be filled in. If \p numDependentNodes is
 * higher than the actual number of dependent nodes, the remaining entries in
 * \p dependentNodes will be set to NULL, and the number of nodes actually obtained will
 * be returned in \p numDependentNodes.
 *
 * \param hNode             - Node to query
 * \param dependentNodes    - Pointer to return the dependent nodes
 * \param numDependentNodes - See description
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuGraphNodeGetDependencies,
 * ::cuGraphGetNodes,
 * ::cuGraphGetRootNodes,
 * ::cuGraphGetEdges,
 * ::cuGraphAddDependencies,
 * ::cuGraphRemoveDependencies
 */
hipError_t CUDAAPI cuGraphNodeGetDependentNodes(CUgraphNode hNode, CUgraphNode *dependentNodes, size_t *numDependentNodes);

/**
 * \brief Adds dependency edges to a graph
 *
 * The number of dependencies to be added is defined by \p numDependencies
 * Elements in \p from and \p to at corresponding indices define a dependency.
 * Each node in \p from and \p to must belong to \p hGraph.
 *
 * If \p numDependencies is 0, elements in \p from and \p to will be ignored.
 * Specifying an existing dependency will return an error.
 *
 * \param hGraph - Graph to which dependencies are added
 * \param from - Array of nodes that provide the dependencies
 * \param to - Array of dependent nodes
 * \param numDependencies - Number of dependencies to be added
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuGraphRemoveDependencies,
 * ::cuGraphGetEdges,
 * ::cuGraphNodeGetDependencies,
 * ::cuGraphNodeGetDependentNodes
 */
hipError_t CUDAAPI cuGraphAddDependencies(CUgraph hGraph, CUgraphNode *from, CUgraphNode *to, size_t numDependencies);

/**
 * \brief Removes dependency edges from a graph
 *
 * The number of \p dependencies to be removed is defined by \p numDependencies.
 * Elements in \p from and \p to at corresponding indices define a dependency.
 * Each node in \p from and \p to must belong to \p hGraph.
 *
 * If \p numDependencies is 0, elements in \p from and \p to will be ignored.
 * Specifying a non-existing dependency will return an error.
 *
 * \param hGraph - Graph from which to remove dependencies
 * \param from - Array of nodes that provide the dependencies
 * \param to - Array of dependent nodes
 * \param numDependencies - Number of dependencies to be removed
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuGraphAddDependencies,
 * ::cuGraphGetEdges,
 * ::cuGraphNodeGetDependencies,
 * ::cuGraphNodeGetDependentNodes
 */
hipError_t CUDAAPI cuGraphRemoveDependencies(CUgraph hGraph, CUgraphNode *from, CUgraphNode *to, size_t numDependencies);

/**
 * \brief Remove a node from the graph
 *
 * Removes \p hNode from its graph. This operation also severs any dependencies of other nodes
 * on \p hNode and vice versa.
 *
 * \param hNode  - Node to remove
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorInvalidValue
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuGraphAddChildGraphNode,
 * ::cuGraphAddEmptyNode,
 * ::cuGraphAddKernelNode,
 * ::cuGraphAddHostNode,
 * ::cuGraphAddMemcpyNode,
 * ::cuGraphAddMemsetNode
 */
hipError_t CUDAAPI cuGraphDestroyNode(CUgraphNode hNode);

/**
 * \brief Creates an executable graph from a graph
 *
 * Instantiates \p hGraph as an executable graph. The graph is validated for any
 * structural constraints or intra-node constraints which were not previously
 * validated. If instantiation is successful, a handle to the instantiated graph
 * is returned in \p graphExec.
 *
 * If there are any errors, diagnostic information may be returned in \p errorNode and
 * \p logBuffer. This is the primary way to inspect instantiation errors. The output
 * will be null terminated unless the diagnostics overflow
 * the buffer. In this case, they will be truncated, and the last byte can be
 * inspected to determine if truncation occurred.
 *
 * \param phGraphExec - Returns instantiated graph
 * \param hGraph      - Graph to instantiate
 * \param phErrorNode - In case of an instantiation error, this may be modified to
 *                      indicate a node contributing to the error
 * \param logBuffer   - A character buffer to store diagnostic messages
 * \param bufferSize  - Size of the log buffer in bytes
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuGraphCreate,
 * ::cuGraphLaunch,
 * ::cuGraphExecDestroy
 */
hipError_t CUDAAPI cuGraphInstantiate(CUgraphExec *phGraphExec, CUgraph hGraph, CUgraphNode *phErrorNode, char *logBuffer, size_t bufferSize);

/**
 * \brief Launches an executable graph in a stream
 *
 * Executes \p hGraphExec in \p hStream. Only one instance of \p hGraphExec may be executing
 * at a time. Each launch is ordered behind both any previous work in \p hStream
 * and any previous launches of \p hGraphExec. To execute a graph concurrently, it must be
 * instantiated multiple times into multiple executable graphs.
 *
 * \param hGraphExec - Executable graph to launch
 * \param hStream    - Stream in which to launch the graph
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuGraphInstantiate,
 * ::cuGraphExecDestroy
 */
hipError_t CUDAAPI cuGraphLaunch(CUgraphExec hGraphExec, hipStream_t hStream);

/**
 * \brief Destroys an executable graph
 *
 * Destroys the executable graph specified by \p hGraphExec, as well
 * as all of its executable nodes. If the executable graph is
 * in-flight, it will not be terminated, but rather freed
 * asynchronously on completion.
 *
 * \param hGraphExec - Executable graph to destroy
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuGraphInstantiate,
 * ::cuGraphLaunch
 */
hipError_t CUDAAPI cuGraphExecDestroy(CUgraphExec hGraphExec);

/**
 * \brief Destroys a graph
 *
 * Destroys the graph specified by \p hGraph, as well as all of its nodes.
 *
 * \param hGraph - Graph to destroy
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidValue
 * \note_graph_thread_safety
 * \notefnerr
 *
 * \sa
 * ::cuGraphCreate
 */
hipError_t CUDAAPI cuGraphDestroy(CUgraph hGraph);
/** @} */ /* END CUDA_GRAPH */
#endif /* __CUDA_API_VERSION >= 10000 */

#if __CUDA_API_VERSION >= 6050
/**
 * \defgroup CUDA_OCCUPANCY Occupancy
 *
 * ___MANBRIEF___ occupancy calculation functions of the low-level CUDA driver
 * API (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the occupancy calculation functions of the low-level CUDA
 * driver application programming interface.
 *
 * @{
 */

/**
 * \brief Returns occupancy of a function
 *
 * Returns in \p *numBlocks the number of the maximum active blocks per
 * streaming multiprocessor.
 *
 * \param numBlocks       - Returned occupancy
 * \param func            - Kernel for which occupancy is calculated
 * \param blockSize       - Block size the kernel is intended to be launched with
 * \param dynamicSMemSize - Per-block dynamic shared memory usage intended, in bytes
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorUnknown
 * \notefnerr
 *
 * \sa
 * ::hipOccupancyMaxActiveBlocksPerMultiprocessor
 */
hipError_t CUDAAPI hipModuleOccupancyMaxActiveBlocksPerMultiprocessor(int *numBlocks, hipFunction_t func, int blockSize, size_t dynamicSMemSize);

/**
 * \brief Returns occupancy of a function
 *
 * Returns in \p *numBlocks the number of the maximum active blocks per
 * streaming multiprocessor.
 *
 * The \p Flags parameter controls how special cases are handled. The
 * valid flags are:
 *
 * - ::hipOccupancyDefault, which maintains the default behavior as
 *   ::hipModuleOccupancyMaxActiveBlocksPerMultiprocessor;
 *
 * - ::hipOccupancyDisableCachingOverride, which suppresses the
 *   default behavior on platform where global caching affects
 *   occupancy. On such platforms, if caching is enabled, but
 *   per-block SM resource usage would result in zero occupancy, the
 *   occupancy calculator will calculate the occupancy as if caching
 *   is disabled. Setting ::hipOccupancyDisableCachingOverride makes
 *   the occupancy calculator to return 0 in such cases. More information
 *   can be found about this feature in the "Unified L1/Texture Cache"
 *   section of the Maxwell tuning guide.
 *
 * \param numBlocks       - Returned occupancy
 * \param func            - Kernel for which occupancy is calculated
 * \param blockSize       - Block size the kernel is intended to be launched with
 * \param dynamicSMemSize - Per-block dynamic shared memory usage intended, in bytes
 * \param flags           - Requested behavior for the occupancy calculator
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorUnknown
 * \notefnerr
 *
 * \sa
 * ::hipOccupancyMaxActiveBlocksPerMultiprocessorWithFlags
 */
hipError_t CUDAAPI hipModuleOccupancyMaxActiveBlocksPerMultiprocessorWithFlags(int *numBlocks, hipFunction_t func, int blockSize, size_t dynamicSMemSize, unsigned int flags);

/**
 * \brief Suggest a launch configuration with reasonable occupancy
 *
 * Returns in \p *blockSize a reasonable block size that can achieve
 * the maximum occupancy (or, the maximum number of active warps with
 * the fewest blocks per multiprocessor), and in \p *minGridSize the
 * minimum grid size to achieve the maximum occupancy.
 *
 * If \p blockSizeLimit is 0, the configurator will use the maximum
 * block size permitted by the device / function instead.
 *
 * If per-block dynamic shared memory allocation is not needed, the
 * user should leave both \p blockSizeToDynamicSMemSize and \p
 * dynamicSMemSize as 0.
 *
 * If per-block dynamic shared memory allocation is needed, then if
 * the dynamic shared memory size is constant regardless of block
 * size, the size should be passed through \p dynamicSMemSize, and \p
 * blockSizeToDynamicSMemSize should be NULL.
 *
 * Otherwise, if the per-block dynamic shared memory size varies with
 * different block sizes, the user needs to provide a unary function
 * through \p blockSizeToDynamicSMemSize that computes the dynamic
 * shared memory needed by \p func for any given block size. \p
 * dynamicSMemSize is ignored. An example signature is:
 *
 * \code
 *    // Take block size, returns dynamic shared memory needed
 *    size_t blockToSmem(int blockSize);
 * \endcode
 *
 * \param minGridSize - Returned minimum grid size needed to achieve the maximum occupancy
 * \param blockSize   - Returned maximum block size that can achieve the maximum occupancy
 * \param func        - Kernel for which launch configuration is calculated
 * \param blockSizeToDynamicSMemSize - A function that calculates how much per-block dynamic shared memory \p func uses based on the block size
 * \param dynamicSMemSize - Dynamic shared memory usage intended, in bytes
 * \param blockSizeLimit  - The maximum block size \p func is designed to handle
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorUnknown
 * \notefnerr
 *
 * \sa
 * ::hipOccupancyMaxPotentialBlockSize
 */
hipError_t CUDAAPI hipModuleOccupancyMaxPotentialBlockSize(int *minGridSize, int *blockSize, hipFunction_t func, CUoccupancyB2DSize blockSizeToDynamicSMemSize, size_t dynamicSMemSize, int blockSizeLimit);

/**
 * \brief Suggest a launch configuration with reasonable occupancy
 *
 * An extended version of ::hipModuleOccupancyMaxPotentialBlockSize. In
 * addition to arguments passed to ::hipModuleOccupancyMaxPotentialBlockSize,
 * ::hipModuleOccupancyMaxPotentialBlockSizeWithFlags also takes a \p Flags
 * parameter.
 *
 * The \p Flags parameter controls how special cases are handled. The
 * valid flags are:
 *
 * - ::hipOccupancyDefault, which maintains the default behavior as
 *   ::hipModuleOccupancyMaxPotentialBlockSize;
 *
 * - ::hipOccupancyDisableCachingOverride, which suppresses the
 *   default behavior on platform where global caching affects
 *   occupancy. On such platforms, the launch configurations that
 *   produces maximal occupancy might not support global
 *   caching. Setting ::hipOccupancyDisableCachingOverride
 *   guarantees that the the produced launch configuration is global
 *   caching compatible at a potential cost of occupancy. More information
 *   can be found about this feature in the "Unified L1/Texture Cache"
 *   section of the Maxwell tuning guide.
 *
 * \param minGridSize - Returned minimum grid size needed to achieve the maximum occupancy
 * \param blockSize   - Returned maximum block size that can achieve the maximum occupancy
 * \param func        - Kernel for which launch configuration is calculated
 * \param blockSizeToDynamicSMemSize - A function that calculates how much per-block dynamic shared memory \p func uses based on the block size
 * \param dynamicSMemSize - Dynamic shared memory usage intended, in bytes
 * \param blockSizeLimit  - The maximum block size \p func is designed to handle
 * \param flags       - Options
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorUnknown
 * \notefnerr
 *
 * \sa
 * ::hipOccupancyMaxPotentialBlockSizeWithFlags
 */
hipError_t CUDAAPI hipModuleOccupancyMaxPotentialBlockSizeWithFlags(int *minGridSize, int *blockSize, hipFunction_t func, CUoccupancyB2DSize blockSizeToDynamicSMemSize, size_t dynamicSMemSize, int blockSizeLimit, unsigned int flags);

/** @} */ /* END CUDA_OCCUPANCY */
#endif /* __CUDA_API_VERSION >= 6050 */

/**
 * \defgroup CUDA_TEXREF Texture Reference Management
 *
 * ___MANBRIEF___ texture reference management functions of the low-level CUDA
 * driver API (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the texture reference management functions of the
 * low-level CUDA driver application programming interface.
 *
 * @{
 */

/**
 * \brief Binds an array as a texture reference
 *
 * Binds the CUDA array \p hArray to the texture reference \p hTexRef. Any
 * previous address or CUDA array state associated with the texture reference
 * is superseded by this function. \p Flags must be set to
 * ::HIP_TRSA_OVERRIDE_FORMAT. Any CUDA array previously bound to \p hTexRef is
 * unbound.
 *
 * \param hTexRef - Texture reference to bind
 * \param hArray  - Array to bind
 * \param Flags   - Options (must be ::HIP_TRSA_OVERRIDE_FORMAT)
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress,
 * ::hipTexRefSetAddress2D, ::hipTexRefSetAddressMode,
 * ::hipTexRefSetFilterMode, ::hipTexRefSetFlags, ::hipTexRefSetFormat,
 * ::hipTexRefGetAddress, ::hipTexRefGetAddressMode, ::hipTexRefGetArray,
 * ::hipTexRefGetFilterMode, ::hipTexRefGetFlags, ::hipTexRefGetFormat,
 * ::hipBindTextureToArray
 */
hipError_t CUDAAPI hipTexRefSetArray(textureReference hTexRef, hipArray * hArray, unsigned int Flags);

/**
 * \brief Binds a mipmapped array to a texture reference
 *
 * Binds the CUDA mipmapped array \p hMipmappedArray to the texture reference \p hTexRef.
 * Any previous address or CUDA array state associated with the texture reference
 * is superseded by this function. \p Flags must be set to ::HIP_TRSA_OVERRIDE_FORMAT.
 * Any CUDA array previously bound to \p hTexRef is unbound.
 *
 * \param hTexRef         - Texture reference to bind
 * \param hMipmappedArray - Mipmapped array to bind
 * \param Flags           - Options (must be ::HIP_TRSA_OVERRIDE_FORMAT)
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress,
 * ::hipTexRefSetAddress2D, ::hipTexRefSetAddressMode,
 * ::hipTexRefSetFilterMode, ::hipTexRefSetFlags, ::hipTexRefSetFormat,
 * ::hipTexRefGetAddress, ::hipTexRefGetAddressMode, ::hipTexRefGetArray,
 * ::hipTexRefGetFilterMode, ::hipTexRefGetFlags, ::hipTexRefGetFormat,
 * ::hipBindTextureToMipmappedArray
 */
hipError_t CUDAAPI hipTexRefSetMipmappedArray(textureReference hTexRef, hipMipmappedArray_t hMipmappedArray, unsigned int Flags);

#if __CUDA_API_VERSION >= 3020
/**
 * \brief Binds an address as a texture reference
 *
 * Binds a linear address range to the texture reference \p hTexRef. Any
 * previous address or CUDA array state associated with the texture reference
 * is superseded by this function. Any memory previously bound to \p hTexRef
 * is unbound.
 *
 * Since the hardware enforces an alignment requirement on texture base
 * addresses, ::hipTexRefSetAddress() passes back a byte offset in
 * \p *ByteOffset that must be applied to texture fetches in order to read from
 * the desired memory. This offset must be divided by the texel size and
 * passed to kernels that read from the texture so they can be applied to the
 * ::tex1Dfetch() function.
 *
 * If the device memory pointer was returned from ::cuMemAlloc(), the offset
 * is guaranteed to be 0 and NULL may be passed as the \p ByteOffset parameter.
 *
 * The total number of elements (or texels) in the linear address range
 * cannot exceed ::hipDeviceAttributeMaxTexture1DLinearWidth.
 * The number of elements is computed as (\p bytes / bytesPerElement),
 * where bytesPerElement is determined from the data format and number of
 * components set using ::hipTexRefSetFormat().
 *
 * \param ByteOffset - Returned byte offset
 * \param hTexRef    - Texture reference to bind
 * \param dptr       - Device pointer to bind
 * \param bytes      - Size of memory to bind in bytes
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress2D, ::hipTexRefSetAddressMode, ::hipTexRefSetArray,
 * ::hipTexRefSetFilterMode, ::hipTexRefSetFlags, ::hipTexRefSetFormat,
 * ::hipTexRefGetAddress, ::hipTexRefGetAddressMode, ::hipTexRefGetArray,
 * ::hipTexRefGetFilterMode, ::hipTexRefGetFlags, ::hipTexRefGetFormat,
 * ::hipBindTexture
 */
hipError_t CUDAAPI hipTexRefSetAddress(size_t *ByteOffset, textureReference hTexRef, hipDeviceptr_t dptr, size_t bytes);

/**
 * \brief Binds an address as a 2D texture reference
 *
 * Binds a linear address range to the texture reference \p hTexRef. Any
 * previous address or CUDA array state associated with the texture reference
 * is superseded by this function. Any memory previously bound to \p hTexRef
 * is unbound.
 *
 * Using a ::tex2D() function inside a kernel requires a call to either
 * ::hipTexRefSetArray() to bind the corresponding texture reference to an
 * array, or ::hipTexRefSetAddress2D() to bind the texture reference to linear
 * memory.
 *
 * Function calls to ::hipTexRefSetFormat() cannot follow calls to
 * ::hipTexRefSetAddress2D() for the same texture reference.
 *
 * It is required that \p dptr be aligned to the appropriate hardware-specific
 * texture alignment. You can query this value using the device attribute
 * ::hipDeviceAttributeTextureAlignment. If an unaligned \p dptr is
 * supplied, ::hipErrorInvalidValue is returned.
 *
 * \p Pitch has to be aligned to the hardware-specific texture pitch alignment.
 * This value can be queried using the device attribute
 * ::hipDeviceAttributeTexturePitchAlignment. If an unaligned \p Pitch is
 * supplied, ::hipErrorInvalidValue is returned.
 *
 * Width and Height, which are specified in elements (or texels), cannot exceed
 * ::hipDeviceAttributeMaxTexture2DLinearWidth and
 * ::hipDeviceAttributeMaxTexture2DLinearHeight respectively.
 * \p Pitch, which is specified in bytes, cannot exceed
 * ::hipDeviceAttributeMaxTexture2DLinearPitch.
 *
 * \param hTexRef - Texture reference to bind
 * \param desc    - Descriptor of CUDA array
 * \param dptr    - Device pointer to bind
 * \param Pitch   - Line pitch in bytes
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress,
 * ::hipTexRefSetAddressMode, ::hipTexRefSetArray,
 * ::hipTexRefSetFilterMode, ::hipTexRefSetFlags, ::hipTexRefSetFormat,
 * ::hipTexRefGetAddress, ::hipTexRefGetAddressMode, ::hipTexRefGetArray,
 * ::hipTexRefGetFilterMode, ::hipTexRefGetFlags, ::hipTexRefGetFormat,
 * ::hipBindTexture2D
 */
hipError_t CUDAAPI hipTexRefSetAddress2D(textureReference hTexRef, const HIP_ARRAY_DESCRIPTOR *desc, hipDeviceptr_t dptr, size_t Pitch);
#endif /* __CUDA_API_VERSION >= 3020 */

/**
 * \brief Sets the format for a texture reference
 *
 * Specifies the format of the data to be read by the texture reference
 * \p hTexRef. \p fmt and \p NumPackedComponents are exactly analogous to the
 * ::Format and ::NumChannels members of the ::HIP_ARRAY_DESCRIPTOR structure:
 * They specify the format of each component and the number of components per
 * array element.
 *
 * \param hTexRef             - Texture reference
 * \param fmt                 - Format to set
 * \param NumPackedComponents - Number of components per array element
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress,
 * ::hipTexRefSetAddress2D, ::hipTexRefSetAddressMode, ::hipTexRefSetArray,
 * ::hipTexRefSetFilterMode, ::hipTexRefSetFlags,
 * ::hipTexRefGetAddress, ::hipTexRefGetAddressMode, ::hipTexRefGetArray,
 * ::hipTexRefGetFilterMode, ::hipTexRefGetFlags, ::hipTexRefGetFormat,
 * ::hipCreateChannelDesc,
 * ::hipBindTexture,
 * ::hipBindTexture2D,
 * ::hipBindTextureToArray,
 * ::hipBindTextureToMipmappedArray
 */
hipError_t CUDAAPI hipTexRefSetFormat(textureReference hTexRef, hipArray_format fmt, int NumPackedComponents);

/**
 * \brief Sets the addressing mode for a texture reference
 *
 * Specifies the addressing mode \p am for the given dimension \p dim of the
 * texture reference \p hTexRef. If \p dim is zero, the addressing mode is
 * applied to the first parameter of the functions used to fetch from the
 * texture; if \p dim is 1, the second, and so on. ::hipAddress_mode is defined
 * as:
 * \code
   typedef enum CUaddress_mode_enum {
      HIP_TR_ADDRESS_MODE_WRAP = 0,
      HIP_TR_ADDRESS_MODE_CLAMP = 1,
      HIP_TR_ADDRESS_MODE_MIRROR = 2,
      HIP_TR_ADDRESS_MODE_BORDER = 3
   } hipAddress_mode;
 * \endcode
 *
 * Note that this call has no effect if \p hTexRef is bound to linear memory.
 * Also, if the flag, ::HIP_TRSF_NORMALIZED_COORDINATES, is not set, the only
 * supported address mode is ::HIP_TR_ADDRESS_MODE_CLAMP.
 *
 * \param hTexRef - Texture reference
 * \param dim     - Dimension
 * \param am      - Addressing mode to set
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress,
 * ::hipTexRefSetAddress2D, ::hipTexRefSetArray,
 * ::hipTexRefSetFilterMode, ::hipTexRefSetFlags, ::hipTexRefSetFormat,
 * ::hipTexRefGetAddress, ::hipTexRefGetAddressMode, ::hipTexRefGetArray,
 * ::hipTexRefGetFilterMode, ::hipTexRefGetFlags, ::hipTexRefGetFormat,
 * ::hipBindTexture,
 * ::hipBindTexture2D,
 * ::hipBindTextureToArray,
 * ::hipBindTextureToMipmappedArray
 */
hipError_t CUDAAPI hipTexRefSetAddressMode(textureReference hTexRef, int dim, hipAddress_mode am);

/**
 * \brief Sets the filtering mode for a texture reference
 *
 * Specifies the filtering mode \p fm to be used when reading memory through
 * the texture reference \p hTexRef. ::CUfilter_mode_enum is defined as:
 *
 * \code
   typedef enum CUfilter_mode_enum {
      hipFilterModePoint = 0,
      hipFilterModeLinear = 1
   } hipTextureFilterMode;
 * \endcode
 *
 * Note that this call has no effect if \p hTexRef is bound to linear memory.
 *
 * \param hTexRef - Texture reference
 * \param fm      - Filtering mode to set
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress,
 * ::hipTexRefSetAddress2D, ::hipTexRefSetAddressMode, ::hipTexRefSetArray,
 * ::hipTexRefSetFlags, ::hipTexRefSetFormat,
 * ::hipTexRefGetAddress, ::hipTexRefGetAddressMode, ::hipTexRefGetArray,
 * ::hipTexRefGetFilterMode, ::hipTexRefGetFlags, ::hipTexRefGetFormat,
 * ::hipBindTextureToArray
 */
hipError_t CUDAAPI hipTexRefSetFilterMode(textureReference hTexRef, hipTextureFilterMode fm);

/**
 * \brief Sets the mipmap filtering mode for a texture reference
 *
 * Specifies the mipmap filtering mode \p fm to be used when reading memory through
 * the texture reference \p hTexRef. ::CUfilter_mode_enum is defined as:
 *
 * \code
   typedef enum CUfilter_mode_enum {
      hipFilterModePoint = 0,
      hipFilterModeLinear = 1
   } hipTextureFilterMode;
 * \endcode
 *
 * Note that this call has no effect if \p hTexRef is not bound to a mipmapped array.
 *
 * \param hTexRef - Texture reference
 * \param fm      - Filtering mode to set
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress,
 * ::hipTexRefSetAddress2D, ::hipTexRefSetAddressMode, ::hipTexRefSetArray,
 * ::hipTexRefSetFlags, ::hipTexRefSetFormat,
 * ::hipTexRefGetAddress, ::hipTexRefGetAddressMode, ::hipTexRefGetArray,
 * ::hipTexRefGetFilterMode, ::hipTexRefGetFlags, ::hipTexRefGetFormat,
 * ::hipBindTextureToMipmappedArray
 */
hipError_t CUDAAPI hipTexRefSetMipmapFilterMode(textureReference hTexRef, hipTextureFilterMode fm);

/**
 * \brief Sets the mipmap level bias for a texture reference
 *
 * Specifies the mipmap level bias \p bias to be added to the specified mipmap level when
 * reading memory through the texture reference \p hTexRef.
 *
 * Note that this call has no effect if \p hTexRef is not bound to a mipmapped array.
 *
 * \param hTexRef - Texture reference
 * \param bias    - Mipmap level bias
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress,
 * ::hipTexRefSetAddress2D, ::hipTexRefSetAddressMode, ::hipTexRefSetArray,
 * ::hipTexRefSetFlags, ::hipTexRefSetFormat,
 * ::hipTexRefGetAddress, ::hipTexRefGetAddressMode, ::hipTexRefGetArray,
 * ::hipTexRefGetFilterMode, ::hipTexRefGetFlags, ::hipTexRefGetFormat,
 * ::hipBindTextureToMipmappedArray
 */
hipError_t CUDAAPI hipTexRefSetMipmapLevelBias(textureReference hTexRef, float bias);

/**
 * \brief Sets the mipmap min/max mipmap level clamps for a texture reference
 *
 * Specifies the min/max mipmap level clamps, \p minMipmapLevelClamp and \p maxMipmapLevelClamp
 * respectively, to be used when reading memory through the texture reference
 * \p hTexRef.
 *
 * Note that this call has no effect if \p hTexRef is not bound to a mipmapped array.
 *
 * \param hTexRef        - Texture reference
 * \param minMipmapLevelClamp - Mipmap min level clamp
 * \param maxMipmapLevelClamp - Mipmap max level clamp
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress,
 * ::hipTexRefSetAddress2D, ::hipTexRefSetAddressMode, ::hipTexRefSetArray,
 * ::hipTexRefSetFlags, ::hipTexRefSetFormat,
 * ::hipTexRefGetAddress, ::hipTexRefGetAddressMode, ::hipTexRefGetArray,
 * ::hipTexRefGetFilterMode, ::hipTexRefGetFlags, ::hipTexRefGetFormat,
 * ::hipBindTextureToMipmappedArray
 */
hipError_t CUDAAPI hipTexRefSetMipmapLevelClamp(textureReference hTexRef, float minMipmapLevelClamp, float maxMipmapLevelClamp);

/**
 * \brief Sets the maximum anisotropy for a texture reference
 *
 * Specifies the maximum anisotropy \p maxAniso to be used when reading memory through
 * the texture reference \p hTexRef.
 *
 * Note that this call has no effect if \p hTexRef is bound to linear memory.
 *
 * \param hTexRef  - Texture reference
 * \param maxAniso - Maximum anisotropy
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress,
 * ::hipTexRefSetAddress2D, ::hipTexRefSetAddressMode, ::hipTexRefSetArray,
 * ::hipTexRefSetFlags, ::hipTexRefSetFormat,
 * ::hipTexRefGetAddress, ::hipTexRefGetAddressMode, ::hipTexRefGetArray,
 * ::hipTexRefGetFilterMode, ::hipTexRefGetFlags, ::hipTexRefGetFormat,
 * ::hipBindTextureToArray,
 * ::hipBindTextureToMipmappedArray
 */
hipError_t CUDAAPI hipTexRefSetMaxAnisotropy(textureReference hTexRef, unsigned int maxAniso);

/**
 * \brief Sets the border color for a texture reference
 *
 * Specifies the value of the RGBA color via the \p pBorderColor to the texture reference
 * \p hTexRef. The color value supports only float type and holds color components in
 * the following sequence:
 * pBorderColor[0] holds 'R' component
 * pBorderColor[1] holds 'G' component
 * pBorderColor[2] holds 'B' component
 * pBorderColor[3] holds 'A' component
 *
 * Note that the color values can be set only when the Address mode is set to
 * HIP_TR_ADDRESS_MODE_BORDER using ::hipTexRefSetAddressMode.
 * Applications using integer border color values have to "reinterpret_cast" their values to float.
 *
 * \param hTexRef       - Texture reference
 * \param pBorderColor  - RGBA color
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddressMode,
 * ::hipTexRefGetAddressMode, ::hipTexRefGetBorderColor,
 * ::hipBindTexture,
 * ::hipBindTexture2D,
 * ::hipBindTextureToArray,
 * ::hipBindTextureToMipmappedArray
 */
hipError_t CUDAAPI hipTexRefSetBorderColor(textureReference hTexRef, float *pBorderColor);

/**
 * \brief Sets the flags for a texture reference
 *
 * Specifies optional flags via \p Flags to specify the behavior of data
 * returned through the texture reference \p hTexRef. The valid flags are:
 *
 * - ::HIP_TRSF_READ_AS_INTEGER, which suppresses the default behavior of
 *   having the texture promote integer data to floating point data in the
 *   range [0, 1]. Note that texture with 32-bit integer format
 *   would not be promoted, regardless of whether or not this
 *   flag is specified;
 * - ::HIP_TRSF_NORMALIZED_COORDINATES, which suppresses the
 *   default behavior of having the texture coordinates range
 *   from [0, Dim) where Dim is the width or height of the CUDA
 *   array. Instead, the texture coordinates [0, 1.0) reference
 *   the entire breadth of the array dimension;
 *
 * \param hTexRef - Texture reference
 * \param Flags   - Optional flags to set
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress,
 * ::hipTexRefSetAddress2D, ::hipTexRefSetAddressMode, ::hipTexRefSetArray,
 * ::hipTexRefSetFilterMode, ::hipTexRefSetFormat,
 * ::hipTexRefGetAddress, ::hipTexRefGetAddressMode, ::hipTexRefGetArray,
 * ::hipTexRefGetFilterMode, ::hipTexRefGetFlags, ::hipTexRefGetFormat,
 * ::hipBindTexture,
 * ::hipBindTexture2D,
 * ::hipBindTextureToArray,
 * ::hipBindTextureToMipmappedArray
 */
hipError_t CUDAAPI hipTexRefSetFlags(textureReference hTexRef, unsigned int Flags);

#if __CUDA_API_VERSION >= 3020
/**
 * \brief Gets the address associated with a texture reference
 *
 * Returns in \p *pdptr the base address bound to the texture reference
 * \p hTexRef, or returns ::hipErrorInvalidValue if the texture reference
 * is not bound to any device memory range.
 *
 * \param pdptr   - Returned device address
 * \param hTexRef - Texture reference
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress,
 * ::hipTexRefSetAddress2D, ::hipTexRefSetAddressMode, ::hipTexRefSetArray,
 * ::hipTexRefSetFilterMode, ::hipTexRefSetFlags, ::hipTexRefSetFormat,
 * ::hipTexRefGetAddressMode, ::hipTexRefGetArray,
 * ::hipTexRefGetFilterMode, ::hipTexRefGetFlags, ::hipTexRefGetFormat
 */
hipError_t CUDAAPI hipTexRefGetAddress(hipDeviceptr_t *pdptr, textureReference hTexRef);
#endif /* __CUDA_API_VERSION >= 3020 */

/**
 * \brief Gets the array bound to a texture reference
 *
 * Returns in \p *phArray the CUDA array bound to the texture reference
 * \p hTexRef, or returns ::hipErrorInvalidValue if the texture reference
 * is not bound to any CUDA array.
 *
 * \param phArray - Returned array
 * \param hTexRef - Texture reference
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress,
 * ::hipTexRefSetAddress2D, ::hipTexRefSetAddressMode, ::hipTexRefSetArray,
 * ::hipTexRefSetFilterMode, ::hipTexRefSetFlags, ::hipTexRefSetFormat,
 * ::hipTexRefGetAddress, ::hipTexRefGetAddressMode,
 * ::hipTexRefGetFilterMode, ::hipTexRefGetFlags, ::hipTexRefGetFormat
 */
hipError_t CUDAAPI hipTexRefGetArray(hipArray * *phArray, textureReference hTexRef);

/**
 * \brief Gets the mipmapped array bound to a texture reference
 *
 * Returns in \p *phMipmappedArray the CUDA mipmapped array bound to the texture
 * reference \p hTexRef, or returns ::hipErrorInvalidValue if the texture reference
 * is not bound to any CUDA mipmapped array.
 *
 * \param phMipmappedArray - Returned mipmapped array
 * \param hTexRef          - Texture reference
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress,
 * ::hipTexRefSetAddress2D, ::hipTexRefSetAddressMode, ::hipTexRefSetArray,
 * ::hipTexRefSetFilterMode, ::hipTexRefSetFlags, ::hipTexRefSetFormat,
 * ::hipTexRefGetAddress, ::hipTexRefGetAddressMode,
 * ::hipTexRefGetFilterMode, ::hipTexRefGetFlags, ::hipTexRefGetFormat
 */
hipError_t CUDAAPI hipTexRefGetMipmappedArray(hipMipmappedArray_t *phMipmappedArray, textureReference hTexRef);

/**
 * \brief Gets the addressing mode used by a texture reference
 *
 * Returns in \p *pam the addressing mode corresponding to the
 * dimension \p dim of the texture reference \p hTexRef. Currently, the only
 * valid value for \p dim are 0 and 1.
 *
 * \param pam     - Returned addressing mode
 * \param hTexRef - Texture reference
 * \param dim     - Dimension
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress,
 * ::hipTexRefSetAddress2D, ::hipTexRefSetAddressMode, ::hipTexRefSetArray,
 * ::hipTexRefSetFilterMode, ::hipTexRefSetFlags, ::hipTexRefSetFormat,
 * ::hipTexRefGetAddress, ::hipTexRefGetArray,
 * ::hipTexRefGetFilterMode, ::hipTexRefGetFlags, ::hipTexRefGetFormat
 */
hipError_t CUDAAPI hipTexRefGetAddressMode(hipAddress_mode *pam, textureReference hTexRef, int dim);

/**
 * \brief Gets the filter-mode used by a texture reference
 *
 * Returns in \p *pfm the filtering mode of the texture reference
 * \p hTexRef.
 *
 * \param pfm     - Returned filtering mode
 * \param hTexRef - Texture reference
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress,
 * ::hipTexRefSetAddress2D, ::hipTexRefSetAddressMode, ::hipTexRefSetArray,
 * ::hipTexRefSetFilterMode, ::hipTexRefSetFlags, ::hipTexRefSetFormat,
 * ::hipTexRefGetAddress, ::hipTexRefGetAddressMode, ::hipTexRefGetArray,
 * ::hipTexRefGetFlags, ::hipTexRefGetFormat
 */
hipError_t CUDAAPI hipTexRefGetFilterMode(hipTextureFilterMode *pfm, textureReference hTexRef);

/**
 * \brief Gets the format used by a texture reference
 *
 * Returns in \p *pFormat and \p *pNumChannels the format and number
 * of components of the CUDA array bound to the texture reference \p hTexRef.
 * If \p pFormat or \p pNumChannels is NULL, it will be ignored.
 *
 * \param pFormat      - Returned format
 * \param pNumChannels - Returned number of components
 * \param hTexRef      - Texture reference
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress,
 * ::hipTexRefSetAddress2D, ::hipTexRefSetAddressMode, ::hipTexRefSetArray,
 * ::hipTexRefSetFilterMode, ::hipTexRefSetFlags, ::hipTexRefSetFormat,
 * ::hipTexRefGetAddress, ::hipTexRefGetAddressMode, ::hipTexRefGetArray,
 * ::hipTexRefGetFilterMode, ::hipTexRefGetFlags
 */
hipError_t CUDAAPI hipTexRefGetFormat(hipArray_format *pFormat, int *pNumChannels, textureReference hTexRef);

/**
 * \brief Gets the mipmap filtering mode for a texture reference
 *
 * Returns the mipmap filtering mode in \p pfm that's used when reading memory through
 * the texture reference \p hTexRef.
 *
 * \param pfm     - Returned mipmap filtering mode
 * \param hTexRef - Texture reference
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress,
 * ::hipTexRefSetAddress2D, ::hipTexRefSetAddressMode, ::hipTexRefSetArray,
 * ::hipTexRefSetFlags, ::hipTexRefSetFormat,
 * ::hipTexRefGetAddress, ::hipTexRefGetAddressMode, ::hipTexRefGetArray,
 * ::hipTexRefGetFilterMode, ::hipTexRefGetFlags, ::hipTexRefGetFormat
 */
hipError_t CUDAAPI hipTexRefGetMipmapFilterMode(hipTextureFilterMode *pfm, textureReference hTexRef);

/**
 * \brief Gets the mipmap level bias for a texture reference
 *
 * Returns the mipmap level bias in \p pBias that's added to the specified mipmap
 * level when reading memory through the texture reference \p hTexRef.
 *
 * \param pbias   - Returned mipmap level bias
 * \param hTexRef - Texture reference
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress,
 * ::hipTexRefSetAddress2D, ::hipTexRefSetAddressMode, ::hipTexRefSetArray,
 * ::hipTexRefSetFlags, ::hipTexRefSetFormat,
 * ::hipTexRefGetAddress, ::hipTexRefGetAddressMode, ::hipTexRefGetArray,
 * ::hipTexRefGetFilterMode, ::hipTexRefGetFlags, ::hipTexRefGetFormat
 */
hipError_t CUDAAPI hipTexRefGetMipmapLevelBias(float *pbias, textureReference hTexRef);

/**
 * \brief Gets the min/max mipmap level clamps for a texture reference
 *
 * Returns the min/max mipmap level clamps in \p pminMipmapLevelClamp and \p pmaxMipmapLevelClamp
 * that's used when reading memory through the texture reference \p hTexRef.
 *
 * \param pminMipmapLevelClamp - Returned mipmap min level clamp
 * \param pmaxMipmapLevelClamp - Returned mipmap max level clamp
 * \param hTexRef              - Texture reference
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress,
 * ::hipTexRefSetAddress2D, ::hipTexRefSetAddressMode, ::hipTexRefSetArray,
 * ::hipTexRefSetFlags, ::hipTexRefSetFormat,
 * ::hipTexRefGetAddress, ::hipTexRefGetAddressMode, ::hipTexRefGetArray,
 * ::hipTexRefGetFilterMode, ::hipTexRefGetFlags, ::hipTexRefGetFormat
 */
hipError_t CUDAAPI hipTexRefGetMipmapLevelClamp(float *pminMipmapLevelClamp, float *pmaxMipmapLevelClamp, textureReference hTexRef);

/**
 * \brief Gets the maximum anisotropy for a texture reference
 *
 * Returns the maximum anisotropy in \p pmaxAniso that's used when reading memory through
 * the texture reference \p hTexRef.
 *
 * \param pmaxAniso - Returned maximum anisotropy
 * \param hTexRef   - Texture reference
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress,
 * ::hipTexRefSetAddress2D, ::hipTexRefSetAddressMode, ::hipTexRefSetArray,
 * ::hipTexRefSetFlags, ::hipTexRefSetFormat,
 * ::hipTexRefGetAddress, ::hipTexRefGetAddressMode, ::hipTexRefGetArray,
 * ::hipTexRefGetFilterMode, ::hipTexRefGetFlags, ::hipTexRefGetFormat
 */
hipError_t CUDAAPI hipTexRefGetMaxAnisotropy(int *pmaxAniso, textureReference hTexRef);

/**
 * \brief Gets the border color used by a texture reference
 *
 * Returns in \p pBorderColor, values of the RGBA color used by
 * the texture reference \p hTexRef.
 * The color value is of type float and holds color components in
 * the following sequence:
 * pBorderColor[0] holds 'R' component
 * pBorderColor[1] holds 'G' component
 * pBorderColor[2] holds 'B' component
 * pBorderColor[3] holds 'A' component
 *
 * \param hTexRef  - Texture reference
 * \param pBorderColor   - Returned Type and Value of RGBA color
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddressMode,
 * ::hipTexRefSetAddressMode, ::hipTexRefSetBorderColor
 */
hipError_t CUDAAPI hipTexRefGetBorderColor(float *pBorderColor, textureReference hTexRef);

/**
 * \brief Gets the flags used by a texture reference
 *
 * Returns in \p *pFlags the flags of the texture reference \p hTexRef.
 *
 * \param pFlags  - Returned flags
 * \param hTexRef - Texture reference
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefSetAddress,
 * ::hipTexRefSetAddress2D, ::hipTexRefSetAddressMode, ::hipTexRefSetArray,
 * ::hipTexRefSetFilterMode, ::hipTexRefSetFlags, ::hipTexRefSetFormat,
 * ::hipTexRefGetAddress, ::hipTexRefGetAddressMode, ::hipTexRefGetArray,
 * ::hipTexRefGetFilterMode, ::hipTexRefGetFormat
 */
hipError_t CUDAAPI hipTexRefGetFlags(unsigned int *pFlags, textureReference hTexRef);

/** @} */ /* END CUDA_TEXREF */

/**
 * \defgroup CUDA_TEXREF_DEPRECATED Texture Reference Management [DEPRECATED]
 *
 * ___MANBRIEF___ deprecated texture reference management functions of the
 * low-level CUDA driver API (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the deprecated texture reference management
 * functions of the low-level CUDA driver application programming interface.
 *
 * @{
 */

/**
 * \brief Creates a texture reference
 *
 * \deprecated
 *
 * Creates a texture reference and returns its handle in \p *pTexRef. Once
 * created, the application must call ::hipTexRefSetArray() or
 * ::hipTexRefSetAddress() to associate the reference with allocated memory.
 * Other texture reference functions are used to specify the format and
 * interpretation (addressing, filtering, etc.) to be used when the memory is
 * read through this texture reference.
 *
 * \param pTexRef - Returned texture reference
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefDestroy
 */
__CUDA_DEPRECATED hipError_t CUDAAPI hipTexRefCreate(textureReference *pTexRef);

/**
 * \brief Destroys a texture reference
 *
 * \deprecated
 *
 * Destroys the texture reference specified by \p hTexRef.
 *
 * \param hTexRef - Texture reference to destroy
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipTexRefCreate
 */
__CUDA_DEPRECATED hipError_t CUDAAPI hipTexRefDestroy(textureReference hTexRef);

/** @} */ /* END CUDA_TEXREF_DEPRECATED */


/**
 * \defgroup CUDA_SURFREF Surface Reference Management
 *
 * ___MANBRIEF___ surface reference management functions of the low-level CUDA
 * driver API (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the surface reference management functions of the
 * low-level CUDA driver application programming interface.
 *
 * @{
 */

/**
 * \brief Sets the CUDA array for a surface reference.
 *
 * Sets the CUDA array \p hArray to be read and written by the surface reference
 * \p hSurfRef.  Any previous CUDA array state associated with the surface
 * reference is superseded by this function.  \p Flags must be set to 0.
 * The ::HIP_ARRAY3D_SURFACE_LDST flag must have been set for the CUDA array.
 * Any CUDA array previously bound to \p hSurfRef is unbound.

 * \param hSurfRef - Surface reference handle
 * \param hArray - CUDA array handle
 * \param Flags - set to 0
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa
 * ::hipModuleGetSurfRef,
 * ::hipSurfRefGetArray,
 * ::hipBindSurfaceToArray
 */
hipError_t CUDAAPI hipSurfRefSetArray(hipSurfaceReference_t hSurfRef, hipArray * hArray, unsigned int Flags);

/**
 * \brief Passes back the CUDA array bound to a surface reference.
 *
 * Returns in \p *phArray the CUDA array bound to the surface reference
 * \p hSurfRef, or returns ::hipErrorInvalidValue if the surface reference
 * is not bound to any CUDA array.

 * \param phArray - Surface reference handle
 * \param hSurfRef - Surface reference handle
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa ::hipModuleGetSurfRef, ::hipSurfRefSetArray
 */
hipError_t CUDAAPI hipSurfRefGetArray(hipArray * *phArray, hipSurfaceReference_t hSurfRef);

/** @} */ /* END CUDA_SURFREF */

#if __CUDA_API_VERSION >= 5000
/**
 * \defgroup CUDA_TEXOBJECT Texture Object Management
 *
 * ___MANBRIEF___ texture object management functions of the low-level CUDA
 * driver API (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the texture object management functions of the
 * low-level CUDA driver application programming interface. The texture
 * object API is only supported on devices of compute capability 3.0 or higher.
 *
 * @{
 */

/**
 * \brief Creates a texture object
 *
 * Creates a texture object and returns it in \p pTexObject. \p pResDesc describes
 * the data to texture from. \p pTexDesc describes how the data should be sampled.
 * \p pResViewDesc is an optional argument that specifies an alternate format for
 * the data described by \p pResDesc, and also describes the subresource region
 * to restrict access to when texturing. \p pResViewDesc can only be specified if
 * the type of resource is a CUDA array or a CUDA mipmapped array.
 *
 * Texture objects are only supported on devices of compute capability 3.0 or higher.
 * Additionally, a texture object is an opaque value, and, as such, should only be
 * accessed through CUDA API calls.
 *
 * The ::HIP_RESOURCE_DESC structure is defined as:
 * \code
        typedef struct CUDA_RESOURCE_DESC_st
        {
            hipResourceType resType;

            union {
                struct {
                    hipArray * hArray;
                } array;
                struct {
                    hipMipmappedArray_t hMipmappedArray;
                } mipmap;
                struct {
                    hipDeviceptr_t devPtr;
                    hipArray_format format;
                    unsigned int numChannels;
                    size_t sizeInBytes;
                } linear;
                struct {
                    hipDeviceptr_t devPtr;
                    hipArray_format format;
                    unsigned int numChannels;
                    size_t width;
                    size_t height;
                    size_t pitchInBytes;
                } pitch2D;
            } res;

            unsigned int flags;
        } HIP_RESOURCE_DESC;

 * \endcode
 * where:
 * - ::HIP_RESOURCE_DESC::resType specifies the type of resource to texture from.
 * CUresourceType is defined as:
 * \code
        typedef enum hipResourceType {
            hipResourceTypeArray           = 0x00,
            hipResourceTypeMipmappedArray = 0x01,
            hipResourceTypeLinear          = 0x02,
            hipResourceTypePitch2D         = 0x03
        } hipResourceType;
 * \endcode
 *
 * \par
 * If ::HIP_RESOURCE_DESC::resType is set to ::hipResourceTypeArray, ::HIP_RESOURCE_DESC::res::array::hArray
 * must be set to a valid CUDA array handle.
 *
 * \par
 * If ::HIP_RESOURCE_DESC::resType is set to ::hipResourceTypeMipmappedArray, ::HIP_RESOURCE_DESC::res::mipmap::hMipmappedArray
 * must be set to a valid CUDA mipmapped array handle.
 *
 * \par
 * If ::HIP_RESOURCE_DESC::resType is set to ::hipResourceTypeLinear, ::HIP_RESOURCE_DESC::res::linear::devPtr
 * must be set to a valid device pointer, that is aligned to ::hipDeviceAttributeTextureAlignment.
 * ::HIP_RESOURCE_DESC::res::linear::format and ::HIP_RESOURCE_DESC::res::linear::numChannels
 * describe the format of each component and the number of components per array element. ::HIP_RESOURCE_DESC::res::linear::sizeInBytes
 * specifies the size of the array in bytes. The total number of elements in the linear address range cannot exceed
 * ::hipDeviceAttributeMaxTexture1DLinearWidth. The number of elements is computed as (sizeInBytes / (sizeof(format) * numChannels)).
 *
 * \par
 * If ::HIP_RESOURCE_DESC::resType is set to ::hipResourceTypePitch2D, ::HIP_RESOURCE_DESC::res::pitch2D::devPtr
 * must be set to a valid device pointer, that is aligned to ::hipDeviceAttributeTextureAlignment.
 * ::HIP_RESOURCE_DESC::res::pitch2D::format and ::HIP_RESOURCE_DESC::res::pitch2D::numChannels
 * describe the format of each component and the number of components per array element. ::HIP_RESOURCE_DESC::res::pitch2D::width
 * and ::HIP_RESOURCE_DESC::res::pitch2D::height specify the width and height of the array in elements, and cannot exceed
 * ::hipDeviceAttributeMaxTexture2DLinearWidth and ::hipDeviceAttributeMaxTexture2DLinearHeight respectively.
 * ::HIP_RESOURCE_DESC::res::pitch2D::pitchInBytes specifies the pitch between two rows in bytes and has to be aligned to
 * ::hipDeviceAttributeTexturePitchAlignment. Pitch cannot exceed ::hipDeviceAttributeMaxTexture2DLinearPitch.
 *
 * - ::flags must be set to zero.
 *
 *
 * The ::CUDA_TEXTURE_DESC struct is defined as
 * \code
        typedef struct CUDA_TEXTURE_DESC_st {
            hipAddress_mode addressMode[3];
            hipTextureFilterMode filterMode;
            unsigned int flags;
            unsigned int maxAnisotropy;
            hipTextureFilterMode mipmapFilterMode;
            float mipmapLevelBias;
            float minMipmapLevelClamp;
            float maxMipmapLevelClamp;
        } CUDA_TEXTURE_DESC;
 * \endcode
 * where
 * - ::CUDA_TEXTURE_DESC::addressMode specifies the addressing mode for each dimension of the texture data. ::hipAddress_mode is defined as:
 *   \code
        typedef enum CUaddress_mode_enum {
            HIP_TR_ADDRESS_MODE_WRAP = 0,
            HIP_TR_ADDRESS_MODE_CLAMP = 1,
            HIP_TR_ADDRESS_MODE_MIRROR = 2,
            HIP_TR_ADDRESS_MODE_BORDER = 3
        } hipAddress_mode;
 *   \endcode
 *   This is ignored if ::HIP_RESOURCE_DESC::resType is ::hipResourceTypeLinear. Also, if the flag, ::HIP_TRSF_NORMALIZED_COORDINATES
 *   is not set, the only supported address mode is ::HIP_TR_ADDRESS_MODE_CLAMP.
 *
 * - ::CUDA_TEXTURE_DESC::filterMode specifies the filtering mode to be used when fetching from the texture. hipTextureFilterMode is defined as:
 *   \code
        typedef enum CUfilter_mode_enum {
            hipFilterModePoint = 0,
            hipFilterModeLinear = 1
        } hipTextureFilterMode;
 *   \endcode
 *   This is ignored if ::HIP_RESOURCE_DESC::resType is ::hipResourceTypeLinear.
 *
 * - ::CUDA_TEXTURE_DESC::flags can be any combination of the following:
 *   - ::HIP_TRSF_READ_AS_INTEGER, which suppresses the default behavior of having the texture promote integer data to floating point data in the
 *     range [0, 1]. Note that texture with 32-bit integer format would not be promoted, regardless of whether or not this flag is specified.
 *   - ::HIP_TRSF_NORMALIZED_COORDINATES, which suppresses the default behavior of having the texture coordinates range from [0, Dim) where Dim is
 *     the width or height of the CUDA array. Instead, the texture coordinates [0, 1.0) reference the entire breadth of the array dimension; Note
 *     that for CUDA mipmapped arrays, this flag has to be set.
 *
 * - ::CUDA_TEXTURE_DESC::maxAnisotropy specifies the maximum anisotropy ratio to be used when doing anisotropic filtering. This value will be
 *   clamped to the range [1,16].
 *
 * - ::CUDA_TEXTURE_DESC::mipmapFilterMode specifies the filter mode when the calculated mipmap level lies between two defined mipmap levels.
 *
 * - ::CUDA_TEXTURE_DESC::mipmapLevelBias specifies the offset to be applied to the calculated mipmap level.
 *
 * - ::CUDA_TEXTURE_DESC::minMipmapLevelClamp specifies the lower end of the mipmap level range to clamp access to.
 *
 * - ::CUDA_TEXTURE_DESC::maxMipmapLevelClamp specifies the upper end of the mipmap level range to clamp access to.
 *
 *
 * The ::HIP_RESOURCE_VIEW_DESC struct is defined as
 * \code
        typedef struct CUDA_RESOURCE_VIEW_DESC_st
        {
            hipResourceViewFormat format;
            size_t width;
            size_t height;
            size_t depth;
            unsigned int firstMipmapLevel;
            unsigned int lastMipmapLevel;
            unsigned int firstLayer;
            unsigned int lastLayer;
        } HIP_RESOURCE_VIEW_DESC;
 * \endcode
 * where:
 * - ::HIP_RESOURCE_VIEW_DESC::format specifies how the data contained in the CUDA array or CUDA mipmapped array should
 *   be interpreted. Note that this can incur a change in size of the texture data. If the resource view format is a block
 *   compressed format, then the underlying CUDA array or CUDA mipmapped array has to have a base of format ::HIP_AD_FORMAT_UNSIGNED_INT32.
 *   with 2 or 4 channels, depending on the block compressed format. For ex., BC1 and BC4 require the underlying CUDA array to have
 *   a format of ::HIP_AD_FORMAT_UNSIGNED_INT32 with 2 channels. The other BC formats require the underlying resource to have the same base
 *   format but with 4 channels.
 *
 * - ::HIP_RESOURCE_VIEW_DESC::width specifies the new width of the texture data. If the resource view format is a block
 *   compressed format, this value has to be 4 times the original width of the resource. For non block compressed formats,
 *   this value has to be equal to that of the original resource.
 *
 * - ::HIP_RESOURCE_VIEW_DESC::height specifies the new height of the texture data. If the resource view format is a block
 *   compressed format, this value has to be 4 times the original height of the resource. For non block compressed formats,
 *   this value has to be equal to that of the original resource.
 *
 * - ::HIP_RESOURCE_VIEW_DESC::depth specifies the new depth of the texture data. This value has to be equal to that of the
 *   original resource.
 *
 * - ::HIP_RESOURCE_VIEW_DESC::firstMipmapLevel specifies the most detailed mipmap level. This will be the new mipmap level zero.
 *   For non-mipmapped resources, this value has to be zero.::CUDA_TEXTURE_DESC::minMipmapLevelClamp and ::CUDA_TEXTURE_DESC::maxMipmapLevelClamp
 *   will be relative to this value. For ex., if the firstMipmapLevel is set to 2, and a minMipmapLevelClamp of 1.2 is specified,
 *   then the actual minimum mipmap level clamp will be 3.2.
 *
 * - ::HIP_RESOURCE_VIEW_DESC::lastMipmapLevel specifies the least detailed mipmap level. For non-mipmapped resources, this value
 *   has to be zero.
 *
 * - ::HIP_RESOURCE_VIEW_DESC::firstLayer specifies the first layer index for layered textures. This will be the new layer zero.
 *   For non-layered resources, this value has to be zero.
 *
 * - ::HIP_RESOURCE_VIEW_DESC::lastLayer specifies the last layer index for layered textures. For non-layered resources,
 *   this value has to be zero.
 *
 *
 * \param pTexObject   - Texture object to create
 * \param pResDesc     - Resource descriptor
 * \param pTexDesc     - Texture descriptor
 * \param pResViewDesc - Resource view descriptor
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa
 * ::hipTexObjectDestroy,
 * ::hipCreateTextureObject
 */
hipError_t CUDAAPI hipTexObjectCreate(hipTextureObject_t *pTexObject, const HIP_RESOURCE_DESC *pResDesc, const CUDA_TEXTURE_DESC *pTexDesc, const HIP_RESOURCE_VIEW_DESC *pResViewDesc);

/**
 * \brief Destroys a texture object
 *
 * Destroys the texture object specified by \p texObject.
 *
 * \param texObject - Texture object to destroy
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa
 * ::hipTexObjectCreate,
 * ::hipDestroyTextureObject
 */
hipError_t CUDAAPI hipTexObjectDestroy(hipTextureObject_t texObject);

/**
 * \brief Returns a texture object's resource descriptor
 *
 * Returns the resource descriptor for the texture object specified by \p texObject.
 *
 * \param pResDesc  - Resource descriptor
 * \param texObject - Texture object
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa
 * ::hipTexObjectCreate,
 * ::hipGetTextureObjectResourceDesc,
 */
hipError_t CUDAAPI hipTexObjectGetResourceDesc(HIP_RESOURCE_DESC *pResDesc, hipTextureObject_t texObject);

/**
 * \brief Returns a texture object's texture descriptor
 *
 * Returns the texture descriptor for the texture object specified by \p texObject.
 *
 * \param pTexDesc  - Texture descriptor
 * \param texObject - Texture object
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa
 * ::hipTexObjectCreate,
 * ::hipGetTextureObjectTextureDesc
 */
hipError_t CUDAAPI hipTexObjectGetTextureDesc(CUDA_TEXTURE_DESC *pTexDesc, hipTextureObject_t texObject);

/**
 * \brief Returns a texture object's resource view descriptor
 *
 * Returns the resource view descriptor for the texture object specified by \p texObject.
 * If no resource view was set for \p texObject, the ::hipErrorInvalidValue is returned.
 *
 * \param pResViewDesc - Resource view descriptor
 * \param texObject    - Texture object
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa
 * ::hipTexObjectCreate,
 * ::hipGetTextureObjectResourceViewDesc
 */
hipError_t CUDAAPI hipTexObjectGetResourceViewDesc(HIP_RESOURCE_VIEW_DESC *pResViewDesc, hipTextureObject_t texObject);

/** @} */ /* END CUDA_TEXOBJECT */

/**
 * \defgroup CUDA_SURFOBJECT Surface Object Management
 *
 * ___MANBRIEF___ surface object management functions of the low-level CUDA
 * driver API (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the surface object management functions of the
 * low-level CUDA driver application programming interface. The surface
 * object API is only supported on devices of compute capability 3.0 or higher.
 *
 * @{
 */

/**
 * \brief Creates a surface object
 *
 * Creates a surface object and returns it in \p pSurfObject. \p pResDesc describes
 * the data to perform surface load/stores on. ::HIP_RESOURCE_DESC::resType must be
 * ::hipResourceTypeArray and  ::HIP_RESOURCE_DESC::res::array::hArray
 * must be set to a valid CUDA array handle. ::HIP_RESOURCE_DESC::flags must be set to zero.
 *
 * Surface objects are only supported on devices of compute capability 3.0 or higher.
 * Additionally, a surface object is an opaque value, and, as such, should only be
 * accessed through CUDA API calls.
 *
 * \param pSurfObject - Surface object to create
 * \param pResDesc    - Resource descriptor
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa
 * ::hipSurfObjectDestroy,
 * ::hipCreateSurfaceObject
 */
hipError_t CUDAAPI hipSurfObjectCreate(hipSurfaceObject *pSurfObject, const HIP_RESOURCE_DESC *pResDesc);

/**
 * \brief Destroys a surface object
 *
 * Destroys the surface object specified by \p surfObject.
 *
 * \param surfObject - Surface object to destroy
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa
 * ::hipSurfObjectCreate,
 * ::hipDestroySurfaceObject
 */
hipError_t CUDAAPI hipSurfObjectDestroy(hipSurfaceObject surfObject);

/**
 * \brief Returns a surface object's resource descriptor
 *
 * Returns the resource descriptor for the surface object specified by \p surfObject.
 *
 * \param pResDesc   - Resource descriptor
 * \param surfObject - Surface object
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue
 *
 * \sa
 * ::hipSurfObjectCreate,
 * ::hipGetSurfaceObjectResourceDesc
 */
hipError_t CUDAAPI hipSurfObjectGetResourceDesc(HIP_RESOURCE_DESC *pResDesc, hipSurfaceObject surfObject);

/** @} */ /* END CUDA_SURFOBJECT */
#endif /* __CUDA_API_VERSION >= 5000 */

/**
 * \defgroup CUDA_PEER_ACCESS Peer Context Memory Access
 *
 * ___MANBRIEF___ direct peer context memory access functions of the low-level
 * CUDA driver API (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the direct peer context memory access functions
 * of the low-level CUDA driver application programming interface.
 *
 * @{
 */

#if __CUDA_API_VERSION >= 4000

/**
 * \brief Queries if a device may directly access a peer device's memory.
 *
 * Returns in \p *canAccessPeer a value of 1 if contexts on \p dev are capable of
 * directly accessing memory from contexts on \p peerDev and 0 otherwise.
 * If direct access of \p peerDev from \p dev is possible, then access may be
 * enabled on two specific contexts by calling ::hipCtxEnablePeerAccess().
 *
 * \param canAccessPeer - Returned access capability
 * \param dev           - Device from which allocations on \p peerDev are to
 *                        be directly accessed.
 * \param peerDev       - Device on which the allocations to be directly accessed
 *                        by \p dev reside.
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidDevice
 * \notefnerr
 *
 * \sa
 * ::hipCtxEnablePeerAccess,
 * ::hipCtxDisablePeerAccess,
 * ::hipDeviceCanAccessPeer
 */
hipError_t CUDAAPI hipDeviceCanAccessPeer(int *canAccessPeer, hipDevice_t dev, hipDevice_t peerDev);

/**
 * \brief Enables direct access to memory allocations in a peer context.
 *
 * If both the current context and \p peerContext are on devices which support unified
 * addressing (as may be queried using ::hipDeviceAttributeUnifiedAddressing) and same
 * major compute capability, then on success all allocations from \p peerContext will
 * immediately be accessible by the current context.  See \ref CUDA_UNIFIED for additional
 * details.
 *
 * Note that access granted by this call is unidirectional and that in order to access
 * memory from the current context in \p peerContext, a separate symmetric call
 * to ::hipCtxEnablePeerAccess() is required.
 *
 * There is a system-wide maximum of eight peer connections per device.
 *
 * Returns ::hipErrorPeerAccessUnsupported if ::hipDeviceCanAccessPeer() indicates
 * that the ::hipDevice_t of the current context cannot directly access memory
 * from the ::hipDevice_t of \p peerContext.
 *
 * Returns ::hipErrorPeerAccessAlreadyEnabled if direct access of
 * \p peerContext from the current context has already been enabled.
 *
 * Returns ::hipErrorTooManyPeers if direct peer access is not possible
 * because hardware resources required for peer access have been exhausted.
 *
 * Returns ::hipErrorInvalidContext if there is no current context, \p peerContext
 * is not a valid context, or if the current context is \p peerContext.
 *
 * Returns ::hipErrorInvalidValue if \p Flags is not 0.
 *
 * \param peerContext - Peer context to enable direct access to from the current context
 * \param Flags       - Reserved for future use and must be set to 0
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorPeerAccessAlreadyEnabled,
 * ::hipErrorTooManyPeers,
 * ::hipErrorInvalidContext,
 * ::hipErrorPeerAccessUnsupported,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa
 * ::hipDeviceCanAccessPeer,
 * ::hipCtxDisablePeerAccess,
 * ::hipDeviceEnablePeerAccess
 */
hipError_t CUDAAPI hipCtxEnablePeerAccess(hipCtx_t peerContext, unsigned int Flags);

/**
 * \brief Disables direct access to memory allocations in a peer context and
 * unregisters any registered allocations.
 *
  Returns ::hipErrorPeerAccessNotEnabled if direct peer access has
 * not yet been enabled from \p peerContext to the current context.
 *
 * Returns ::hipErrorInvalidContext if there is no current context, or if
 * \p peerContext is not a valid context.
 *
 * \param peerContext - Peer context to disable direct access to
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorPeerAccessNotEnabled,
 * ::hipErrorInvalidContext,
 * \notefnerr
 *
 * \sa
 * ::hipDeviceCanAccessPeer,
 * ::hipCtxEnablePeerAccess,
 * ::hipDeviceDisablePeerAccess
 */
hipError_t CUDAAPI hipCtxDisablePeerAccess(hipCtx_t peerContext);

#endif /* __CUDA_API_VERSION >= 4000 */

#if __CUDA_API_VERSION >= 8000

/**
 * \brief Queries attributes of the link between two devices.
 *
 * Returns in \p *value the value of the requested attribute \p attrib of the
 * link between \p srcDevice and \p dstDevice. The supported attributes are:
 * - ::hipDeviceP2PAttributePerformanceRank: A relative value indicating the
 *   performance of the link between two devices.
 * - ::hipDeviceP2PAttributeAccessSupported P2P: 1 if P2P Access is enable.
 * - ::hipDeviceP2PAttributeNativeAtomicSupported: 1 if Atomic operations over
 *   the link are supported.
 * - ::CU_DEVICE_P2P_ATTRIBUTE_CUDA_ARRAY_ACCESS_SUPPORTED: 1 if hipArray can
 *   be accessed over the link.
 *
 * Returns ::hipErrorInvalidDevice if \p srcDevice or \p dstDevice are not valid
 * or if they represent the same device.
 *
 * Returns ::hipErrorInvalidValue if \p attrib is not valid or if \p value is
 * a null pointer.
 *
 * \param value         - Returned value of the requested attribute
 * \param attrib        - The requested attribute of the link between \p srcDevice and \p dstDevice.
 * \param srcDevice     - The source device of the target link.
 * \param dstDevice     - The destination device of the target link.
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidDevice,
 * ::hipErrorInvalidValue
 * \notefnerr
 *
 * \sa
 * ::hipCtxEnablePeerAccess,
 * ::hipCtxDisablePeerAccess,
 * ::hipDeviceCanAccessPeer,
 * ::hipDeviceGetP2PAttribute
 */
hipError_t CUDAAPI hipDeviceGetP2PAttribute(int* value, hipDeviceP2PAttribute attrib, hipDevice_t srcDevice, hipDevice_t dstDevice);

#endif /* __CUDA_API_VERSION >= 8000 */

/** @} */ /* END CUDA_PEER_ACCESS */

/**
 * \defgroup CUDA_GRAPHICS Graphics Interoperability
 *
 * ___MANBRIEF___ graphics interoperability functions of the low-level CUDA
 * driver API (___CURRENT_FILE___) ___ENDMANBRIEF___
 *
 * This section describes the graphics interoperability functions of the
 * low-level CUDA driver application programming interface.
 *
 * @{
 */

/**
 * \brief Unregisters a graphics resource for access by CUDA
 *
 * Unregisters the graphics resource \p resource so it is not accessible by
 * CUDA unless registered again.
 *
 * If \p resource is invalid then ::hipErrorInvalidResourceHandle is
 * returned.
 *
 * \param resource - Resource to unregister
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorUnknown
 * \notefnerr
 *
 * \sa
 * ::hipGraphicsD3D9RegisterResource,
 * ::hipGraphicsD3D10RegisterResource,
 * ::hipGraphicsD3D11RegisterResource,
 * ::hipGraphicsGLRegisterBuffer,
 * ::hipGraphicsGLRegisterImage,
 * ::hipGraphicsUnregisterResource
 */
hipError_t CUDAAPI hipGraphicsUnregisterResource(hipGraphicsResource_t resource);

/**
 * \brief Get an array through which to access a subresource of a mapped graphics resource.
 *
 * Returns in \p *pArray an array through which the subresource of the mapped
 * graphics resource \p resource which corresponds to array index \p arrayIndex
 * and mipmap level \p mipLevel may be accessed.  The value set in \p *pArray may
 * change every time that \p resource is mapped.
 *
 * If \p resource is not a texture then it cannot be accessed via an array and
 * ::hipErrorNotMappedAsArray is returned.
 * If \p arrayIndex is not a valid array index for \p resource then
 * ::hipErrorInvalidValue is returned.
 * If \p mipLevel is not a valid mipmap level for \p resource then
 * ::hipErrorInvalidValue is returned.
 * If \p resource is not mapped then ::hipErrorNotMapped is returned.
 *
 * \param pArray      - Returned array through which a subresource of \p resource may be accessed
 * \param resource    - Mapped resource to access
 * \param arrayIndex  - Array index for array textures or cubemap face
 *                      index as defined by ::hipArray_cubemap_face for
 *                      cubemap textures for the subresource to access
 * \param mipLevel    - Mipmap level for the subresource to access
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorNotMapped,
 * ::hipErrorNotMappedAsArray
 * \notefnerr
 *
 * \sa
 * ::hipGraphicsResourceGetMappedPointer,
 * ::hipGraphicsSubResourceGetMappedArray
 */
hipError_t CUDAAPI hipGraphicsSubResourceGetMappedArray(hipArray * *pArray, hipGraphicsResource_t resource, unsigned int arrayIndex, unsigned int mipLevel);

#if __CUDA_API_VERSION >= 5000

/**
 * \brief Get a mipmapped array through which to access a mapped graphics resource.
 *
 * Returns in \p *pMipmappedArray a mipmapped array through which the mapped graphics
 * resource \p resource. The value set in \p *pMipmappedArray may change every time
 * that \p resource is mapped.
 *
 * If \p resource is not a texture then it cannot be accessed via a mipmapped array and
 * ::hipErrorNotMappedAsArray is returned.
 * If \p resource is not mapped then ::hipErrorNotMapped is returned.
 *
 * \param pMipmappedArray - Returned mipmapped array through which \p resource may be accessed
 * \param resource        - Mapped resource to access
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorNotMapped,
 * ::hipErrorNotMappedAsArray
 * \notefnerr
 *
 * \sa
 * ::hipGraphicsResourceGetMappedPointer,
 * ::hipGraphicsResourceGetMappedMipmappedArray
 */
hipError_t CUDAAPI hipGraphicsResourceGetMappedMipmappedArray(hipMipmappedArray_t *pMipmappedArray, hipGraphicsResource_t resource);

#endif /* __CUDA_API_VERSION >= 5000 */

#if __CUDA_API_VERSION >= 3020
/**
 * \brief Get a device pointer through which to access a mapped graphics resource.
 *
 * Returns in \p *pDevPtr a pointer through which the mapped graphics resource
 * \p resource may be accessed.
 * Returns in \p pSize the size of the memory in bytes which may be accessed from that pointer.
 * The value set in \p pPointer may change every time that \p resource is mapped.
 *
 * If \p resource is not a buffer then it cannot be accessed via a pointer and
 * ::hipErrorNotMappedAsPointer is returned.
 * If \p resource is not mapped then ::hipErrorNotMapped is returned.
 * *
 * \param pDevPtr    - Returned pointer through which \p resource may be accessed
 * \param pSize      - Returned size of the buffer accessible starting at \p *pPointer
 * \param resource   - Mapped resource to access
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorNotMapped,
 * ::hipErrorNotMappedAsPointer
 * \notefnerr
 *
 * \sa
 * ::hipGraphicsMapResources,
 * ::hipGraphicsSubResourceGetMappedArray,
 * ::hipGraphicsResourceGetMappedPointer
 */
hipError_t CUDAAPI hipGraphicsResourceGetMappedPointer(hipDeviceptr_t *pDevPtr, size_t *pSize, hipGraphicsResource_t resource);
#endif /* __CUDA_API_VERSION >= 3020 */

/**
 * \brief Set usage flags for mapping a graphics resource
 *
 * Set \p flags for mapping the graphics resource \p resource.
 *
 * Changes to \p flags will take effect the next time \p resource is mapped.
 * The \p flags argument may be any of the following:

 * - ::hipGraphicsMapFlagsNone: Specifies no hints about how this
 *   resource will be used. It is therefore assumed that this resource will be
 *   read from and written to by CUDA kernels.  This is the default value.
 * - ::CU_GRAPHICS_MAP_RESOURCE_FLAGS_READONLY: Specifies that CUDA kernels which
 *   access this resource will not write to this resource.
 * - ::CU_GRAPHICS_MAP_RESOURCE_FLAGS_WRITEDISCARD: Specifies that CUDA kernels
 *   which access this resource will not read from this resource and will
 *   write over the entire contents of the resource, so none of the data
 *   previously stored in the resource will be preserved.
 *
 * If \p resource is presently mapped for access by CUDA then
 * ::hipErrorAlreadyMapped is returned.
 * If \p flags is not one of the above values then ::hipErrorInvalidValue is returned.
 *
 * \param resource - Registered resource to set flags for
 * \param flags    - Parameters for resource mapping
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidValue,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorAlreadyMapped
 * \notefnerr
 *
 * \sa
 * ::hipGraphicsMapResources,
 * ::hipGraphicsResourceSetMapFlags
 */
hipError_t CUDAAPI hipGraphicsResourceSetMapFlags(hipGraphicsResource_t resource, unsigned int flags);

/**
 * \brief Map graphics resources for access by CUDA
 *
 * Maps the \p count graphics resources in \p resources for access by CUDA.
 *
 * The resources in \p resources may be accessed by CUDA until they
 * are unmapped. The graphics API from which \p resources were registered
 * should not access any resources while they are mapped by CUDA. If an
 * application does so, the results are undefined.
 *
 * This function provides the synchronization guarantee that any graphics calls
 * issued before ::hipGraphicsMapResources() will complete before any subsequent CUDA
 * work issued in \p stream begins.
 *
 * If \p resources includes any duplicate entries then ::hipErrorInvalidResourceHandle is returned.
 * If any of \p resources are presently mapped for access by CUDA then ::hipErrorAlreadyMapped is returned.
 *
 * \param count      - Number of resources to map
 * \param resources  - Resources to map for CUDA usage
 * \param hStream    - Stream with which to synchronize
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorAlreadyMapped,
 * ::hipErrorUnknown
 * \note_null_stream
 * \notefnerr
 *
 * \sa
 * ::hipGraphicsResourceGetMappedPointer,
 * ::hipGraphicsSubResourceGetMappedArray,
 * ::hipGraphicsUnmapResources,
 * ::hipGraphicsMapResources
 */
hipError_t CUDAAPI hipGraphicsMapResources(unsigned int count, hipGraphicsResource_t *resources, hipStream_t hStream);

/**
 * \brief Unmap graphics resources.
 *
 * Unmaps the \p count graphics resources in \p resources.
 *
 * Once unmapped, the resources in \p resources may not be accessed by CUDA
 * until they are mapped again.
 *
 * This function provides the synchronization guarantee that any CUDA work issued
 * in \p stream before ::hipGraphicsUnmapResources() will complete before any
 * subsequently issued graphics work begins.
 *
 *
 * If \p resources includes any duplicate entries then ::hipErrorInvalidResourceHandle is returned.
 * If any of \p resources are not presently mapped for access by CUDA then ::hipErrorNotMapped is returned.
 *
 * \param count      - Number of resources to unmap
 * \param resources  - Resources to unmap
 * \param hStream    - Stream with which to synchronize
 *
 * \return
 * ::hipSuccess,
 * ::hipErrorDeinitialized,
 * ::hipErrorNotInitialized,
 * ::hipErrorInvalidContext,
 * ::hipErrorInvalidResourceHandle,
 * ::hipErrorNotMapped,
 * ::hipErrorUnknown
 * \note_null_stream
 * \notefnerr
 *
 * \sa
 * ::hipGraphicsMapResources,
 * ::hipGraphicsUnmapResources
 */
hipError_t CUDAAPI hipGraphicsUnmapResources(unsigned int count, hipGraphicsResource_t *resources, hipStream_t hStream);

/** @} */ /* END CUDA_GRAPHICS */

hipError_t CUDAAPI cuGetExportTable(const void **ppExportTable, const CUuuid *pExportTableId);


/**
 * CUDA API versioning support
 */
#if defined(__CUDA_API_VERSION_INTERNAL)
    #undef cuMemHostRegister
    #undef hipGraphicsResourceSetMapFlags
    #undef hipLinkCreate
    #undef hipLinkAddData
    #undef hipLinkAddFile
    #undef cuDeviceTotalMem
    #undef cuCtxCreate
    #undef cuModuleGetGlobal
    #undef cuMemGetInfo
    #undef cuMemAlloc
    #undef hipMemAllocPitch__
    #undef cuMemFree
    #undef hipMemGetAddressRange
    #undef hipMemAllocHost
    #undef hipMemHostGetDevicePointer
    #undef cuMemcpyHtoD
    #undef cuMemcpyDtoH
    #undef cuMemcpyDtoD
    #undef hipMemcpyDtoA
    #undef hipMemcpyAtoD
    #undef hipMemcpyHtoA
    #undef hipMemcpyAtoH
    #undef hipMemcpyAtoA
    #undef hipMemcpyHtoAAsync
    #undef hipMemcpyAtoHAsync
    #undef hipMemcpy2D__
    #undef hipMemcpy2DUnaligned
    #undef hipMemcpy3D__
    #undef cuMemcpyHtoDAsync
    #undef cuMemcpyDtoHAsync
    #undef cuMemcpyDtoDAsync
    #undef hipMemcpy2DAsync__
    #undef hipMemcpy3DAsync__
    #undef cuMemsetD8
    #undef cuMemsetD16
    #undef cuMemsetD32
    #undef cuMemsetD2D8
    #undef cuMemsetD2D16
    #undef cuMemsetD2D32
    #undef hipArrayCreate
    #undef hipArrayGetDescriptor
    #undef hipArray3DCreate
    #undef hipArray3DGetDescriptor
    #undef hipTexRefSetAddress
    #undef hipTexRefSetAddress2D
    #undef hipTexRefGetAddress
    #undef hipGraphicsResourceGetMappedPointer
    #undef cuCtxDestroy
    #undef cuCtxPopCurrent
    #undef cuCtxPushCurrent
    #undef cuStreamDestroy
    #undef cuEventDestroy
    #undef hipMemcpy__
    #undef hipMemcpyAsync__
    #undef hipMemcpyPeer__
    #undef hipMemcpyPeerAsync__
    #undef hipMemcpy3DPeer__
    #undef hipMemcpy3DPeerAsync__
    #undef hipMemsetD8Async
    #undef hipMemsetD16Async
    #undef hipMemsetAsync
    #undef hipMemsetD2D8Async
    #undef hipMemsetD2D16Async
    #undef hipMemsetD2D32Async
    #undef hipStreamGetPriority
    #undef hipStreamGetFlags
    #undef cuStreamGetCtx
    #undef hipStreamWaitEvent
    #undef hipStreamAddCallback
    #undef hipStreamAttachMemAsync
    #undef hipStreamQuery
    #undef hipStreamSynchronize
    #undef hipEventRecord
    #undef hipModuleLaunchKernel
    #undef cuLaunchHostFunc
    #undef hipGraphicsMapResources
    #undef hipGraphicsUnmapResources
    #undef hipStreamWriteValue32
    #undef hipStreamWaitValue32
    #undef cuStreamWriteValue64
    #undef cuStreamWaitValue64
    #undef hipStreamBatchMemOp
    #undef hipMemPrefetchAsync__
    #undef cuLaunchCooperativeKernel
    #undef cuSignalExternalSemaphoresAsync
    #undef cuWaitExternalSemaphoresAsync
    #undef cuStreamBeginCapture
    #undef cuStreamEndCapture
    #undef cuStreamIsCapturing
    #undef cuGraphLaunch
#endif /* __CUDA_API_VERSION_INTERNAL */

#if defined(__CUDA_API_VERSION_INTERNAL) || (__CUDA_API_VERSION >= 4000 && __CUDA_API_VERSION < 6050)
hipError_t CUDAAPI cuMemHostRegister(void *p, size_t bytesize, unsigned int Flags);
#endif /* defined(__CUDA_API_VERSION_INTERNAL) || (__CUDA_API_VERSION >= 4000 && __CUDA_API_VERSION < 6050) */

#if defined(__CUDA_API_VERSION_INTERNAL) || __CUDA_API_VERSION < 6050
hipError_t CUDAAPI hipGraphicsResourceSetMapFlags(hipGraphicsResource_t resource, unsigned int flags);
#endif /* defined(__CUDA_API_VERSION_INTERNAL) || __CUDA_API_VERSION < 6050 */

#if defined(__CUDA_API_VERSION_INTERNAL) || (__CUDA_API_VERSION >= 5050 && __CUDA_API_VERSION < 6050)
hipError_t CUDAAPI hipLinkCreate(unsigned int numOptions, hipJitOption *options, void **optionValues, CUlinkState *stateOut);
hipError_t CUDAAPI hipLinkAddData(CUlinkState state, hipJitInputType type, void *data, size_t size, const char *name,
    unsigned int numOptions, hipJitOption *options, void **optionValues);
hipError_t CUDAAPI hipLinkAddFile(CUlinkState state, hipJitInputType type, const char *path,
    unsigned int numOptions, hipJitOption *options, void **optionValues);
#endif /* __CUDA_API_VERSION_INTERNAL || (__CUDA_API_VERSION >= 5050 && __CUDA_API_VERSION < 6050) */

#if defined(__CUDA_API_VERSION_INTERNAL) || (__CUDA_API_VERSION >= 3020 && __CUDA_API_VERSION < 4010)
hipError_t CUDAAPI cuTexRefSetAddress2D_v2(textureReference hTexRef, const HIP_ARRAY_DESCRIPTOR *desc, hipDeviceptr_t dptr, size_t Pitch);
#endif /* __CUDA_API_VERSION_INTERNAL || (__CUDA_API_VERSION >= 3020 && __CUDA_API_VERSION < 4010) */

/**
 * CUDA API made obselete at API version 3020
 */
#if defined(__CUDA_API_VERSION_INTERNAL)
    #define hipDeviceptr_t                  CUdeviceptr_v1
    #define CUDA_MEMCPY2D_st             CUDA_MEMCPY2D_v1_st
    #define hip_Memcpy2D                CUDA_MEMCPY2D_v1
    #define CUDA_MEMCPY3D_st             CUDA_MEMCPY3D_v1_st
    #define HIP_MEMCPY3D                CUDA_MEMCPY3D_v1
    #define CUDA_ARRAY_DESCRIPTOR_st     CUDA_ARRAY_DESCRIPTOR_v1_st
    #define HIP_ARRAY_DESCRIPTOR        CUDA_ARRAY_DESCRIPTOR_v1
    #define CUDA_ARRAY3D_DESCRIPTOR_st   CUDA_ARRAY3D_DESCRIPTOR_v1_st
    #define HIP_ARRAY3D_DESCRIPTOR      CUDA_ARRAY3D_DESCRIPTOR_v1
#endif /* CUDA_FORCE_LEGACY32_INTERNAL */

#if defined(__CUDA_API_VERSION_INTERNAL) || __CUDA_API_VERSION < 3020

typedef unsigned int hipDeviceptr_t;

typedef struct CUDA_MEMCPY2D_st
{
    unsigned int srcXInBytes;   /**< Source X in bytes */
    unsigned int srcY;          /**< Source Y */
    hipMemType_t srcMemoryType; /**< Source memory type (host, device, array) */
    const void *srcHost;        /**< Source host pointer */
    hipDeviceptr_t srcDevice;      /**< Source device pointer */
    hipArray * srcArray;           /**< Source array reference */
    unsigned int srcPitch;      /**< Source pitch (ignored when src is array) */

    unsigned int dstXInBytes;   /**< Destination X in bytes */
    unsigned int dstY;          /**< Destination Y */
    hipMemType_t dstMemoryType; /**< Destination memory type (host, device, array) */
    void *dstHost;              /**< Destination host pointer */
    hipDeviceptr_t dstDevice;      /**< Destination device pointer */
    hipArray * dstArray;           /**< Destination array reference */
    unsigned int dstPitch;      /**< Destination pitch (ignored when dst is array) */

    unsigned int WidthInBytes;  /**< Width of 2D memory copy in bytes */
    unsigned int Height;        /**< Height of 2D memory copy */
} hip_Memcpy2D;

typedef struct CUDA_MEMCPY3D_st
{
    unsigned int srcXInBytes;   /**< Source X in bytes */
    unsigned int srcY;          /**< Source Y */
    unsigned int srcZ;          /**< Source Z */
    unsigned int srcLOD;        /**< Source LOD */
    hipMemType_t srcMemoryType; /**< Source memory type (host, device, array) */
    const void *srcHost;        /**< Source host pointer */
    hipDeviceptr_t srcDevice;      /**< Source device pointer */
    hipArray * srcArray;           /**< Source array reference */
    void *reserved0;            /**< Must be NULL */
    unsigned int srcPitch;      /**< Source pitch (ignored when src is array) */
    unsigned int srcHeight;     /**< Source height (ignored when src is array; may be 0 if Depth==1) */

    unsigned int dstXInBytes;   /**< Destination X in bytes */
    unsigned int dstY;          /**< Destination Y */
    unsigned int dstZ;          /**< Destination Z */
    unsigned int dstLOD;        /**< Destination LOD */
    hipMemType_t dstMemoryType; /**< Destination memory type (host, device, array) */
    void *dstHost;              /**< Destination host pointer */
    hipDeviceptr_t dstDevice;      /**< Destination device pointer */
    hipArray * dstArray;           /**< Destination array reference */
    void *reserved1;            /**< Must be NULL */
    unsigned int dstPitch;      /**< Destination pitch (ignored when dst is array) */
    unsigned int dstHeight;     /**< Destination height (ignored when dst is array; may be 0 if Depth==1) */

    unsigned int WidthInBytes;  /**< Width of 3D memory copy in bytes */
    unsigned int Height;        /**< Height of 3D memory copy */
    unsigned int Depth;         /**< Depth of 3D memory copy */
} HIP_MEMCPY3D;

typedef struct CUDA_ARRAY_DESCRIPTOR_st
{
    unsigned int Width;         /**< Width of array */
    unsigned int Height;        /**< Height of array */

    hipArray_format Format;      /**< Array format */
    unsigned int NumChannels;   /**< Channels per array element */
} HIP_ARRAY_DESCRIPTOR;

typedef struct CUDA_ARRAY3D_DESCRIPTOR_st
{
    unsigned int Width;         /**< Width of 3D array */
    unsigned int Height;        /**< Height of 3D array */
    unsigned int Depth;         /**< Depth of 3D array */

    hipArray_format Format;      /**< Array format */
    unsigned int NumChannels;   /**< Channels per array element */
    unsigned int Flags;         /**< Flags */
} HIP_ARRAY3D_DESCRIPTOR;

hipError_t CUDAAPI cuDeviceTotalMem(unsigned int *bytes, hipDevice_t dev);
hipError_t CUDAAPI cuCtxCreate(hipCtx_t *pctx, unsigned int flags, hipDevice_t dev);
hipError_t CUDAAPI cuModuleGetGlobal(hipDeviceptr_t *dptr, unsigned int *bytes, hipModule_t hmod, const char *name);
hipError_t CUDAAPI cuMemGetInfo(unsigned int *free, unsigned int *total);
hipError_t CUDAAPI cuMemAlloc(hipDeviceptr_t *dptr, unsigned int bytesize);
hipError_t CUDAAPI hipMemAllocPitch__(hipDeviceptr_t *dptr, unsigned int *pPitch, unsigned int WidthInBytes, unsigned int Height, unsigned int ElementSizeBytes);
hipError_t CUDAAPI cuMemFree(hipDeviceptr_t dptr);
hipError_t CUDAAPI hipMemGetAddressRange(hipDeviceptr_t *pbase, unsigned int *psize, hipDeviceptr_t dptr);
hipError_t CUDAAPI hipMemAllocHost(void **pp, unsigned int bytesize);
hipError_t CUDAAPI hipMemHostGetDevicePointer(hipDeviceptr_t *pdptr, void *p, unsigned int Flags);
hipError_t CUDAAPI cuMemcpyHtoD(hipDeviceptr_t dstDevice, const void *srcHost, unsigned int ByteCount);
hipError_t CUDAAPI cuMemcpyDtoH(void *dstHost, hipDeviceptr_t srcDevice, unsigned int ByteCount);
hipError_t CUDAAPI cuMemcpyDtoD(hipDeviceptr_t dstDevice, hipDeviceptr_t srcDevice, unsigned int ByteCount);
hipError_t CUDAAPI hipMemcpyDtoA(hipArray * dstArray, unsigned int dstOffset, hipDeviceptr_t srcDevice, unsigned int ByteCount);
hipError_t CUDAAPI hipMemcpyAtoD(hipDeviceptr_t dstDevice, hipArray * srcArray, unsigned int srcOffset, unsigned int ByteCount);
hipError_t CUDAAPI hipMemcpyHtoA(hipArray * dstArray, unsigned int dstOffset, const void *srcHost, unsigned int ByteCount);
hipError_t CUDAAPI hipMemcpyAtoH(void *dstHost, hipArray * srcArray, unsigned int srcOffset, unsigned int ByteCount);
hipError_t CUDAAPI hipMemcpyAtoA(hipArray * dstArray, unsigned int dstOffset, hipArray * srcArray, unsigned int srcOffset, unsigned int ByteCount);
hipError_t CUDAAPI hipMemcpyHtoAAsync(hipArray * dstArray, unsigned int dstOffset, const void *srcHost, unsigned int ByteCount, hipStream_t hStream);
hipError_t CUDAAPI hipMemcpyAtoHAsync(void *dstHost, hipArray * srcArray, unsigned int srcOffset, unsigned int ByteCount, hipStream_t hStream);
hipError_t CUDAAPI hipMemcpy2D__(const hip_Memcpy2D *pCopy);
hipError_t CUDAAPI hipMemcpy2DUnaligned(const hip_Memcpy2D *pCopy);
hipError_t CUDAAPI hipMemcpy3D__(const HIP_MEMCPY3D *pCopy);
hipError_t CUDAAPI cuMemcpyHtoDAsync(hipDeviceptr_t dstDevice, const void *srcHost, unsigned int ByteCount, hipStream_t hStream);
hipError_t CUDAAPI cuMemcpyDtoHAsync(void *dstHost, hipDeviceptr_t srcDevice, unsigned int ByteCount, hipStream_t hStream);
hipError_t CUDAAPI cuMemcpyDtoDAsync(hipDeviceptr_t dstDevice, hipDeviceptr_t srcDevice, unsigned int ByteCount, hipStream_t hStream);
hipError_t CUDAAPI hipMemcpy2DAsync__(const hip_Memcpy2D *pCopy, hipStream_t hStream);
hipError_t CUDAAPI hipMemcpy3DAsync__(const HIP_MEMCPY3D *pCopy, hipStream_t hStream);
hipError_t CUDAAPI cuMemsetD8(hipDeviceptr_t dstDevice, unsigned char uc, unsigned int N);
hipError_t CUDAAPI cuMemsetD16(hipDeviceptr_t dstDevice, unsigned short us, unsigned int N);
hipError_t CUDAAPI cuMemsetD32(hipDeviceptr_t dstDevice, unsigned int ui, unsigned int N);
hipError_t CUDAAPI cuMemsetD2D8(hipDeviceptr_t dstDevice, unsigned int dstPitch, unsigned char uc, unsigned int Width, unsigned int Height);
hipError_t CUDAAPI cuMemsetD2D16(hipDeviceptr_t dstDevice, unsigned int dstPitch, unsigned short us, unsigned int Width, unsigned int Height);
hipError_t CUDAAPI cuMemsetD2D32(hipDeviceptr_t dstDevice, unsigned int dstPitch, unsigned int ui, unsigned int Width, unsigned int Height);
hipError_t CUDAAPI hipArrayCreate(hipArray * *pHandle, const HIP_ARRAY_DESCRIPTOR *pAllocateArray);
hipError_t CUDAAPI hipArrayGetDescriptor(HIP_ARRAY_DESCRIPTOR *pArrayDescriptor, hipArray * hArray);
hipError_t CUDAAPI hipArray3DCreate(hipArray * *pHandle, const HIP_ARRAY3D_DESCRIPTOR *pAllocateArray);
hipError_t CUDAAPI hipArray3DGetDescriptor(HIP_ARRAY3D_DESCRIPTOR *pArrayDescriptor, hipArray * hArray);
hipError_t CUDAAPI hipTexRefSetAddress(unsigned int *ByteOffset, textureReference hTexRef, hipDeviceptr_t dptr, unsigned int bytes);
hipError_t CUDAAPI hipTexRefSetAddress2D(textureReference hTexRef, const HIP_ARRAY_DESCRIPTOR *desc, hipDeviceptr_t dptr, unsigned int Pitch);
hipError_t CUDAAPI hipTexRefGetAddress(hipDeviceptr_t *pdptr, textureReference hTexRef);
hipError_t CUDAAPI hipGraphicsResourceGetMappedPointer(hipDeviceptr_t *pDevPtr, unsigned int *pSize, hipGraphicsResource_t resource);
#endif /* __CUDA_API_VERSION_INTERNAL || __CUDA_API_VERSION < 3020 */
#if defined(__CUDA_API_VERSION_INTERNAL) || __CUDA_API_VERSION < 4000
hipError_t CUDAAPI cuCtxDestroy(hipCtx_t ctx);
hipError_t CUDAAPI cuCtxPopCurrent(hipCtx_t *pctx);
hipError_t CUDAAPI cuCtxPushCurrent(hipCtx_t ctx);
hipError_t CUDAAPI cuStreamDestroy(hipStream_t hStream);
hipError_t CUDAAPI cuEventDestroy(hipEvent_t hEvent);
#endif /* __CUDA_API_VERSION_INTERNAL || __CUDA_API_VERSION < 4000 */
#if defined(__CUDA_API_VERSION_INTERNAL)
    #undef hipDeviceptr_t
    #undef CUDA_MEMCPY2D_st
    #undef hip_Memcpy2D
    #undef CUDA_MEMCPY3D_st
    #undef HIP_MEMCPY3D
    #undef CUDA_ARRAY_DESCRIPTOR_st
    #undef HIP_ARRAY_DESCRIPTOR
    #undef CUDA_ARRAY3D_DESCRIPTOR_st
    #undef HIP_ARRAY3D_DESCRIPTOR
#endif /* __CUDA_API_VERSION_INTERNAL */

#if defined(__CUDA_API_VERSION_INTERNAL)
    hipError_t CUDAAPI hipMemcpyHtoD(hipDeviceptr_t dstDevice, const void *srcHost, size_t ByteCount);
    hipError_t CUDAAPI hipMemcpyDtoH(void *dstHost, hipDeviceptr_t srcDevice, size_t ByteCount);
    hipError_t CUDAAPI hipMemcpyDtoD(hipDeviceptr_t dstDevice, hipDeviceptr_t srcDevice, size_t ByteCount);
    hipError_t CUDAAPI cuMemcpyDtoA_v2(hipArray * dstArray, size_t dstOffset, hipDeviceptr_t srcDevice, size_t ByteCount);
    hipError_t CUDAAPI cuMemcpyAtoD_v2(hipDeviceptr_t dstDevice, hipArray * srcArray, size_t srcOffset, size_t ByteCount);
    hipError_t CUDAAPI cuMemcpyHtoA_v2(hipArray * dstArray, size_t dstOffset, const void *srcHost, size_t ByteCount);
    hipError_t CUDAAPI cuMemcpyAtoH_v2(void *dstHost, hipArray * srcArray, size_t srcOffset, size_t ByteCount);
    hipError_t CUDAAPI cuMemcpyAtoA_v2(hipArray * dstArray, size_t dstOffset, hipArray * srcArray, size_t srcOffset, size_t ByteCount);
    hipError_t CUDAAPI cuMemcpyHtoAAsync_v2(hipArray * dstArray, size_t dstOffset, const void *srcHost, size_t ByteCount, hipStream_t hStream);
    hipError_t CUDAAPI cuMemcpyAtoHAsync_v2(void *dstHost, hipArray * srcArray, size_t srcOffset, size_t ByteCount, hipStream_t hStream);
    hipError_t CUDAAPI cuMemcpy2D_v2(const hip_Memcpy2D *pCopy);
    hipError_t CUDAAPI cuMemcpy2DUnaligned_v2(const hip_Memcpy2D *pCopy);
    hipError_t CUDAAPI cuMemcpy3D_v2(const HIP_MEMCPY3D *pCopy);
    hipError_t CUDAAPI hipMemcpyHtoDAsync(hipDeviceptr_t dstDevice, const void *srcHost, size_t ByteCount, hipStream_t hStream);
    hipError_t CUDAAPI hipMemcpyDtoHAsync(void *dstHost, hipDeviceptr_t srcDevice, size_t ByteCount, hipStream_t hStream);
    hipError_t CUDAAPI hipMemcpyDtoDAsync(hipDeviceptr_t dstDevice, hipDeviceptr_t srcDevice, size_t ByteCount, hipStream_t hStream);
    hipError_t CUDAAPI cuMemcpy2DAsync_v2(const hip_Memcpy2D *pCopy, hipStream_t hStream);
    hipError_t CUDAAPI cuMemcpy3DAsync_v2(const HIP_MEMCPY3D *pCopy, hipStream_t hStream);
    hipError_t CUDAAPI hipMemsetD8(hipDeviceptr_t dstDevice, unsigned char uc, size_t N);
    hipError_t CUDAAPI hipMemsetD16(hipDeviceptr_t dstDevice, unsigned short us, size_t N);
    hipError_t CUDAAPI hipMemset(hipDeviceptr_t dstDevice, unsigned int ui, size_t N);
    hipError_t CUDAAPI hipMemsetD2D8(hipDeviceptr_t dstDevice, size_t dstPitch, unsigned char uc, size_t Width, size_t Height);
    hipError_t CUDAAPI hipMemsetD2D16(hipDeviceptr_t dstDevice, size_t dstPitch, unsigned short us, size_t Width, size_t Height);
    hipError_t CUDAAPI hipMemsetD2D32(hipDeviceptr_t dstDevice, size_t dstPitch, unsigned int ui, size_t Width, size_t Height);
    hipError_t CUDAAPI hipMemcpy__(hipDeviceptr_t dst, hipDeviceptr_t src, size_t ByteCount);
    hipError_t CUDAAPI hipMemcpyAsync__(hipDeviceptr_t dst, hipDeviceptr_t src, size_t ByteCount, hipStream_t hStream);
    hipError_t CUDAAPI hipMemcpyPeer__(hipDeviceptr_t dstDevice, hipCtx_t dstContext, hipDeviceptr_t srcDevice, hipCtx_t srcContext, size_t ByteCount);
    hipError_t CUDAAPI hipMemcpyPeerAsync__(hipDeviceptr_t dstDevice, hipCtx_t dstContext, hipDeviceptr_t srcDevice, hipCtx_t srcContext, size_t ByteCount, hipStream_t hStream);
    hipError_t CUDAAPI hipMemcpy3DPeer__(const HIP_MEMCPY3D_PEER *pCopy);
    hipError_t CUDAAPI hipMemcpy3DPeerAsync__(const HIP_MEMCPY3D_PEER *pCopy, hipStream_t hStream);

    hipError_t CUDAAPI hipMemsetD8Async(hipDeviceptr_t dstDevice, unsigned char uc, size_t N, hipStream_t hStream);
    hipError_t CUDAAPI hipMemsetD16Async(hipDeviceptr_t dstDevice, unsigned short us, size_t N, hipStream_t hStream);
    hipError_t CUDAAPI hipMemsetAsync(hipDeviceptr_t dstDevice, unsigned int ui, size_t N, hipStream_t hStream);
    hipError_t CUDAAPI hipMemsetD2D8Async(hipDeviceptr_t dstDevice, size_t dstPitch, unsigned char uc, size_t Width, size_t Height, hipStream_t hStream);
    hipError_t CUDAAPI hipMemsetD2D16Async(hipDeviceptr_t dstDevice, size_t dstPitch, unsigned short us, size_t Width, size_t Height, hipStream_t hStream);
    hipError_t CUDAAPI hipMemsetD2D32Async(hipDeviceptr_t dstDevice, size_t dstPitch, unsigned int ui, size_t Width, size_t Height, hipStream_t hStream);

    hipError_t CUDAAPI hipStreamGetPriority(hipStream_t hStream, int *priority);
    hipError_t CUDAAPI hipStreamGetFlags(hipStream_t hStream, unsigned int *flags);
    hipError_t CUDAAPI cuStreamGetCtx(hipStream_t hStream, hipCtx_t *pctx);
    hipError_t CUDAAPI hipStreamWaitEvent(hipStream_t hStream, hipEvent_t hEvent, unsigned int Flags);
    hipError_t CUDAAPI hipStreamAddCallback(hipStream_t hStream, hipStreamCallback_t callback, void *userData, unsigned int flags);
    hipError_t CUDAAPI hipStreamAttachMemAsync(hipStream_t hStream, hipDeviceptr_t dptr, size_t length, unsigned int flags);
    hipError_t CUDAAPI hipStreamQuery(hipStream_t hStream);
    hipError_t CUDAAPI hipStreamSynchronize(hipStream_t hStream);
    hipError_t CUDAAPI hipEventRecord(hipEvent_t hEvent, hipStream_t hStream);
    hipError_t CUDAAPI hipModuleLaunchKernel(hipFunction_t f, unsigned int gridDimX, unsigned int gridDimY, unsigned int gridDimZ, unsigned int blockDimX, unsigned int blockDimY, unsigned int blockDimZ, unsigned int sharedMemBytes, hipStream_t hStream, void **kernelParams, void **extra);
    hipError_t CUDAAPI cuLaunchHostFunc(hipStream_t hStream, CUhostFn fn, void *userData);
    hipError_t CUDAAPI hipGraphicsMapResources(unsigned int count, hipGraphicsResource_t *resources, hipStream_t hStream);
    hipError_t CUDAAPI hipGraphicsUnmapResources(unsigned int count, hipGraphicsResource_t *resources, hipStream_t hStream);
    hipError_t CUDAAPI hipStreamWriteValue32(hipStream_t stream, hipDeviceptr_t addr, cuuint32_t value, unsigned int flags);
    hipError_t CUDAAPI hipStreamWaitValue32(hipStream_t stream, hipDeviceptr_t addr, cuuint32_t value, unsigned int flags);
    hipError_t CUDAAPI cuStreamWriteValue64(hipStream_t stream, hipDeviceptr_t addr, cuuint64_t value, unsigned int flags);
    hipError_t CUDAAPI cuStreamWaitValue64(hipStream_t stream, hipDeviceptr_t addr, cuuint64_t value, unsigned int flags);
    hipError_t CUDAAPI hipStreamBatchMemOp(hipStream_t stream, unsigned int count, CUstreamBatchMemOpParams *paramArray, unsigned int flags);
    hipError_t CUDAAPI hipMemPrefetchAsync__(hipDeviceptr_t devPtr, size_t count, hipDevice_t dstDevice, hipStream_t hStream);
    hipError_t CUDAAPI cuLaunchCooperativeKernel(hipFunction_t f, unsigned int gridDimX, unsigned int gridDimY, unsigned int gridDimZ, unsigned int blockDimX, unsigned int blockDimY, unsigned int blockDimZ, unsigned int sharedMemBytes, hipStream_t hStream, void **kernelParams);
    hipError_t CUDAAPI cuSignalExternalSemaphoresAsync(const CUexternalSemaphore *extSemArray, const CUDA_EXTERNAL_SEMAPHORE_SIGNAL_PARAMS *paramsArray, unsigned int numExtSems, hipStream_t stream);
    hipError_t CUDAAPI cuWaitExternalSemaphoresAsync(const CUexternalSemaphore *extSemArray, const CUDA_EXTERNAL_SEMAPHORE_WAIT_PARAMS *paramsArray, unsigned int numExtSems, hipStream_t stream);
    hipError_t CUDAAPI cuStreamBeginCapture(hipStream_t hStream);
    hipError_t CUDAAPI cuStreamEndCapture(hipStream_t hStream, CUgraph *phGraph);
    hipError_t CUDAAPI cuStreamIsCapturing(hipStream_t hStream, CUstreamCaptureStatus *captureStatus);
    hipError_t CUDAAPI cuGraphLaunch(CUgraphExec hGraph, hipStream_t hStream);
#endif

#ifdef __cplusplus
}
#endif

#undef __CUDA_API_VERSION
#undef __CUDA_DEPRECATED

#endif /* __cuda_cuda_h__ */
