
*** Running vivado
    with args -log whack_a_mole_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source whack_a_mole_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source whack_a_mole_top.tcl -notrace
Command: synth_design -top whack_a_mole_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7828 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 810.813 ; gain = 177.809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'whack_a_mole_top' [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/whack_a_mole_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider100MHzTo1kHz' [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/clock_divider.v:44]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider100MHzTo1kHz' (1#1) [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/clock_divider.v:44]
INFO: [Synth 8-6157] synthesizing module 'clock_divider100MHzTo1Hz' [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider100MHzTo1Hz' (2#1) [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'startup' [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/startup.v:23]
INFO: [Synth 8-6157] synthesizing module 'down_counter' [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/down_counter.v:23]
WARNING: [Synth 8-5788] Register counterOut_reg in module down_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/down_counter.v:33]
INFO: [Synth 8-6155] done synthesizing module 'down_counter' (3#1) [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/down_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'startup' (4#1) [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/startup.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_control' [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/display_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'count2' [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/count2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'count2' (5#1) [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/count2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_control' (6#1) [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/display_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_decoder' [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/seven_segment_decoder.v:24]
INFO: [Synth 8-226] default block is never used [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/seven_segment_decoder.v:35]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_decoder' (7#1) [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/seven_segment_decoder.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/whack_a_mole_top.v:80]
WARNING: [Synth 8-3848] Net display_s1 in module/entity whack_a_mole_top does not have driver. [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/whack_a_mole_top.v:36]
WARNING: [Synth 8-3848] Net done_1 in module/entity whack_a_mole_top does not have driver. [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/whack_a_mole_top.v:42]
INFO: [Synth 8-6155] done synthesizing module 'whack_a_mole_top' (8#1) [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/whack_a_mole_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 873.953 ; gain = 240.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 873.953 ; gain = 240.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 873.953 ; gain = 240.949
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/whack_a_mole_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/whack_a_mole_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 983.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 983.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.094 ; gain = 350.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.094 ; gain = 350.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.094 ; gain = 350.090
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'whack_a_mole_top'
WARNING: [Synth 8-327] inferring latch for variable 'display_reg' [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/whack_a_mole_top.v:59]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                                0 |                             0000
                  iSTATE |                                1 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'whack_a_mole_top'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/whack_a_mole_top.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'enable_reg' [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/whack_a_mole_top.v:84]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 983.094 ; gain = 350.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module whack_a_mole_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module clock_divider100MHzTo1kHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module clock_divider100MHzTo1Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module down_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module startup 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module count2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module display_control 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
Module seven_segment_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 's0/countdownTimer_reg[2]' (FDSE) to 's0/countdownTimer_reg[0]'
INFO: [Synth 8-3886] merging instance 's0/countdownTimer_reg[3]' (FDRE) to 's0/countdownTimer_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s0/countdownTimer_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s0/countdownTimer_reg[0] )
INFO: [Synth 8-3886] merging instance 's0/display_reg[28]' (FDE) to 's0/display_reg[31]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[24]' (FDE) to 's0/display_reg[31]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[20]' (FDE) to 's0/display_reg[31]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[16]' (FDE) to 's0/display_reg[31]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[12]' (FDE) to 's0/display_reg[31]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[8]' (FDE) to 's0/display_reg[31]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[4]' (FDE) to 's0/display_reg[31]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[29]' (FDE) to 's0/display_reg[31]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[25]' (FDE) to 's0/display_reg[31]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[21]' (FDE) to 's0/display_reg[31]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[17]' (FDE) to 's0/display_reg[31]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[13]' (FDE) to 's0/display_reg[31]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[9]' (FDE) to 's0/display_reg[31]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[5]' (FDE) to 's0/display_reg[31]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[30]' (FDE) to 's0/display_reg[31]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[26]' (FDE) to 's0/display_reg[27]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[22]' (FDE) to 's0/display_reg[27]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[18]' (FDE) to 's0/display_reg[31]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[14]' (FDE) to 's0/display_reg[31]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[10]' (FDE) to 's0/display_reg[31]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[6]' (FDE) to 's0/display_reg[31]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[31]' (FDE) to 's0/display_reg[19]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[27]' (FDE) to 's0/display_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s0/display_reg[23] )
INFO: [Synth 8-3886] merging instance 's0/display_reg[19]' (FDE) to 's0/display_reg[15]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[15]' (FDE) to 's0/display_reg[11]'
INFO: [Synth 8-3886] merging instance 's0/display_reg[11]' (FDE) to 's0/display_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s0/display_reg[7] )
WARNING: [Synth 8-3332] Sequential element (display_reg[31]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[30]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[29]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[28]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[27]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[26]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[25]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[24]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[23]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[22]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[21]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[20]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[19]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[18]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[17]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[16]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[15]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[14]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[13]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[12]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[11]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[10]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[9]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[8]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[7]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[6]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[5]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[4]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[3]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[2]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[1]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (display_reg[0]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_nextState_reg) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (enable_reg[3]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (enable_reg[2]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (enable_reg[1]) is unused and will be removed from module whack_a_mole_top.
WARNING: [Synth 8-3332] Sequential element (enable_reg[0]) is unused and will be removed from module whack_a_mole_top.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'enable_reg[0]__0/Q' [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/whack_a_mole_top.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/whack_a_mole_top.v:55]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.srcs/sources_1/new/whack_a_mole_top.v:55]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 983.094 ; gain = 350.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 983.094 ; gain = 350.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 983.094 ; gain = 350.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 983.094 ; gain = 350.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 991.828 ; gain = 358.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 991.828 ; gain = 358.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 991.828 ; gain = 358.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 991.828 ; gain = 358.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 991.828 ; gain = 358.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 991.828 ; gain = 358.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     3|
|4     |LUT2   |     3|
|5     |LUT3   |    29|
|6     |LUT4   |    25|
|7     |LUT5   |     3|
|8     |LUT6   |    22|
|9     |FDCE   |    58|
|10    |FDPE   |     2|
|11    |FDRE   |    17|
|12    |IBUF   |     2|
|13    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+--------------------------+------+
|      |Instance           |Module                    |Cells |
+------+-------------------+--------------------------+------+
|1     |top                |                          |   191|
|2     |  c_dMToHz         |clock_divider100MHzTo1Hz  |    68|
|3     |  c_dMTokHz        |clock_divider100MHzTo1kHz |    44|
|4     |  d_c              |display_control           |    30|
|5     |    c1             |count2                    |    11|
|6     |  s0               |startup                   |    16|
|7     |    countdown_five |down_counter              |     9|
|8     |  s_7_d            |seven_segment_decoder     |    14|
+------+-------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 991.828 ; gain = 358.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 991.828 ; gain = 249.684
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 991.828 ; gain = 358.824
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 43 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1013.578 ; gain = 660.191
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.578 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/liben002/Downloads/ec311/whack_a_mole/src/whack_a_mole/whack_a_mole.runs/synth_1/whack_a_mole_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file whack_a_mole_top_utilization_synth.rpt -pb whack_a_mole_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 10:40:37 2019...
