library std;
use std.standard.all;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity beq_comp is

port(A,B: in unsigned (15 downto 0);
      enable : in std_logic;
		beq_out : out std_logic);
		
end entity;

architecture katniss of beq_comp is 

begin

if(enable='1') then
 if(A=B) then
  beq_out='1';
 end if
end if

end process;
end katniss;