{
  "design": {
    "design_info": {
      "boundary_crc": "0x506A50C881B87CEB",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../zxrtc.gen/sources_1/bd/zxrtc",
      "name": "zxrtc",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "fifo_generator_0": "",
      "fifo_generator_1": "",
      "i2c_agent_0": "",
      "axi_controller_0": "",
      "registers_0": ""
    },
    "interface_ports": {
      "axi_rtc": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "9"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "zxrtc_clk_peripheral",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "28000000"
          },
          "HAS_BRESP": {
            "value": "0"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "const_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "memory_map_ref": "axi_rtc"
      }
    },
    "ports": {
      "clk_peripheral": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "axi_rtc",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "reset",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "zxrtc_clk_peripheral",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "28000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "scl_i": {
        "direction": "I"
      },
      "scl_o": {
        "direction": "O"
      },
      "sda_i": {
        "direction": "I"
      },
      "sda_o": {
        "direction": "O"
      }
    },
    "components": {
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "zxrtc_fifo_generator_0_0",
        "xci_path": "ip\\zxrtc_fifo_generator_0_0\\zxrtc_fifo_generator_0_0.xci",
        "inst_hier_path": "fifo_generator_0",
        "parameters": {
          "Data_Count": {
            "value": "false"
          },
          "Fifo_Implementation": {
            "value": "Common_Clock_Block_RAM"
          },
          "Input_Data_Width": {
            "value": "15"
          },
          "Input_Depth": {
            "value": "512"
          },
          "Output_Data_Width": {
            "value": "15"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          },
          "Reset_Pin": {
            "value": "false"
          },
          "Valid_Flag": {
            "value": "false"
          },
          "Write_Acknowledge_Flag": {
            "value": "false"
          }
        }
      },
      "fifo_generator_1": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "zxrtc_fifo_generator_1_0",
        "xci_path": "ip\\zxrtc_fifo_generator_1_0\\zxrtc_fifo_generator_1_0.xci",
        "inst_hier_path": "fifo_generator_1",
        "parameters": {
          "Data_Count": {
            "value": "false"
          },
          "Fifo_Implementation": {
            "value": "Common_Clock_Block_RAM"
          },
          "Input_Data_Width": {
            "value": "14"
          },
          "Input_Depth": {
            "value": "512"
          },
          "Output_Data_Width": {
            "value": "14"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          },
          "Reset_Pin": {
            "value": "false"
          },
          "Underflow_Flag": {
            "value": "true"
          },
          "Valid_Flag": {
            "value": "false"
          },
          "Write_Acknowledge_Flag": {
            "value": "true"
          }
        }
      },
      "i2c_agent_0": {
        "vlnv": "xilinx.com:module_ref:i2c_agent:1.0",
        "xci_name": "zxrtc_i2c_agent_0_0",
        "xci_path": "ip\\zxrtc_i2c_agent_0_0\\zxrtc_i2c_agent_0_0.xci",
        "inst_hier_path": "i2c_agent_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "i2c_agent",
          "boundary_crc": "0x0"
        },
        "ports": {
          "scl_o": {
            "direction": "O"
          },
          "sda_o": {
            "direction": "O"
          },
          "scl_i": {
            "direction": "I"
          },
          "sda_i": {
            "direction": "I"
          },
          "data_i": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rd_reg_o": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "update_t": {
            "direction": "O"
          },
          "wr_reg_o": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "data_o": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "clk_peripheral": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "28000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "zxrtc_clk_peripheral",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "axi_controller_0": {
        "vlnv": "xilinx.com:module_ref:axi_controller:1.0",
        "xci_name": "zxrtc_axi_controller_0_0",
        "xci_path": "ip\\zxrtc_axi_controller_0_0\\zxrtc_axi_controller_0_0.xci",
        "inst_hier_path": "axi_controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_controller",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "fifo_write": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "wr_data",
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "wr_en",
                "direction": "O"
              }
            }
          },
          "fifo_read": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "port_maps": {
              "RD_DATA": {
                "physical_name": "rd_data",
                "direction": "I",
                "left": "14",
                "right": "0"
              },
              "RD_EN": {
                "physical_name": "rd_en",
                "direction": "O"
              },
              "EMPTY": {
                "physical_name": "empty",
                "direction": "I"
              }
            }
          },
          "interface_aximm": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "28000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "9",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "zxrtc_clk_peripheral",
                "value_src": "default_prop"
              }
            },
            "address_space_ref": "interface_aximm",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x000001FF",
              "width": "9"
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "AWADDR",
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "AWVALID",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "AWREADY",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "WDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "WSTRB",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "WVALID",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "WREADY",
                "direction": "I"
              },
              "BVALID": {
                "physical_name": "BVALID",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "BREADY",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "ARADDR",
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "ARVALID",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "ARREADY",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "RDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "RVALID",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "RREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "wr_ack": {
            "direction": "I"
          },
          "clk_peripheral": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "interface_aximm",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "28000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "zxrtc_clk_peripheral",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "constant"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "interface_aximm": {
              "range": "64K",
              "width": "16"
            }
          }
        }
      },
      "registers_0": {
        "vlnv": "xilinx.com:module_ref:registers:1.0",
        "xci_name": "zxrtc_registers_0_0",
        "xci_path": "ip\\zxrtc_registers_0_0\\zxrtc_registers_0_0.xci",
        "inst_hier_path": "registers_0",
        "parameters": {
          "CLOCK_RATE": {
            "value": "28000000"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "registers",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "fifo_write": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "wr_data",
                "direction": "O",
                "left": "14",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "wr_en",
                "direction": "O"
              }
            }
          },
          "fifo_read": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "port_maps": {
              "RD_DATA": {
                "physical_name": "rd_data",
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "RD_EN": {
                "physical_name": "rd_en",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "rd_data_o": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "rd_reg_i": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "update_t": {
            "direction": "I"
          },
          "wr_reg_i": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "wr_data_i": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "underflow": {
            "direction": "I"
          },
          "clk_peripheral": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "28000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "zxrtc_clk_peripheral",
                "value_src": "default_prop"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi_controller_0_fifo_read": {
        "interface_ports": [
          "axi_controller_0/fifo_read",
          "fifo_generator_0/FIFO_READ"
        ]
      },
      "axi_controller_0_fifo_write": {
        "interface_ports": [
          "axi_controller_0/fifo_write",
          "fifo_generator_1/FIFO_WRITE"
        ]
      },
      "axi_controller_0_interface_aximm": {
        "interface_ports": [
          "axi_rtc",
          "axi_controller_0/interface_aximm"
        ]
      },
      "i2c_agent_0_fifo_read": {
        "interface_ports": [
          "registers_0/fifo_read",
          "fifo_generator_1/FIFO_READ"
        ]
      },
      "i2c_agent_0_fifo_write": {
        "interface_ports": [
          "registers_0/fifo_write",
          "fifo_generator_0/FIFO_WRITE"
        ]
      }
    },
    "nets": {
      "clk_peripheral_1": {
        "ports": [
          "clk_peripheral",
          "fifo_generator_0/clk",
          "fifo_generator_1/clk",
          "i2c_agent_0/clk_peripheral",
          "axi_controller_0/clk_peripheral",
          "registers_0/clk_peripheral"
        ]
      },
      "fifo_generator_1_underflow": {
        "ports": [
          "fifo_generator_1/underflow",
          "registers_0/underflow"
        ]
      },
      "fifo_generator_1_wr_ack": {
        "ports": [
          "fifo_generator_1/wr_ack",
          "axi_controller_0/wr_ack"
        ]
      },
      "i2c_agent_0_data_o": {
        "ports": [
          "i2c_agent_0/data_o",
          "registers_0/wr_data_i"
        ]
      },
      "i2c_agent_0_rd_reg_o": {
        "ports": [
          "i2c_agent_0/rd_reg_o",
          "registers_0/rd_reg_i"
        ]
      },
      "i2c_agent_0_scl_o": {
        "ports": [
          "i2c_agent_0/scl_o",
          "scl_o"
        ]
      },
      "i2c_agent_0_sda_o": {
        "ports": [
          "i2c_agent_0/sda_o",
          "sda_o"
        ]
      },
      "i2c_agent_0_update_t": {
        "ports": [
          "i2c_agent_0/update_t",
          "registers_0/update_t"
        ]
      },
      "i2c_agent_0_wr_reg_o": {
        "ports": [
          "i2c_agent_0/wr_reg_o",
          "registers_0/wr_reg_i"
        ]
      },
      "registers_0_data_o": {
        "ports": [
          "registers_0/rd_data_o",
          "i2c_agent_0/data_i"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "i2c_agent_0/reset",
          "axi_controller_0/reset"
        ]
      },
      "scl_i_0_1": {
        "ports": [
          "scl_i",
          "i2c_agent_0/scl_i"
        ]
      },
      "sda_i_0_1": {
        "ports": [
          "sda_i",
          "i2c_agent_0/sda_i"
        ]
      }
    },
    "addressing": {
      "/": {
        "memory_maps": {
          "axi_rtc": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/axi_controller_0": {
        "address_spaces": {
          "interface_aximm": {
            "segments": {
              "SEG_axi_rtc_Reg": {
                "address_block": "/axi_rtc/Reg",
                "offset": "0x0000",
                "range": "512"
              }
            }
          }
        }
      }
    }
  }
}