INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Practice/Counter_Using_Vivado_IP/Counter_Using_Vivado_IP.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Practice/Counter_Using_Vivado_IP/Counter_Using_Vivado_IP.srcs/sim_1/new/Counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_tb
