--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
G0HTX_N     |   -4.403(R)|      FAST  |    6.419(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0HTX_P     |   -4.403(R)|      FAST  |    6.420(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_N     |   -4.403(R)|      FAST  |    6.419(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_P     |   -4.403(R)|      FAST  |    6.420(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
RX          |    7.323(R)|      SLOW  |   -3.541(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    3.997(R)|      SLOW  |   -1.839(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    4.162(R)|      SLOW  |   -2.022(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
COUNT_CLK_N                |         4.460(R)|      SLOW  |         2.660(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.440(F)|      SLOW  |         2.666(F)|      FAST  |CLOCK_250         |   0.000|
COUNT_CLK_P                |         4.502(R)|      SLOW  |         2.676(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.482(F)|      SLOW  |         2.682(F)|      FAST  |CLOCK_250         |   0.000|
GPIFII_PCLK                |         7.566(R)|      SLOW  |         4.452(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
GPIO3                      |        18.466(R)|      SLOW  |         7.750(R)|      FAST  |CLOCK_100         |   0.000|
                           |        18.116(F)|      SLOW  |         8.128(F)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC             |        10.787(R)|      SLOW  |         6.786(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        10.541(R)|      SLOW  |         6.645(R)|      FAST  |CLOCK_100         |   0.000|
TX                         |        10.434(R)|      SLOW  |         6.601(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |         8.643(F)|      SLOW  |         5.665(F)|      FAST  |CLOCK_100         |   0.000|
d_ads                      |         9.012(F)|      SLOW  |         5.913(F)|      FAST  |CLOCK_100         |   0.000|
d_col_vln_sh               |         8.735(F)|      SLOW  |         5.727(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_bias_sh             |        11.945(F)|      SLOW  |         7.876(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_dyn_pon             |        11.566(F)|      SLOW  |         7.629(F)|      FAST  |CLOCK_100         |   0.000|
d_count_en                 |        11.644(F)|      SLOW  |         7.685(F)|      FAST  |CLOCK_100         |   0.000|
d_count_hold               |         9.651(F)|      SLOW  |         6.241(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inc_one            |         9.651(F)|      SLOW  |         6.241(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inv_clk            |         8.663(F)|      SLOW  |         5.688(F)|      FAST  |CLOCK_100         |   0.000|
d_count_jc_shift_en        |         9.516(F)|      SLOW  |         6.193(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_clk            |        10.849(F)|      SLOW  |         7.087(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_en             |         9.357(F)|      SLOW  |         6.049(F)|      FAST  |CLOCK_100         |   0.000|
d_count_mem_wr             |         9.980(F)|      SLOW  |         6.427(F)|      FAST  |CLOCK_100         |   0.000|
d_count_rst                |         8.568(F)|      SLOW  |         5.641(F)|      FAST  |CLOCK_100         |   0.000|
d_count_updn               |         9.228(F)|      SLOW  |         5.965(F)|      FAST  |CLOCK_100         |   0.000|
d_digif_serial_rst         |        12.650(F)|      SLOW  |         8.468(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_clamp_en        |        12.087(F)|      SLOW  |         7.878(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        12.381(F)|      SLOW  |         8.085(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_rst        |        12.937(F)|      SLOW  |         8.466(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_sh              |        12.772(F)|      SLOW  |         8.355(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rs                   |         8.423(F)|      SLOW  |         5.522(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rst                  |         8.628(F)|      SLOW  |         5.676(F)|      FAST  |CLOCK_100         |   0.000|
d_row_tx                   |         8.443(F)|      SLOW  |         5.554(F)|      FAST  |CLOCK_100         |   0.000|
d_shr                      |        12.159(F)|      SLOW  |         8.044(F)|      FAST  |CLOCK_100         |   0.000|
d_shs                      |        12.224(F)|      SLOW  |         8.008(F)|      FAST  |CLOCK_100         |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         6.670(R)|      SLOW  |         4.259(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         8.570(R)|      SLOW  |         5.592(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |        12.168(R)|      SLOW  |         6.836(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |        10.277(R)|      SLOW  |         6.373(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |        10.277(R)|      SLOW  |         6.392(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |        10.470(R)|      SLOW  |         4.900(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |        10.618(R)|      SLOW  |         5.124(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        12.154(R)|      SLOW  |         5.699(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        12.154(R)|      SLOW  |         5.564(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        10.476(R)|      SLOW  |         5.146(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        12.444(R)|      SLOW  |         7.465(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        12.350(R)|      SLOW  |         7.791(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |        10.318(R)|      SLOW  |         4.604(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |         9.767(R)|      SLOW  |         4.423(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |         9.766(R)|      SLOW  |         4.613(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |         8.681(R)|      SLOW  |         4.502(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |         8.662(R)|      SLOW  |         4.823(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         8.184(R)|      SLOW  |         4.823(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |         8.901(R)|      SLOW  |         5.058(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        10.863(R)|      SLOW  |         6.375(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |         9.282(R)|      SLOW  |         5.299(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |         9.282(R)|      SLOW  |         5.251(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |        11.306(R)|      SLOW  |         5.684(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |        10.021(R)|      SLOW  |         5.344(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |        11.306(R)|      SLOW  |         4.879(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |        10.100(R)|      SLOW  |         6.024(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |        10.601(R)|      SLOW  |         4.060(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |         9.533(R)|      SLOW  |         4.021(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |         8.957(R)|      SLOW  |         3.801(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |        11.105(R)|      SLOW  |         4.479(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |        10.552(R)|      SLOW  |         5.443(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |        11.048(R)|      SLOW  |         5.647(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |        11.757(R)|      SLOW  |         5.679(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |        11.757(R)|      SLOW  |         5.696(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.244(R)|      SLOW  |         3.298(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         7.307(R)|      SLOW  |         4.778(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         6.120(R)|      SLOW  |         4.045(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |        11.672(R)|      SLOW  |         7.452(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    4.118|    4.275|    2.661|    4.490|
RESET          |   22.798|   22.798|   22.817|   22.817|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    9.495|         |         |         |
GPIFII_PCLK_IN |    6.282|         |         |         |
RESET          |    7.345|    7.345|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |   -0.432|         |
RESET          |         |         |    2.279|    2.279|
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 14 13:31:30 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 601 MB



