#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x6296abd5df10 .scope module, "alu4_tb" "alu4_tb" 2 5;
 .timescale -9 -12;
P_0x6296abd51000 .param/l "OP_ADD" 1 2 42, C4<000>;
P_0x6296abd51040 .param/l "OP_MUL" 1 2 46, C4<100>;
P_0x6296abd51080 .param/l "OP_SLL" 1 2 45, C4<011>;
P_0x6296abd510c0 .param/l "OP_SUB" 1 2 43, C4<001>;
P_0x6296abd51100 .param/l "OP_XOR" 1 2 44, C4<010>;
v0x6296abd94cc0_0 .var "A", 3 0;
v0x6296abd94da0_0 .var "B", 3 0;
v0x6296abd94e60_0 .net "Y", 7 0, v0x6296abd91750_0;  1 drivers
v0x6296abd94f30_0 .var "clk", 0 0;
v0x6296abd95020_0 .var/i "errors", 31 0;
v0x6296abd95130_0 .var "init", 0 0;
v0x6296abd951d0_0 .var "opcode", 2 0;
v0x6296abd95270_0 .net "overflow", 0 0, v0x6296abd91f50_0;  1 drivers
v0x6296abd95340_0 .var "rst", 0 0;
v0x6296abd953e0_0 .var/i "tests", 31 0;
v0x6296abd95480_0 .net "zero", 0 0, v0x6296abd927c0_0;  1 drivers
S_0x6296abd54e90 .scope task, "check_outputs" "check_outputs" 2 52, 2 52 0, S_0x6296abd5df10;
 .timescale -9 -12;
v0x6296abd517c0_0 .var "expV", 0 0;
v0x6296abd51ac0_0 .var "expY", 7 0;
v0x6296abd52470_0 .var "expZ", 0 0;
v0x6296abd4fd10_0 .var "tag", 79 0;
TD_alu4_tb.check_outputs ;
    %load/vec4 v0x6296abd953e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6296abd953e0_0, 0, 32;
    %load/vec4 v0x6296abd94e60_0;
    %load/vec4 v0x6296abd51ac0_0;
    %cmp/ne;
    %jmp/1 T_0.3, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x6296abd95270_0;
    %load/vec4 v0x6296abd517c0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.3;
    %jmp/1 T_0.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x6296abd95480_0;
    %load/vec4 v0x6296abd52470_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.2;
    %jmp/0xz  T_0.0, 6;
    %load/vec4 v0x6296abd95020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6296abd95020_0, 0, 32;
    %vpi_call 2 61 "$display", "FAIL %-12s | Y=%02h exp=%02h | V=%0b exp=%0b | Z=%0b exp=%0b @ t=%0t", v0x6296abd4fd10_0, v0x6296abd94e60_0, v0x6296abd51ac0_0, v0x6296abd95270_0, v0x6296abd517c0_0, v0x6296abd95480_0, v0x6296abd52470_0, $time {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 64 "$display", "PASS %-12s | Y=%02h V=%0b Z=%0b @ t=%0t", v0x6296abd4fd10_0, v0x6296abd94e60_0, v0x6296abd95270_0, v0x6296abd95480_0, $time {0 0 0};
T_0.1 ;
    %end;
S_0x6296abd68980 .scope module, "dut" "alu4" 2 23, 3 6 0, S_0x6296abd5df10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 4 "A";
    .port_info 4 /INPUT 4 "B";
    .port_info 5 /INPUT 3 "opcode";
    .port_info 6 /OUTPUT 8 "Y";
    .port_info 7 /OUTPUT 1 "overflow";
    .port_info 8 /OUTPUT 1 "zero";
P_0x6296abd6fd60 .param/l "M" 0 3 8, +C4<00000000000000000000000000001000>;
P_0x6296abd6fda0 .param/l "N" 0 3 7, +C4<00000000000000000000000000000100>;
L_0x6296abd991c0 .functor AND 1, v0x6296abd95130_0, L_0x6296abd99080, C4<1>, C4<1>;
v0x6296abd91540_0 .net "A", 3 0, v0x6296abd94cc0_0;  1 drivers
v0x6296abd91600_0 .net "B", 3 0, v0x6296abd94da0_0;  1 drivers
v0x6296abd91750_0 .var "Y", 7 0;
v0x6296abd91810_0 .net *"_ivl_11", 3 0, L_0x6296abd993c0;  1 drivers
L_0x7262542ce0a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6296abd918f0_0 .net/2u *"_ivl_4", 2 0, L_0x7262542ce0a8;  1 drivers
v0x6296abd919d0_0 .net *"_ivl_6", 0 0, L_0x6296abd99080;  1 drivers
v0x6296abd91a90_0 .net "clk", 0 0, v0x6296abd94f30_0;  1 drivers
v0x6296abd91b30_0 .net "diff4", 3 0, L_0x6296abd984a0;  1 drivers
v0x6296abd91c20_0 .net "init", 0 0, v0x6296abd95130_0;  1 drivers
v0x6296abd91d70_0 .net "init_mul", 0 0, L_0x6296abd991c0;  1 drivers
v0x6296abd91e10_0 .net "mul_done", 0 0, v0x6296abd8c710_0;  1 drivers
v0x6296abd91eb0_0 .net "opcode", 2 0, v0x6296abd951d0_0;  1 drivers
v0x6296abd91f50_0 .var "overflow", 0 0;
v0x6296abd92010_0 .net "ovf_add", 0 0, L_0x6296abd96c70;  1 drivers
v0x6296abd920e0_0 .net "ovf_mul", 0 0, L_0x6296abd994b0;  1 drivers
v0x6296abd92180_0 .var "ovf_sel", 0 0;
v0x6296abd92240_0 .net "ovf_sub", 0 0, L_0x6296abd98c50;  1 drivers
v0x6296abd92310_0 .net "prod8", 7 0, v0x6296abd8c380_0;  1 drivers
v0x6296abd923e0_0 .net "rst", 0 0, v0x6296abd95340_0;  1 drivers
v0x6296abd924b0_0 .net "shl4", 3 0, L_0x6296abd98ea0;  1 drivers
v0x6296abd92580_0 .net "sum4", 3 0, L_0x6296abd96a40;  1 drivers
v0x6296abd92650_0 .net "xor4", 3 0, L_0x6296abd98de0;  1 drivers
v0x6296abd92720_0 .var "y_sel", 7 0;
v0x6296abd927c0_0 .var "zero", 0 0;
E_0x6296abd20470/0 .event anyedge, v0x6296abd91eb0_0, v0x6296abd8b9b0_0, v0x6296abd8b910_0, v0x6296abd90290_0;
E_0x6296abd20470/1 .event anyedge, v0x6296abd90830_0, v0x6296abd91400_0, v0x6296abd8d150_0, v0x6296abd8c380_0;
E_0x6296abd20470/2 .event anyedge, v0x6296abd920e0_0;
E_0x6296abd20470 .event/or E_0x6296abd20470/0, E_0x6296abd20470/1, E_0x6296abd20470/2;
L_0x6296abd98f90 .part v0x6296abd94da0_0, 0, 2;
L_0x6296abd99080 .cmp/eq 3, v0x6296abd951d0_0, L_0x7262542ce0a8;
L_0x6296abd993c0 .part v0x6296abd8c380_0, 4, 4;
L_0x6296abd994b0 .reduce/or L_0x6296abd993c0;
S_0x6296abd88e40 .scope module, "u_add" "sum4b" 3 28, 4 3 0, S_0x6296abd68980;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "Co";
    .port_info 5 /OUTPUT 1 "Overflow";
L_0x6296abd96c70 .functor XOR 1, L_0x6296abd96120, L_0x6296abd96750, C4<0>, C4<0>;
v0x6296abd8b2d0_0 .net "A", 3 0, v0x6296abd94cc0_0;  alias, 1 drivers
v0x6296abd8b3d0_0 .net "B", 3 0, v0x6296abd94da0_0;  alias, 1 drivers
v0x6296abd8b4b0_0 .net "C0", 0 0, L_0x6296abd504e0;  1 drivers
v0x6296abd8b5a0_0 .net "C1", 0 0, L_0x6296abd95b50;  1 drivers
v0x6296abd8b690_0 .net "C2", 0 0, L_0x6296abd96120;  1 drivers
L_0x7262542ce018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6296abd8b7d0_0 .net "Ci", 0 0, L_0x7262542ce018;  1 drivers
v0x6296abd8b870_0 .net "Co", 0 0, L_0x6296abd96750;  1 drivers
v0x6296abd8b910_0 .net "Overflow", 0 0, L_0x6296abd96c70;  alias, 1 drivers
v0x6296abd8b9b0_0 .net "S", 3 0, L_0x6296abd96a40;  alias, 1 drivers
L_0x6296abd957f0 .part v0x6296abd94cc0_0, 0, 1;
L_0x6296abd95890 .part v0x6296abd94da0_0, 0, 1;
L_0x6296abd95c60 .part v0x6296abd94cc0_0, 1, 1;
L_0x6296abd95d00 .part v0x6296abd94da0_0, 1, 1;
L_0x6296abd96230 .part v0x6296abd94cc0_0, 2, 1;
L_0x6296abd962d0 .part v0x6296abd94da0_0, 2, 1;
L_0x6296abd968b0 .part v0x6296abd94cc0_0, 3, 1;
L_0x6296abd96950 .part v0x6296abd94da0_0, 3, 1;
L_0x6296abd96a40 .concat8 [ 1 1 1 1], L_0x6296abd4feb0, L_0x6296abd95ab0, L_0x6296abd96080, L_0x6296abd966b0;
S_0x6296abd89040 .scope module, "bit0" "sum1b" 4 16, 5 1 0, S_0x6296abd88e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x6296abd51960 .functor XOR 1, L_0x6296abd957f0, L_0x6296abd95890, C4<0>, C4<0>;
L_0x6296abd52310 .functor AND 1, L_0x6296abd957f0, L_0x6296abd95890, C4<1>, C4<1>;
L_0x6296abd4fbf0 .functor AND 1, L_0x7262542ce018, L_0x6296abd51960, C4<1>, C4<1>;
L_0x6296abd4feb0 .functor XOR 1, L_0x7262542ce018, L_0x6296abd51960, C4<0>, C4<0>;
L_0x6296abd504e0 .functor OR 1, L_0x6296abd52310, L_0x6296abd4fbf0, C4<0>, C4<0>;
v0x6296abd50600_0 .net "A", 0 0, L_0x6296abd957f0;  1 drivers
v0x6296abd6fa80_0 .net "B", 0 0, L_0x6296abd95890;  1 drivers
v0x6296abd892a0_0 .net "Ci", 0 0, L_0x7262542ce018;  alias, 1 drivers
v0x6296abd89340_0 .net "Co", 0 0, L_0x6296abd504e0;  alias, 1 drivers
v0x6296abd89400_0 .net "S", 0 0, L_0x6296abd4feb0;  1 drivers
v0x6296abd89510_0 .net "and1", 0 0, L_0x6296abd52310;  1 drivers
v0x6296abd895d0_0 .net "and2", 0 0, L_0x6296abd4fbf0;  1 drivers
v0x6296abd89690_0 .net "xor1", 0 0, L_0x6296abd51960;  1 drivers
S_0x6296abd897f0 .scope module, "bit1" "sum1b" 4 17, 5 1 0, S_0x6296abd88e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x6296abd6f8e0 .functor XOR 1, L_0x6296abd95c60, L_0x6296abd95d00, C4<0>, C4<0>;
L_0x6296abd95930 .functor AND 1, L_0x6296abd95c60, L_0x6296abd95d00, C4<1>, C4<1>;
L_0x6296abd95a40 .functor AND 1, L_0x6296abd504e0, L_0x6296abd6f8e0, C4<1>, C4<1>;
L_0x6296abd95ab0 .functor XOR 1, L_0x6296abd504e0, L_0x6296abd6f8e0, C4<0>, C4<0>;
L_0x6296abd95b50 .functor OR 1, L_0x6296abd95930, L_0x6296abd95a40, C4<0>, C4<0>;
v0x6296abd899f0_0 .net "A", 0 0, L_0x6296abd95c60;  1 drivers
v0x6296abd89ab0_0 .net "B", 0 0, L_0x6296abd95d00;  1 drivers
v0x6296abd89b70_0 .net "Ci", 0 0, L_0x6296abd504e0;  alias, 1 drivers
v0x6296abd89c70_0 .net "Co", 0 0, L_0x6296abd95b50;  alias, 1 drivers
v0x6296abd89d10_0 .net "S", 0 0, L_0x6296abd95ab0;  1 drivers
v0x6296abd89e00_0 .net "and1", 0 0, L_0x6296abd95930;  1 drivers
v0x6296abd89ec0_0 .net "and2", 0 0, L_0x6296abd95a40;  1 drivers
v0x6296abd89f80_0 .net "xor1", 0 0, L_0x6296abd6f8e0;  1 drivers
S_0x6296abd8a0e0 .scope module, "bit2" "sum1b" 4 18, 5 1 0, S_0x6296abd88e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x6296abd95dd0 .functor XOR 1, L_0x6296abd96230, L_0x6296abd962d0, C4<0>, C4<0>;
L_0x6296abd95e40 .functor AND 1, L_0x6296abd96230, L_0x6296abd962d0, C4<1>, C4<1>;
L_0x6296abd95f80 .functor AND 1, L_0x6296abd95b50, L_0x6296abd95dd0, C4<1>, C4<1>;
L_0x6296abd96080 .functor XOR 1, L_0x6296abd95b50, L_0x6296abd95dd0, C4<0>, C4<0>;
L_0x6296abd96120 .functor OR 1, L_0x6296abd95e40, L_0x6296abd95f80, C4<0>, C4<0>;
v0x6296abd8a2f0_0 .net "A", 0 0, L_0x6296abd96230;  1 drivers
v0x6296abd8a3b0_0 .net "B", 0 0, L_0x6296abd962d0;  1 drivers
v0x6296abd8a470_0 .net "Ci", 0 0, L_0x6296abd95b50;  alias, 1 drivers
v0x6296abd8a570_0 .net "Co", 0 0, L_0x6296abd96120;  alias, 1 drivers
v0x6296abd8a610_0 .net "S", 0 0, L_0x6296abd96080;  1 drivers
v0x6296abd8a700_0 .net "and1", 0 0, L_0x6296abd95e40;  1 drivers
v0x6296abd8a7c0_0 .net "and2", 0 0, L_0x6296abd95f80;  1 drivers
v0x6296abd8a880_0 .net "xor1", 0 0, L_0x6296abd95dd0;  1 drivers
S_0x6296abd8a9e0 .scope module, "bit3" "sum1b" 4 19, 5 1 0, S_0x6296abd88e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x6296abd964c0 .functor XOR 1, L_0x6296abd968b0, L_0x6296abd96950, C4<0>, C4<0>;
L_0x6296abd96530 .functor AND 1, L_0x6296abd968b0, L_0x6296abd96950, C4<1>, C4<1>;
L_0x6296abd96640 .functor AND 1, L_0x6296abd96120, L_0x6296abd964c0, C4<1>, C4<1>;
L_0x6296abd966b0 .functor XOR 1, L_0x6296abd96120, L_0x6296abd964c0, C4<0>, C4<0>;
L_0x6296abd96750 .functor OR 1, L_0x6296abd96530, L_0x6296abd96640, C4<0>, C4<0>;
v0x6296abd8abc0_0 .net "A", 0 0, L_0x6296abd968b0;  1 drivers
v0x6296abd8aca0_0 .net "B", 0 0, L_0x6296abd96950;  1 drivers
v0x6296abd8ad60_0 .net "Ci", 0 0, L_0x6296abd96120;  alias, 1 drivers
v0x6296abd8ae60_0 .net "Co", 0 0, L_0x6296abd96750;  alias, 1 drivers
v0x6296abd8af00_0 .net "S", 0 0, L_0x6296abd966b0;  1 drivers
v0x6296abd8aff0_0 .net "and1", 0 0, L_0x6296abd96530;  1 drivers
v0x6296abd8b0b0_0 .net "and2", 0 0, L_0x6296abd96640;  1 drivers
v0x6296abd8b170_0 .net "xor1", 0 0, L_0x6296abd964c0;  1 drivers
S_0x6296abd8bb10 .scope module, "u_mul" "multiplier" 3 38, 6 1 0, S_0x6296abd68980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "init";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 4 "A";
    .port_info 4 /INPUT 4 "B";
    .port_info 5 /OUTPUT 8 "Y";
    .port_info 6 /OUTPUT 1 "done";
P_0x6296abd8bcc0 .param/l "ADD" 1 6 14, C4<010>;
P_0x6296abd8bd00 .param/l "CHECK" 1 6 13, C4<001>;
P_0x6296abd8bd40 .param/l "END_STATE" 1 6 16, C4<100>;
P_0x6296abd8bd80 .param/l "SHIFT" 1 6 15, C4<011>;
P_0x6296abd8bdc0 .param/l "START" 1 6 12, C4<000>;
v0x6296abd8c130_0 .net "A", 3 0, v0x6296abd94cc0_0;  alias, 1 drivers
v0x6296abd8c210_0 .net "B", 3 0, v0x6296abd94da0_0;  alias, 1 drivers
v0x6296abd8c2b0_0 .net "LSB_B", 0 0, L_0x6296abd99320;  1 drivers
v0x6296abd8c380_0 .var "Y", 7 0;
v0x6296abd8c440_0 .var "a", 7 0;
v0x6296abd8c570_0 .var "b", 3 0;
v0x6296abd8c650_0 .net "clk", 0 0, v0x6296abd94f30_0;  alias, 1 drivers
v0x6296abd8c710_0 .var "done", 0 0;
v0x6296abd8c7d0_0 .var "fsm_state", 2 0;
v0x6296abd8c940_0 .net "init", 0 0, L_0x6296abd991c0;  alias, 1 drivers
v0x6296abd8ca00_0 .var "iter", 1 0;
v0x6296abd8cae0_0 .var "next_state", 2 0;
v0x6296abd8cbc0_0 .net "rst", 0 0, v0x6296abd95340_0;  alias, 1 drivers
E_0x6296abd200e0 .event posedge, v0x6296abd8c650_0;
E_0x6296abcf3390 .event anyedge, v0x6296abd8c7d0_0, v0x6296abd8c2b0_0, v0x6296abd8ca00_0;
L_0x6296abd99320 .part v0x6296abd8c570_0, 0, 1;
S_0x6296abd8cd60 .scope module, "u_shl" "shifter4_left" 3 34, 7 1 0, S_0x6296abd68980;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 2 "B";
    .port_info 2 /OUTPUT 4 "Y";
v0x6296abd8cf40_0 .net "A", 3 0, v0x6296abd94cc0_0;  alias, 1 drivers
v0x6296abd8d070_0 .net "B", 1 0, L_0x6296abd98f90;  1 drivers
v0x6296abd8d150_0 .net "Y", 3 0, L_0x6296abd98ea0;  alias, 1 drivers
L_0x6296abd98ea0 .shift/l 4, v0x6296abd94cc0_0, L_0x6296abd98f90;
S_0x6296abd8d290 .scope module, "u_sub" "sub4b_signed" 3 30, 8 3 0, S_0x6296abd68980;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "Y";
    .port_info 3 /OUTPUT 1 "Overflow";
L_0x6296abd96dc0 .functor NOT 4, v0x6296abd94da0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x6296abd98950 .functor XOR 1, L_0x6296abd98810, L_0x6296abd988b0, C4<0>, C4<0>;
L_0x6296abd98b90 .functor XOR 1, L_0x6296abd989c0, L_0x6296abd98a60, C4<0>, C4<0>;
L_0x6296abd98c50 .functor AND 1, L_0x6296abd98950, L_0x6296abd98b90, C4<1>, C4<1>;
v0x6296abd904c0_0 .net "A", 3 0, v0x6296abd94cc0_0;  alias, 1 drivers
v0x6296abd90630_0 .net "B", 3 0, v0x6296abd94da0_0;  alias, 1 drivers
v0x6296abd906f0_0 .net "Bx", 3 0, L_0x6296abd96dc0;  1 drivers
v0x6296abd90790_0 .net "Co", 0 0, L_0x6296abd98200;  1 drivers
v0x6296abd90830_0 .net "Overflow", 0 0, L_0x6296abd98c50;  alias, 1 drivers
v0x6296abd90920_0 .net "Y", 3 0, L_0x6296abd984a0;  alias, 1 drivers
v0x6296abd909e0_0 .net *"_ivl_11", 0 0, L_0x6296abd989c0;  1 drivers
v0x6296abd90aa0_0 .net *"_ivl_13", 0 0, L_0x6296abd98a60;  1 drivers
v0x6296abd90b80_0 .net *"_ivl_14", 0 0, L_0x6296abd98b90;  1 drivers
v0x6296abd90cf0_0 .net *"_ivl_5", 0 0, L_0x6296abd98810;  1 drivers
v0x6296abd90dd0_0 .net *"_ivl_7", 0 0, L_0x6296abd988b0;  1 drivers
v0x6296abd90eb0_0 .net *"_ivl_8", 0 0, L_0x6296abd98950;  1 drivers
L_0x6296abd98810 .part v0x6296abd94cc0_0, 3, 1;
L_0x6296abd988b0 .part v0x6296abd94da0_0, 3, 1;
L_0x6296abd989c0 .part v0x6296abd94cc0_0, 3, 1;
L_0x6296abd98a60 .part L_0x6296abd984a0, 3, 1;
S_0x6296abd8d4a0 .scope module, "u_add" "sum4b" 8 13, 4 3 0, S_0x6296abd8d290;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "Co";
    .port_info 5 /OUTPUT 1 "Overflow";
L_0x6296abd98680 .functor XOR 1, L_0x6296abd97c50, L_0x6296abd98200, C4<0>, C4<0>;
v0x6296abd8fbd0_0 .net "A", 3 0, v0x6296abd94cc0_0;  alias, 1 drivers
v0x6296abd8fcb0_0 .net "B", 3 0, L_0x6296abd96dc0;  alias, 1 drivers
v0x6296abd8fd90_0 .net "C0", 0 0, L_0x6296abd97130;  1 drivers
v0x6296abd8fe80_0 .net "C1", 0 0, L_0x6296abd97670;  1 drivers
v0x6296abd8ff70_0 .net "C2", 0 0, L_0x6296abd97c50;  1 drivers
L_0x7262542ce060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6296abd900b0_0 .net "Ci", 0 0, L_0x7262542ce060;  1 drivers
v0x6296abd90150_0 .net "Co", 0 0, L_0x6296abd98200;  alias, 1 drivers
v0x6296abd901f0_0 .net "Overflow", 0 0, L_0x6296abd98680;  1 drivers
v0x6296abd90290_0 .net "S", 3 0, L_0x6296abd984a0;  alias, 1 drivers
L_0x6296abd97240 .part v0x6296abd94cc0_0, 0, 1;
L_0x6296abd972e0 .part L_0x6296abd96dc0, 0, 1;
L_0x6296abd97780 .part v0x6296abd94cc0_0, 1, 1;
L_0x6296abd97820 .part L_0x6296abd96dc0, 1, 1;
L_0x6296abd97d60 .part v0x6296abd94cc0_0, 2, 1;
L_0x6296abd97e00 .part L_0x6296abd96dc0, 2, 1;
L_0x6296abd98310 .part v0x6296abd94cc0_0, 3, 1;
L_0x6296abd983b0 .part L_0x6296abd96dc0, 3, 1;
L_0x6296abd984a0 .concat8 [ 1 1 1 1], L_0x6296abd970c0, L_0x6296abd97600, L_0x6296abd97bb0, L_0x6296abd98160;
S_0x6296abd8d720 .scope module, "bit0" "sum1b" 4 16, 5 1 0, S_0x6296abd8d4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x6296abd96e30 .functor XOR 1, L_0x6296abd97240, L_0x6296abd972e0, C4<0>, C4<0>;
L_0x6296abd96ea0 .functor AND 1, L_0x6296abd97240, L_0x6296abd972e0, C4<1>, C4<1>;
L_0x6296abd96fb0 .functor AND 1, L_0x7262542ce060, L_0x6296abd96e30, C4<1>, C4<1>;
L_0x6296abd970c0 .functor XOR 1, L_0x7262542ce060, L_0x6296abd96e30, C4<0>, C4<0>;
L_0x6296abd97130 .functor OR 1, L_0x6296abd96ea0, L_0x6296abd96fb0, C4<0>, C4<0>;
v0x6296abd8d950_0 .net "A", 0 0, L_0x6296abd97240;  1 drivers
v0x6296abd8da30_0 .net "B", 0 0, L_0x6296abd972e0;  1 drivers
v0x6296abd8daf0_0 .net "Ci", 0 0, L_0x7262542ce060;  alias, 1 drivers
v0x6296abd8dbc0_0 .net "Co", 0 0, L_0x6296abd97130;  alias, 1 drivers
v0x6296abd8dc80_0 .net "S", 0 0, L_0x6296abd970c0;  1 drivers
v0x6296abd8dd90_0 .net "and1", 0 0, L_0x6296abd96ea0;  1 drivers
v0x6296abd8de50_0 .net "and2", 0 0, L_0x6296abd96fb0;  1 drivers
v0x6296abd8df10_0 .net "xor1", 0 0, L_0x6296abd96e30;  1 drivers
S_0x6296abd8e070 .scope module, "bit1" "sum1b" 4 17, 5 1 0, S_0x6296abd8d4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x6296abd97380 .functor XOR 1, L_0x6296abd97780, L_0x6296abd97820, C4<0>, C4<0>;
L_0x6296abd973f0 .functor AND 1, L_0x6296abd97780, L_0x6296abd97820, C4<1>, C4<1>;
L_0x6296abd97500 .functor AND 1, L_0x6296abd97130, L_0x6296abd97380, C4<1>, C4<1>;
L_0x6296abd97600 .functor XOR 1, L_0x6296abd97130, L_0x6296abd97380, C4<0>, C4<0>;
L_0x6296abd97670 .functor OR 1, L_0x6296abd973f0, L_0x6296abd97500, C4<0>, C4<0>;
v0x6296abd8e270_0 .net "A", 0 0, L_0x6296abd97780;  1 drivers
v0x6296abd8e330_0 .net "B", 0 0, L_0x6296abd97820;  1 drivers
v0x6296abd8e3f0_0 .net "Ci", 0 0, L_0x6296abd97130;  alias, 1 drivers
v0x6296abd8e4f0_0 .net "Co", 0 0, L_0x6296abd97670;  alias, 1 drivers
v0x6296abd8e590_0 .net "S", 0 0, L_0x6296abd97600;  1 drivers
v0x6296abd8e680_0 .net "and1", 0 0, L_0x6296abd973f0;  1 drivers
v0x6296abd8e740_0 .net "and2", 0 0, L_0x6296abd97500;  1 drivers
v0x6296abd8e800_0 .net "xor1", 0 0, L_0x6296abd97380;  1 drivers
S_0x6296abd8e960 .scope module, "bit2" "sum1b" 4 18, 5 1 0, S_0x6296abd8d4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x6296abd97980 .functor XOR 1, L_0x6296abd97d60, L_0x6296abd97e00, C4<0>, C4<0>;
L_0x6296abd979f0 .functor AND 1, L_0x6296abd97d60, L_0x6296abd97e00, C4<1>, C4<1>;
L_0x6296abd97ab0 .functor AND 1, L_0x6296abd97670, L_0x6296abd97980, C4<1>, C4<1>;
L_0x6296abd97bb0 .functor XOR 1, L_0x6296abd97670, L_0x6296abd97980, C4<0>, C4<0>;
L_0x6296abd97c50 .functor OR 1, L_0x6296abd979f0, L_0x6296abd97ab0, C4<0>, C4<0>;
v0x6296abd8eb70_0 .net "A", 0 0, L_0x6296abd97d60;  1 drivers
v0x6296abd8ec30_0 .net "B", 0 0, L_0x6296abd97e00;  1 drivers
v0x6296abd8ecf0_0 .net "Ci", 0 0, L_0x6296abd97670;  alias, 1 drivers
v0x6296abd8edf0_0 .net "Co", 0 0, L_0x6296abd97c50;  alias, 1 drivers
v0x6296abd8ee90_0 .net "S", 0 0, L_0x6296abd97bb0;  1 drivers
v0x6296abd8ef80_0 .net "and1", 0 0, L_0x6296abd979f0;  1 drivers
v0x6296abd8f040_0 .net "and2", 0 0, L_0x6296abd97ab0;  1 drivers
v0x6296abd8f100_0 .net "xor1", 0 0, L_0x6296abd97980;  1 drivers
S_0x6296abd8f260 .scope module, "bit3" "sum1b" 4 19, 5 1 0, S_0x6296abd8d4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0x6296abd97ee0 .functor XOR 1, L_0x6296abd98310, L_0x6296abd983b0, C4<0>, C4<0>;
L_0x6296abd97f50 .functor AND 1, L_0x6296abd98310, L_0x6296abd983b0, C4<1>, C4<1>;
L_0x6296abd98060 .functor AND 1, L_0x6296abd97c50, L_0x6296abd97ee0, C4<1>, C4<1>;
L_0x6296abd98160 .functor XOR 1, L_0x6296abd97c50, L_0x6296abd97ee0, C4<0>, C4<0>;
L_0x6296abd98200 .functor OR 1, L_0x6296abd97f50, L_0x6296abd98060, C4<0>, C4<0>;
v0x6296abd8f4c0_0 .net "A", 0 0, L_0x6296abd98310;  1 drivers
v0x6296abd8f5a0_0 .net "B", 0 0, L_0x6296abd983b0;  1 drivers
v0x6296abd8f660_0 .net "Ci", 0 0, L_0x6296abd97c50;  alias, 1 drivers
v0x6296abd8f760_0 .net "Co", 0 0, L_0x6296abd98200;  alias, 1 drivers
v0x6296abd8f800_0 .net "S", 0 0, L_0x6296abd98160;  1 drivers
v0x6296abd8f8f0_0 .net "and1", 0 0, L_0x6296abd97f50;  1 drivers
v0x6296abd8f9b0_0 .net "and2", 0 0, L_0x6296abd98060;  1 drivers
v0x6296abd8fa70_0 .net "xor1", 0 0, L_0x6296abd97ee0;  1 drivers
S_0x6296abd91010 .scope module, "u_xor" "xor4b" 3 32, 9 1 0, S_0x6296abd68980;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "Y";
L_0x6296abd98de0 .functor XOR 4, v0x6296abd94cc0_0, v0x6296abd94da0_0, C4<0000>, C4<0000>;
v0x6296abd91260_0 .net "A", 3 0, v0x6296abd94cc0_0;  alias, 1 drivers
v0x6296abd91340_0 .net "B", 3 0, v0x6296abd94da0_0;  alias, 1 drivers
v0x6296abd91400_0 .net "Y", 3 0, L_0x6296abd98de0;  alias, 1 drivers
S_0x6296abd929a0 .scope function.vec4.s1, "expV_mul_unsigned4" "expV_mul_unsigned4" 2 112, 2 112 0, S_0x6296abd5df10;
 .timescale -9 -12;
; Variable expV_mul_unsigned4 is vec4 return value of scope S_0x6296abd929a0
v0x6296abd92c20_0 .var "p8", 7 0;
TD_alu4_tb.expV_mul_unsigned4 ;
    %load/vec4 v0x6296abd92c20_0;
    %parti/s 4, 4, 4;
    %or/r;
    %ret/vec4 0, 0, 1;  Assign to expV_mul_unsigned4 (store_vec4_to_lval)
    %end;
S_0x6296abd92d00 .scope function.vec4.s1, "expV_nonmul" "expV_nonmul" 2 86, 2 86 0, S_0x6296abd5df10;
 .timescale -9 -12;
v0x6296abd92ee0_0 .var "a", 3 0;
v0x6296abd92fe0_0 .var "b", 3 0;
; Variable expV_nonmul is vec4 return value of scope S_0x6296abd92d00
v0x6296abd93190_0 .var "low", 3 0;
v0x6296abd93270_0 .var "opc", 2 0;
TD_alu4_tb.expV_nonmul ;
    %load/vec4 v0x6296abd93270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to expV_nonmul (store_vec4_to_lval)
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x6296abd92ee0_0;
    %load/vec4 v0x6296abd92fe0_0;
    %add;
    %store/vec4 v0x6296abd93190_0, 0, 4;
    %load/vec4 v0x6296abd92ee0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x6296abd92fe0_0;
    %parti/s 1, 3, 3;
    %xor;
    %inv;
    %load/vec4 v0x6296abd92ee0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x6296abd93190_0;
    %parti/s 1, 3, 3;
    %xor;
    %and;
    %ret/vec4 0, 0, 1;  Assign to expV_nonmul (store_vec4_to_lval)
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x6296abd92ee0_0;
    %load/vec4 v0x6296abd92fe0_0;
    %sub;
    %store/vec4 v0x6296abd93190_0, 0, 4;
    %load/vec4 v0x6296abd92ee0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x6296abd92fe0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0x6296abd92ee0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x6296abd93190_0;
    %parti/s 1, 3, 3;
    %xor;
    %and;
    %ret/vec4 0, 0, 1;  Assign to expV_nonmul (store_vec4_to_lval)
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %end;
S_0x6296abd933a0 .scope function.vec4.s8, "expY_mul" "expY_mul" 2 105, 2 105 0, S_0x6296abd5df10;
 .timescale -9 -12;
v0x6296abd935d0_0 .var "a", 3 0;
v0x6296abd936d0_0 .var "b", 3 0;
; Variable expY_mul is vec4 return value of scope S_0x6296abd933a0
TD_alu4_tb.expY_mul ;
    %load/vec4 v0x6296abd935d0_0;
    %pad/u 8;
    %load/vec4 v0x6296abd936d0_0;
    %pad/u 8;
    %mul;
    %ret/vec4 0, 0, 8;  Assign to expY_mul (store_vec4_to_lval)
    %end;
S_0x6296abd93870 .scope function.vec4.s8, "expY_nonmul" "expY_nonmul" 2 70, 2 70 0, S_0x6296abd5df10;
 .timescale -9 -12;
v0x6296abd93a50_0 .var "a", 3 0;
v0x6296abd93b50_0 .var "b", 3 0;
; Variable expY_nonmul is vec4 return value of scope S_0x6296abd93870
v0x6296abd93cf0_0 .var "low", 3 0;
v0x6296abd93dd0_0 .var "opc", 2 0;
TD_alu4_tb.expY_nonmul ;
    %load/vec4 v0x6296abd93dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6296abd93cf0_0, 0, 4;
    %jmp T_4.13;
T_4.8 ;
    %load/vec4 v0x6296abd93a50_0;
    %load/vec4 v0x6296abd93b50_0;
    %add;
    %store/vec4 v0x6296abd93cf0_0, 0, 4;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x6296abd93a50_0;
    %load/vec4 v0x6296abd93b50_0;
    %sub;
    %store/vec4 v0x6296abd93cf0_0, 0, 4;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x6296abd93a50_0;
    %load/vec4 v0x6296abd93b50_0;
    %xor;
    %store/vec4 v0x6296abd93cf0_0, 0, 4;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x6296abd93a50_0;
    %load/vec4 v0x6296abd93b50_0;
    %parti/s 2, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x6296abd93cf0_0, 0, 4;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x6296abd93cf0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 8;  Assign to expY_nonmul (store_vec4_to_lval)
    %end;
S_0x6296abd93f00 .scope task, "run_and_check_mul" "run_and_check_mul" 2 147, 2 147 0, S_0x6296abd5df10;
 .timescale -9 -12;
v0x6296abd94120_0 .var "EV", 0 0;
v0x6296abd94200_0 .var "EY", 7 0;
v0x6296abd942e0_0 .var "EZ", 0 0;
v0x6296abd94380_0 .var "a", 3 0;
v0x6296abd94460_0 .var "b", 3 0;
E_0x6296abd20770 .event posedge, v0x6296abd8c710_0;
TD_alu4_tb.run_and_check_mul ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6296abd951d0_0, 0, 3;
    %load/vec4 v0x6296abd94380_0;
    %store/vec4 v0x6296abd94cc0_0, 0, 4;
    %load/vec4 v0x6296abd94460_0;
    %store/vec4 v0x6296abd94da0_0, 0, 4;
    %wait E_0x6296abd200e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6296abd95130_0, 0, 1;
    %wait E_0x6296abd200e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6296abd95130_0, 0, 1;
    %wait E_0x6296abd20770;
    %wait E_0x6296abd200e0;
    %load/vec4 v0x6296abd94380_0;
    %load/vec4 v0x6296abd94460_0;
    %store/vec4 v0x6296abd936d0_0, 0, 4;
    %store/vec4 v0x6296abd935d0_0, 0, 4;
    %callf/vec4 TD_alu4_tb.expY_mul, S_0x6296abd933a0;
    %store/vec4 v0x6296abd94200_0, 0, 8;
    %load/vec4 v0x6296abd94200_0;
    %store/vec4 v0x6296abd92c20_0, 0, 8;
    %callf/vec4 TD_alu4_tb.expV_mul_unsigned4, S_0x6296abd929a0;
    %store/vec4 v0x6296abd94120_0, 0, 1;
    %load/vec4 v0x6296abd94200_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6296abd942e0_0, 0, 1;
    %load/vec4 v0x6296abd94200_0;
    %store/vec4 v0x6296abd51ac0_0, 0, 8;
    %load/vec4 v0x6296abd94120_0;
    %store/vec4 v0x6296abd517c0_0, 0, 1;
    %load/vec4 v0x6296abd942e0_0;
    %store/vec4 v0x6296abd52470_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 77, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 21836, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6296abd4fd10_0, 0, 80;
    %fork TD_alu4_tb.check_outputs, S_0x6296abd54e90;
    %join;
    %end;
S_0x6296abd94590 .scope task, "run_and_check_nonmul" "run_and_check_nonmul" 2 121, 2 121 0, S_0x6296abd5df10;
 .timescale -9 -12;
v0x6296abd94770_0 .var "EV", 0 0;
v0x6296abd94850_0 .var "EY", 7 0;
v0x6296abd94930_0 .var "EZ", 0 0;
v0x6296abd949d0_0 .var "a", 3 0;
v0x6296abd94ab0_0 .var "b", 3 0;
v0x6296abd94be0_0 .var "opc", 2 0;
TD_alu4_tb.run_and_check_nonmul ;
    %load/vec4 v0x6296abd94be0_0;
    %store/vec4 v0x6296abd951d0_0, 0, 3;
    %load/vec4 v0x6296abd949d0_0;
    %store/vec4 v0x6296abd94cc0_0, 0, 4;
    %load/vec4 v0x6296abd94ab0_0;
    %store/vec4 v0x6296abd94da0_0, 0, 4;
    %wait E_0x6296abd200e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6296abd95130_0, 0, 1;
    %wait E_0x6296abd200e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6296abd95130_0, 0, 1;
    %load/vec4 v0x6296abd94be0_0;
    %load/vec4 v0x6296abd949d0_0;
    %load/vec4 v0x6296abd94ab0_0;
    %store/vec4 v0x6296abd93b50_0, 0, 4;
    %store/vec4 v0x6296abd93a50_0, 0, 4;
    %store/vec4 v0x6296abd93dd0_0, 0, 3;
    %callf/vec4 TD_alu4_tb.expY_nonmul, S_0x6296abd93870;
    %store/vec4 v0x6296abd94850_0, 0, 8;
    %load/vec4 v0x6296abd94be0_0;
    %load/vec4 v0x6296abd949d0_0;
    %load/vec4 v0x6296abd94ab0_0;
    %store/vec4 v0x6296abd92fe0_0, 0, 4;
    %store/vec4 v0x6296abd92ee0_0, 0, 4;
    %store/vec4 v0x6296abd93270_0, 0, 3;
    %callf/vec4 TD_alu4_tb.expV_nonmul, S_0x6296abd92d00;
    %store/vec4 v0x6296abd94770_0, 0, 1;
    %load/vec4 v0x6296abd94850_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6296abd94930_0, 0, 1;
    %wait E_0x6296abd200e0;
    %load/vec4 v0x6296abd94850_0;
    %store/vec4 v0x6296abd51ac0_0, 0, 8;
    %load/vec4 v0x6296abd94770_0;
    %store/vec4 v0x6296abd517c0_0, 0, 1;
    %load/vec4 v0x6296abd94930_0;
    %store/vec4 v0x6296abd52470_0, 0, 1;
    %load/vec4 v0x6296abd94be0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 65, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 17476, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %load/vec4 v0x6296abd94be0_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 9, 4;
    %jmp/0 T_6.16, 9;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 83, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 21826, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_6.17, 9;
T_6.16 ; End of true expr.
    %load/vec4 v0x6296abd94be0_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 10, 4;
    %jmp/0 T_6.18, 10;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 88, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 20306, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_6.19, 10;
T_6.18 ; End of true expr.
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 83, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 19532, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_6.19, 10;
 ; End of false expr.
    %blend;
T_6.19;
    %jmp/0 T_6.17, 9;
 ; End of false expr.
    %blend;
T_6.17;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %store/vec4 v0x6296abd4fd10_0, 0, 80;
    %fork TD_alu4_tb.check_outputs, S_0x6296abd54e90;
    %join;
    %end;
    .scope S_0x6296abd8bb10;
T_7 ;
    %wait E_0x6296abcf3390;
    %load/vec4 v0x6296abd8c7d0_0;
    %store/vec4 v0x6296abd8cae0_0, 0, 3;
    %load/vec4 v0x6296abd8c7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6296abd8cae0_0, 0, 3;
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6296abd8cae0_0, 0, 3;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x6296abd8c2b0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_7.7, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_7.8, 8;
T_7.7 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_7.8, 8;
 ; End of false expr.
    %blend;
T_7.8;
    %store/vec4 v0x6296abd8cae0_0, 0, 3;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6296abd8cae0_0, 0, 3;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x6296abd8ca00_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %store/vec4 v0x6296abd8cae0_0, 0, 3;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6296abd8cae0_0, 0, 3;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x6296abd8bb10;
T_8 ;
    %wait E_0x6296abd200e0;
    %load/vec4 v0x6296abd8cbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6296abd8c7d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6296abd8c380_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6296abd8c440_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6296abd8c570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6296abd8ca00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6296abd8c710_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6296abd8c940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6296abd8c7d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6296abd8c380_0, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x6296abd8c130_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6296abd8c440_0, 0;
    %load/vec4 v0x6296abd8c210_0;
    %assign/vec4 v0x6296abd8c570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6296abd8ca00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6296abd8c710_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x6296abd8cae0_0;
    %assign/vec4 v0x6296abd8c7d0_0, 0;
    %load/vec4 v0x6296abd8c7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.10;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6296abd8c710_0, 0;
    %jmp T_8.10;
T_8.5 ;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x6296abd8c380_0;
    %load/vec4 v0x6296abd8c440_0;
    %add;
    %assign/vec4 v0x6296abd8c380_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x6296abd8c440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x6296abd8c440_0, 0;
    %load/vec4 v0x6296abd8c570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x6296abd8c570_0, 0;
    %load/vec4 v0x6296abd8ca00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6296abd8ca00_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6296abd8c710_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x6296abd68980;
T_9 ;
    %wait E_0x6296abd20470;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6296abd92720_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6296abd92180_0, 0, 1;
    %load/vec4 v0x6296abd91eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6296abd92720_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6296abd92180_0, 0, 1;
    %jmp T_9.6;
T_9.0 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x6296abd92580_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6296abd92720_0, 0, 8;
    %load/vec4 v0x6296abd92010_0;
    %store/vec4 v0x6296abd92180_0, 0, 1;
    %jmp T_9.6;
T_9.1 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x6296abd91b30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6296abd92720_0, 0, 8;
    %load/vec4 v0x6296abd92240_0;
    %store/vec4 v0x6296abd92180_0, 0, 1;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x6296abd92650_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6296abd92720_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6296abd92180_0, 0, 1;
    %jmp T_9.6;
T_9.3 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x6296abd924b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6296abd92720_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6296abd92180_0, 0, 1;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x6296abd92310_0;
    %store/vec4 v0x6296abd92720_0, 0, 8;
    %load/vec4 v0x6296abd920e0_0;
    %store/vec4 v0x6296abd92180_0, 0, 1;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x6296abd68980;
T_10 ;
    %wait E_0x6296abd200e0;
    %load/vec4 v0x6296abd923e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6296abd91750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6296abd91f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6296abd927c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6296abd91eb0_0;
    %cmpi/ne 4, 0, 3;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x6296abd91c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x6296abd92720_0;
    %assign/vec4 v0x6296abd91750_0, 0;
    %load/vec4 v0x6296abd92180_0;
    %assign/vec4 v0x6296abd91f50_0, 0;
    %load/vec4 v0x6296abd92720_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6296abd927c0_0, 0;
T_10.4 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x6296abd91e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x6296abd92310_0;
    %assign/vec4 v0x6296abd91750_0, 0;
    %load/vec4 v0x6296abd920e0_0;
    %assign/vec4 v0x6296abd91f50_0, 0;
    %load/vec4 v0x6296abd92310_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6296abd927c0_0, 0;
T_10.6 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x6296abd5df10;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6296abd94f30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6296abd953e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6296abd95020_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x6296abd5df10;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0x6296abd94f30_0;
    %inv;
    %store/vec4 v0x6296abd94f30_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x6296abd5df10;
T_13 ;
    %vpi_call 2 37 "$dumpfile", "alu4_tb.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6296abd5df10 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x6296abd5df10;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6296abd95340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6296abd95130_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6296abd951d0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6296abd94cc0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6296abd94da0_0, 0, 4;
    %pushi/vec4 2, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6296abd200e0;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6296abd95340_0, 0, 1;
    %wait E_0x6296abd200e0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6296abd94be0_0, 0, 3;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6296abd949d0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6296abd94ab0_0, 0, 4;
    %fork TD_alu4_tb.run_and_check_nonmul, S_0x6296abd94590;
    %join;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6296abd94be0_0, 0, 3;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6296abd949d0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6296abd94ab0_0, 0, 4;
    %fork TD_alu4_tb.run_and_check_nonmul, S_0x6296abd94590;
    %join;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6296abd94be0_0, 0, 3;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6296abd949d0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6296abd94ab0_0, 0, 4;
    %fork TD_alu4_tb.run_and_check_nonmul, S_0x6296abd94590;
    %join;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6296abd94be0_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6296abd949d0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6296abd94ab0_0, 0, 4;
    %fork TD_alu4_tb.run_and_check_nonmul, S_0x6296abd94590;
    %join;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6296abd94be0_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6296abd949d0_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6296abd94ab0_0, 0, 4;
    %fork TD_alu4_tb.run_and_check_nonmul, S_0x6296abd94590;
    %join;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6296abd94be0_0, 0, 3;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6296abd949d0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6296abd94ab0_0, 0, 4;
    %fork TD_alu4_tb.run_and_check_nonmul, S_0x6296abd94590;
    %join;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6296abd94be0_0, 0, 3;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6296abd949d0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6296abd94ab0_0, 0, 4;
    %fork TD_alu4_tb.run_and_check_nonmul, S_0x6296abd94590;
    %join;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6296abd94be0_0, 0, 3;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6296abd949d0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6296abd94ab0_0, 0, 4;
    %fork TD_alu4_tb.run_and_check_nonmul, S_0x6296abd94590;
    %join;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x6296abd94380_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6296abd94460_0, 0, 4;
    %fork TD_alu4_tb.run_and_check_mul, S_0x6296abd93f00;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6296abd94380_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6296abd94460_0, 0, 4;
    %fork TD_alu4_tb.run_and_check_mul, S_0x6296abd93f00;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6296abd94380_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6296abd94460_0, 0, 4;
    %fork TD_alu4_tb.run_and_check_mul, S_0x6296abd93f00;
    %join;
    %vpi_call 2 201 "$display", "\012RESULT: %0d tests, %0d errors", v0x6296abd953e0_0, v0x6296abd95020_0 {0 0 0};
    %load/vec4 v0x6296abd95020_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_call 2 203 "$display", "SOME TESTS FAILED" {0 0 0};
    %jmp T_14.3;
T_14.2 ;
    %vpi_call 2 205 "$display", "ALL TESTS PASSED" {0 0 0};
T_14.3 ;
    %delay 20000, 0;
    %vpi_call 2 207 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "all_operators_tb.v";
    "./all_operators.v";
    "./sum4b.v";
    "./sum1b.v";
    "./multiplier4b.v";
    "./shifter4b.v";
    "./subtraction4b.v";
    "./xor4b.v";
