// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="StreamingDataflowPartition_2_IODMA_0_StreamingDataflowPartition_2_IODMA_0,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=947,HLS_SYN_LUT=1823,HLS_VERSION=2020_1}" *)

module StreamingDataflowPartition_2_IODMA_0_StreamingDataflowPartition_2_IODMA_0 (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        in0_V_V_TDATA,
        in0_V_V_TVALID,
        in0_V_V_TREADY
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_ID_WIDTH = 1;
parameter    C_M_AXI_ADDR_WIDTH = 64;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_AWUSER_WIDTH = 1;
parameter    C_M_AXI_ARUSER_WIDTH = 1;
parameter    C_M_AXI_WUSER_WIDTH = 1;
parameter    C_M_AXI_RUSER_WIDTH = 1;
parameter    C_M_AXI_BUSER_WIDTH = 1;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input  [7:0] in0_V_V_TDATA;
input   in0_V_V_TVALID;
output   in0_V_V_TREADY;

 reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire   [63:0] out_V;
wire   [31:0] numReps;
wire    gmem_AWREADY;
wire    gmem_WREADY;
wire    gmem_ARREADY;
wire    gmem_RVALID;
wire   [7:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
wire    Stream2Mem_Batch_U0_ap_start;
wire    Stream2Mem_Batch_U0_ap_done;
wire    Stream2Mem_Batch_U0_ap_continue;
wire    Stream2Mem_Batch_U0_ap_idle;
wire    Stream2Mem_Batch_U0_ap_ready;
wire    Stream2Mem_Batch_U0_in_V_V_TREADY;
wire    Stream2Mem_Batch_U0_m_axi_out_V_AWVALID;
wire   [63:0] Stream2Mem_Batch_U0_m_axi_out_V_AWADDR;
wire   [0:0] Stream2Mem_Batch_U0_m_axi_out_V_AWID;
wire   [31:0] Stream2Mem_Batch_U0_m_axi_out_V_AWLEN;
wire   [2:0] Stream2Mem_Batch_U0_m_axi_out_V_AWSIZE;
wire   [1:0] Stream2Mem_Batch_U0_m_axi_out_V_AWBURST;
wire   [1:0] Stream2Mem_Batch_U0_m_axi_out_V_AWLOCK;
wire   [3:0] Stream2Mem_Batch_U0_m_axi_out_V_AWCACHE;
wire   [2:0] Stream2Mem_Batch_U0_m_axi_out_V_AWPROT;
wire   [3:0] Stream2Mem_Batch_U0_m_axi_out_V_AWQOS;
wire   [3:0] Stream2Mem_Batch_U0_m_axi_out_V_AWREGION;
wire   [0:0] Stream2Mem_Batch_U0_m_axi_out_V_AWUSER;
wire    Stream2Mem_Batch_U0_m_axi_out_V_WVALID;
wire   [7:0] Stream2Mem_Batch_U0_m_axi_out_V_WDATA;
wire   [0:0] Stream2Mem_Batch_U0_m_axi_out_V_WSTRB;
wire    Stream2Mem_Batch_U0_m_axi_out_V_WLAST;
wire   [0:0] Stream2Mem_Batch_U0_m_axi_out_V_WID;
wire   [0:0] Stream2Mem_Batch_U0_m_axi_out_V_WUSER;
wire    Stream2Mem_Batch_U0_m_axi_out_V_ARVALID;
wire   [63:0] Stream2Mem_Batch_U0_m_axi_out_V_ARADDR;
wire   [0:0] Stream2Mem_Batch_U0_m_axi_out_V_ARID;
wire   [31:0] Stream2Mem_Batch_U0_m_axi_out_V_ARLEN;
wire   [2:0] Stream2Mem_Batch_U0_m_axi_out_V_ARSIZE;
wire   [1:0] Stream2Mem_Batch_U0_m_axi_out_V_ARBURST;
wire   [1:0] Stream2Mem_Batch_U0_m_axi_out_V_ARLOCK;
wire   [3:0] Stream2Mem_Batch_U0_m_axi_out_V_ARCACHE;
wire   [2:0] Stream2Mem_Batch_U0_m_axi_out_V_ARPROT;
wire   [3:0] Stream2Mem_Batch_U0_m_axi_out_V_ARQOS;
wire   [3:0] Stream2Mem_Batch_U0_m_axi_out_V_ARREGION;
wire   [0:0] Stream2Mem_Batch_U0_m_axi_out_V_ARUSER;
wire    Stream2Mem_Batch_U0_m_axi_out_V_RREADY;
wire    Stream2Mem_Batch_U0_m_axi_out_V_BREADY;
wire    ap_sync_continue;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    Stream2Mem_Batch_U0_start_full_n;
wire    Stream2Mem_Batch_U0_start_write;

StreamingDataflowPartition_2_IODMA_0_StreamingDataflowPartition_2_IODMA_0_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
StreamingDataflowPartition_2_IODMA_0_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .out_V(out_V),
    .numReps(numReps)
);

StreamingDataflowPartition_2_IODMA_0_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ))
StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem_RDATA),
    .I_RID(gmem_RID),
    .I_RUSER(gmem_RUSER),
    .I_RRESP(gmem_RRESP),
    .I_RLAST(gmem_RLAST),
    .I_AWVALID(Stream2Mem_Batch_U0_m_axi_out_V_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(Stream2Mem_Batch_U0_m_axi_out_V_AWADDR),
    .I_AWID(Stream2Mem_Batch_U0_m_axi_out_V_AWID),
    .I_AWLEN(Stream2Mem_Batch_U0_m_axi_out_V_AWLEN),
    .I_AWSIZE(Stream2Mem_Batch_U0_m_axi_out_V_AWSIZE),
    .I_AWLOCK(Stream2Mem_Batch_U0_m_axi_out_V_AWLOCK),
    .I_AWCACHE(Stream2Mem_Batch_U0_m_axi_out_V_AWCACHE),
    .I_AWQOS(Stream2Mem_Batch_U0_m_axi_out_V_AWQOS),
    .I_AWPROT(Stream2Mem_Batch_U0_m_axi_out_V_AWPROT),
    .I_AWUSER(Stream2Mem_Batch_U0_m_axi_out_V_AWUSER),
    .I_AWBURST(Stream2Mem_Batch_U0_m_axi_out_V_AWBURST),
    .I_AWREGION(Stream2Mem_Batch_U0_m_axi_out_V_AWREGION),
    .I_WVALID(Stream2Mem_Batch_U0_m_axi_out_V_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(Stream2Mem_Batch_U0_m_axi_out_V_WDATA),
    .I_WID(Stream2Mem_Batch_U0_m_axi_out_V_WID),
    .I_WUSER(Stream2Mem_Batch_U0_m_axi_out_V_WUSER),
    .I_WLAST(Stream2Mem_Batch_U0_m_axi_out_V_WLAST),
    .I_WSTRB(Stream2Mem_Batch_U0_m_axi_out_V_WSTRB),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(Stream2Mem_Batch_U0_m_axi_out_V_BREADY),
    .I_BRESP(gmem_BRESP),
    .I_BID(gmem_BID),
    .I_BUSER(gmem_BUSER)
);

StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch Stream2Mem_Batch_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Stream2Mem_Batch_U0_ap_start),
    .ap_done(Stream2Mem_Batch_U0_ap_done),
    .ap_continue(Stream2Mem_Batch_U0_ap_continue),
    .ap_idle(Stream2Mem_Batch_U0_ap_idle),
    .ap_ready(Stream2Mem_Batch_U0_ap_ready),
    .in_V_V_TDATA(in0_V_V_TDATA),
    .in_V_V_TVALID(in0_V_V_TVALID),
    .in_V_V_TREADY(Stream2Mem_Batch_U0_in_V_V_TREADY),
    .m_axi_out_V_AWVALID(Stream2Mem_Batch_U0_m_axi_out_V_AWVALID),
    .m_axi_out_V_AWREADY(gmem_AWREADY),
    .m_axi_out_V_AWADDR(Stream2Mem_Batch_U0_m_axi_out_V_AWADDR),
    .m_axi_out_V_AWID(Stream2Mem_Batch_U0_m_axi_out_V_AWID),
    .m_axi_out_V_AWLEN(Stream2Mem_Batch_U0_m_axi_out_V_AWLEN),
    .m_axi_out_V_AWSIZE(Stream2Mem_Batch_U0_m_axi_out_V_AWSIZE),
    .m_axi_out_V_AWBURST(Stream2Mem_Batch_U0_m_axi_out_V_AWBURST),
    .m_axi_out_V_AWLOCK(Stream2Mem_Batch_U0_m_axi_out_V_AWLOCK),
    .m_axi_out_V_AWCACHE(Stream2Mem_Batch_U0_m_axi_out_V_AWCACHE),
    .m_axi_out_V_AWPROT(Stream2Mem_Batch_U0_m_axi_out_V_AWPROT),
    .m_axi_out_V_AWQOS(Stream2Mem_Batch_U0_m_axi_out_V_AWQOS),
    .m_axi_out_V_AWREGION(Stream2Mem_Batch_U0_m_axi_out_V_AWREGION),
    .m_axi_out_V_AWUSER(Stream2Mem_Batch_U0_m_axi_out_V_AWUSER),
    .m_axi_out_V_WVALID(Stream2Mem_Batch_U0_m_axi_out_V_WVALID),
    .m_axi_out_V_WREADY(gmem_WREADY),
    .m_axi_out_V_WDATA(Stream2Mem_Batch_U0_m_axi_out_V_WDATA),
    .m_axi_out_V_WSTRB(Stream2Mem_Batch_U0_m_axi_out_V_WSTRB),
    .m_axi_out_V_WLAST(Stream2Mem_Batch_U0_m_axi_out_V_WLAST),
    .m_axi_out_V_WID(Stream2Mem_Batch_U0_m_axi_out_V_WID),
    .m_axi_out_V_WUSER(Stream2Mem_Batch_U0_m_axi_out_V_WUSER),
    .m_axi_out_V_ARVALID(Stream2Mem_Batch_U0_m_axi_out_V_ARVALID),
    .m_axi_out_V_ARREADY(1'b0),
    .m_axi_out_V_ARADDR(Stream2Mem_Batch_U0_m_axi_out_V_ARADDR),
    .m_axi_out_V_ARID(Stream2Mem_Batch_U0_m_axi_out_V_ARID),
    .m_axi_out_V_ARLEN(Stream2Mem_Batch_U0_m_axi_out_V_ARLEN),
    .m_axi_out_V_ARSIZE(Stream2Mem_Batch_U0_m_axi_out_V_ARSIZE),
    .m_axi_out_V_ARBURST(Stream2Mem_Batch_U0_m_axi_out_V_ARBURST),
    .m_axi_out_V_ARLOCK(Stream2Mem_Batch_U0_m_axi_out_V_ARLOCK),
    .m_axi_out_V_ARCACHE(Stream2Mem_Batch_U0_m_axi_out_V_ARCACHE),
    .m_axi_out_V_ARPROT(Stream2Mem_Batch_U0_m_axi_out_V_ARPROT),
    .m_axi_out_V_ARQOS(Stream2Mem_Batch_U0_m_axi_out_V_ARQOS),
    .m_axi_out_V_ARREGION(Stream2Mem_Batch_U0_m_axi_out_V_ARREGION),
    .m_axi_out_V_ARUSER(Stream2Mem_Batch_U0_m_axi_out_V_ARUSER),
    .m_axi_out_V_RVALID(1'b0),
    .m_axi_out_V_RREADY(Stream2Mem_Batch_U0_m_axi_out_V_RREADY),
    .m_axi_out_V_RDATA(8'd0),
    .m_axi_out_V_RLAST(1'b0),
    .m_axi_out_V_RID(1'd0),
    .m_axi_out_V_RUSER(1'd0),
    .m_axi_out_V_RRESP(2'd0),
    .m_axi_out_V_BVALID(gmem_BVALID),
    .m_axi_out_V_BREADY(Stream2Mem_Batch_U0_m_axi_out_V_BREADY),
    .m_axi_out_V_BRESP(gmem_BRESP),
    .m_axi_out_V_BID(gmem_BID),
    .m_axi_out_V_BUSER(gmem_BUSER),
    .out_V_offset(out_V),
    .numReps(numReps)
);

assign Stream2Mem_Batch_U0_ap_continue = 1'b1;

assign Stream2Mem_Batch_U0_ap_start = ap_start;

assign Stream2Mem_Batch_U0_start_full_n = 1'b1;

assign Stream2Mem_Batch_U0_start_write = 1'b0;

assign ap_done = Stream2Mem_Batch_U0_ap_done;

assign ap_idle = Stream2Mem_Batch_U0_ap_idle;

assign ap_ready = Stream2Mem_Batch_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b1;

assign ap_sync_done = Stream2Mem_Batch_U0_ap_done;

assign ap_sync_ready = Stream2Mem_Batch_U0_ap_ready;

assign in0_V_V_TREADY = Stream2Mem_Batch_U0_in_V_V_TREADY;

endmodule //StreamingDataflowPartition_2_IODMA_0_StreamingDataflowPartition_2_IODMA_0
