# do sim.do
# vsim -c work.tb_alu 
# Start time: 22:23:15 on Apr 21,2025
# Loading sv_std.std
# Loading work.tb_alu
# Loading work.alu
# ----------------------------------------------
# CTRL	| 	A	| 	B	| Result
# ------|---------------|---------------|-------
#  000	| 10 (00001010)	| 5 (00000101)	| 0 (00000000)
#  001	| 10 (00001010)	| 5 (00000101)	| 15 (00001111)
#  010	| 10 (00001010)	| 5 (00000101)	| 15 (00001111)
#  011	| 10 (00001010)	| 5 (00000101)	| 0 (00000000)
#  100	| 10 (00001010)	| 5 (00000101)	| 0 (00000000)
#  101	| 10 (00001010)	| 5 (00000101)	| 0 (00000000)
#  110	| 10 (00001010)	| 5 (00000101)	| 5 (00000101)
#  111	| 10 (00001010)	| 5 (00000101)	| 0 (00000000)
# ----------------------------------------------
# ** Note: $finish    : tb_alu.sv(36)
#    Time: 8 ps  Iteration: 0  Instance: /tb_alu
# End time: 22:23:16 on Apr 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
