

================================================================
== Vitis HLS Report for 'fpr_rint'
================================================================
* Date:           Mon Mar  4 11:08:47 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  48.012 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  0.100 us|  0.100 us|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 31.0>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x" [../FalconHLS/code_hls/fpr.c:52]   --->   Operation 3 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [2/2] (31.0ns)   --->   "%dc = dadd i64 %x_read, i64 -1" [../FalconHLS/code_hls/fpr.c:71]   --->   Operation 4 'dadd' 'dc' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5 [2/2] (31.0ns)   --->   "%dc_5 = dadd i64 %x_read, i64 4.5036e+15" [../FalconHLS/code_hls/fpr.c:73]   --->   Operation 5 'dadd' 'dc_5' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [2/2] (31.0ns)   --->   "%dc_6 = dadd i64 %x_read, i64 -4.5036e+15" [../FalconHLS/code_hls/fpr.c:74]   --->   Operation 6 'dadd' 'dc_6' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 48.0>
ST_2 : Operation 7 [1/2] (31.0ns)   --->   "%dc = dadd i64 %x_read, i64 -1" [../FalconHLS/code_hls/fpr.c:71]   --->   Operation 7 'dadd' 'dc' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 8 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 9 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 10 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i64 %data_V"   --->   Operation 11 'trunc' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_1, i1 0" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 12 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 13 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %xs_exp_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 14 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.63ns)   --->   "%add_ln515 = add i12 %zext_ln515, i12 3073" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 15 'add' 'add_ln515' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11"   --->   Operation 16 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.63ns)   --->   "%sub_ln1512 = sub i11 1023, i11 %xs_exp_V"   --->   Operation 17 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i11 %sub_ln1512"   --->   Operation 18 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1512, i12 %add_ln515"   --->   Operation 19 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i12 %ush"   --->   Operation 20 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 21 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i169 %zext_ln15, i169 %zext_ln1488"   --->   Operation 22 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i169 %zext_ln15, i169 %zext_ln1488"   --->   Operation 23 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 25 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_1, i32 53, i32 116"   --->   Operation 26 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i64 %zext_ln818, i64 %tmp_s"   --->   Operation 27 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (3.52ns)   --->   "%result_V_2 = sub i64 0, i64 %val"   --->   Operation 28 'sub' 'result_V_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %x_read" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 29 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63"   --->   Operation 30 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%xs_exp_V_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 31 'partselect' 'xs_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_3 = trunc i64 %data_V_1"   --->   Operation 32 'trunc' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_3, i1 0" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 33 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i54 %mantissa_1" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 34 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln515_4 = zext i11 %xs_exp_V_1" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 35 'zext' 'zext_ln515_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.63ns)   --->   "%add_ln515_6 = add i12 %zext_ln515_4, i12 3073" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 36 'add' 'add_ln515_6' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_6, i32 11"   --->   Operation 37 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.63ns)   --->   "%sub_ln1512_1 = sub i11 1023, i11 %xs_exp_V_1"   --->   Operation 38 'sub' 'sub_ln1512_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1512_1 = sext i11 %sub_ln1512_1"   --->   Operation 39 'sext' 'sext_ln1512_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.69ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1512_1, i12 %add_ln515_6"   --->   Operation 40 'select' 'ush_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1488_1 = sext i12 %ush_1"   --->   Operation 41 'sext' 'sext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i32 %sext_ln1488_1"   --->   Operation 42 'zext' 'zext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i169 %zext_ln15_1, i169 %zext_ln1488_1"   --->   Operation 43 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i169 %zext_ln15_1, i169 %zext_ln1488_1"   --->   Operation 44 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_2, i32 53"   --->   Operation 45 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln818_1 = zext i1 %tmp_216"   --->   Operation 46 'zext' 'zext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_174 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_3, i32 53, i32 116"   --->   Operation 47 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i64 %zext_ln818_1, i64 %tmp_174"   --->   Operation 48 'select' 'val_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (3.52ns)   --->   "%result_V_4 = sub i64 0, i64 %val_1"   --->   Operation 49 'sub' 'result_V_4' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.48ns)   --->   "%result_V_12 = select i1 %p_Result_2, i64 %result_V_4, i64 %val_1" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 50 'select' 'result_V_12' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/2] (31.0ns)   --->   "%dc_5 = dadd i64 %x_read, i64 4.5036e+15" [../FalconHLS/code_hls/fpr.c:73]   --->   Operation 51 'dadd' 'dc_5' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i64 %dc_5" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 52 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node rp)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_2, i32 63"   --->   Operation 53 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%xs_exp_V_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_2, i32 52, i32 62"   --->   Operation 54 'partselect' 'xs_exp_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_5 = trunc i64 %data_V_2"   --->   Operation 55 'trunc' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_5, i1 0" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 56 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i54 %mantissa_2" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 57 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln515_5 = zext i11 %xs_exp_V_2" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 58 'zext' 'zext_ln515_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.63ns)   --->   "%add_ln515_7 = add i12 %zext_ln515_5, i12 3073" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 59 'add' 'add_ln515_7' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_7, i32 11"   --->   Operation 60 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.63ns)   --->   "%sub_ln1512_2 = sub i11 1023, i11 %xs_exp_V_2"   --->   Operation 61 'sub' 'sub_ln1512_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1512_2 = sext i11 %sub_ln1512_2"   --->   Operation 62 'sext' 'sext_ln1512_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.69ns)   --->   "%ush_2 = select i1 %isNeg_2, i12 %sext_ln1512_2, i12 %add_ln515_7"   --->   Operation 63 'select' 'ush_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1488_2 = sext i12 %ush_2"   --->   Operation 64 'sext' 'sext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1488_2 = zext i32 %sext_ln1488_2"   --->   Operation 65 'zext' 'zext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_4 = lshr i169 %zext_ln15_2, i169 %zext_ln1488_2"   --->   Operation 66 'lshr' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_5 = shl i169 %zext_ln15_2, i169 %zext_ln1488_2"   --->   Operation 67 'shl' 'r_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_4, i32 53"   --->   Operation 68 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln818_2 = zext i1 %tmp_220"   --->   Operation 69 'zext' 'zext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_175 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_5, i32 53, i32 116"   --->   Operation 70 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_2, i64 %zext_ln818_2, i64 %tmp_175"   --->   Operation 71 'select' 'val_2' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (3.52ns)   --->   "%result_V_9 = sub i64 0, i64 %val_2"   --->   Operation 72 'sub' 'result_V_9' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node rp)   --->   "%result_V_13 = select i1 %p_Result_4, i64 %result_V_9, i64 %val_2" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 73 'select' 'result_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (3.52ns) (out node of the LUT)   --->   "%rp = add i64 %result_V_13, i64 18442240474082181120" [../FalconHLS/code_hls/fpr.c:73]   --->   Operation 74 'add' 'rp' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/2] (31.0ns)   --->   "%dc_6 = dadd i64 %x_read, i64 -4.5036e+15" [../FalconHLS/code_hls/fpr.c:74]   --->   Operation 75 'dadd' 'dc_6' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i64 %dc_6" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 76 'bitcast' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node rn)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_3, i32 63"   --->   Operation 77 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%xs_exp_V_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_3, i32 52, i32 62"   --->   Operation 78 'partselect' 'xs_exp_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_7 = trunc i64 %data_V_3"   --->   Operation 79 'trunc' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_7, i1 0" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 80 'bitconcatenate' 'mantissa_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i54 %mantissa_3" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 81 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln515_6 = zext i11 %xs_exp_V_3" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 82 'zext' 'zext_ln515_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.63ns)   --->   "%add_ln515_8 = add i12 %zext_ln515_6, i12 3073" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 83 'add' 'add_ln515_8' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_8, i32 11"   --->   Operation 84 'bitselect' 'isNeg_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.63ns)   --->   "%sub_ln1512_3 = sub i11 1023, i11 %xs_exp_V_3"   --->   Operation 85 'sub' 'sub_ln1512_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1512_3 = sext i11 %sub_ln1512_3"   --->   Operation 86 'sext' 'sext_ln1512_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.69ns)   --->   "%ush_3 = select i1 %isNeg_3, i12 %sext_ln1512_3, i12 %add_ln515_8"   --->   Operation 87 'select' 'ush_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1488_3 = sext i12 %ush_3"   --->   Operation 88 'sext' 'sext_ln1488_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1488_3 = zext i32 %sext_ln1488_3"   --->   Operation 89 'zext' 'zext_ln1488_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_6 = lshr i169 %zext_ln15_3, i169 %zext_ln1488_3"   --->   Operation 90 'lshr' 'r_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_7 = shl i169 %zext_ln15_3, i169 %zext_ln1488_3"   --->   Operation 91 'shl' 'r_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_6, i32 53"   --->   Operation 92 'bitselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%zext_ln818_3 = zext i1 %tmp_224"   --->   Operation 93 'zext' 'zext_ln818_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_176 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_7, i32 53, i32 116"   --->   Operation 94 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_3 = select i1 %isNeg_3, i64 %zext_ln818_3, i64 %tmp_176"   --->   Operation 95 'select' 'val_3' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (3.52ns)   --->   "%result_V_10 = sub i64 0, i64 %val_3"   --->   Operation 96 'sub' 'result_V_10' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node rn)   --->   "%result_V = select i1 %p_Result_6, i64 %result_V_10, i64 %val_3" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 97 'select' 'result_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (3.52ns) (out node of the LUT)   --->   "%rn = add i64 %result_V, i64 4503599627370496" [../FalconHLS/code_hls/fpr.c:74]   --->   Operation 98 'add' 'rn' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %result_V_2, i32 63" [../FalconHLS/code_hls/fpr.c:89]   --->   Operation 99 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %val, i32 63" [../FalconHLS/code_hls/fpr.c:89]   --->   Operation 100 'bitselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%m = select i1 %p_Result_s, i1 %tmp_225, i1 %tmp_226" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 101 'select' 'm' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%ub = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %result_V_12, i32 52, i32 63" [../FalconHLS/code_hls/fpr.c:98]   --->   Operation 102 'partselect' 'ub' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.54ns)   --->   "%add_ln99 = add i12 %ub, i12 1" [../FalconHLS/code_hls/fpr.c:99]   --->   Operation 103 'add' 'add_ln99' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i12 %add_ln99" [../FalconHLS/code_hls/fpr.c:99]   --->   Operation 104 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (1.54ns)   --->   "%add_ln99_1 = add i13 %zext_ln99, i13 8190" [../FalconHLS/code_hls/fpr.c:99]   --->   Operation 105 'add' 'add_ln99_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln108_1)   --->   "%m_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln99_1, i32 12" [../FalconHLS/code_hls/fpr.c:99]   --->   Operation 106 'bitselect' 'm_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln108 = select i1 %m, i64 %rn, i64 %rp" [../FalconHLS/code_hls/fpr.c:108]   --->   Operation 107 'select' 'select_ln108' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln108_1 = select i1 %m_14, i64 %select_ln108, i64 %result_V_12" [../FalconHLS/code_hls/fpr.c:108]   --->   Operation 108 'select' 'select_ln108_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln108 = ret i64 %select_ln108_1" [../FalconHLS/code_hls/fpr.c:108]   --->   Operation 109 'ret' 'ret_ln108' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 31.1ns
The critical path consists of the following:
	wire read operation ('x', ../FalconHLS/code_hls/fpr.c:52) on port 'x' (../FalconHLS/code_hls/fpr.c:52) [2]  (0 ns)
	'dadd' operation ('x', ../FalconHLS/code_hls/fpr.c:71) [3]  (31.1 ns)

 <State 2>: 48ns
The critical path consists of the following:
	'dadd' operation ('x', ../FalconHLS/code_hls/fpr.c:73) [47]  (31.1 ns)
	'add' operation ('sh', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515) [55]  (1.64 ns)
	'select' operation ('ush') [59]  (0.697 ns)
	'lshr' operation ('r.V') [62]  (0 ns)
	'select' operation ('val') [67]  (4.61 ns)
	'sub' operation ('result.V') [68]  (3.52 ns)
	'select' operation ('result.V', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [69]  (0 ns)
	'add' operation ('rp', ../FalconHLS/code_hls/fpr.c:73) [70]  (3.52 ns)
	'select' operation ('select_ln108', ../FalconHLS/code_hls/fpr.c:108) [103]  (1.48 ns)
	'select' operation ('select_ln108_1', ../FalconHLS/code_hls/fpr.c:108) [104]  (1.48 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
