{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670243363616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670243363621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 09:29:23 2022 " "Processing started: Mon Dec 05 09:29:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670243363621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670243363621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670243363621 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670243364255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670243364255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7 " "Found entity 1: Lab7" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Lab7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670243372281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorx256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorx256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contadorx256-i " "Found design unit 1: Contadorx256-i" {  } { { "Contadorx256.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Contadorx256.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372656 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contadorx256 " "Found entity 1: Contadorx256" {  } { { "Contadorx256.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Contadorx256.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670243372656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector53.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detector53.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Detector53-funcionamento " "Found design unit 1: Detector53-funcionamento" {  } { { "Detector53.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Detector53.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372656 ""} { "Info" "ISGN_ENTITY_NAME" "1 Detector53 " "Found entity 1: Detector53" {  } { { "Detector53.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Detector53.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670243372656 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "clock_1_8.vhd " "Can't analyze file -- file clock_1_8.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670243372671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock1_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock1_8 " "Found entity 1: clock1_8" {  } { { "clock1_8.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/clock1_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670243372671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minharom.v 1 1 " "Found 1 design units, including 1 entities, in source file minharom.v" { { "Info" "ISGN_ENTITY_NAME" "1 minharom " "Found entity 1: minharom" {  } { { "minharom.v" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/minharom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670243372687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vetor7_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vetor7_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vetor7_1 " "Found entity 1: vetor7_1" {  } { { "vetor7_1.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/vetor7_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670243372687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piso8_vetor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piso8_vetor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PISO8_vetor " "Found entity 1: PISO8_vetor" {  } { { "PISO8_vetor.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/PISO8_vetor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670243372687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorx8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorx8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contadorx8-funcionamento " "Found design unit 1: Contadorx8-funcionamento" {  } { { "Contadorx8.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Contadorx8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372687 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contadorx8 " "Found entity 1: Contadorx8" {  } { { "Contadorx8.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Contadorx8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670243372687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_proj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_proj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_proj-funcionamento " "Found design unit 1: Contador_proj-funcionamento" {  } { { "Contador_proj.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Contador_proj.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372703 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_proj " "Found entity 1: Contador_proj" {  } { { "Contador_proj.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Contador_proj.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670243372703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_proj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cont_proj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cont_proj " "Found entity 1: Cont_proj" {  } { { "Cont_proj.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Cont_proj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670243372703 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Cont_sinc_0_9.bdf " "Can't analyze file -- file Cont_sinc_0_9.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670243372703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/avell/desktop/projetos_digitais/repositorio/cont_sinc_0_f.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/avell/desktop/projetos_digitais/repositorio/cont_sinc_0_f.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cont_sinc_0_F " "Found entity 1: Cont_sinc_0_F" {  } { { "../repositorio/Cont_sinc_0_F.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/repositorio/Cont_sinc_0_F.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670243372718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_sinc_0_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cont_sinc_0_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cont_sinc_0_8 " "Found entity 1: Cont_sinc_0_8" {  } { { "Cont_sinc_0_8.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Cont_sinc_0_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670243372718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_sinc_proj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cont_sinc_proj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cont_sinc_proj " "Found entity 1: Cont_sinc_proj" {  } { { "Cont_sinc_proj.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Cont_sinc_proj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670243372718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vetor7_0_out.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vetor7_0_out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vetor7_0_out " "Found entity 1: vetor7_0_out" {  } { { "vetor7_0_out.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/vetor7_0_out.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670243372718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipo8_vetor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipo8_vetor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO8_vetor " "Found entity 1: PIPO8_vetor" {  } { { "PIPO8_vetor.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/PIPO8_vetor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670243372734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp7x2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file disp7x2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 disp7x2 " "Found entity 1: disp7x2" {  } { { "disp7x2.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/disp7x2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670243372734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2dec7inv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2dec7inv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2Dec7Inv " "Found entity 1: 2Dec7Inv" {  } { { "2Dec7Inv.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/2Dec7Inv.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670243372734 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab7 " "Elaborating entity \"Lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670243372812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont_proj Cont_proj:inst " "Elaborating entity \"Cont_proj\" for hierarchy \"Cont_proj:inst\"" {  } { { "Lab7.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Lab7.bdf" { { 72 168 280 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670243372828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador_proj Cont_proj:inst\|Contador_proj:inst " "Elaborating entity \"Contador_proj\" for hierarchy \"Cont_proj:inst\|Contador_proj:inst\"" {  } { { "Cont_proj.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Cont_proj.bdf" { { 72 400 544 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670243372828 ""}
{ "Warning" "WSGN_SEARCH_FILE" "timing_reference.vhd 2 1 " "Using design file timing_reference.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference-freq_div " "Found design unit 1: Timing_Reference-freq_div" {  } { { "timing_reference.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/timing_reference.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372859 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference " "Found entity 1: Timing_Reference" {  } { { "timing_reference.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/timing_reference.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372859 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670243372859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference Timing_Reference:inst14 " "Elaborating entity \"Timing_Reference\" for hierarchy \"Timing_Reference:inst14\"" {  } { { "Lab7.bdf" "inst14" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Lab7.bdf" { { 16 -40 104 96 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670243372859 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp timing_reference.vhd(27) " "VHDL Process Statement warning at timing_reference.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timing_reference.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/timing_reference.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670243372859 "|Lab7|Timing_Reference:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Detector53 Detector53:inst3 " "Elaborating entity \"Detector53\" for hierarchy \"Detector53:inst3\"" {  } { { "Lab7.bdf" "inst3" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Lab7.bdf" { { 48 1224 1384 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670243372859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISO8_vetor PISO8_vetor:inst7 " "Elaborating entity \"PISO8_vetor\" for hierarchy \"PISO8_vetor:inst7\"" {  } { { "Lab7.bdf" "inst7" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Lab7.bdf" { { 80 1040 1184 208 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670243372859 ""}
{ "Warning" "WSGN_SEARCH_FILE" "piso8.bdf 1 1 " "Using design file piso8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PISO8 " "Found entity 1: PISO8" {  } { { "piso8.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/piso8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372875 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670243372875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISO8 PISO8_vetor:inst7\|PISO8:inst " "Elaborating entity \"PISO8\" for hierarchy \"PISO8_vetor:inst7\|PISO8:inst\"" {  } { { "PISO8_vetor.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/PISO8_vetor.bdf" { { 88 816 960 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670243372890 ""}
{ "Warning" "WSGN_SEARCH_FILE" "aoub.bdf 1 1 " "Using design file aoub.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AouB " "Found entity 1: AouB" {  } { { "aoub.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/aoub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243372906 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670243372906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AouB PISO8_vetor:inst7\|PISO8:inst\|AouB:inst16 " "Elaborating entity \"AouB\" for hierarchy \"PISO8_vetor:inst7\|PISO8:inst\|AouB:inst16\"" {  } { { "piso8.bdf" "inst16" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/piso8.bdf" { { 232 968 1096 328 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670243372906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vetor7_1 PISO8_vetor:inst7\|vetor7_1:inst2 " "Elaborating entity \"vetor7_1\" for hierarchy \"PISO8_vetor:inst7\|vetor7_1:inst2\"" {  } { { "PISO8_vetor.bdf" "inst2" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/PISO8_vetor.bdf" { { 104 296 392 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670243372921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minharom minharom:inst1 " "Elaborating entity \"minharom\" for hierarchy \"minharom:inst1\"" {  } { { "Lab7.bdf" "inst1" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Lab7.bdf" { { 128 768 984 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670243372921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram minharom:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"minharom:inst1\|altsyncram:altsyncram_component\"" {  } { { "minharom.v" "altsyncram_component" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/minharom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670243372999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "minharom:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"minharom:inst1\|altsyncram:altsyncram_component\"" {  } { { "minharom.v" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/minharom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670243372999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "minharom:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"minharom:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670243372999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670243372999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670243372999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ex_hex.hex " "Parameter \"init_file\" = \"ex_hex.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670243372999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670243372999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670243372999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670243372999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670243372999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670243372999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670243372999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670243372999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670243372999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670243372999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670243372999 ""}  } { { "minharom.v" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/minharom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670243372999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l991.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l991.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l991 " "Found entity 1: altsyncram_l991" {  } { { "db/altsyncram_l991.tdf" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/db/altsyncram_l991.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243373046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670243373046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l991 minharom:inst1\|altsyncram:altsyncram_component\|altsyncram_l991:auto_generated " "Elaborating entity \"altsyncram_l991\" for hierarchy \"minharom:inst1\|altsyncram:altsyncram_component\|altsyncram_l991:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670243373062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contadorx256 Contadorx256:inst6 " "Elaborating entity \"Contadorx256\" for hierarchy \"Contadorx256:inst6\"" {  } { { "Lab7.bdf" "inst6" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Lab7.bdf" { { 128 432 600 240 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670243373078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2Dec7Inv 2Dec7Inv:inst11 " "Elaborating entity \"2Dec7Inv\" for hierarchy \"2Dec7Inv:inst11\"" {  } { { "Lab7.bdf" "inst11" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Lab7.bdf" { { 456 840 960 744 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670243373078 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec7inv.bdf 1 1 " "Using design file dec7inv.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Dec7Inv " "Found entity 1: Dec7Inv" {  } { { "dec7inv.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/dec7inv.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243373109 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670243373109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec7Inv 2Dec7Inv:inst11\|Dec7Inv:inst1 " "Elaborating entity \"Dec7Inv\" for hierarchy \"2Dec7Inv:inst11\|Dec7Inv:inst1\"" {  } { { "2Dec7Inv.bdf" "inst1" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/2Dec7Inv.bdf" { { 240 312 408 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670243373109 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inv7.bdf 1 1 " "Using design file inv7.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Inv7 " "Found entity 1: Inv7" {  } { { "inv7.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/inv7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243373124 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670243373124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inv7 2Dec7Inv:inst11\|Dec7Inv:inst1\|Inv7:inst " "Elaborating entity \"Inv7\" for hierarchy \"2Dec7Inv:inst11\|Dec7Inv:inst1\|Inv7:inst\"" {  } { { "dec7inv.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/dec7inv.bdf" { { 152 520 616 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670243373124 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodificador7seg.bdf 1 1 " "Using design file decodificador7seg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador7Seg " "Found entity 1: Decodificador7Seg" {  } { { "decodificador7seg.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/decodificador7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243373140 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670243373140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador7Seg 2Dec7Inv:inst11\|Dec7Inv:inst1\|Decodificador7Seg:inst2 " "Elaborating entity \"Decodificador7Seg\" for hierarchy \"2Dec7Inv:inst11\|Dec7Inv:inst1\|Decodificador7Seg:inst2\"" {  } { { "dec7inv.bdf" "inst2" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/dec7inv.bdf" { { 152 400 496 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670243373156 ""}
{ "Warning" "WSGN_SEARCH_FILE" "5or.bdf 1 1 " "Using design file 5or.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 5or " "Found entity 1: 5or" {  } { { "5or.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/5or.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243373171 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670243373171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5or 2Dec7Inv:inst11\|Dec7Inv:inst1\|Decodificador7Seg:inst2\|5or:inst51 " "Elaborating entity \"5or\" for hierarchy \"2Dec7Inv:inst11\|Dec7Inv:inst1\|Decodificador7Seg:inst2\|5or:inst51\"" {  } { { "decodificador7seg.bdf" "inst51" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/decodificador7seg.bdf" { { 488 752 848 616 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670243373171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPO8_vetor PIPO8_vetor:inst10 " "Elaborating entity \"PIPO8_vetor\" for hierarchy \"PIPO8_vetor:inst10\"" {  } { { "Lab7.bdf" "inst10" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Lab7.bdf" { { 280 664 800 376 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670243373203 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst5 " "Block or symbol \"NOT\" of instance \"inst5\" overlaps another block or symbol" {  } { { "PIPO8_vetor.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/PIPO8_vetor.bdf" { { 24 216 264 56 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670243373203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vetor7_0_out PIPO8_vetor:inst10\|vetor7_0_out:inst3 " "Elaborating entity \"vetor7_0_out\" for hierarchy \"PIPO8_vetor:inst10\|vetor7_0_out:inst3\"" {  } { { "PIPO8_vetor.bdf" "inst3" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/PIPO8_vetor.bdf" { { 80 448 544 272 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670243373218 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pipo8.bdf 1 1 " "Using design file pipo8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO8 " "Found entity 1: PIPO8" {  } { { "pipo8.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/pipo8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670243373234 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670243373234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPO8 PIPO8_vetor:inst10\|PIPO8:inst " "Elaborating entity \"PIPO8\" for hierarchy \"PIPO8_vetor:inst10\|PIPO8:inst\"" {  } { { "PIPO8_vetor.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/PIPO8_vetor.bdf" { { 80 312 432 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670243373234 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Lab7.bdf" { { 208 96 160 288 "inst4" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670243373780 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670243373780 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670243373874 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670243374171 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670243374374 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670243374374 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "211 " "Implemented 211 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670243374436 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670243374436 ""} { "Info" "ICUT_CUT_TM_LCELLS" "164 " "Implemented 164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670243374436 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670243374436 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670243374436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670243374452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 09:29:34 2022 " "Processing ended: Mon Dec 05 09:29:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670243374452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670243374452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670243374452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670243374452 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670243375577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670243375592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 09:29:35 2022 " "Processing started: Mon Dec 05 09:29:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670243375592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670243375592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab7 -c Lab7 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670243375592 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670243375745 ""}
{ "Info" "0" "" "Project  = Lab7" {  } {  } 0 0 "Project  = Lab7" 0 0 "Fitter" 0 0 1670243375746 ""}
{ "Info" "0" "" "Revision = Lab7" {  } {  } 0 0 "Revision = Lab7" 0 0 "Fitter" 0 0 1670243375746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670243375831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670243375832 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab7 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Lab7\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670243375840 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670243375876 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670243375876 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670243376041 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1670243376041 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670243376401 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670243376401 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670243376401 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670243376401 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670243376401 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670243376401 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670243376401 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670243376401 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670243376401 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670243376401 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670243376401 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670243376401 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670243376401 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670243376401 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670243376401 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/" { { 0 { 0 ""} 0 646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670243376401 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670243376401 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670243376401 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670243376401 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670243376401 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670243376401 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670243376401 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670243376401 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670243376401 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670243376401 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670243376401 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1670243376416 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab7.sdc " "Synopsys Design Constraints File file not found: 'Lab7.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670243377021 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670243377021 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8  from: datad  to: combout " "Cell: inst8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670243377021 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1670243377021 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1670243377021 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1670243377021 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670243377021 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node Clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670243377036 ""}  } { { "Lab7.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Lab7.bdf" { { 56 -312 -136 72 "Clock" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670243377036 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cont_proj:inst\|Contador_proj:inst\|sx1  " "Automatically promoted node Cont_proj:inst\|Contador_proj:inst\|sx1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670243377036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PISO8_vetor:inst7\|PISO8:inst\|AouB:inst16\|inst2~0 " "Destination node PISO8_vetor:inst7\|PISO8:inst\|AouB:inst16\|inst2~0" {  } { { "aoub.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/aoub.bdf" { { 168 464 528 216 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670243377036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PISO8_vetor:inst7\|PISO8:inst\|AouB:inst15\|inst2~0 " "Destination node PISO8_vetor:inst7\|PISO8:inst\|AouB:inst15\|inst2~0" {  } { { "aoub.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/aoub.bdf" { { 168 464 528 216 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670243377036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PISO8_vetor:inst7\|PISO8:inst\|AouB:inst14\|inst2~0 " "Destination node PISO8_vetor:inst7\|PISO8:inst\|AouB:inst14\|inst2~0" {  } { { "aoub.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/aoub.bdf" { { 168 464 528 216 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670243377036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PISO8_vetor:inst7\|PISO8:inst\|AouB:inst13\|inst2~0 " "Destination node PISO8_vetor:inst7\|PISO8:inst\|AouB:inst13\|inst2~0" {  } { { "aoub.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/aoub.bdf" { { 168 464 528 216 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670243377036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PISO8_vetor:inst7\|PISO8:inst\|AouB:inst12\|inst2~0 " "Destination node PISO8_vetor:inst7\|PISO8:inst\|AouB:inst12\|inst2~0" {  } { { "aoub.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/aoub.bdf" { { 168 464 528 216 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670243377036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PISO8_vetor:inst7\|PISO8:inst\|AouB:inst11\|inst2~0 " "Destination node PISO8_vetor:inst7\|PISO8:inst\|AouB:inst11\|inst2~0" {  } { { "aoub.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/aoub.bdf" { { 168 464 528 216 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670243377036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PISO8_vetor:inst7\|PISO8:inst\|AouB:inst10\|inst2~0 " "Destination node PISO8_vetor:inst7\|PISO8:inst\|AouB:inst10\|inst2~0" {  } { { "aoub.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/aoub.bdf" { { 168 464 528 216 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670243377036 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670243377036 ""}  } { { "Contador_proj.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Contador_proj.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670243377036 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cont_proj:inst\|Contador_proj:inst\|sx8  " "Automatically promoted node Cont_proj:inst\|Contador_proj:inst\|sx8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670243377052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Detector53:inst3\|d_s " "Destination node Detector53:inst3\|d_s" {  } { { "Detector53.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Detector53.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670243377052 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670243377052 ""}  } { { "Contador_proj.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/Contador_proj.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670243377052 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Timing_Reference:inst14\|tmp  " "Automatically promoted node Timing_Reference:inst14\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670243377052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timing_Reference:inst14\|tmp~0 " "Destination node Timing_Reference:inst14\|tmp~0" {  } { { "timing_reference.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/timing_reference.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670243377052 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670243377052 ""}  } { { "timing_reference.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/timing_reference.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670243377052 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670243377380 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670243377395 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670243377395 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670243377395 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670243377395 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670243377395 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670243377395 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670243377395 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670243377395 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1670243377411 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670243377411 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670243377458 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1670243377458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670243378614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670243378692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670243378708 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670243380144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670243380144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670243380582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X67_Y44 X78_Y54 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54" {  } { { "loc" "" { Generic "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54"} { { 12 { 0 ""} 67 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670243381738 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670243381738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670243382175 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670243382175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670243382191 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670243382347 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670243382347 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670243382597 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670243382597 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670243383050 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670243383690 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Avell/Desktop/Projetos_digitais/Lab7/output_files/Lab7.fit.smsg " "Generated suppressed messages file C:/Users/Avell/Desktop/Projetos_digitais/Lab7/output_files/Lab7.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670243383940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5635 " "Peak virtual memory: 5635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670243384346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 09:29:44 2022 " "Processing ended: Mon Dec 05 09:29:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670243384346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670243384346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670243384346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670243384346 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670243385330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670243385330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 09:29:45 2022 " "Processing started: Mon Dec 05 09:29:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670243385330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670243385330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab7 -c Lab7 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670243385330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1670243385627 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670243387043 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670243387153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670243387981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 09:29:47 2022 " "Processing ended: Mon Dec 05 09:29:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670243387981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670243387981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670243387981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670243387981 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670243388590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670243389136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670243389136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 09:29:48 2022 " "Processing started: Mon Dec 05 09:29:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670243389136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670243389136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab7 -c Lab7 " "Command: quartus_sta Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670243389136 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670243389299 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670243389709 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670243389709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670243389740 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670243389740 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab7.sdc " "Synopsys Design Constraints File file not found: 'Lab7.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1670243389943 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670243389943 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Cont_proj:inst\|Contador_proj:inst\|sx1 Cont_proj:inst\|Contador_proj:inst\|sx1 " "create_clock -period 1.000 -name Cont_proj:inst\|Contador_proj:inst\|sx1 Cont_proj:inst\|Contador_proj:inst\|sx1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670243389943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pause Pause " "create_clock -period 1.000 -name Pause Pause" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670243389943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Cont_proj:inst\|Contador_proj:inst\|sx8 Cont_proj:inst\|Contador_proj:inst\|sx8 " "create_clock -period 1.000 -name Cont_proj:inst\|Contador_proj:inst\|sx8 Cont_proj:inst\|Contador_proj:inst\|sx8" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670243389943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Timing_Reference:inst14\|tmp Timing_Reference:inst14\|tmp " "create_clock -period 1.000 -name Timing_Reference:inst14\|tmp Timing_Reference:inst14\|tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670243389943 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670243389943 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670243389943 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8  from: datac  to: combout " "Cell: inst8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670243389943 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1670243389943 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1670243389943 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670243389943 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670243389959 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670243389959 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1670243389990 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670243389990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.588 " "Worst-case setup slack is -4.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243389990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243389990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.588             -71.607 Clock  " "   -4.588             -71.607 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243389990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.712             -35.343 Cont_proj:inst\|Contador_proj:inst\|sx8  " "   -3.712             -35.343 Cont_proj:inst\|Contador_proj:inst\|sx8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243389990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.921             -46.165 Cont_proj:inst\|Contador_proj:inst\|sx1  " "   -2.921             -46.165 Cont_proj:inst\|Contador_proj:inst\|sx1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243389990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.482             -21.244 Timing_Reference:inst14\|tmp  " "   -1.482             -21.244 Timing_Reference:inst14\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243389990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.346              -0.346 Pause  " "   -0.346              -0.346 Pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243389990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670243389990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.363 " "Worst-case hold slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243389990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243389990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 Cont_proj:inst\|Contador_proj:inst\|sx1  " "    0.363               0.000 Cont_proj:inst\|Contador_proj:inst\|sx1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243389990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 Cont_proj:inst\|Contador_proj:inst\|sx8  " "    0.415               0.000 Cont_proj:inst\|Contador_proj:inst\|sx8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243389990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 Timing_Reference:inst14\|tmp  " "    0.420               0.000 Timing_Reference:inst14\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243389990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.646               0.000 Clock  " "    0.646               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243389990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.713               0.000 Pause  " "    0.713               0.000 Pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243389990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670243389990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670243389990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670243390006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.299 Clock  " "   -3.000             -49.299 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 Pause  " "   -3.000              -4.403 Pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.422             -36.094 Cont_proj:inst\|Contador_proj:inst\|sx1  " "   -2.422             -36.094 Cont_proj:inst\|Contador_proj:inst\|sx1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -33.672 Cont_proj:inst\|Contador_proj:inst\|sx8  " "   -1.403             -33.672 Cont_proj:inst\|Contador_proj:inst\|sx8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -25.254 Timing_Reference:inst14\|tmp  " "   -1.403             -25.254 Timing_Reference:inst14\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670243390006 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670243390006 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670243390006 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670243390006 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670243390022 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670243390537 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8  from: datac  to: combout " "Cell: inst8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670243390584 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1670243390584 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670243390584 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670243390599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.169 " "Worst-case setup slack is -4.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.169             -61.633 Clock  " "   -4.169             -61.633 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.402             -31.407 Cont_proj:inst\|Contador_proj:inst\|sx8  " "   -3.402             -31.407 Cont_proj:inst\|Contador_proj:inst\|sx8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.620             -41.903 Cont_proj:inst\|Contador_proj:inst\|sx1  " "   -2.620             -41.903 Cont_proj:inst\|Contador_proj:inst\|sx1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.402             -20.346 Timing_Reference:inst14\|tmp  " "   -1.402             -20.346 Timing_Reference:inst14\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.241              -0.241 Pause  " "   -0.241              -0.241 Pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670243390599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.329 " "Worst-case hold slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 Cont_proj:inst\|Contador_proj:inst\|sx1  " "    0.329               0.000 Cont_proj:inst\|Contador_proj:inst\|sx1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 Cont_proj:inst\|Contador_proj:inst\|sx8  " "    0.382               0.000 Cont_proj:inst\|Contador_proj:inst\|sx8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 Timing_Reference:inst14\|tmp  " "    0.384               0.000 Timing_Reference:inst14\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 Clock  " "    0.598               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 Pause  " "    0.641               0.000 Pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670243390599 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670243390615 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670243390615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.299 Clock  " "   -3.000             -49.299 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 Pause  " "   -3.000              -4.403 Pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333             -36.005 Cont_proj:inst\|Contador_proj:inst\|sx1  " "   -2.333             -36.005 Cont_proj:inst\|Contador_proj:inst\|sx1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -33.672 Cont_proj:inst\|Contador_proj:inst\|sx8  " "   -1.403             -33.672 Cont_proj:inst\|Contador_proj:inst\|sx8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -25.254 Timing_Reference:inst14\|tmp  " "   -1.403             -25.254 Timing_Reference:inst14\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670243390615 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670243390631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670243390631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670243390631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670243390631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.077 ns " "Worst Case Available Settling Time: 0.077 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670243390631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670243390631 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670243390631 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670243390631 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8  from: datac  to: combout " "Cell: inst8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670243390771 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1670243390771 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670243390771 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670243390771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.518 " "Worst-case setup slack is -1.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.518             -11.404 Clock  " "   -1.518             -11.404 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.295              -9.991 Cont_proj:inst\|Contador_proj:inst\|sx8  " "   -1.295              -9.991 Cont_proj:inst\|Contador_proj:inst\|sx8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.760              -7.661 Cont_proj:inst\|Contador_proj:inst\|sx1  " "   -0.760              -7.661 Cont_proj:inst\|Contador_proj:inst\|sx1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 Timing_Reference:inst14\|tmp  " "    0.163               0.000 Timing_Reference:inst14\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 Pause  " "    0.455               0.000 Pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670243390771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.059 " "Worst-case hold slack is 0.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 Cont_proj:inst\|Contador_proj:inst\|sx8  " "    0.059               0.000 Cont_proj:inst\|Contador_proj:inst\|sx8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 Cont_proj:inst\|Contador_proj:inst\|sx1  " "    0.156               0.000 Cont_proj:inst\|Contador_proj:inst\|sx1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 Timing_Reference:inst14\|tmp  " "    0.164               0.000 Timing_Reference:inst14\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 Clock  " "    0.250               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 Pause  " "    0.292               0.000 Pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670243390771 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670243390787 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670243390787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.122 Clock  " "   -3.000             -37.122 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.183 Pause  " "   -3.000              -4.183 Pause " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -25.000 Cont_proj:inst\|Contador_proj:inst\|sx1  " "   -1.000             -25.000 Cont_proj:inst\|Contador_proj:inst\|sx1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 Cont_proj:inst\|Contador_proj:inst\|sx8  " "   -1.000             -24.000 Cont_proj:inst\|Contador_proj:inst\|sx8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -18.000 Timing_Reference:inst14\|tmp  " "   -1.000             -18.000 Timing_Reference:inst14\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670243390787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670243390787 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670243390787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670243390787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670243390787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670243390787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.567 ns " "Worst Case Available Settling Time: 0.567 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670243390787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670243390787 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670243390787 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670243391537 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670243391537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670243391583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 09:29:51 2022 " "Processing ended: Mon Dec 05 09:29:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670243391583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670243391583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670243391583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670243391583 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1670243392521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670243392521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 09:29:52 2022 " "Processing started: Mon Dec 05 09:29:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670243392521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1670243392521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab7 -c Lab7 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1670243392521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1670243393156 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1670243393187 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab7.vo C:/Users/Avell/Desktop/Projetos_digitais/Lab7/simulation/modelsim/ simulation " "Generated file Lab7.vo in folder \"C:/Users/Avell/Desktop/Projetos_digitais/Lab7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1670243393297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670243393328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 09:29:53 2022 " "Processing ended: Mon Dec 05 09:29:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670243393328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670243393328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670243393328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1670243393328 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus Prime Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1670243393960 ""}
