{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 02:46:16 2017 " "Info: Processing started: Thu Apr 27 02:46:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/alu.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 alu_test " "Info: Found entity 2: alu_test" {  } { { "alu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/alu.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluControl " "Info: Found entity 1: aluControl" {  } { { "aluControl.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/aluControl.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 alu_c_test " "Info: Found entity 2: alu_c_test" {  } { { "aluControl.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/aluControl.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 control_test " "Info: Found entity 2: control_test" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 112 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 main_test " "Info: Found entity 2: main_test" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 116 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Info: Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/dataMemory.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mem_test " "Info: Found entity 2: mem_test" {  } { { "dataMemory.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/dataMemory.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file exmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEM " "Info: Found entity 1: EXMEM" {  } { { "EXMEM.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/EXMEM.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idex.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file idex.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDEX " "Info: Found entity 1: IDEX" {  } { { "IDEX.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/IDEX.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifid.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file ifid.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Info: Found entity 1: IFID" {  } { { "IFID.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/IFID.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 test " "Info: Found entity 2: test" {  } { { "IFID.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/IFID.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Info: Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/instructionMemory.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 instr_tst " "Info: Found entity 2: instr_tst" {  } { { "instructionMemory.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/instructionMemory.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memwb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memwb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWB " "Info: Found entity 1: MEMWB" {  } { { "MEMWB.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/MEMWB.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Info: Found entity 1: mux_32" {  } { { "mux_32.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/mux_32.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mux_32_tb " "Info: Found entity 2: mux_32_tb" {  } { { "mux_32.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/mux_32.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file mux_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5 " "Info: Found entity 1: mux_5" {  } { { "mux_5.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/mux_5.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mux_5_tb " "Info: Found entity 2: mux_5_tb" {  } { { "mux_5.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/mux_5.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Info: Found entity 1: registers" {  } { { "registers.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/registers.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 rg_test " "Info: Found entity 2: rg_test" {  } { { "registers.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/registers.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrc cpu.v(45) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(45): created implicit net for \"PCSrc\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_res_reg cpu.v(45) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(45): created implicit net for \"alu_res_reg\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regWrite cpu.v(71) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(71): created implicit net for \"regWrite\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_data_1 cpu.v(73) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(73): created implicit net for \"read_data_1\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_data_2 cpu.v(73) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(73): created implicit net for \"read_data_2\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "incremented_pc_reg2 cpu.v(77) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(77): created implicit net for \"incremented_pc_reg2\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_data_1_reg cpu.v(77) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(77): created implicit net for \"read_data_1_reg\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_data_2_reg cpu.v(77) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(77): created implicit net for \"read_data_2_reg\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rt_reg cpu.v(78) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(78): created implicit net for \"rt_reg\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_reg cpu.v(78) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(78): created implicit net for \"rd_reg\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shifted_sign_extend cpu.v(84) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(84): created implicit net for \"shifted_sign_extend\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_addr cpu.v(85) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(85): created implicit net for \"branch_addr\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_addr_reg cpu.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(96): created implicit net for \"branch_addr_reg\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zeroflag_reg cpu.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(96): created implicit net for \"zeroflag_reg\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_data cpu.v(97) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(97): created implicit net for \"write_data\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoReg_reg2 cpu.v(97) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(97): created implicit net for \"MemtoReg_reg2\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWrite_reg2 cpu.v(97) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(97): created implicit net for \"RegWrite_reg2\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_after_mux_reg cpu.v(98) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(98): created implicit net for \"rd_after_mux_reg\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemRead_reg2 cpu.v(98) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(98): created implicit net for \"MemRead_reg2\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWrite_reg2 cpu.v(98) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(98): created implicit net for \"MemWrite_reg2\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Branch_reg2 cpu.v(98) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(98): created implicit net for \"Branch_reg2\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_data cpu.v(104) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(104): created implicit net for \"read_data\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_res_reg2 cpu.v(109) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(109): created implicit net for \"alu_res_reg2\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_data_reg cpu.v(109) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(109): created implicit net for \"read_data_reg\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_after_mux_reg2 cpu.v(109) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(109): created implicit net for \"rd_after_mux_reg2\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoReg_reg3 cpu.v(110) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(110): created implicit net for \"MemtoReg_reg3\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWrite_reg3 cpu.v(110) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(110): created implicit net for \"RegWrite_reg3\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_reg cpu.v(5) " "Warning (10036): Verilog HDL or VHDL warning at cpu.v(5): object \"pc_reg\" assigned a value but never read" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu.v(84) " "Warning (10230): Verilog HDL assignment warning at cpu.v(84): truncated value with size 32 to match size of target (1)" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:mem " "Info: Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:mem\"" {  } { { "cpu.v" "mem" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.data_a 0 instructionMemory.v(7) " "Warning (10030): Net \"instruction_memory.data_a\" at instructionMemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/instructionMemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.waddr_a 0 instructionMemory.v(7) " "Warning (10030): Net \"instruction_memory.waddr_a\" at instructionMemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/instructionMemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.we_a 0 instructionMemory.v(7) " "Warning (10030): Net \"instruction_memory.we_a\" at instructionMemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/instructionMemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID IFID:pipe1 " "Info: Elaborating entity \"IFID\" for hierarchy \"IFID:pipe1\"" {  } { { "cpu.v" "pipe1" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32 mux_32:pcMux " "Info: Elaborating entity \"mux_32\" for hierarchy \"mux_32:pcMux\"" {  } { { "cpu.v" "pcMux" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_signals " "Info: Elaborating entity \"control\" for hierarchy \"control:control_signals\"" {  } { { "cpu.v" "control_signals" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control.v(54) " "Warning (10272): Verilog HDL Case Statement warning at control.v(54): case item expression covers a value already covered by a previous case item" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 54 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(19) " "Warning (10270): Verilog HDL Case Statement warning at control.v(19): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDest control.v(17) " "Warning (10240): Verilog HDL Always Construct warning at control.v(17): inferring latch(es) for variable \"RegDest\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch control.v(17) " "Warning (10240): Verilog HDL Always Construct warning at control.v(17): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead control.v(17) " "Warning (10240): Verilog HDL Always Construct warning at control.v(17): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg control.v(17) " "Warning (10240): Verilog HDL Always Construct warning at control.v(17): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite control.v(17) " "Warning (10240): Verilog HDL Always Construct warning at control.v(17): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc control.v(17) " "Warning (10240): Verilog HDL Always Construct warning at control.v(17): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite control.v(17) " "Warning (10240): Verilog HDL Always Construct warning at control.v(17): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp control.v(17) " "Warning (10240): Verilog HDL Always Construct warning at control.v(17): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] control.v(17) " "Info (10041): Inferred latch for \"ALUOp\[0\]\" at control.v(17)" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] control.v(17) " "Info (10041): Inferred latch for \"ALUOp\[1\]\" at control.v(17)" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] control.v(17) " "Info (10041): Inferred latch for \"ALUOp\[2\]\" at control.v(17)" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite control.v(17) " "Info (10041): Inferred latch for \"RegWrite\" at control.v(17)" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc control.v(17) " "Info (10041): Inferred latch for \"ALUSrc\" at control.v(17)" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite control.v(17) " "Info (10041): Inferred latch for \"MemWrite\" at control.v(17)" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg control.v(17) " "Info (10041): Inferred latch for \"MemtoReg\" at control.v(17)" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead control.v(17) " "Info (10041): Inferred latch for \"MemRead\" at control.v(17)" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch control.v(17) " "Info (10041): Inferred latch for \"Branch\" at control.v(17)" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDest control.v(17) " "Info (10041): Inferred latch for \"RegDest\" at control.v(17)" {  } { { "control.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/control.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:regs_unit " "Info: Elaborating entity \"registers\" for hierarchy \"registers:regs_unit\"" {  } { { "cpu.v" "regs_unit" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX IDEX:pipe2 " "Info: Elaborating entity \"IDEX\" for hierarchy \"IDEX:pipe2\"" {  } { { "cpu.v" "pipe2" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5 mux_5:rd_mux " "Info: Elaborating entity \"mux_5\" for hierarchy \"mux_5:rd_mux\"" {  } { { "cpu.v" "rd_mux" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluControl aluControl:alu_control_unit " "Info: Elaborating entity \"aluControl\" for hierarchy \"aluControl:alu_control_unit\"" {  } { { "cpu.v" "alu_control_unit" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "aluControl.v(10) " "Warning (10270): Verilog HDL Case Statement warning at aluControl.v(10): incomplete case statement has no default case item" {  } { { "aluControl.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/aluControl.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_control aluControl.v(10) " "Warning (10240): Verilog HDL Always Construct warning at aluControl.v(10): inferring latch(es) for variable \"alu_control\", which holds its previous value in one or more paths through the always construct" {  } { { "aluControl.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/aluControl.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[0\] aluControl.v(10) " "Info (10041): Inferred latch for \"alu_control\[0\]\" at aluControl.v(10)" {  } { { "aluControl.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/aluControl.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[1\] aluControl.v(10) " "Info (10041): Inferred latch for \"alu_control\[1\]\" at aluControl.v(10)" {  } { { "aluControl.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/aluControl.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[2\] aluControl.v(10) " "Info (10041): Inferred latch for \"alu_control\[2\]\" at aluControl.v(10)" {  } { { "aluControl.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/aluControl.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_unit " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:alu_unit\"" {  } { { "cpu.v" "alu_unit" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt alu.v(30) " "Warning (10235): Verilog HDL Always Construct warning at alu.v(30): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/alu.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt alu.v(31) " "Warning (10235): Verilog HDL Always Construct warning at alu.v(31): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/alu.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM EXMEM:pipe3 " "Info: Elaborating entity \"EXMEM\" for hierarchy \"EXMEM:pipe3\"" {  } { { "cpu.v" "pipe3" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:memo " "Info: Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:memo\"" {  } { { "cpu.v" "memo" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory dataMemory.v(13) " "Warning (10855): Verilog HDL warning at dataMemory.v(13): initial value for variable memory should be constant" {  } { { "dataMemory.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/dataMemory.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB MEMWB:pipe4 " "Info: Elaborating entity \"MEMWB\" for hierarchy \"MEMWB:pipe4\"" {  } { { "cpu.v" "pipe4" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "incremented_pc\[1\] " "Warning (12110): Net \"incremented_pc\[1\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "incremented_pc\[1\]" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "incremented_pc\[0\] " "Warning (12110): Net \"incremented_pc\[0\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "incremented_pc\[0\]" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "Warning: 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "cpu.v" "" { Text "C:/Users/Mohab/Documents/GitHub/MIPS-processor-CA/cpu.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Info: Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 02:46:17 2017 " "Info: Processing ended: Thu Apr 27 02:46:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
