# Chapter 1.4: System Interconnection

## ğŸ“‹ Chapter Overview

System interconnection refers to the methods and structures used to connect various components of a computer system. This chapter explores different interconnection topologies, modern bus standards, and techniques for efficient data transfer between system components.

---

## ğŸ¯ Learning Objectives

- Understand different interconnection topologies
- Explain point-to-point and multipoint connections
- Analyze modern interconnection standards
- Understand crossbar switches and networks
- Compare various system bus architectures

---

## 1. Interconnection Structures

### ğŸ“Œ Basic Interconnection Topologies

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                       INTERCONNECTION TOPOLOGIES                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                                  â”‚
â”‚   1. POINT-TO-POINT                    2. MULTIPOINT (BUS)                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”‚
â”‚   â”‚                        â”‚           â”‚                        â”‚              â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”     â”Œâ”€â”€â”€â”     â”‚           â”‚   â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•  â”‚              â”‚
â”‚   â”‚   â”‚ A â”‚â—„â”€â”€â”€â–ºâ”‚ B â”‚     â”‚           â”‚   â•‘    SHARED BUS   â•‘  â”‚              â”‚
â”‚   â”‚   â””â”€â”€â”€â”˜     â””â”€â”€â”€â”˜     â”‚           â”‚   â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•  â”‚              â”‚
â”‚   â”‚                        â”‚           â”‚    â”‚    â”‚    â”‚    â”‚   â”‚              â”‚
â”‚   â”‚   Dedicated link       â”‚           â”‚   â”Œâ”´â”  â”Œâ”´â”  â”Œâ”´â”  â”Œâ”´â”  â”‚              â”‚
â”‚   â”‚   between two devices  â”‚           â”‚   â”‚Aâ”‚  â”‚Bâ”‚  â”‚Câ”‚  â”‚Dâ”‚  â”‚              â”‚
â”‚   â”‚                        â”‚           â”‚   â””â”€â”˜  â””â”€â”˜  â””â”€â”˜  â””â”€â”˜  â”‚              â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â”‚
â”‚                                                                                  â”‚
â”‚   3. STAR                               4. RING                                 â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”‚
â”‚   â”‚        â”Œâ”€â”€â”€â”           â”‚           â”‚     â”Œâ”€â”€â”€â”â”€â”€â”€â”Œâ”€â”€â”€â”      â”‚              â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â–ºâ”‚Hubâ”‚â—„â”€â”€â”€â”      â”‚           â”‚     â”‚ A â”‚   â”‚ B â”‚      â”‚              â”‚
â”‚   â”‚   â”‚    â””â”€â”¬â”€â”˜    â”‚      â”‚           â”‚     â””â”€â”¬â”€â”˜   â””â”€â”¬â”€â”˜      â”‚              â”‚
â”‚   â”‚   â”‚      â”‚      â”‚      â”‚           â”‚       â”‚       â”‚        â”‚              â”‚
â”‚   â”‚  â”Œâ”´â”    â”Œâ”´â”    â”Œâ”´â”     â”‚           â”‚       â–¼       â–¼        â”‚              â”‚
â”‚   â”‚  â”‚Aâ”‚    â”‚Bâ”‚    â”‚Câ”‚     â”‚           â”‚     â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”      â”‚              â”‚
â”‚   â”‚  â””â”€â”˜    â””â”€â”˜    â””â”€â”˜     â”‚           â”‚     â”‚ D â”‚â”€â”€â”€â”‚ C â”‚      â”‚              â”‚
â”‚   â”‚                        â”‚           â”‚     â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜      â”‚              â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â”‚
â”‚                                                                                  â”‚
â”‚   5. MESH                               6. FULLY CONNECTED                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”â”€â”€â”€â”Œâ”€â”€â”€â”        â”‚           â”‚     â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”      â”‚              â”‚
â”‚   â”‚   â”‚ A â”‚   â”‚ B â”‚        â”‚           â”‚     â”‚ A â”‚â•² â•±â”‚ B â”‚      â”‚              â”‚
â”‚   â”‚   â””â”€â”¬â”€â”˜   â””â”€â”¬â”€â”˜        â”‚           â”‚     â””â”€â”¬â”€â”˜ â•³ â””â”€â”¬â”€â”˜      â”‚              â”‚
â”‚   â”‚     â”‚   X   â”‚          â”‚           â”‚       â”‚â•² â•± â•²â•± â”‚        â”‚              â”‚
â”‚   â”‚     â”‚       â”‚          â”‚           â”‚       â”‚ â•³   â•³ â”‚        â”‚              â”‚
â”‚   â”‚   â”Œâ”€â”´â”€â”   â”Œâ”€â”´â”€â”        â”‚           â”‚       â”‚â•± â•² â•±â•² â”‚        â”‚              â”‚
â”‚   â”‚   â”‚ C â”‚   â”‚ D â”‚        â”‚           â”‚     â”Œâ”€â”´â”€â”â•± â•²â”Œâ”€â”´â”€â”      â”‚              â”‚
â”‚   â”‚   â””â”€â”€â”€â”˜â”€â”€â”€â””â”€â”€â”€â”˜        â”‚           â”‚     â”‚ C â”‚   â”‚ D â”‚      â”‚              â”‚
â”‚   â”‚   (Partial mesh)       â”‚           â”‚     â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜      â”‚              â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â”‚
â”‚                                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Topology Comparison

| Topology | Connections (n nodes) | Bandwidth | Fault Tolerance | Cost | Use Case |
|----------|----------------------|-----------|-----------------|------|----------|
| **Point-to-Point** | 1 per pair | Highest | Low | Medium | Modern CPUs |
| **Bus** | 1 shared | Low | Low | Low | Legacy systems |
| **Star** | n | Medium | Medium | Medium | Networks |
| **Ring** | n | Medium | Medium | Low | Token ring |
| **Mesh** | Variable | High | High | High | Networks |
| **Fully Connected** | n(n-1)/2 | Highest | Highest | Highest | Small systems |

---

## 2. Point-to-Point Interconnection

### ğŸ“Œ Modern Point-to-Point Architecture

Modern systems have moved from shared buses to point-to-point connections for higher bandwidth.

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                 MODERN POINT-TO-POINT ARCHITECTURE                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                          PROCESSOR PACKAGE                               â”‚   â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                â”‚   â”‚
â”‚   â”‚   â”‚     CPU Core 0    â”‚â—„â•â•â•â•â•â•â•â•â•â•â•â–ºâ”‚     CPU Core 1    â”‚                â”‚   â”‚
â”‚   â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚    QPI/     â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚                â”‚   â”‚
â”‚   â”‚   â”‚   â”‚  L1 Cache â”‚   â”‚    UPI      â”‚   â”‚  L1 Cache â”‚   â”‚                â”‚   â”‚
â”‚   â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚             â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚                â”‚   â”‚
â”‚   â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚             â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚                â”‚   â”‚
â”‚   â”‚   â”‚   â”‚  L2 Cache â”‚   â”‚             â”‚   â”‚  L2 Cache â”‚   â”‚                â”‚   â”‚
â”‚   â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚             â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚                â”‚   â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜             â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                â”‚   â”‚
â”‚   â”‚             â”‚                                 â”‚                          â”‚   â”‚
â”‚   â”‚             â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                          â”‚   â”‚
â”‚   â”‚                           â”‚                                              â”‚   â”‚
â”‚   â”‚                   â”Œâ”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”                                      â”‚   â”‚
â”‚   â”‚                   â”‚   L3 Cache    â”‚                                      â”‚   â”‚
â”‚   â”‚                   â”‚   (Shared)    â”‚                                      â”‚   â”‚
â”‚   â”‚                   â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜                                      â”‚   â”‚
â”‚   â”‚                           â”‚                                              â”‚   â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                     â”‚   â”‚
â”‚   â”‚   â”‚                       â”‚                       â”‚                     â”‚   â”‚
â”‚   â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚                     â”‚   â”‚
â”‚   â”‚   â”‚   â”‚         INTEGRATED MEMORY             â”‚   â”‚                     â”‚   â”‚
â”‚   â”‚   â”‚   â”‚            CONTROLLER                 â”‚   â”‚                     â”‚   â”‚
â”‚   â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚                     â”‚   â”‚
â”‚   â”‚   â”‚                   â”‚                           â”‚                     â”‚   â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                     â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                           â”‚                                                      â”‚
â”‚           â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•                      â”‚
â”‚           â•‘          DDR4/DDR5 MEMORY BUS             â•‘                         â”‚
â”‚           â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•                      â”‚
â”‚                   â”‚               â”‚               â”‚                             â”‚
â”‚               â”Œâ”€â”€â”€â”´â”€â”€â”€â”       â”Œâ”€â”€â”€â”´â”€â”€â”€â”       â”Œâ”€â”€â”€â”´â”€â”€â”€â”                        â”‚
â”‚               â”‚ DIMM1 â”‚       â”‚ DIMM2 â”‚       â”‚ DIMM3 â”‚                        â”‚
â”‚               â””â”€â”€â”€â”€â”€â”€â”€â”˜       â””â”€â”€â”€â”€â”€â”€â”€â”˜       â””â”€â”€â”€â”€â”€â”€â”€â”˜                        â”‚
â”‚                                                                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                         PCH / CHIPSET                                    â”‚   â”‚
â”‚   â”‚   Connected via DMI (Direct Media Interface) - Point-to-Point           â”‚   â”‚
â”‚   â”‚                                                                          â”‚   â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚   â”‚
â”‚   â”‚   â”‚    USB      â”‚  â”‚    SATA     â”‚  â”‚   Audio     â”‚  â”‚   Network   â”‚    â”‚   â”‚
â”‚   â”‚   â”‚ Controller  â”‚  â”‚ Controller  â”‚  â”‚ Controller  â”‚  â”‚ Controller  â”‚    â”‚   â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Point-to-Point Technologies

| Technology | Bandwidth | Use | Description |
|------------|-----------|-----|-------------|
| **QPI** | 25.6 GB/s | CPU-CPU | Intel QuickPath Interconnect |
| **UPI** | 41.6 GB/s | CPU-CPU | Intel Ultra Path Interconnect |
| **Infinity Fabric** | 100+ GB/s | AMD CPUs | AMD interconnect |
| **DMI** | 3.9 GB/s | CPU-PCH | Direct Media Interface |
| **PCIe 4.0 x16** | 31.5 GB/s | GPU/NVMe | Peripheral connect |
| **PCIe 5.0 x16** | 63 GB/s | GPU/NVMe | Latest standard |

---

## 3. Crossbar Switch Interconnection

### ğŸ“Œ Concept

A crossbar switch provides simultaneous non-blocking connections between multiple sources and destinations.

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                         CROSSBAR SWITCH (4Ã—4)                                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                                  â”‚
â”‚               Memory Module 0   Module 1   Module 2   Module 3                  â”‚
â”‚                     â”‚             â”‚           â”‚           â”‚                      â”‚
â”‚                     â–¼             â–¼           â–¼           â–¼                      â”‚
â”‚                â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”                 â”‚
â”‚                â”‚                                               â”‚                 â”‚
â”‚   Processor 0 â”€â”¼â”€â”€â”€â”€â”€â—â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€                â”‚
â”‚                â”‚     â”‚                                         â”‚                 â”‚
â”‚   Processor 1 â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â—â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€                â”‚
â”‚                â”‚     â”‚             â”‚                           â”‚                 â”‚
â”‚   Processor 2 â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â—â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€                â”‚
â”‚                â”‚     â”‚             â”‚           â”‚               â”‚                 â”‚
â”‚   Processor 3 â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â—â”€â”€â”€â”¼â”€                â”‚
â”‚                â”‚     â”‚             â”‚           â”‚           â”‚   â”‚                 â”‚
â”‚                â””â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”˜                 â”‚
â”‚                      â”‚             â”‚           â”‚           â”‚                     â”‚
â”‚                      â–¼             â–¼           â–¼           â–¼                     â”‚
â”‚                                                                                  â”‚
â”‚   â— = Active crosspoint (connection established)                                â”‚
â”‚                                                                                  â”‚
â”‚   In this example:                                                              â”‚
â”‚   - P0 connected to M0                                                          â”‚
â”‚   - P1 connected to M1                                                          â”‚
â”‚   - P2 connected to M2                                                          â”‚
â”‚   - P3 connected to M3                                                          â”‚
â”‚   All four transfers happen SIMULTANEOUSLY!                                     â”‚
â”‚                                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Crosspoint Switch Detail

```
                    Column Line (to Memory j)
                           â”‚
                           â”‚
                    â”Œâ”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”
                    â”‚  Crosspoint â”‚
    Row Line â”€â”€â”€â”€â”€â”€â”€â”¤   Switch    â”‚
    (from CPU i)    â”‚             â”‚
                    â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
                           â”‚
                           â–¼
    
    Crosspoint States:
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚                                                   â”‚
    â”‚   OFF State:           ON State:                  â”‚
    â”‚                                                   â”‚
    â”‚       â”‚                    â”‚                      â”‚
    â”‚   â”€â”€â”€â”€â”¼â”€â”€â”€â”€            â”€â”€â”€â”€â—â”€â”€â”€â”€                  â”‚
    â”‚       â”‚                    â”‚                      â”‚
    â”‚                                                   â”‚
    â”‚   No connection        Path established           â”‚
    â”‚                                                   â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Crossbar Characteristics

| Aspect | Characteristic |
|--------|----------------|
| **Bandwidth** | Maximum (non-blocking) |
| **Crosspoints** | N Ã— M for N inputs, M outputs |
| **Latency** | Low (single hop) |
| **Cost** | High ($O(N^2)$ complexity) |
| **Scalability** | Poor for large N |
| **Simultaneous transfers** | Min(N, M) |

### Formula

For an $N \times M$ crossbar:
- **Number of crosspoints** = $N \times M$
- **Maximum simultaneous connections** = $\min(N, M)$

---

## 4. Multistage Interconnection Networks

### ğŸ“Œ Concept

Multistage networks reduce the number of switches compared to crossbars while maintaining good connectivity.

### Omega Network (Example: 8Ã—8)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                      OMEGA NETWORK (8 inputs, 8 outputs)                         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                                  â”‚
â”‚   Inputs        Stage 0        Stage 1        Stage 2        Outputs            â”‚
â”‚                                                                                  â”‚
â”‚     0 â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”Œâ”€â”€â”€â”€â”€â”â”€â”€â”¬â”€â”€â”€â”€â”€â”Œâ”€â”€â”€â”€â”€â”â”€â”€â”¬â”€â”€â”€â”€â”€â”Œâ”€â”€â”€â”€â”€â”â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€ 0               â”‚
â”‚              â””â”€â”€â”‚ 2Ã—2 â”‚â”€â”€â”˜     â”‚ 2Ã—2 â”‚â”€â”€â”˜     â”‚ 2Ã—2 â”‚â”€â”€â”˜                        â”‚
â”‚     1 â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”‚ SW  â”‚â”€â”€â”¬â”€â”€â”€â”€â”€â”‚ SW  â”‚â”€â”€â”¬â”€â”€â”€â”€â”€â”‚ SW  â”‚â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€ 1               â”‚
â”‚              â”‚  â””â”€â”€â”€â”€â”€â”˜  â”‚     â””â”€â”€â”€â”€â”€â”˜  â”‚     â””â”€â”€â”€â”€â”€â”˜  â”‚                        â”‚
â”‚              â”‚           â”‚              â”‚              â”‚                        â”‚
â”‚     2 â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”Œâ”€â”€â”€â”€â”€â”â”€â”€â”¼â”€â”€â”€â”€â”€â”Œâ”€â”€â”€â”€â”€â”â”€â”€â”¼â”€â”€â”€â”€â”€â”Œâ”€â”€â”€â”€â”€â”â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€ 2               â”‚
â”‚              â””â”€â”€â”‚ 2Ã—2 â”‚â”€â”€â”˜     â”‚ 2Ã—2 â”‚â”€â”€â”˜     â”‚ 2Ã—2 â”‚â”€â”€â”˜                        â”‚
â”‚     3 â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”‚ SW  â”‚â”€â”€â”¬â”€â”€â”€â”€â”€â”‚ SW  â”‚â”€â”€â”¬â”€â”€â”€â”€â”€â”‚ SW  â”‚â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€ 3               â”‚
â”‚              â”‚  â””â”€â”€â”€â”€â”€â”˜  â”‚     â””â”€â”€â”€â”€â”€â”˜  â”‚     â””â”€â”€â”€â”€â”€â”˜  â”‚                        â”‚
â”‚              â”‚           â”‚              â”‚              â”‚                        â”‚
â”‚     4 â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”Œâ”€â”€â”€â”€â”€â”â”€â”€â”¼â”€â”€â”€â”€â”€â”Œâ”€â”€â”€â”€â”€â”â”€â”€â”¼â”€â”€â”€â”€â”€â”Œâ”€â”€â”€â”€â”€â”â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€ 4               â”‚
â”‚              â””â”€â”€â”‚ 2Ã—2 â”‚â”€â”€â”˜     â”‚ 2Ã—2 â”‚â”€â”€â”˜     â”‚ 2Ã—2 â”‚â”€â”€â”˜                        â”‚
â”‚     5 â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”‚ SW  â”‚â”€â”€â”¬â”€â”€â”€â”€â”€â”‚ SW  â”‚â”€â”€â”¬â”€â”€â”€â”€â”€â”‚ SW  â”‚â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€ 5               â”‚
â”‚              â”‚  â””â”€â”€â”€â”€â”€â”˜  â”‚     â””â”€â”€â”€â”€â”€â”˜  â”‚     â””â”€â”€â”€â”€â”€â”˜  â”‚                        â”‚
â”‚              â”‚           â”‚              â”‚              â”‚                        â”‚
â”‚     6 â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”Œâ”€â”€â”€â”€â”€â”â”€â”€â”¼â”€â”€â”€â”€â”€â”Œâ”€â”€â”€â”€â”€â”â”€â”€â”¼â”€â”€â”€â”€â”€â”Œâ”€â”€â”€â”€â”€â”â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€ 6               â”‚
â”‚              â””â”€â”€â”‚ 2Ã—2 â”‚â”€â”€â”˜     â”‚ 2Ã—2 â”‚â”€â”€â”˜     â”‚ 2Ã—2 â”‚â”€â”€â”˜                        â”‚
â”‚     7 â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”‚ SW  â”‚â”€â”€â”¬â”€â”€â”€â”€â”€â”‚ SW  â”‚â”€â”€â”¬â”€â”€â”€â”€â”€â”‚ SW  â”‚â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€ 7               â”‚
â”‚                 â””â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”˜                           â”‚
â”‚                                                                                  â”‚
â”‚   Formula for NÃ—N Omega Network:                                                â”‚
â”‚   - Number of stages = logâ‚‚(N)                                                  â”‚
â”‚   - Switches per stage = N/2                                                    â”‚
â”‚   - Total switches = (N/2) Ã— logâ‚‚(N)                                           â”‚
â”‚                                                                                  â”‚
â”‚   For 8Ã—8: Stages = 3, Switches = 4 per stage, Total = 12 switches             â”‚
â”‚   Compare to 8Ã—8 Crossbar: 64 crosspoints!                                      â”‚
â”‚                                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 2Ã—2 Switch Element

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                     2Ã—2 SWITCH ELEMENT STATES                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   STRAIGHT (Pass-through)          EXCHANGE (Cross)                      â”‚
â”‚                                                                          â”‚
â”‚       A â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º A'              A â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º B'              â”‚
â”‚                                               â•²   â•±                      â”‚
â”‚                                                â•² â•±                       â”‚
â”‚                                                 â•³                        â”‚
â”‚                                                â•± â•²                       â”‚
â”‚       B â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º B'              B â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º A'              â”‚
â”‚                                                                          â”‚
â”‚                                                                          â”‚
â”‚   UPPER BROADCAST                  LOWER BROADCAST                       â”‚
â”‚                                                                          â”‚
â”‚       A â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º A'             A â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º A'              â”‚
â”‚             â”‚                                     â•²                      â”‚
â”‚             â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º B'                         â•²                     â”‚
â”‚                                                     â–¼                    â”‚
â”‚       B â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€(X)                 B â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º B'              â”‚
â”‚                                              â”‚                           â”‚
â”‚                                              â””â”€â”€â”€â–º A' (also)             â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Network Comparison

| Network Type | Switches (NÃ—N) | Blocking | Latency |
|--------------|----------------|----------|---------|
| **Crossbar** | $N^2$ | Non-blocking | O(1) |
| **Omega** | $(N/2) \log_2 N$ | Blocking | $O(\log N)$ |
| **Banyan** | $(N/2) \log_2 N$ | Blocking | $O(\log N)$ |
| **Clos** | More complex | Non-blocking | $O(\log N)$ |

---

## 5. Modern System Interconnect Architectures

### 5.1 Intel Platform Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    MODERN INTEL PLATFORM (Simplified)                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
â”‚   â”‚                           CPU PACKAGE                                  â”‚     â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”                    â”‚     â”‚
â”‚   â”‚   â”‚ Core 0  â”‚ â”‚ Core 1  â”‚ â”‚ Core 2  â”‚ â”‚ Core 3  â”‚                    â”‚     â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                    â”‚     â”‚
â”‚   â”‚        â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                         â”‚     â”‚
â”‚   â”‚               â”‚           â”‚           â”‚                               â”‚     â”‚
â”‚   â”‚         â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”                        â”‚     â”‚
â”‚   â”‚         â”‚         RING INTERCONNECT          â”‚                        â”‚     â”‚
â”‚   â”‚         â”‚    (On-die communication bus)      â”‚                        â”‚     â”‚
â”‚   â”‚         â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜                        â”‚     â”‚
â”‚   â”‚               â”‚           â”‚           â”‚                               â”‚     â”‚
â”‚   â”‚         â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”´â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”                        â”‚     â”‚
â”‚   â”‚         â”‚ L3 Cache  â”‚ â”‚  IMC  â”‚ â”‚    GPU    â”‚                        â”‚     â”‚
â”‚   â”‚         â”‚ (Shared)  â”‚ â”‚       â”‚ â”‚(Integrated)â”‚                        â”‚     â”‚
â”‚   â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”¬â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                        â”‚     â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚                               â”‚                                                  â”‚
â”‚               â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                 â”‚
â”‚               â”‚         DDR4 Memory           â”‚                                 â”‚
â”‚               â”‚    Channel 0     Channel 1    â”‚                                 â”‚
â”‚               â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                 â”‚
â”‚                                                                                  â”‚
â”‚   CPU â—„â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â–º CPU               â”‚
â”‚                           DMI 3.0                                               â”‚
â”‚                       (x4 PCIe lanes)                                           â”‚
â”‚                                                                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
â”‚   â”‚                            PCH (Chipset)                               â”‚     â”‚
â”‚   â”‚                                                                        â”‚     â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚     â”‚
â”‚   â”‚   â”‚              PCIe Root Complex                               â”‚     â”‚     â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚     â”‚
â”‚   â”‚       â”‚           â”‚           â”‚           â”‚           â”‚               â”‚     â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”´â”€â”€â”€â”   â”Œâ”€â”€â”€â”´â”€â”€â”€â”   â”Œâ”€â”€â”€â”´â”€â”€â”€â”   â”Œâ”€â”€â”€â”´â”€â”€â”€â”   â”Œâ”€â”€â”€â”´â”€â”€â”€â”         â”‚     â”‚
â”‚   â”‚   â”‚ USB   â”‚   â”‚ SATA  â”‚   â”‚  LAN  â”‚   â”‚ Audio â”‚   â”‚ PCIe  â”‚         â”‚     â”‚
â”‚   â”‚   â”‚ 3.2   â”‚   â”‚  6G   â”‚   â”‚  GbE  â”‚   â”‚  HD   â”‚   â”‚ Slots â”‚         â”‚     â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚     â”‚
â”‚   â”‚                                                                        â”‚     â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚                                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 5.2 AMD Platform Architecture (Ryzen)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    AMD RYZEN PLATFORM (Chiplet Design)                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
â”‚   â”‚                           CPU PACKAGE                                  â”‚     â”‚
â”‚   â”‚                                                                        â”‚     â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                â”‚     â”‚
â”‚   â”‚   â”‚    CCD (Chiplet)    â”‚     â”‚    CCD (Chiplet)    â”‚                â”‚     â”‚
â”‚   â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”   â”‚     â”‚   â”Œâ”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”   â”‚                â”‚     â”‚
â”‚   â”‚   â”‚   â”‚Core0â”‚ â”‚Core1â”‚   â”‚     â”‚   â”‚Core4â”‚ â”‚Core5â”‚   â”‚                â”‚     â”‚
â”‚   â”‚   â”‚   â””â”€â”€â”¬â”€â”€â”˜ â””â”€â”€â”¬â”€â”€â”˜   â”‚     â”‚   â””â”€â”€â”¬â”€â”€â”˜ â””â”€â”€â”¬â”€â”€â”˜   â”‚                â”‚     â”‚
â”‚   â”‚   â”‚   â”Œâ”€â”€â”´â”€â”€â” â”Œâ”€â”€â”´â”€â”€â”   â”‚     â”‚   â”Œâ”€â”€â”´â”€â”€â” â”Œâ”€â”€â”´â”€â”€â”   â”‚                â”‚     â”‚
â”‚   â”‚   â”‚   â”‚Core2â”‚ â”‚Core3â”‚   â”‚     â”‚   â”‚Core6â”‚ â”‚Core7â”‚   â”‚                â”‚     â”‚
â”‚   â”‚   â”‚   â””â”€â”€â”¬â”€â”€â”˜ â””â”€â”€â”¬â”€â”€â”˜   â”‚     â”‚   â””â”€â”€â”¬â”€â”€â”˜ â””â”€â”€â”¬â”€â”€â”˜   â”‚                â”‚     â”‚
â”‚   â”‚   â”‚      â””â”€â”€â”€â”¬â”€â”€â”€â”˜      â”‚     â”‚      â””â”€â”€â”€â”¬â”€â”€â”€â”˜      â”‚                â”‚     â”‚
â”‚   â”‚   â”‚      â”Œâ”€â”€â”€â”´â”€â”€â”€â”      â”‚     â”‚      â”Œâ”€â”€â”€â”´â”€â”€â”€â”      â”‚                â”‚     â”‚
â”‚   â”‚   â”‚      â”‚L3 Cacheâ”‚     â”‚     â”‚      â”‚L3 Cacheâ”‚     â”‚                â”‚     â”‚
â”‚   â”‚   â”‚      â””â”€â”€â”€â”¬â”€â”€â”€â”˜      â”‚     â”‚      â””â”€â”€â”€â”¬â”€â”€â”€â”˜      â”‚                â”‚     â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                â”‚     â”‚
â”‚   â”‚              â”‚                           â”‚                            â”‚     â”‚
â”‚   â”‚              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                            â”‚     â”‚
â”‚   â”‚                          â”‚                                            â”‚     â”‚
â”‚   â”‚              â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•                             â”‚     â”‚
â”‚   â”‚              â•‘  INFINITY FABRIC (IF)   â•‘                             â”‚     â”‚
â”‚   â”‚              â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•                             â”‚     â”‚
â”‚   â”‚                          â”‚                                            â”‚     â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                    â”‚     â”‚
â”‚   â”‚   â”‚              IOD (I/O Die)                   â”‚                    â”‚     â”‚
â”‚   â”‚   â”‚                                              â”‚                    â”‚     â”‚
â”‚   â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚                    â”‚     â”‚
â”‚   â”‚   â”‚   â”‚ Memory   â”‚  â”‚   PCIe   â”‚  â”‚   USB/   â”‚  â”‚                    â”‚     â”‚
â”‚   â”‚   â”‚   â”‚Controllerâ”‚  â”‚Controllerâ”‚  â”‚  SATA    â”‚  â”‚                    â”‚     â”‚
â”‚   â”‚   â”‚   â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜  â”‚                    â”‚     â”‚
â”‚   â”‚   â”‚        â”‚             â”‚             â”‚        â”‚                    â”‚     â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”˜                    â”‚     â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚                â”‚             â”‚             â”‚                                    â”‚
â”‚                â–¼             â–¼             â–¼                                    â”‚
â”‚           DDR4/DDR5     PCIe 4.0      Peripherals                              â”‚
â”‚                                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 6. Bus Standards and Protocols

### PCIe Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                         PCIe ARCHITECTURE LAYERS                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                    TRANSACTION LAYER                                     â”‚   â”‚
â”‚   â”‚   â€¢ Creates/Parses Transaction Layer Packets (TLPs)                     â”‚   â”‚
â”‚   â”‚   â€¢ Handles: Memory Read/Write, I/O Read/Write, Config, Messages        â”‚   â”‚
â”‚   â”‚   â€¢ Flow control, ordering rules                                         â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                   â”‚                                              â”‚
â”‚                                   â–¼                                              â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                      DATA LINK LAYER                                     â”‚   â”‚
â”‚   â”‚   â€¢ Adds sequence number and CRC (LCRC)                                 â”‚   â”‚
â”‚   â”‚   â€¢ Acknowledgement protocol (ACK/NAK)                                   â”‚   â”‚
â”‚   â”‚   â€¢ Error detection and retry                                            â”‚   â”‚
â”‚   â”‚   â€¢ Creates Data Link Layer Packets (DLLPs)                             â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                   â”‚                                              â”‚
â”‚                                   â–¼                                              â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                      PHYSICAL LAYER                                      â”‚   â”‚
â”‚   â”‚   â€¢ Encoding: 8b/10b (Gen1/2) or 128b/130b (Gen3+)                      â”‚   â”‚
â”‚   â”‚   â€¢ Serialization/Deserialization                                        â”‚   â”‚
â”‚   â”‚   â€¢ Link Training                                                        â”‚   â”‚
â”‚   â”‚   â€¢ Electrical signaling                                                 â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                   â”‚                                              â”‚
â”‚                                   â–¼                                              â”‚
â”‚   â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•  â”‚
â”‚   â•‘                    PHYSICAL MEDIUM (Lanes)                               â•‘  â”‚
â”‚   â•‘   Each lane: 2 differential pairs (TX+ TX-, RX+ RX-)                    â•‘  â”‚
â”‚   â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•  â”‚
â”‚                                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### PCIe Lane Configuration

```
                    PCIe LANE CONFIGURATIONS
    
    x1 Lane:      â•â•â•â•â•â•â•â–ºâ—„â•â•â•â•â•â•â•
                  TX pair  RX pair
                  
    x4 Lanes:     â•â•â•â•â•â•â•â–ºâ—„â•â•â•â•â•â•â• Lane 0
                  â•â•â•â•â•â•â•â–ºâ—„â•â•â•â•â•â•â• Lane 1
                  â•â•â•â•â•â•â•â–ºâ—„â•â•â•â•â•â•â• Lane 2
                  â•â•â•â•â•â•â•â–ºâ—„â•â•â•â•â•â•â• Lane 3
                  
    x16 Lanes:    â•â•â•â•â•â•â•â–ºâ—„â•â•â•â•â•â•â• Lane 0
                  â•â•â•â•â•â•â•â–ºâ—„â•â•â•â•â•â•â• Lane 1
                         ...
                  â•â•â•â•â•â•â•â–ºâ—„â•â•â•â•â•â•â• Lane 14
                  â•â•â•â•â•â•â•â–ºâ—„â•â•â•â•â•â•â• Lane 15
```

### PCIe Generations

| Generation | Encoding | Transfer Rate | x1 Bandwidth | x16 Bandwidth |
|------------|----------|---------------|--------------|---------------|
| PCIe 1.0 | 8b/10b | 2.5 GT/s | 250 MB/s | 4 GB/s |
| PCIe 2.0 | 8b/10b | 5 GT/s | 500 MB/s | 8 GB/s |
| PCIe 3.0 | 128b/130b | 8 GT/s | 985 MB/s | 15.75 GB/s |
| PCIe 4.0 | 128b/130b | 16 GT/s | 1.97 GB/s | 31.5 GB/s |
| PCIe 5.0 | 128b/130b | 32 GT/s | 3.94 GB/s | 63 GB/s |
| PCIe 6.0 | PAM4 | 64 GT/s | 7.88 GB/s | 126 GB/s |

---

## 7. Memory Interconnection

### DDR Memory Interface

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                        DDR MEMORY INTERFACE                                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”‚
â”‚   â”‚  Memory Controller â”‚                    â”‚    DIMM Module     â”‚              â”‚
â”‚   â”‚   (in CPU or MCH)  â”‚                    â”‚                    â”‚              â”‚
â”‚   â”‚                    â”‚                    â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚              â”‚
â”‚   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚    Command/       â”‚   â”‚   DRAM Chip  â”‚ â”‚              â”‚
â”‚   â”‚  â”‚  Command     â”‚  â”‚    Address        â”‚   â”‚      0       â”‚ â”‚              â”‚
â”‚   â”‚  â”‚  Generator   â”‚â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â–ºâ”‚              â”‚ â”‚              â”‚
â”‚   â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚                    â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚              â”‚
â”‚   â”‚                    â”‚                    â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚              â”‚
â”‚   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚    Data Bus       â”‚   â”‚   DRAM Chip  â”‚ â”‚              â”‚
â”‚   â”‚  â”‚  Data Path   â”‚â—„â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â–ºâ”‚      1       â”‚ â”‚              â”‚
â”‚   â”‚  â”‚  (64-bit)    â”‚  â”‚   (Bidirectional) â”‚   â”‚              â”‚ â”‚              â”‚
â”‚   â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚                    â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚              â”‚
â”‚   â”‚                    â”‚                    â”‚         ...        â”‚              â”‚
â”‚   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚    Clock          â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚              â”‚
â”‚   â”‚  â”‚  Clock       â”‚â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â–ºâ”‚   DRAM Chip  â”‚ â”‚              â”‚
â”‚   â”‚  â”‚  Generator   â”‚  â”‚  (Differential)   â”‚   â”‚      7       â”‚ â”‚              â”‚
â”‚   â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚                    â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚              â”‚
â”‚   â”‚                    â”‚                    â”‚                    â”‚              â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â”‚
â”‚                                                                                  â”‚
â”‚   Signals:                                                                       â”‚
â”‚   â€¢ CK/CK# : Differential clock                                                 â”‚
â”‚   â€¢ CKE    : Clock Enable                                                       â”‚
â”‚   â€¢ CS#    : Chip Select                                                        â”‚
â”‚   â€¢ RAS#   : Row Address Strobe                                                 â”‚
â”‚   â€¢ CAS#   : Column Address Strobe                                              â”‚
â”‚   â€¢ WE#    : Write Enable                                                       â”‚
â”‚   â€¢ BA[2:0]: Bank Address                                                       â”‚
â”‚   â€¢ A[16:0]: Address                                                            â”‚
â”‚   â€¢ DQ[63:0]: Data (bidirectional)                                             â”‚
â”‚   â€¢ DQS/DQS#: Data Strobe (differential)                                        â”‚
â”‚                                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Memory Channels

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    MULTI-CHANNEL MEMORY CONFIGURATION                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                                  â”‚
â”‚   SINGLE CHANNEL                  DUAL CHANNEL                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                               â”‚
â”‚   â”‚    CPU      â”‚                 â”‚    CPU      â”‚                               â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”   â”‚                 â”‚   â”Œâ”€â”€â”€â”€â”€â”   â”‚                               â”‚
â”‚   â”‚   â”‚ IMC â”‚   â”‚                 â”‚   â”‚ IMC â”‚   â”‚                               â”‚
â”‚   â”‚   â””â”€â”€â”¬â”€â”€â”˜   â”‚                 â”‚   â””â”€â”€â”¬â”€â”€â”˜   â”‚                               â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”˜                 â””â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”˜                               â”‚
â”‚          â”‚                           â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                   â”‚
â”‚          â–¼                           â–¼       â–¼                                   â”‚
â”‚     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”                  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”                           â”‚
â”‚     â”‚ DIMM A â”‚                  â”‚ DIMM A â”‚ â”‚ DIMM B â”‚                           â”‚
â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜                  â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜                           â”‚
â”‚                                  Channel 0  Channel 1                           â”‚
â”‚   BW: 64-bit                    BW: 128-bit (2Ã—64)                             â”‚
â”‚                                                                                  â”‚
â”‚                                                                                  â”‚
â”‚   QUAD CHANNEL                                                                   â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
â”‚   â”‚                            CPU                                       â”‚       â”‚
â”‚   â”‚                          â”Œâ”€â”€â”€â”€â”€â”                                     â”‚       â”‚
â”‚   â”‚                          â”‚ IMC â”‚                                     â”‚       â”‚
â”‚   â”‚                          â””â”€â”€â”¬â”€â”€â”˜                                     â”‚       â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
â”‚                         â”Œâ”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”                                        â”‚
â”‚                     â”Œâ”€â”€â”€â”´â”€â”€â”€â”   â”‚   â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                   â”‚
â”‚                     â–¼       â–¼   â”‚   â–¼       â–¼                                   â”‚
â”‚               â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”                       â”‚
â”‚               â”‚ DIMM A â”‚ â”‚ DIMM B â”‚ â”‚ DIMM C â”‚ â”‚ DIMM D â”‚                       â”‚
â”‚               â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜                       â”‚
â”‚                  Ch 0      Ch 1      Ch 2      Ch 3                             â”‚
â”‚               BW: 256-bit (4Ã—64)                                                â”‚
â”‚                                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Concept | Key Points |
|---------|------------|
| **Topologies** | Point-to-point (fast), Bus (shared), Ring, Mesh, Star |
| **Crossbar** | Non-blocking, NÂ² switches, expensive but fast |
| **Omega Network** | (N/2)logâ‚‚N switches, blocking, cheaper |
| **Modern CPU** | Ring bus (Intel), Infinity Fabric (AMD) |
| **PCIe** | Serial point-to-point, layered protocol |
| **Memory Channels** | Dual/Quad channel doubles/quadruples bandwidth |
| **QPI/UPI** | High-speed CPU-to-CPU interconnect |

---

## â“ Quick Revision Questions

1. **Q**: What is the main advantage of point-to-point interconnection over shared buses?
   
   **A**: Point-to-point provides dedicated bandwidth between devices, eliminating contention and allowing higher speeds. Each link operates independently without arbitration.

2. **Q**: Calculate the number of switches needed for a 16Ã—16 Omega network vs a crossbar.
   
   **A**: Omega: (16/2) Ã— logâ‚‚(16) = 8 Ã— 4 = 32 switches. Crossbar: 16 Ã— 16 = 256 crosspoints. Omega needs 8Ã— fewer switches.

3. **Q**: What is Infinity Fabric and where is it used?
   
   **A**: Infinity Fabric is AMD's high-bandwidth interconnect used in Ryzen/EPYC processors to connect CPU chiplets (CCDs) to the I/O die and to each other. It provides coherent communication with over 100 GB/s bandwidth.

4. **Q**: Explain the three layers of PCIe architecture.
   
   **A**: (1) Transaction Layer: Creates TLPs for memory/IO/config operations. (2) Data Link Layer: Adds sequence numbers, CRC, handles ACK/NAK. (3) Physical Layer: Encoding, serialization, electrical signaling.

5. **Q**: How does dual-channel memory improve performance?
   
   **A**: Dual-channel uses two 64-bit channels operating in parallel, effectively providing 128-bit data path. This doubles the theoretical memory bandwidth compared to single-channel configuration.

6. **Q**: What is the bandwidth of a PCIe 4.0 x16 slot?
   
   **A**: PCIe 4.0 x16 provides approximately 31.5 GB/s bidirectional bandwidth (16 lanes Ã— 16 GT/s Ã— 128/130 encoding efficiency).

---

## ğŸ§­ Navigation

| Previous | Up | Next |
|----------|-----|------|
| [Bus Structures](03-bus-structures.md) | [Unit 1 Home](README.md) | [Unit 2: Data Representation](../02-Data-Representation/README.md) |

---

[â† Previous Chapter](03-bus-structures.md) | [Course Home](../README.md) | [Next Unit â†’](../02-Data-Representation/README.md)
