

================================================================
== Vitis HLS Report for 'mp_mul_141_2_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:37:03 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       17|  0.100 us|  0.170 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        8|       15|         9|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1244|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     73|    -|
|Register         |        -|    -|    1178|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1178|   1413|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_403_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_333_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln130_191_fu_389_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_200_fu_375_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln130_fu_379_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln133_fu_453_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln144_fu_189_p2      |         +|   0|  0|  13|           4|           1|
    |tempReg_fu_524_p2        |         +|   0|  0|  71|          64|          64|
    |temp_84_fu_409_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_343_p2           |         +|   0|  0|  41|          34|          34|
    |u_fu_620_p2              |         +|   0|  0|  13|           4|           4|
    |v_196_fu_465_p2          |         +|   0|  0|  71|          64|          64|
    |v_fu_539_p2              |         +|   0|  0|  71|          64|          64|
    |sub_ln145_fu_204_p2      |         -|   0|  0|  11|           3|           3|
    |and_ln147_fu_592_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln144_fu_183_p2     |      icmp|   0|  0|  13|           4|           4|
    |or_ln105_fu_483_p2       |        or|   0|  0|  64|          64|          64|
    |or_ln147_25_fu_562_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln147_fu_602_p2       |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_61_fu_477_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_62_fu_489_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_471_p2      |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_37_fu_558_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_39_fu_597_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_50_fu_575_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_fu_554_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1244|        1144|        1143|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_44    |   9|          2|    4|          8|
    |j_fu_78                  |   9|          2|    4|          8|
    |t_out_o                  |  14|          3|    4|         12|
    |u_95_out_o               |  14|          3|   64|        192|
    |v_114_fu_74              |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  73|         16|  142|        352|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_762                      |  32|   0|   32|          0|
    |add_ln133_reg_772                      |  32|   0|   64|         32|
    |add_ln133_reg_772_pp0_iter7_reg        |  32|   0|   64|         32|
    |ah_reg_675                             |  32|   0|   32|          0|
    |al_reg_665                             |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |bh_reg_680                             |  32|   0|   32|          0|
    |bl_reg_670                             |  32|   0|   32|          0|
    |icmp_ln144_reg_651                     |   1|   0|    1|          0|
    |j_fu_78                                |   4|   0|    4|          0|
    |tempReg_reg_777                        |  64|   0|   64|          0|
    |tempReg_reg_777_pp0_iter7_reg          |  64|   0|   64|          0|
    |tmp_468_reg_730                        |  32|   0|   32|          0|
    |tmp_469_reg_751                        |   2|   0|    2|          0|
    |tmp_470_reg_735                        |  32|   0|   32|          0|
    |tmp_470_reg_735_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_471_reg_741                        |  32|   0|   32|          0|
    |tmp_471_reg_741_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_472_reg_746                        |  32|   0|   32|          0|
    |tmp_473_reg_767                        |   2|   0|    2|          0|
    |trunc_ln106_255_reg_714                |  32|   0|   32|          0|
    |trunc_ln106_256_reg_719                |  32|   0|   32|          0|
    |trunc_ln106_257_reg_724                |  32|   0|   32|          0|
    |trunc_ln106_257_reg_724_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_709                    |  32|   0|   32|          0|
    |trunc_ln125_reg_756                    |  32|   0|   32|          0|
    |trunc_ln125_reg_756_pp0_iter5_reg      |  32|   0|   32|          0|
    |u_95_out_load_reg_786                  |  64|   0|   64|          0|
    |v_114_fu_74                            |  64|   0|   64|          0|
    |v_reg_791                              |  64|   0|   64|          0|
    |icmp_ln144_reg_651                     |  64|  32|    1|          0|
    |tmp_472_reg_746                        |  64|  32|   32|          0|
    |trunc_ln106_reg_709                    |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1178|  96| 1115|         64|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_425_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_425_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_425_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_425_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_429_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_429_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_429_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_429_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_433_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_433_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_433_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_433_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_437_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_437_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_437_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_437_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.141.2_Pipeline_VITIS_LOOP_144_2|  return value|
|v_017               |   in|   64|     ap_none|                                   v_017|        scalar|
|zext_ln143          |   in|    4|     ap_none|                              zext_ln143|        scalar|
|indvars_iv31        |   in|    4|     ap_none|                            indvars_iv31|        scalar|
|b_address0          |  out|    3|   ap_memory|                                       b|         array|
|b_ce0               |  out|    1|   ap_memory|                                       b|         array|
|b_q0                |   in|   64|   ap_memory|                                       b|         array|
|b_address1          |  out|    3|   ap_memory|                                       b|         array|
|b_ce1               |  out|    1|   ap_memory|                                       b|         array|
|b_q1                |   in|   64|   ap_memory|                                       b|         array|
|empty               |   in|    3|     ap_none|                                   empty|        scalar|
|v_114_out           |  out|   64|      ap_vld|                               v_114_out|       pointer|
|v_114_out_ap_vld    |  out|    1|      ap_vld|                               v_114_out|       pointer|
|u_95_out_i          |   in|   64|     ap_ovld|                                u_95_out|       pointer|
|u_95_out_o          |  out|   64|     ap_ovld|                                u_95_out|       pointer|
|u_95_out_o_ap_vld   |  out|    1|     ap_ovld|                                u_95_out|       pointer|
|t_out_i             |   in|    4|     ap_ovld|                                   t_out|       pointer|
|t_out_o             |  out|    4|     ap_ovld|                                   t_out|       pointer|
|t_out_o_ap_vld      |  out|    1|     ap_ovld|                                   t_out|       pointer|
+--------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%v_114 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 12 'alloca' 'v_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 14 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvars_iv31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv31"   --->   Operation 15 'read' 'indvars_iv31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln143_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln143"   --->   Operation 16 'read' 'zext_ln143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v_017_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_017"   --->   Operation 17 'read' 'v_017_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln143_cast = zext i4 %zext_ln143_read"   --->   Operation 18 'zext' 'zext_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 19 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_017_read, i64 %v_114" [src/generic/fp_generic.c:140]   --->   Operation 20 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln143_cast, i64 %u_95_out" [src/generic/fp_generic.c:140]   --->   Operation 21 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 0, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 22 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_44 = load i4 %j" [src/generic/fp_generic.c:144]   --->   Operation 24 'load' 'j_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%icmp_ln144 = icmp_eq  i4 %j_44, i4 %indvars_iv31_read" [src/generic/fp_generic.c:144]   --->   Operation 25 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln144 = add i4 %j_44, i4 1" [src/generic/fp_generic.c:144]   --->   Operation 26 'add' 'add_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc.split, void %for.inc22.exitStub" [src/generic/fp_generic.c:144]   --->   Operation 27 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i4 %j_44" [src/generic/fp_generic.c:144]   --->   Operation 28 'trunc' 'trunc_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i3 %trunc_ln144" [src/generic/fp_generic.c:145]   --->   Operation 29 'zext' 'zext_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i64 %b, i32 0, i32 %zext_ln145" [src/generic/fp_generic.c:145]   --->   Operation 30 'getelementptr' 'b_addr_2' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%b_load = load i3 %b_addr_2" [src/generic/fp_generic.c:145]   --->   Operation 31 'load' 'b_load' <Predicate = (!icmp_ln144)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 32 [1/1] (1.65ns)   --->   "%sub_ln145 = sub i3 %tmp, i3 %trunc_ln144" [src/generic/fp_generic.c:145]   --->   Operation 32 'sub' 'sub_ln145' <Predicate = (!icmp_ln144)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln145_25 = zext i3 %sub_ln145" [src/generic/fp_generic.c:145]   --->   Operation 33 'zext' 'zext_ln145_25' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i32 0, i32 %zext_ln145_25" [src/generic/fp_generic.c:145]   --->   Operation 34 'getelementptr' 'b_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%b_load_2 = load i3 %b_addr" [src/generic/fp_generic.c:145]   --->   Operation 35 'load' 'b_load_2' <Predicate = (!icmp_ln144)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln144, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 36 'store' 'store_ln139' <Predicate = (!icmp_ln144)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 37 [1/2] ( I:2.32ns O:2.32ns )   --->   "%b_load = load i3 %b_addr_2" [src/generic/fp_generic.c:145]   --->   Operation 37 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%al = trunc i64 %b_load" [src/generic/fp_generic.c:145]   --->   Operation 38 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/2] ( I:2.32ns O:2.32ns )   --->   "%b_load_2 = load i3 %b_addr" [src/generic/fp_generic.c:145]   --->   Operation 39 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bl = trunc i64 %b_load_2" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:145]   --->   Operation 40 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 41 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load_2, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 42 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 43 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 44 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln105_171 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 45 'zext' 'zext_ln105_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 46 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_171, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 47 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 48 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_171, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 49 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 50 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 51 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_171, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 51 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 52 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 53 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln106_255 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 54 'trunc' 'trunc_ln106_255' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_171, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 55 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln106_256 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 56 'trunc' 'trunc_ln106_256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 57 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln106_257 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 58 'trunc' 'trunc_ln106_257' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_468 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 59 'partselect' 'tmp_468' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_470 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 60 'partselect' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_471 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 61 'partselect' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_472 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 62 'partselect' 'tmp_472' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_468" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 63 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_256" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 64 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln123_161 = zext i32 %trunc_ln106_255" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 65 'zext' 'zext_ln123_161' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_161" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 66 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln123_162 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 67 'zext' 'zext_ln123_162' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_162, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 68 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_469 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 69 'partselect' 'tmp_469' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 70 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln106_220 = zext i2 %tmp_469" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 71 'zext' 'zext_ln106_220' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln106_221 = zext i32 %tmp_470" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 72 'zext' 'zext_ln106_221' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln106_222 = zext i32 %tmp_471" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 73 'zext' 'zext_ln106_222' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_257" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 74 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_200 = add i32 %trunc_ln106_257, i32 %tmp_470" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 75 'add' 'add_ln130_200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_221" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 76 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln130_161 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 77 'zext' 'zext_ln130_161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln130_191 = add i33 %zext_ln106_222, i33 %zext_ln106_220" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 78 'add' 'add_ln130_191' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_191" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 79 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln130_162 = zext i33 %add_ln130_191" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 80 'zext' 'zext_ln130_162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130_200" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 81 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 82 [1/1] (2.59ns)   --->   "%temp_84 = add i34 %zext_ln130_162, i34 %zext_ln130_161" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 82 'add' 'temp_84' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_473 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_84, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 83 'partselect' 'tmp_473' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.04>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%v_114_load = load i64 %v_114" [src/generic/fp_generic.c:146]   --->   Operation 84 'load' 'v_114_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 85 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_472, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 86 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_473, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 87 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 88 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 89 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:146]   --->   Operation 90 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (3.52ns)   --->   "%v_196 = add i64 %or_ln, i64 %v_114_load" [src/generic/fp_generic.c:146]   --->   Operation 91 'add' 'v_196' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105 = xor i64 %v_196, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 92 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_61 = xor i64 %shl_ln, i64 %v_114_load" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 93 'xor' 'xor_ln105_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105 = or i64 %xor_ln105, i64 %xor_ln105_61" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 94 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_62 = xor i64 %or_ln105, i64 %v_196" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 95 'xor' 'xor_ln105_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_62, i32 63" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 96 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_172 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 97 'zext' 'zext_ln105_172' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:147]   --->   Operation 98 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln52 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_s, i32 %add_ln105" [src/generic/fp_generic.c:147]   --->   Operation 99 'bitconcatenate' 'or_ln52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln52, i64 %zext_ln105_172" [src/generic/fp_generic.c:147]   --->   Operation 100 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_196, i64 %v_114" [src/generic/fp_generic.c:140]   --->   Operation 101 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.10>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%u_95_out_load = load i64 %u_95_out" [src/generic/fp_generic.c:147]   --->   Operation 102 'load' 'u_95_out_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (3.52ns)   --->   "%v = add i64 %tempReg, i64 %u_95_out_load" [src/generic/fp_generic.c:147]   --->   Operation 103 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v, i64 %u_95_out" [src/generic/fp_generic.c:140]   --->   Operation 104 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%v_114_load_7 = load i64 %v_114"   --->   Operation 124 'load' 'v_114_load_7' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_114_out, i64 %v_114_load_7"   --->   Operation 125 'write' 'write_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 126 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 4.31>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%t_out_load = load i4 %t_out" [src/generic/fp_generic.c:148]   --->   Operation 105 'load' 't_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 106 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/generic/fp_generic.c:144]   --->   Operation 108 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_39)   --->   "%xor_ln147 = xor i64 %v, i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 109 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_39)   --->   "%xor_ln147_37 = xor i64 %tempReg, i64 %u_95_out_load" [src/generic/fp_generic.c:147]   --->   Operation 110 'xor' 'xor_ln147_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_39)   --->   "%or_ln147_25 = or i64 %xor_ln147, i64 %xor_ln147_37" [src/generic/fp_generic.c:147]   --->   Operation 111 'or' 'or_ln147_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:147]   --->   Operation 112 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_50 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:147]   --->   Operation 113 'xor' 'xor_ln147_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln147 = trunc i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 114 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln147_50, i63 %trunc_ln147" [src/generic/fp_generic.c:147]   --->   Operation 115 'bitconcatenate' 'xor_ln147_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln147 = and i64 %xor_ln147_s, i64 %add_ln133" [src/generic/fp_generic.c:147]   --->   Operation 116 'and' 'and_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln147_39 = xor i64 %or_ln147_25, i64 %v" [src/generic/fp_generic.c:147]   --->   Operation 117 'xor' 'xor_ln147_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln147 = or i64 %xor_ln147_39, i64 %and_ln147" [src/generic/fp_generic.c:147]   --->   Operation 118 'or' 'or_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln147, i32 63" [src/generic/fp_generic.c:148]   --->   Operation 119 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%zext_ln148 = zext i1 %tmp_154" [src/generic/fp_generic.c:148]   --->   Operation 120 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (1.73ns) (out node of the LUT)   --->   "%u = add i4 %zext_ln148, i4 %t_out_load" [src/generic/fp_generic.c:148]   --->   Operation 121 'add' 'u' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 122 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc" [src/generic/fp_generic.c:144]   --->   Operation 123 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_017]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_114_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_95_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_114                   (alloca           ) [ 0111111110]
j                       (alloca           ) [ 0100000000]
tmp                     (read             ) [ 0000000000]
indvars_iv31_read       (read             ) [ 0000000000]
zext_ln143_read         (read             ) [ 0000000000]
v_017_read              (read             ) [ 0000000000]
zext_ln143_cast         (zext             ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln0                  (br               ) [ 0000000000]
j_44                    (load             ) [ 0000000000]
icmp_ln144              (icmp             ) [ 0111111110]
add_ln144               (add              ) [ 0000000000]
br_ln144                (br               ) [ 0000000000]
trunc_ln144             (trunc            ) [ 0000000000]
zext_ln145              (zext             ) [ 0000000000]
b_addr_2                (getelementptr    ) [ 0110000000]
sub_ln145               (sub              ) [ 0000000000]
zext_ln145_25           (zext             ) [ 0000000000]
b_addr                  (getelementptr    ) [ 0110000000]
store_ln139             (store            ) [ 0000000000]
b_load                  (load             ) [ 0000000000]
al                      (trunc            ) [ 0101000000]
b_load_2                (load             ) [ 0000000000]
bl                      (trunc            ) [ 0101000000]
ah                      (partselect       ) [ 0101000000]
bh                      (partselect       ) [ 0101000000]
zext_ln105              (zext             ) [ 0100100000]
zext_ln110              (zext             ) [ 0100100000]
zext_ln105_171          (zext             ) [ 0100100000]
zext_ln112              (zext             ) [ 0100100000]
albl                    (mul              ) [ 0000000000]
trunc_ln106             (trunc            ) [ 0100011100]
albh                    (mul              ) [ 0000000000]
trunc_ln106_255         (trunc            ) [ 0100010000]
ahbl                    (mul              ) [ 0000000000]
trunc_ln106_256         (trunc            ) [ 0100010000]
ahbh                    (mul              ) [ 0000000000]
trunc_ln106_257         (trunc            ) [ 0100011000]
tmp_468                 (partselect       ) [ 0100010000]
tmp_470                 (partselect       ) [ 0100011000]
tmp_471                 (partselect       ) [ 0100011000]
tmp_472                 (partselect       ) [ 0100011100]
zext_ln106              (zext             ) [ 0000000000]
zext_ln123              (zext             ) [ 0000000000]
zext_ln123_161          (zext             ) [ 0000000000]
add_ln123               (add              ) [ 0000000000]
zext_ln123_162          (zext             ) [ 0000000000]
temp                    (add              ) [ 0000000000]
tmp_469                 (partselect       ) [ 0100001000]
trunc_ln125             (trunc            ) [ 0100001100]
zext_ln106_220          (zext             ) [ 0000000000]
zext_ln106_221          (zext             ) [ 0000000000]
zext_ln106_222          (zext             ) [ 0000000000]
zext_ln130              (zext             ) [ 0000000000]
add_ln130_200           (add              ) [ 0000000000]
add_ln130               (add              ) [ 0000000000]
zext_ln130_161          (zext             ) [ 0000000000]
add_ln130_191           (add              ) [ 0000000000]
trunc_ln130             (trunc            ) [ 0000000000]
zext_ln130_162          (zext             ) [ 0000000000]
add_ln105               (add              ) [ 0100000100]
temp_84                 (add              ) [ 0000000000]
tmp_473                 (partselect       ) [ 0100000100]
v_114_load              (load             ) [ 0000000000]
shl_ln                  (bitconcatenate   ) [ 0000000000]
and_ln                  (bitconcatenate   ) [ 0000000000]
and_ln133_s             (bitconcatenate   ) [ 0000000000]
zext_ln133              (zext             ) [ 0000000000]
add_ln133               (add              ) [ 0100000011]
or_ln                   (bitconcatenate   ) [ 0000000000]
v_196                   (add              ) [ 0000000000]
xor_ln105               (xor              ) [ 0000000000]
xor_ln105_61            (xor              ) [ 0000000000]
or_ln105                (or               ) [ 0000000000]
xor_ln105_62            (xor              ) [ 0000000000]
carry                   (bitselect        ) [ 0000000000]
zext_ln105_172          (zext             ) [ 0000000000]
tmp_s                   (partselect       ) [ 0000000000]
or_ln52                 (bitconcatenate   ) [ 0000000000]
tempReg                 (add              ) [ 0100000011]
store_ln140             (store            ) [ 0000000000]
u_95_out_load           (load             ) [ 0100000001]
v                       (add              ) [ 0100000001]
store_ln140             (store            ) [ 0000000000]
t_out_load              (load             ) [ 0000000000]
specpipeline_ln139      (specpipeline     ) [ 0000000000]
speclooptripcount_ln139 (speclooptripcount) [ 0000000000]
specloopname_ln144      (specloopname     ) [ 0000000000]
xor_ln147               (xor              ) [ 0000000000]
xor_ln147_37            (xor              ) [ 0000000000]
or_ln147_25             (or               ) [ 0000000000]
bit_sel                 (bitselect        ) [ 0000000000]
xor_ln147_50            (xor              ) [ 0000000000]
trunc_ln147             (trunc            ) [ 0000000000]
xor_ln147_s             (bitconcatenate   ) [ 0000000000]
and_ln147               (and              ) [ 0000000000]
xor_ln147_39            (xor              ) [ 0000000000]
or_ln147                (or               ) [ 0000000000]
tmp_154                 (bitselect        ) [ 0000000000]
zext_ln148              (zext             ) [ 0000000000]
u                       (add              ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln144                (br               ) [ 0000000000]
v_114_load_7            (load             ) [ 0000000000]
write_ln0               (write            ) [ 0000000000]
ret_ln0                 (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_017">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_017"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln143">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="indvars_iv31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv31"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v_114_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_114_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="u_95_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_95_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="t_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="v_114_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_114/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="j_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="3" slack="0"/>
<pin id="84" dir="0" index="1" bw="3" slack="0"/>
<pin id="85" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvars_iv31_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="4" slack="0"/>
<pin id="91" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv31_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln143_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln143_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="v_017_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_017_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln0_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="0" index="2" bw="64" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="113" class="1004" name="b_addr_2_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="3" slack="0"/>
<pin id="117" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="0"/>
<pin id="125" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="126" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="127" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="64" slack="0"/>
<pin id="128" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 b_load_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="b_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln143_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_cast/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln139_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln140_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln140_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln140_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="j_44_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_44/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln144_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="4" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln144_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trunc_ln144_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln145_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sub_ln145_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="3" slack="0"/>
<pin id="207" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln145/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln145_25_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_25/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln139_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="al_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="bl_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="ah_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="0" index="2" bw="7" slack="0"/>
<pin id="232" dir="0" index="3" bw="7" slack="0"/>
<pin id="233" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="bh_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="0" index="2" bw="7" slack="0"/>
<pin id="242" dir="0" index="3" bw="7" slack="0"/>
<pin id="243" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln105_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln110_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln105_171_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_171/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln112_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln106_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln106_255_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_255/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln106_256_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_256/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln106_257_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_257/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_468_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="0" index="2" bw="7" slack="0"/>
<pin id="288" dir="0" index="3" bw="7" slack="0"/>
<pin id="289" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_468/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_470_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="0" index="2" bw="7" slack="0"/>
<pin id="298" dir="0" index="3" bw="7" slack="0"/>
<pin id="299" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_470/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_471_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="0" index="2" bw="7" slack="0"/>
<pin id="308" dir="0" index="3" bw="7" slack="0"/>
<pin id="309" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_471/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_472_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="64" slack="0"/>
<pin id="317" dir="0" index="2" bw="7" slack="0"/>
<pin id="318" dir="0" index="3" bw="7" slack="0"/>
<pin id="319" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_472/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln106_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln123_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln123_161_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_161/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln123_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln123_162_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="33" slack="0"/>
<pin id="341" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_162/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="temp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="33" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_469_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="0"/>
<pin id="351" dir="0" index="1" bw="34" slack="0"/>
<pin id="352" dir="0" index="2" bw="7" slack="0"/>
<pin id="353" dir="0" index="3" bw="7" slack="0"/>
<pin id="354" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_469/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="trunc_ln125_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="34" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln106_220_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="1"/>
<pin id="365" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_220/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln106_221_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="2"/>
<pin id="368" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_221/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln106_222_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="2"/>
<pin id="371" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_222/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln130_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="2"/>
<pin id="374" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln130_200_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="2"/>
<pin id="377" dir="0" index="1" bw="32" slack="2"/>
<pin id="378" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_200/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln130_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln130_161_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="33" slack="0"/>
<pin id="387" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_161/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln130_191_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="2" slack="0"/>
<pin id="392" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_191/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="trunc_ln130_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="33" slack="0"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln130_162_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="33" slack="0"/>
<pin id="401" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_162/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln105_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="temp_84_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="33" slack="0"/>
<pin id="411" dir="0" index="1" bw="33" slack="0"/>
<pin id="412" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_84/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_473_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="0"/>
<pin id="417" dir="0" index="1" bw="34" slack="0"/>
<pin id="418" dir="0" index="2" bw="7" slack="0"/>
<pin id="419" dir="0" index="3" bw="7" slack="0"/>
<pin id="420" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_473/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="v_114_load_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="6"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_load/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="shl_ln_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="2"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="and_ln_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="3"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="and_ln133_s_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="34" slack="0"/>
<pin id="444" dir="0" index="1" bw="2" slack="1"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln133_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="34" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln133_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="34" slack="0"/>
<pin id="455" dir="0" index="1" bw="64" slack="0"/>
<pin id="456" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="or_ln_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="2"/>
<pin id="462" dir="0" index="2" bw="32" slack="3"/>
<pin id="463" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="v_196_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="0"/>
<pin id="467" dir="0" index="1" bw="64" slack="0"/>
<pin id="468" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_196/7 "/>
</bind>
</comp>

<comp id="471" class="1004" name="xor_ln105_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="0"/>
<pin id="473" dir="0" index="1" bw="64" slack="0"/>
<pin id="474" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="xor_ln105_61_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="0"/>
<pin id="479" dir="0" index="1" bw="64" slack="0"/>
<pin id="480" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_61/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="or_ln105_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="0"/>
<pin id="485" dir="0" index="1" bw="64" slack="0"/>
<pin id="486" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/7 "/>
</bind>
</comp>

<comp id="489" class="1004" name="xor_ln105_62_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="64" slack="0"/>
<pin id="491" dir="0" index="1" bw="64" slack="0"/>
<pin id="492" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_62/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="carry_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="64" slack="0"/>
<pin id="498" dir="0" index="2" bw="7" slack="0"/>
<pin id="499" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/7 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln105_172_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_172/7 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_s_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="0" index="1" bw="64" slack="0"/>
<pin id="510" dir="0" index="2" bw="7" slack="0"/>
<pin id="511" dir="0" index="3" bw="7" slack="0"/>
<pin id="512" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="or_ln52_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="0" index="2" bw="32" slack="1"/>
<pin id="521" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln52/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tempReg_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/7 "/>
</bind>
</comp>

<comp id="530" class="1004" name="store_ln140_store_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="0"/>
<pin id="532" dir="0" index="1" bw="64" slack="6"/>
<pin id="533" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="u_95_out_load_load_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="0"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_95_out_load/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="v_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="64" slack="1"/>
<pin id="541" dir="0" index="1" bw="64" slack="0"/>
<pin id="542" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="store_ln140_store_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="0"/>
<pin id="546" dir="0" index="1" bw="64" slack="0"/>
<pin id="547" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="t_out_load_load_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="0"/>
<pin id="552" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_out_load/9 "/>
</bind>
</comp>

<comp id="554" class="1004" name="xor_ln147_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="64" slack="1"/>
<pin id="556" dir="0" index="1" bw="64" slack="2"/>
<pin id="557" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/9 "/>
</bind>
</comp>

<comp id="558" class="1004" name="xor_ln147_37_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="2"/>
<pin id="560" dir="0" index="1" bw="64" slack="1"/>
<pin id="561" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_37/9 "/>
</bind>
</comp>

<comp id="562" class="1004" name="or_ln147_25_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="0"/>
<pin id="564" dir="0" index="1" bw="64" slack="0"/>
<pin id="565" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147_25/9 "/>
</bind>
</comp>

<comp id="568" class="1004" name="bit_sel_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="64" slack="2"/>
<pin id="571" dir="0" index="2" bw="7" slack="0"/>
<pin id="572" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="xor_ln147_50_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_50/9 "/>
</bind>
</comp>

<comp id="581" class="1004" name="trunc_ln147_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="2"/>
<pin id="583" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/9 "/>
</bind>
</comp>

<comp id="584" class="1004" name="xor_ln147_s_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="0" index="2" bw="63" slack="0"/>
<pin id="588" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln147_s/9 "/>
</bind>
</comp>

<comp id="592" class="1004" name="and_ln147_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="0"/>
<pin id="594" dir="0" index="1" bw="64" slack="2"/>
<pin id="595" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147/9 "/>
</bind>
</comp>

<comp id="597" class="1004" name="xor_ln147_39_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="0"/>
<pin id="599" dir="0" index="1" bw="64" slack="1"/>
<pin id="600" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_39/9 "/>
</bind>
</comp>

<comp id="602" class="1004" name="or_ln147_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="0"/>
<pin id="604" dir="0" index="1" bw="64" slack="0"/>
<pin id="605" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147/9 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_154_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="64" slack="0"/>
<pin id="611" dir="0" index="2" bw="7" slack="0"/>
<pin id="612" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_154/9 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln148_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/9 "/>
</bind>
</comp>

<comp id="620" class="1004" name="u_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="4" slack="0"/>
<pin id="623" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/9 "/>
</bind>
</comp>

<comp id="626" class="1004" name="store_ln140_store_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="0"/>
<pin id="628" dir="0" index="1" bw="4" slack="0"/>
<pin id="629" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="632" class="1004" name="v_114_load_7_load_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="7"/>
<pin id="634" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_load_7/8 "/>
</bind>
</comp>

<comp id="636" class="1005" name="v_114_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="0"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_114 "/>
</bind>
</comp>

<comp id="644" class="1005" name="j_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="4" slack="0"/>
<pin id="646" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="651" class="1005" name="icmp_ln144_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="7"/>
<pin id="653" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="655" class="1005" name="b_addr_2_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="3" slack="1"/>
<pin id="657" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="660" class="1005" name="b_addr_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="3" slack="1"/>
<pin id="662" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="665" class="1005" name="al_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="670" class="1005" name="bl_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="675" class="1005" name="ah_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="680" class="1005" name="bh_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="685" class="1005" name="zext_ln105_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="1"/>
<pin id="687" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="691" class="1005" name="zext_ln110_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="64" slack="1"/>
<pin id="693" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="697" class="1005" name="zext_ln105_171_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="1"/>
<pin id="699" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_171 "/>
</bind>
</comp>

<comp id="703" class="1005" name="zext_ln112_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="64" slack="1"/>
<pin id="705" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="709" class="1005" name="trunc_ln106_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="3"/>
<pin id="711" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="714" class="1005" name="trunc_ln106_255_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_255 "/>
</bind>
</comp>

<comp id="719" class="1005" name="trunc_ln106_256_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_256 "/>
</bind>
</comp>

<comp id="724" class="1005" name="trunc_ln106_257_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="2"/>
<pin id="726" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_257 "/>
</bind>
</comp>

<comp id="730" class="1005" name="tmp_468_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_468 "/>
</bind>
</comp>

<comp id="735" class="1005" name="tmp_470_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="2"/>
<pin id="737" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_470 "/>
</bind>
</comp>

<comp id="741" class="1005" name="tmp_471_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="2"/>
<pin id="743" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_471 "/>
</bind>
</comp>

<comp id="746" class="1005" name="tmp_472_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="3"/>
<pin id="748" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_472 "/>
</bind>
</comp>

<comp id="751" class="1005" name="tmp_469_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="2" slack="1"/>
<pin id="753" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_469 "/>
</bind>
</comp>

<comp id="756" class="1005" name="trunc_ln125_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="2"/>
<pin id="758" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="762" class="1005" name="add_ln105_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="767" class="1005" name="tmp_473_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="2" slack="1"/>
<pin id="769" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_473 "/>
</bind>
</comp>

<comp id="772" class="1005" name="add_ln133_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="64" slack="2"/>
<pin id="774" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="777" class="1005" name="tempReg_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="64" slack="1"/>
<pin id="779" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="786" class="1005" name="u_95_out_load_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="64" slack="1"/>
<pin id="788" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_95_out_load "/>
</bind>
</comp>

<comp id="791" class="1005" name="v_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="64" slack="1"/>
<pin id="793" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="72" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="129"><net_src comp="113" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="157"><net_src comp="94" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="100" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="154" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="88" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="180" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="180" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="208"><net_src comp="82" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="195" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="219"><net_src comp="189" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="120" pin="7"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="120" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="120" pin="7"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="244"><net_src comp="30" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="120" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="251"><net_src comp="248" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="261"><net_src comp="258" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="271"><net_src comp="138" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="142" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="146" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="150" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="30" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="138" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="34" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="300"><net_src comp="30" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="146" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="32" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="34" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="310"><net_src comp="30" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="142" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="32" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="34" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="320"><net_src comp="30" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="150" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="32" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="34" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="333" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="324" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="36" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="343" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="32" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="358"><net_src comp="38" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="362"><net_src comp="343" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="383"><net_src comp="372" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="366" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="369" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="363" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="389" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="395" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="375" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="399" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="385" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="36" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="409" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="32" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="38" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="433"><net_src comp="40" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="28" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="440"><net_src comp="40" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="28" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="42" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="28" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="452"><net_src comp="442" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="435" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="40" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="469"><net_src comp="459" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="425" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="428" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="428" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="425" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="471" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="477" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="465" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="44" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="489" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="34" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="506"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="513"><net_src comp="30" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="453" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="32" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="34" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="522"><net_src comp="40" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="507" pin="4"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="517" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="503" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="465" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="12" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="535" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="539" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="12" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="14" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="566"><net_src comp="554" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="558" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="573"><net_src comp="64" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="66" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="579"><net_src comp="568" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="68" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="589"><net_src comp="70" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="575" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="581" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="596"><net_src comp="584" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="562" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="597" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="592" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="44" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="602" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="34" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="619"><net_src comp="608" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="616" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="550" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="14" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="632" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="639"><net_src comp="74" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="642"><net_src comp="636" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="643"><net_src comp="636" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="647"><net_src comp="78" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="650"><net_src comp="644" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="654"><net_src comp="183" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="113" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="663"><net_src comp="130" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="668"><net_src comp="220" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="673"><net_src comp="224" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="678"><net_src comp="228" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="683"><net_src comp="238" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="688"><net_src comp="248" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="694"><net_src comp="253" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="700"><net_src comp="258" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="706"><net_src comp="263" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="712"><net_src comp="268" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="717"><net_src comp="272" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="722"><net_src comp="276" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="727"><net_src comp="280" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="733"><net_src comp="284" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="738"><net_src comp="294" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="744"><net_src comp="304" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="749"><net_src comp="314" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="754"><net_src comp="349" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="759"><net_src comp="359" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="765"><net_src comp="403" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="770"><net_src comp="415" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="775"><net_src comp="453" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="780"><net_src comp="524" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="783"><net_src comp="777" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="784"><net_src comp="777" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="785"><net_src comp="777" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="789"><net_src comp="535" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="794"><net_src comp="539" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="597" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: b | {}
	Port: v_114_out | {8 }
	Port: u_95_out | {1 8 }
	Port: t_out | {1 9 }
 - Input state : 
	Port: mp_mul.141.2_Pipeline_VITIS_LOOP_144_2 : v_017 | {1 }
	Port: mp_mul.141.2_Pipeline_VITIS_LOOP_144_2 : zext_ln143 | {1 }
	Port: mp_mul.141.2_Pipeline_VITIS_LOOP_144_2 : indvars_iv31 | {1 }
	Port: mp_mul.141.2_Pipeline_VITIS_LOOP_144_2 : b | {1 2 }
	Port: mp_mul.141.2_Pipeline_VITIS_LOOP_144_2 : empty | {1 }
	Port: mp_mul.141.2_Pipeline_VITIS_LOOP_144_2 : u_95_out | {8 }
	Port: mp_mul.141.2_Pipeline_VITIS_LOOP_144_2 : t_out | {9 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		j_44 : 1
		icmp_ln144 : 2
		add_ln144 : 2
		br_ln144 : 3
		trunc_ln144 : 2
		zext_ln145 : 3
		b_addr_2 : 4
		b_load : 5
		sub_ln145 : 3
		zext_ln145_25 : 4
		b_addr : 5
		b_load_2 : 6
		store_ln139 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_255 : 1
		trunc_ln106_256 : 1
		trunc_ln106_257 : 1
		tmp_468 : 1
		tmp_470 : 1
		tmp_471 : 1
		tmp_472 : 1
	State 5
		add_ln123 : 1
		zext_ln123_162 : 2
		temp : 3
		tmp_469 : 4
		trunc_ln125 : 4
	State 6
		add_ln130 : 1
		zext_ln130_161 : 2
		add_ln130_191 : 1
		trunc_ln130 : 2
		zext_ln130_162 : 2
		add_ln105 : 3
		temp_84 : 3
		tmp_473 : 4
	State 7
		zext_ln133 : 1
		add_ln133 : 2
		v_196 : 1
		xor_ln105 : 2
		xor_ln105_61 : 1
		or_ln105 : 2
		xor_ln105_62 : 2
		carry : 2
		zext_ln105_172 : 3
		tmp_s : 3
		or_ln52 : 4
		tempReg : 4
		store_ln140 : 2
	State 8
		v : 1
		store_ln140 : 2
		write_ln0 : 1
	State 9
		xor_ln147_50 : 1
		xor_ln147_s : 1
		and_ln147 : 2
		or_ln147 : 2
		tmp_154 : 2
		zext_ln148 : 3
		u : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_138          |    4    |   165   |    50   |
|    mul   |          grp_fu_142          |    4    |   165   |    50   |
|          |          grp_fu_146          |    4    |   165   |    50   |
|          |          grp_fu_150          |    4    |   165   |    50   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln144_fu_189       |    0    |    0    |    13   |
|          |       add_ln123_fu_333       |    0    |    0    |    39   |
|          |          temp_fu_343         |    0    |    0    |    40   |
|          |     add_ln130_200_fu_375     |    0    |    0    |    32   |
|          |       add_ln130_fu_379       |    0    |    0    |    39   |
|          |     add_ln130_191_fu_389     |    0    |    0    |    39   |
|    add   |       add_ln105_fu_403       |    0    |    0    |    32   |
|          |        temp_84_fu_409        |    0    |    0    |    40   |
|          |       add_ln133_fu_453       |    0    |    0    |    71   |
|          |         v_196_fu_465         |    0    |    0    |    71   |
|          |        tempReg_fu_524        |    0    |    0    |    71   |
|          |           v_fu_539           |    0    |    0    |    71   |
|          |           u_fu_620           |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln105_fu_471       |    0    |    0    |    64   |
|          |      xor_ln105_61_fu_477     |    0    |    0    |    64   |
|          |      xor_ln105_62_fu_489     |    0    |    0    |    64   |
|    xor   |       xor_ln147_fu_554       |    0    |    0    |    64   |
|          |      xor_ln147_37_fu_558     |    0    |    0    |    64   |
|          |      xor_ln147_50_fu_575     |    0    |    0    |    2    |
|          |      xor_ln147_39_fu_597     |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln105_fu_483       |    0    |    0    |    64   |
|    or    |      or_ln147_25_fu_562      |    0    |    0    |    64   |
|          |        or_ln147_fu_602       |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln147_fu_592       |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln144_fu_183      |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|    sub   |       sub_ln145_fu_204       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_read_fu_82        |    0    |    0    |    0    |
|   read   | indvars_iv31_read_read_fu_88 |    0    |    0    |    0    |
|          |  zext_ln143_read_read_fu_94  |    0    |    0    |    0    |
|          |    v_017_read_read_fu_100    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_106    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    zext_ln143_cast_fu_154    |    0    |    0    |    0    |
|          |       zext_ln145_fu_199      |    0    |    0    |    0    |
|          |     zext_ln145_25_fu_210     |    0    |    0    |    0    |
|          |       zext_ln105_fu_248      |    0    |    0    |    0    |
|          |       zext_ln110_fu_253      |    0    |    0    |    0    |
|          |     zext_ln105_171_fu_258    |    0    |    0    |    0    |
|          |       zext_ln112_fu_263      |    0    |    0    |    0    |
|          |       zext_ln106_fu_324      |    0    |    0    |    0    |
|          |       zext_ln123_fu_327      |    0    |    0    |    0    |
|   zext   |     zext_ln123_161_fu_330    |    0    |    0    |    0    |
|          |     zext_ln123_162_fu_339    |    0    |    0    |    0    |
|          |     zext_ln106_220_fu_363    |    0    |    0    |    0    |
|          |     zext_ln106_221_fu_366    |    0    |    0    |    0    |
|          |     zext_ln106_222_fu_369    |    0    |    0    |    0    |
|          |       zext_ln130_fu_372      |    0    |    0    |    0    |
|          |     zext_ln130_161_fu_385    |    0    |    0    |    0    |
|          |     zext_ln130_162_fu_399    |    0    |    0    |    0    |
|          |       zext_ln133_fu_449      |    0    |    0    |    0    |
|          |     zext_ln105_172_fu_503    |    0    |    0    |    0    |
|          |       zext_ln148_fu_616      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln144_fu_195      |    0    |    0    |    0    |
|          |           al_fu_220          |    0    |    0    |    0    |
|          |           bl_fu_224          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_268      |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_255_fu_272    |    0    |    0    |    0    |
|          |    trunc_ln106_256_fu_276    |    0    |    0    |    0    |
|          |    trunc_ln106_257_fu_280    |    0    |    0    |    0    |
|          |      trunc_ln125_fu_359      |    0    |    0    |    0    |
|          |      trunc_ln130_fu_395      |    0    |    0    |    0    |
|          |      trunc_ln147_fu_581      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |           ah_fu_228          |    0    |    0    |    0    |
|          |           bh_fu_238          |    0    |    0    |    0    |
|          |        tmp_468_fu_284        |    0    |    0    |    0    |
|          |        tmp_470_fu_294        |    0    |    0    |    0    |
|partselect|        tmp_471_fu_304        |    0    |    0    |    0    |
|          |        tmp_472_fu_314        |    0    |    0    |    0    |
|          |        tmp_469_fu_349        |    0    |    0    |    0    |
|          |        tmp_473_fu_415        |    0    |    0    |    0    |
|          |         tmp_s_fu_507         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         shl_ln_fu_428        |    0    |    0    |    0    |
|          |         and_ln_fu_435        |    0    |    0    |    0    |
|bitconcatenate|      and_ln133_s_fu_442      |    0    |    0    |    0    |
|          |         or_ln_fu_459         |    0    |    0    |    0    |
|          |        or_ln52_fu_517        |    0    |    0    |    0    |
|          |      xor_ln147_s_fu_584      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         carry_fu_495         |    0    |    0    |    0    |
| bitselect|        bit_sel_fu_568        |    0    |    0    |    0    |
|          |        tmp_154_fu_608        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    16   |   660   |   1437  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln105_reg_762   |   32   |
|   add_ln133_reg_772   |   64   |
|       ah_reg_675      |   32   |
|       al_reg_665      |   32   |
|    b_addr_2_reg_655   |    3   |
|     b_addr_reg_660    |    3   |
|       bh_reg_680      |   32   |
|       bl_reg_670      |   32   |
|   icmp_ln144_reg_651  |    1   |
|       j_reg_644       |    4   |
|    tempReg_reg_777    |   64   |
|    tmp_468_reg_730    |   32   |
|    tmp_469_reg_751    |    2   |
|    tmp_470_reg_735    |   32   |
|    tmp_471_reg_741    |   32   |
|    tmp_472_reg_746    |   32   |
|    tmp_473_reg_767    |    2   |
|trunc_ln106_255_reg_714|   32   |
|trunc_ln106_256_reg_719|   32   |
|trunc_ln106_257_reg_724|   32   |
|  trunc_ln106_reg_709  |   32   |
|  trunc_ln125_reg_756  |   32   |
| u_95_out_load_reg_786 |   64   |
|     v_114_reg_636     |   64   |
|       v_reg_791       |   64   |
| zext_ln105_171_reg_697|   64   |
|   zext_ln105_reg_685  |   64   |
|   zext_ln110_reg_691  |   64   |
|   zext_ln112_reg_703  |   64   |
+-----------------------+--------+
|         Total         |  1039  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_120 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_120 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|     grp_fu_138    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_138    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_142    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_142    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_146    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_146    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_150    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_150    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   518  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1437  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1039  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1699  |  1527  |
+-----------+--------+--------+--------+--------+
