<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › octeon › cvmx-wqe.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>cvmx-wqe.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/***********************license start***************</span>
<span class="cm"> * Author: Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * Contact: support@caviumnetworks.com</span>
<span class="cm"> * This file is part of the OCTEON SDK</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2008 Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * This file is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, Version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is distributed in the hope that it will be useful, but</span>
<span class="cm"> * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or</span>
<span class="cm"> * NONINFRINGEMENT.  See the GNU General Public License for more</span>
<span class="cm"> * details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this file; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA</span>
<span class="cm"> * or visit http://www.gnu.org/licenses/.</span>
<span class="cm"> *</span>
<span class="cm"> * This file may also be available under a different license from Cavium.</span>
<span class="cm"> * Contact Cavium Networks for more information</span>
<span class="cm"> ***********************license end**************************************/</span>

<span class="cm">/**</span>
<span class="cm"> *</span>
<span class="cm"> * This header file defines the work queue entry (wqe) data structure.</span>
<span class="cm"> * Since this is a commonly used structure that depends on structures</span>
<span class="cm"> * from several hardware blocks, those definitions have been placed</span>
<span class="cm"> * in this file to create a single point of definition of the wqe</span>
<span class="cm"> * format.</span>
<span class="cm"> * Data structures are still named according to the block that they</span>
<span class="cm"> * relate to.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __CVMX_WQE_H__</span>
<span class="cp">#define __CVMX_WQE_H__</span>

<span class="cp">#include &quot;cvmx-packet.h&quot;</span>


<span class="cp">#define OCT_TAG_TYPE_STRING(x)						\</span>
<span class="cp">	(((x) == CVMX_POW_TAG_TYPE_ORDERED) ?  &quot;ORDERED&quot; :		\</span>
<span class="cp">		(((x) == CVMX_POW_TAG_TYPE_ATOMIC) ?  &quot;ATOMIC&quot; :	\</span>
<span class="cp">			(((x) == CVMX_POW_TAG_TYPE_NULL) ?  &quot;NULL&quot; :	\</span>
<span class="cp">				&quot;NULL_NULL&quot;)))</span>

<span class="cm">/**</span>
<span class="cm"> * HW decode / err_code in work queue entry</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="k">union</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>

	<span class="cm">/* Use this struct if the hardware determines that the packet is IP */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="cm">/* HW sets this to the number of buffers used by this packet */</span>
		<span class="kt">uint64_t</span> <span class="n">bufs</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="cm">/* HW sets to the number of L2 bytes prior to the IP */</span>
		<span class="kt">uint64_t</span> <span class="n">ip_offset</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="cm">/* set to 1 if we found DSA/VLAN in the L2 */</span>
		<span class="kt">uint64_t</span> <span class="n">vlan_valid</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* Set to 1 if the DSA/VLAN tag is stacked */</span>
		<span class="kt">uint64_t</span> <span class="n">vlan_stacked</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">unassigned</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* HW sets to the DSA/VLAN CFI flag (valid when vlan_valid) */</span>
		<span class="kt">uint64_t</span> <span class="n">vlan_cfi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* HW sets to the DSA/VLAN_ID field (valid when vlan_valid) */</span>
		<span class="kt">uint64_t</span> <span class="n">vlan_id</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="cm">/* Ring Identifier (if PCIe). Requires PIP_GBL_CTL[RING_EN]=1 */</span>
		<span class="kt">uint64_t</span> <span class="n">pr</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">unassigned2</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="cm">/* the packet needs to be decompressed */</span>
		<span class="kt">uint64_t</span> <span class="n">dec_ipcomp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* the packet is either TCP or UDP */</span>
		<span class="kt">uint64_t</span> <span class="n">tcp_or_udp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* the packet needs to be decrypted (ESP or AH) */</span>
		<span class="kt">uint64_t</span> <span class="n">dec_ipsec</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* the packet is IPv6 */</span>
		<span class="kt">uint64_t</span> <span class="n">is_v6</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * (rcv_error, not_IP, IP_exc, is_frag, L4_error,</span>
<span class="cm">		 * software, etc.).</span>
<span class="cm">		 */</span>

		<span class="cm">/*</span>
<span class="cm">		 * reserved for software use, hardware will clear on</span>
<span class="cm">		 * packet creation.</span>
<span class="cm">		 */</span>
		<span class="kt">uint64_t</span> <span class="n">software</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* exceptional conditions below */</span>
		<span class="cm">/* the receive interface hardware detected an L4 error</span>
<span class="cm">		 * (only applies if !is_frag) (only applies if</span>
<span class="cm">		 * !rcv_error &amp;&amp; !not_IP &amp;&amp; !IP_exc &amp;&amp; !is_frag)</span>
<span class="cm">		 * failure indicated in err_code below, decode:</span>
<span class="cm">		 *</span>
<span class="cm">		 * - 1 = Malformed L4</span>
<span class="cm">		 * - 2 = L4 Checksum Error: the L4 checksum value is</span>
<span class="cm">		 * - 3 = UDP Length Error: The UDP length field would</span>
<span class="cm">		 *       make the UDP data longer than what remains in</span>
<span class="cm">		 *       the IP packet (as defined by the IP header</span>
<span class="cm">		 *       length field).</span>
<span class="cm">		 * - 4 = Bad L4 Port: either the source or destination</span>
<span class="cm">		 *       TCP/UDP port is 0.</span>
<span class="cm">		 * - 8 = TCP FIN Only: the packet is TCP and only the</span>
<span class="cm">		 *       FIN flag set.</span>
<span class="cm">		 * - 9 = TCP No Flags: the packet is TCP and no flags</span>
<span class="cm">		 *       are set.</span>
<span class="cm">		 * - 10 = TCP FIN RST: the packet is TCP and both FIN</span>
<span class="cm">		 *        and RST are set.</span>
<span class="cm">		 * - 11 = TCP SYN URG: the packet is TCP and both SYN</span>
<span class="cm">		 *        and URG are set.</span>
<span class="cm">		 * - 12 = TCP SYN RST: the packet is TCP and both SYN</span>
<span class="cm">		 *        and RST are set.</span>
<span class="cm">		 * - 13 = TCP SYN FIN: the packet is TCP and both SYN</span>
<span class="cm">		 *        and FIN are set.</span>
<span class="cm">		 */</span>
		<span class="kt">uint64_t</span> <span class="n">L4_error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* set if the packet is a fragment */</span>
		<span class="kt">uint64_t</span> <span class="n">is_frag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* the receive interface hardware detected an IP error</span>
<span class="cm">		 * / exception (only applies if !rcv_error &amp;&amp; !not_IP)</span>
<span class="cm">		 * failure indicated in err_code below, decode:</span>
<span class="cm">		 *</span>
<span class="cm">		 * - 1 = Not IP: the IP version field is neither 4 nor</span>
<span class="cm">		 *       6.</span>
<span class="cm">		 * - 2 = IPv4 Header Checksum Error: the IPv4 header</span>
<span class="cm">		 *       has a checksum violation.</span>
<span class="cm">		 * - 3 = IP Malformed Header: the packet is not long</span>
<span class="cm">		 *       enough to contain the IP header.</span>
<span class="cm">		 * - 4 = IP Malformed: the packet is not long enough</span>
<span class="cm">		 *	 to contain the bytes indicated by the IP</span>
<span class="cm">		 *	 header. Pad is allowed.</span>
<span class="cm">		 * - 5 = IP TTL Hop: the IPv4 TTL field or the IPv6</span>
<span class="cm">		 *       Hop Count field are zero.</span>
<span class="cm">		 * - 6 = IP Options</span>
<span class="cm">		 */</span>
		<span class="kt">uint64_t</span> <span class="n">IP_exc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * Set if the hardware determined that the packet is a</span>
<span class="cm">		 * broadcast.</span>
<span class="cm">		 */</span>
		<span class="kt">uint64_t</span> <span class="n">is_bcast</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * St if the hardware determined that the packet is a</span>
<span class="cm">		 * multi-cast.</span>
<span class="cm">		 */</span>
		<span class="kt">uint64_t</span> <span class="n">is_mcast</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * Set if the packet may not be IP (must be zero in</span>
<span class="cm">		 * this case).</span>
<span class="cm">		 */</span>
		<span class="kt">uint64_t</span> <span class="n">not_IP</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * The receive interface hardware detected a receive</span>
<span class="cm">		 * error (must be zero in this case).</span>
<span class="cm">		 */</span>
		<span class="kt">uint64_t</span> <span class="n">rcv_error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* lower err_code = first-level descriptor of the</span>
<span class="cm">		 * work */</span>
		<span class="cm">/* zero for packet submitted by hardware that isn&#39;t on</span>
<span class="cm">		 * the slow path */</span>
		<span class="cm">/* type is cvmx_pip_err_t */</span>
		<span class="kt">uint64_t</span> <span class="n">err_code</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>

	<span class="cm">/* use this to get at the 16 vlan bits */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">unused1</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">vlan</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">unused2</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">svlan</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * use this struct if the hardware could not determine that</span>
<span class="cm">	 * the packet is ip.</span>
<span class="cm">	 */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * HW sets this to the number of buffers used by this</span>
<span class="cm">		 * packet.</span>
<span class="cm">		 */</span>
		<span class="kt">uint64_t</span> <span class="n">bufs</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">unused</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="cm">/* set to 1 if we found DSA/VLAN in the L2 */</span>
		<span class="kt">uint64_t</span> <span class="n">vlan_valid</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* Set to 1 if the DSA/VLAN tag is stacked */</span>
		<span class="kt">uint64_t</span> <span class="n">vlan_stacked</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">unassigned</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * HW sets to the DSA/VLAN CFI flag (valid when</span>
<span class="cm">		 * vlan_valid)</span>
<span class="cm">		 */</span>
		<span class="kt">uint64_t</span> <span class="n">vlan_cfi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * HW sets to the DSA/VLAN_ID field (valid when</span>
<span class="cm">		 * vlan_valid).</span>
<span class="cm">		 */</span>
		<span class="kt">uint64_t</span> <span class="n">vlan_id</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * Ring Identifier (if PCIe). Requires</span>
<span class="cm">		 * PIP_GBL_CTL[RING_EN]=1</span>
<span class="cm">		 */</span>
		<span class="kt">uint64_t</span> <span class="n">pr</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">unassigned2</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * reserved for software use, hardware will clear on</span>
<span class="cm">		 * packet creation.</span>
<span class="cm">		 */</span>
		<span class="kt">uint64_t</span> <span class="n">software</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">unassigned3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * set if the hardware determined that the packet is</span>
<span class="cm">		 * rarp.</span>
<span class="cm">		 */</span>
		<span class="kt">uint64_t</span> <span class="n">is_rarp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * set if the hardware determined that the packet is</span>
<span class="cm">		 * arp</span>
<span class="cm">		 */</span>
		<span class="kt">uint64_t</span> <span class="n">is_arp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * set if the hardware determined that the packet is a</span>
<span class="cm">		 * broadcast.</span>
<span class="cm">		 */</span>
		<span class="kt">uint64_t</span> <span class="n">is_bcast</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * set if the hardware determined that the packet is a</span>
<span class="cm">		 * multi-cast</span>
<span class="cm">		 */</span>
		<span class="kt">uint64_t</span> <span class="n">is_mcast</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * set if the packet may not be IP (must be one in</span>
<span class="cm">		 * this case)</span>
<span class="cm">		 */</span>
		<span class="kt">uint64_t</span> <span class="n">not_IP</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* The receive interface hardware detected a receive</span>
<span class="cm">		 * error.  Failure indicated in err_code below,</span>
<span class="cm">		 * decode:</span>
<span class="cm">		 *</span>
<span class="cm">		 * - 1 = partial error: a packet was partially</span>
<span class="cm">		 *       received, but internal buffering / bandwidth</span>
<span class="cm">		 *       was not adequate to receive the entire</span>
<span class="cm">		 *       packet.</span>
<span class="cm">		 * - 2 = jabber error: the RGMII packet was too large</span>
<span class="cm">		 *       and is truncated.</span>
<span class="cm">		 * - 3 = overrun error: the RGMII packet is longer</span>
<span class="cm">		 *       than allowed and had an FCS error.</span>
<span class="cm">		 * - 4 = oversize error: the RGMII packet is longer</span>
<span class="cm">		 *       than allowed.</span>
<span class="cm">		 * - 5 = alignment error: the RGMII packet is not an</span>
<span class="cm">		 *       integer number of bytes</span>
<span class="cm">		 *       and had an FCS error (100M and 10M only).</span>
<span class="cm">		 * - 6 = fragment error: the RGMII packet is shorter</span>
<span class="cm">		 *       than allowed and had an FCS error.</span>
<span class="cm">		 * - 7 = GMX FCS error: the RGMII packet had an FCS</span>
<span class="cm">		 *       error.</span>
<span class="cm">		 * - 8 = undersize error: the RGMII packet is shorter</span>
<span class="cm">		 *       than allowed.</span>
<span class="cm">		 * - 9 = extend error: the RGMII packet had an extend</span>
<span class="cm">		 *       error.</span>
<span class="cm">		 * - 10 = length mismatch error: the RGMII packet had</span>
<span class="cm">		 *        a length that did not match the length field</span>
<span class="cm">		 *        in the L2 HDR.</span>
<span class="cm">		 * - 11 = RGMII RX error/SPI4 DIP4 Error: the RGMII</span>
<span class="cm">		 * 	  packet had one or more data reception errors</span>
<span class="cm">		 * 	  (RXERR) or the SPI4 packet had one or more</span>
<span class="cm">		 * 	  DIP4 errors.</span>
<span class="cm">		 * - 12 = RGMII skip error/SPI4 Abort Error: the RGMII</span>
<span class="cm">		 *        packet was not large enough to cover the</span>
<span class="cm">		 *        skipped bytes or the SPI4 packet was</span>
<span class="cm">		 *        terminated with an About EOPS.</span>
<span class="cm">		 * - 13 = RGMII nibble error/SPI4 Port NXA Error: the</span>
<span class="cm">		 *        RGMII packet had a studder error (data not</span>
<span class="cm">		 *        repeated - 10/100M only) or the SPI4 packet</span>
<span class="cm">		 *        was sent to an NXA.</span>
<span class="cm">		 * - 16 = FCS error: a SPI4.2 packet had an FCS error.</span>
<span class="cm">		 * - 17 = Skip error: a packet was not large enough to</span>
<span class="cm">		 *        cover the skipped bytes.</span>
<span class="cm">		 * - 18 = L2 header malformed: the packet is not long</span>
<span class="cm">		 *        enough to contain the L2.</span>
<span class="cm">		 */</span>

		<span class="kt">uint64_t</span> <span class="n">rcv_error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * lower err_code = first-level descriptor of the</span>
<span class="cm">		 * work</span>
<span class="cm">		 */</span>
		<span class="cm">/*</span>
<span class="cm">		 * zero for packet submitted by hardware that isn&#39;t on</span>
<span class="cm">		 * the slow path</span>
<span class="cm">		 */</span>
		<span class="cm">/* type is cvmx_pip_err_t (union, so can&#39;t use directly */</span>
		<span class="kt">uint64_t</span> <span class="n">err_code</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">snoip</span><span class="p">;</span>

<span class="p">}</span> <span class="n">cvmx_pip_wqe_word2</span><span class="p">;</span>

<span class="cm">/**</span>
<span class="cm"> * Work queue entry format</span>
<span class="cm"> *</span>
<span class="cm"> * must be 8-byte aligned</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>

    <span class="cm">/*****************************************************************</span>
<span class="cm">     * WORD 0</span>
<span class="cm">     *  HW WRITE: the following 64 bits are filled by HW when a packet arrives</span>
<span class="cm">     */</span>

    <span class="cm">/**</span>
<span class="cm">     * raw chksum result generated by the HW</span>
<span class="cm">     */</span>
	<span class="kt">uint16_t</span> <span class="n">hw_chksum</span><span class="p">;</span>
    <span class="cm">/**</span>
<span class="cm">     * Field unused by hardware - available for software</span>
<span class="cm">     */</span>
	<span class="kt">uint8_t</span> <span class="n">unused</span><span class="p">;</span>
    <span class="cm">/**</span>
<span class="cm">     * Next pointer used by hardware for list maintenance.</span>
<span class="cm">     * May be written/read by HW before the work queue</span>
<span class="cm">     *           entry is scheduled to a PP</span>
<span class="cm">     * (Only 36 bits used in Octeon 1)</span>
<span class="cm">     */</span>
	<span class="kt">uint64_t</span> <span class="n">next_ptr</span><span class="o">:</span><span class="mi">40</span><span class="p">;</span>

    <span class="cm">/*****************************************************************</span>
<span class="cm">     * WORD 1</span>
<span class="cm">     *  HW WRITE: the following 64 bits are filled by HW when a packet arrives</span>
<span class="cm">     */</span>

    <span class="cm">/**</span>
<span class="cm">     * HW sets to the total number of bytes in the packet</span>
<span class="cm">     */</span>
	<span class="kt">uint64_t</span> <span class="n">len</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
    <span class="cm">/**</span>
<span class="cm">     * HW sets this to input physical port</span>
<span class="cm">     */</span>
	<span class="kt">uint64_t</span> <span class="n">ipprt</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>

    <span class="cm">/**</span>
<span class="cm">     * HW sets this to what it thought the priority of the input packet was</span>
<span class="cm">     */</span>
	<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>

    <span class="cm">/**</span>
<span class="cm">     * the group that the work queue entry will be scheduled to</span>
<span class="cm">     */</span>
	<span class="kt">uint64_t</span> <span class="n">grp</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
    <span class="cm">/**</span>
<span class="cm">     * the type of the tag (ORDERED, ATOMIC, NULL)</span>
<span class="cm">     */</span>
	<span class="kt">uint64_t</span> <span class="n">tag_type</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
    <span class="cm">/**</span>
<span class="cm">     * the synchronization/ordering tag</span>
<span class="cm">     */</span>
	<span class="kt">uint64_t</span> <span class="n">tag</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>

    <span class="cm">/**</span>
<span class="cm">     * WORD 2 HW WRITE: the following 64-bits are filled in by</span>
<span class="cm">     *   hardware when a packet arrives This indicates a variety of</span>
<span class="cm">     *   status and error conditions.</span>
<span class="cm">     */</span>
	<span class="n">cvmx_pip_wqe_word2</span> <span class="n">word2</span><span class="p">;</span>

    <span class="cm">/**</span>
<span class="cm">     * Pointer to the first segment of the packet.</span>
<span class="cm">     */</span>
	<span class="k">union</span> <span class="n">cvmx_buf_ptr</span> <span class="n">packet_ptr</span><span class="p">;</span>

    <span class="cm">/**</span>
<span class="cm">     *   HW WRITE: octeon will fill in a programmable amount from the</span>
<span class="cm">     *             packet, up to (at most, but perhaps less) the amount</span>
<span class="cm">     *             needed to fill the work queue entry to 128 bytes</span>
<span class="cm">     *</span>
<span class="cm">     *   If the packet is recognized to be IP, the hardware starts</span>
<span class="cm">     *   (except that the IPv4 header is padded for appropriate</span>
<span class="cm">     *   alignment) writing here where the IP header starts.  If the</span>
<span class="cm">     *   packet is not recognized to be IP, the hardware starts</span>
<span class="cm">     *   writing the beginning of the packet here.</span>
<span class="cm">     */</span>
	<span class="kt">uint8_t</span> <span class="n">packet_data</span><span class="p">[</span><span class="mi">96</span><span class="p">];</span>

    <span class="cm">/**</span>
<span class="cm">     * If desired, SW can make the work Q entry any length. For the</span>
<span class="cm">     * purposes of discussion here, Assume 128B always, as this is all that</span>
<span class="cm">     * the hardware deals with.</span>
<span class="cm">     *</span>
<span class="cm">     */</span>

<span class="p">}</span> <span class="n">CVMX_CACHE_LINE_ALIGNED</span> <span class="n">cvmx_wqe_t</span><span class="p">;</span>

<span class="cp">#endif </span><span class="cm">/* __CVMX_WQE_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
