============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  02:26:40 pm
  Module:                 ripple_carry_adder_16bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-7 ps) Path Delay Check
     Startpoint: (F) A[0]
       Endpoint: (R) S[15]

                   Capture    Launch  
      Path Delay:+    2180         -  
      Drv Adjust:+       0         0  
         Arrival:=    2180            
                                      
   Required Time:=    2180            
       Data Path:-    2187            
           Slack:=      -7            

Exceptions/Constraints:
  max_delay             2180            constraints.sdc_line_1 

#----------------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  A[0]                                -       -     F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g2/X                                -       A->X  F     sky130_fd_sc_hd__clkbuf_1      1  5.6    62   325     325    (-,-) 
  F1A/g53/Y                           -       A->Y  R     sky130_fd_sc_hd__inv_2         2  8.2    47    65     390    (-,-) 
  F1A/g34__52/Y                       -       A->Y  F     sky130_fd_sc_hd__nor2_2        2 11.8    38    51     441    (-,-) 
  full_adder_loop[1].FA/g194__8428/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    54    56     498    (-,-) 
  full_adder_loop[1].FA/g192__6260/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    51     548    (-,-) 
  full_adder_loop[2].FA/g124__1705/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57     605    (-,-) 
  full_adder_loop[2].FA/g122__1617/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     655    (-,-) 
  full_adder_loop[3].FA/g124__5115/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     712    (-,-) 
  full_adder_loop[3].FA/g122__6131/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    40    50     762    (-,-) 
  full_adder_loop[4].FA/g124__2883/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57     819    (-,-) 
  full_adder_loop[4].FA/g122__9315/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     870    (-,-) 
  full_adder_loop[5].FA/g124__2398/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     926    (-,-) 
  full_adder_loop[5].FA/g122__6417/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     976    (-,-) 
  full_adder_loop[6].FA/g124__6783/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1033    (-,-) 
  full_adder_loop[6].FA/g122__8428/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1083    (-,-) 
  full_adder_loop[7].FA/g124__5122/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1140    (-,-) 
  full_adder_loop[7].FA/g122__1705/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1190    (-,-) 
  full_adder_loop[8].FA/g124__5115/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1246    (-,-) 
  full_adder_loop[8].FA/g122__1881/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1297    (-,-) 
  full_adder_loop[9].FA/g124__2883/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1353    (-,-) 
  full_adder_loop[9].FA/g122__9315/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1404    (-,-) 
  full_adder_loop[10].FA/g124__5477/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1460    (-,-) 
  full_adder_loop[10].FA/g122__7410/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1510    (-,-) 
  full_adder_loop[11].FA/g124__8428/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1567    (-,-) 
  full_adder_loop[11].FA/g122__6260/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1617    (-,-) 
  full_adder_loop[12].FA/g124__2802/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1674    (-,-) 
  full_adder_loop[12].FA/g122__3680/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1724    (-,-) 
  full_adder_loop[13].FA/g124__1881/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1780    (-,-) 
  full_adder_loop[13].FA/g122__7098/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       3 19.1    52    62    1842    (-,-) 
  full_adder_loop[14].FA/g125__9945/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    55    62    1904    (-,-) 
  full_adder_loop[14].FA/g123__6161/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       3 15.4    45    57    1961    (-,-) 
  full_adder_loop[15].FA/g11/Y        -       A->Y  R     sky130_fd_sc_hd__inv_2         1 10.1    54    64    2025    (-,-) 
  full_adder_loop[15].FA/g9/Y         -       A->Y  F     sky130_fd_sc_hd__nand2_4       1 17.7    49    60    2084    (-,-) 
  full_adder_loop[15].FA/g27/Y        -       A->Y  R     sky130_fd_sc_hd__nand2_8       1 51.3   109   102    2186    (-,-) 
  S[15]                               <<<     -     R     (port)                         -    -     -     0    2187    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

