// Seed: 2051437952
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    output id_3,
    output logic id_4,
    input logic id_5,
    input id_6
);
  assign id_2 = id_6 || (id_5 < 1);
  type_0 id_7 (
      .id_0(id_1),
      .id_1(1'b0),
      .id_2(id_2),
      .id_3(1'd0 << id_2)
  );
endmodule
