INFO: [HLS 200-10] Running '/home/swarnava/xillinx/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'swarnava' on host '01HW2125156' (Linux_x86_64 version 5.14.0-1051-oem) on Wed Nov 02 14:05:44 IST 2022
INFO: [HLS 200-10] On os Ubuntu 22.04.1 LTS
INFO: [HLS 200-10] In directory '/home/swarnava/Projects/Work/aiml/cvpr2023/code/CIFAR_VGG_FPGA/vgg_shiftadd_fp16'
Sourcing Tcl script '/home/swarnava/Projects/Work/aiml/cvpr2023/code/CIFAR_VGG_FPGA/vgg_shiftadd_fp16/vgg_sad_fp/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project vgg_sad_fp 
INFO: [HLS 200-10] Opening project '/home/swarnava/Projects/Work/aiml/cvpr2023/code/CIFAR_VGG_FPGA/vgg_shiftadd_fp16/vgg_sad_fp'.
INFO: [HLS 200-1510] Running: set_top cnn_forward 
INFO: [HLS 200-1510] Running: add_files conv.cpp 
INFO: [HLS 200-10] Adding design file 'conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb testbench.cpp 
INFO: [HLS 200-10] Adding test bench file 'testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/swarnava/Projects/Work/aiml/cvpr2023/code/CIFAR_VGG_FPGA/vgg_shiftadd_fp16/vgg_sad_fp/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7vx485tffg1157-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'conv.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'max_val' (conv.cpp:40:53)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 88.01 seconds. CPU system time: 4.23 seconds. Elapsed time: 91.12 seconds; current allocated memory: 128.191 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'ReLU2(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][128])' into 'cnn_forward(float const (*) [32][3], float*, float*, float*, float*)' (conv.cpp:761:0)
INFO: [HLS 214-178] Inlining function 'maxpool_2(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16][128], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8][128])' into 'cnn_forward(float const (*) [32][3], float*, float*, float*, float*)' (conv.cpp:761:0)
INFO: [HLS 214-178] Inlining function 'ReLU3(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8][256])' into 'cnn_forward(float const (*) [32][3], float*, float*, float*, float*)' (conv.cpp:761:0)
INFO: [HLS 214-178] Inlining function 'ReLU4(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8][256])' into 'cnn_forward(float const (*) [32][3], float*, float*, float*, float*)' (conv.cpp:761:0)
INFO: [HLS 214-178] Inlining function 'maxpool_3(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8][256], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][256])' into 'cnn_forward(float const (*) [32][3], float*, float*, float*, float*)' (conv.cpp:761:0)
INFO: [HLS 214-178] Inlining function 'ReLU5(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][512])' into 'cnn_forward(float const (*) [32][3], float*, float*, float*, float*)' (conv.cpp:761:0)
INFO: [HLS 214-178] Inlining function 'ReLU6(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][512])' into 'cnn_forward(float const (*) [32][3], float*, float*, float*, float*)' (conv.cpp:761:0)
INFO: [HLS 214-178] Inlining function 'maxpool_4(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4][512], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2][512])' into 'cnn_forward(float const (*) [32][3], float*, float*, float*, float*)' (conv.cpp:761:0)
INFO: [HLS 214-178] Inlining function 'ReLU7(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2][512])' into 'cnn_forward(float const (*) [32][3], float*, float*, float*, float*)' (conv.cpp:761:0)
INFO: [HLS 214-178] Inlining function 'ReLU8(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2][512])' into 'cnn_forward(float const (*) [32][3], float*, float*, float*, float*)' (conv.cpp:761:0)
INFO: [HLS 214-178] Inlining function 'maxpool_5(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2][512], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1][512])' into 'cnn_forward(float const (*) [32][3], float*, float*, float*, float*)' (conv.cpp:761:0)
INFO: [HLS 214-178] Inlining function 'fc1(float*, float*)' into 'cnn_forward(float const (*) [32][3], float*, float*, float*, float*)' (conv.cpp:761:0)
WARNING: [HLS 214-167] The program may have out of bound array access (conv.cpp:165:57)
WARNING: [HLS 214-167] The program may have out of bound array access (conv.cpp:170:36)
WARNING: [HLS 214-167] The program may have out of bound array access (conv.cpp:221:57)
WARNING: [HLS 214-167] The program may have out of bound array access (conv.cpp:226:36)
WARNING: [HLS 214-167] The program may have out of bound array access (conv.cpp:333:57)
WARNING: [HLS 214-167] The program may have out of bound array access (conv.cpp:338:36)
WARNING: [HLS 214-167] The program may have out of bound array access (conv.cpp:431:57)
WARNING: [HLS 214-167] The program may have out of bound array access (conv.cpp:481:57)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 15.55 seconds. CPU system time: 0.61 seconds. Elapsed time: 16.2 seconds; current allocated memory: 128.191 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 128.191 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 6.37 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.47 seconds; current allocated memory: 287.590 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/swarnava/xillinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1000: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 37.1 seconds. CPU system time: 0.22 seconds. Elapsed time: 37.33 seconds; current allocated memory: 739.750 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_452_4' (conv.cpp:452) in function 'conv2D_c8' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_464_5' (conv.cpp:464) in function 'conv2D_c8' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_480_11' (conv.cpp:468) in function 'conv2D_c8' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_403_4' (conv.cpp:403) in function 'conv2D_c7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_415_5' (conv.cpp:415) in function 'conv2D_c7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_430_11' (conv.cpp:418) in function 'conv2D_c7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_353_4' (conv.cpp:353) in function 'conv2D_c6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_366_5' (conv.cpp:366) in function 'conv2D_c6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_382_11' (conv.cpp:370) in function 'conv2D_c6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_303_4' (conv.cpp:303) in function 'conv2D_c5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_314_5' (conv.cpp:314) in function 'conv2D_c5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_11' (conv.cpp:318) in function 'conv2D_c5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_246_4' (conv.cpp:246) in function 'conv2D_c4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_259_5' (conv.cpp:259) in function 'conv2D_c4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_275_11' (conv.cpp:263) in function 'conv2D_c4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_4' (conv.cpp:190) in function 'conv2D_c3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_5' (conv.cpp:202) in function 'conv2D_c3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_218_11' (conv.cpp:206) in function 'conv2D_c3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_4' (conv.cpp:135) in function 'conv2D_c2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_148_5' (conv.cpp:148) in function 'conv2D_c2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_162_11' (conv.cpp:151) in function 'conv2D_c2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_3' (conv.cpp:516) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_665_3' (conv.cpp:665) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_529_3' (conv.cpp:529) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_542_3' (conv.cpp:542) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_692_3' (conv.cpp:692) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_555_3' (conv.cpp:555) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_568_3' (conv.cpp:568) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_714_1' (conv.cpp:714) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_582_3' (conv.cpp:582) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_596_3' (conv.cpp:596) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_740_1' in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_818_4' (conv.cpp:818) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_620_2' (conv.cpp:615) in function 'cnn_forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_829_5' (conv.cpp:829) in function 'cnn_forward' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_665_3' (conv.cpp:665) in function 'cnn_forward' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_692_3' (conv.cpp:692) in function 'cnn_forward' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_714_1' (conv.cpp:714) in function 'cnn_forward' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_667_4' (conv.cpp:667) in function 'cnn_forward' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_669_5' (conv.cpp:669) in function 'cnn_forward' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_694_4' (conv.cpp:694) in function 'cnn_forward' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_696_5' (conv.cpp:696) in function 'cnn_forward' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_720_4' (conv.cpp:720) in function 'cnn_forward' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_722_5' (conv.cpp:722) in function 'cnn_forward' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'local_pool_5.V' (conv.cpp:812) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_pool_5.V.0' (conv.cpp:812) in dimension 1 automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'N' in function 'conv2D_c8'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'N' in function 'conv2D_c7'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'P' in function 'conv2D_c5' (conv.cpp:338:36).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'P' in function 'conv2D_c3' (conv.cpp:226:36).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'P' in function 'conv2D_c2' (conv.cpp:170:36).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:452:31) in function 'conv2D_c8'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:464:28) in function 'conv2D_c8'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:468:8) in function 'conv2D_c8'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:403:31) in function 'conv2D_c7'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:415:28) in function 'conv2D_c7'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:418:8) in function 'conv2D_c7'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:353:31) in function 'conv2D_c6'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:366:28) in function 'conv2D_c6'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:370:8) in function 'conv2D_c6'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:303:30) in function 'conv2D_c5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:314:27) in function 'conv2D_c5'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:318:7) in function 'conv2D_c5'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:246:30) in function 'conv2D_c4'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:259:27) in function 'conv2D_c4'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:263:7) in function 'conv2D_c4'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:190:30) in function 'conv2D_c3'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:202:27) in function 'conv2D_c3'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:206:7) in function 'conv2D_c3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:135:30) in function 'conv2D_c2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:151:7) in function 'conv2D_c2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'cnn_forward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cpp:818:32) in function 'cnn_forward'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2D_c8' (conv.cpp:447:68)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2D_c7' (conv.cpp:399:68)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2D_c6' (conv.cpp:349:68)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 28.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 28.96 seconds; current allocated memory: 789.254 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_451_3' (conv.cpp:451:30) in function 'conv2D_c8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_450_2' (conv.cpp:450:29) in function 'conv2D_c8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_449_1' (conv.cpp:449:28) in function 'conv2D_c8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_478_10' (conv.cpp:468:8) in function 'conv2D_c8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_476_9' (conv.cpp:468:8) in function 'conv2D_c8'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_470_6' (conv.cpp:468:8) in function 'conv2D_c8' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_402_3' (conv.cpp:402:30) in function 'conv2D_c7'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_401_2' (conv.cpp:401:29) in function 'conv2D_c7'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_400_1' (conv.cpp:400:28) in function 'conv2D_c7'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_428_10' (conv.cpp:418:8) in function 'conv2D_c7'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_426_9' (conv.cpp:418:8) in function 'conv2D_c7'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_420_6' (conv.cpp:418:8) in function 'conv2D_c7' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_352_3' (conv.cpp:352:30) in function 'conv2D_c6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_351_2' (conv.cpp:351:29) in function 'conv2D_c6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_350_1' (conv.cpp:350:28) in function 'conv2D_c6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_380_10' (conv.cpp:370:8) in function 'conv2D_c6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_378_9' (conv.cpp:370:8) in function 'conv2D_c6'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_372_6' (conv.cpp:370:8) in function 'conv2D_c6' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_302_3' (conv.cpp:302:29) in function 'conv2D_c5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_301_2' (conv.cpp:301:28) in function 'conv2D_c5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_300_1' (conv.cpp:300:27) in function 'conv2D_c5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_10' (conv.cpp:318:7) in function 'conv2D_c5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_326_9' (conv.cpp:318:7) in function 'conv2D_c5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_324_8' (conv.cpp:318:7) in function 'conv2D_c5' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_322_7' (conv.cpp:318:7) in function 'conv2D_c5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_320_6' (conv.cpp:318:7) in function 'conv2D_c5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_245_3' (conv.cpp:245:29) in function 'conv2D_c4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_244_2' (conv.cpp:244:28) in function 'conv2D_c4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_243_1' (conv.cpp:243:27) in function 'conv2D_c4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_273_10' (conv.cpp:263:7) in function 'conv2D_c4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_271_9' (conv.cpp:263:7) in function 'conv2D_c4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_269_8' (conv.cpp:263:7) in function 'conv2D_c4' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_267_7' (conv.cpp:263:7) in function 'conv2D_c4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_265_6' (conv.cpp:263:7) in function 'conv2D_c4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_189_3' (conv.cpp:189:29) in function 'conv2D_c3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_2' (conv.cpp:188:28) in function 'conv2D_c3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_1' (conv.cpp:187:27) in function 'conv2D_c3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_216_10' (conv.cpp:206:7) in function 'conv2D_c3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_214_9' (conv.cpp:206:7) in function 'conv2D_c3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_212_8' (conv.cpp:206:7) in function 'conv2D_c3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_7' (conv.cpp:206:7) in function 'conv2D_c3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_208_6' (conv.cpp:206:7) in function 'conv2D_c3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_134_3' (conv.cpp:134:29) in function 'conv2D_c2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_133_2' (conv.cpp:133:28) in function 'conv2D_c2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_132_1' (conv.cpp:132:27) in function 'conv2D_c2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_160_10' (conv.cpp:151:7) in function 'conv2D_c2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_158_9' (conv.cpp:151:7) in function 'conv2D_c2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_156_8' (conv.cpp:151:7) in function 'conv2D_c2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_154_7' (conv.cpp:151:7) in function 'conv2D_c2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_152_6' (conv.cpp:151:7) in function 'conv2D_c2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_514_2' (conv.cpp:514:30) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_512_1' (conv.cpp:512:29) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_663_2' (conv.cpp:663:36) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_661_1' (conv.cpp:661:32) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_527_2' (conv.cpp:527:30) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_525_1' (conv.cpp:525:29) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_540_2' (conv.cpp:540:30) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_538_1' (conv.cpp:538:29) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_690_2' (conv.cpp:690:36) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_688_1' (conv.cpp:688:32) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_553_2' (conv.cpp:553:30) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_551_1' (conv.cpp:551:29) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_566_2' (conv.cpp:566:30) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_564_1' (conv.cpp:564:29) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_580_2' (conv.cpp:580:30) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_578_1' (conv.cpp:578:29) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_594_2' (conv.cpp:594:30) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_592_1' (conv.cpp:592:29) in function 'cnn_forward'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_617_1' (conv.cpp:615:10) in function 'cnn_forward'.
INFO: [HLS 200-472] Inferring partial write operation for 'P' (conv.cpp:488:36)
INFO: [HLS 200-472] Inferring partial write operation for 'P' (conv.cpp:437:36)
INFO: [HLS 200-472] Inferring partial write operation for 'P' (conv.cpp:389:36)
INFO: [HLS 200-472] Inferring partial write operation for 'P' (conv.cpp:338:36)
INFO: [HLS 200-472] Inferring partial write operation for 'P' (conv.cpp:283:36)
INFO: [HLS 200-472] Inferring partial write operation for 'P' (conv.cpp:226:36)
INFO: [HLS 200-472] Inferring partial write operation for 'P' (conv.cpp:170:36)
INFO: [HLS 200-472] Inferring partial write operation for 'MQ.V' (conv.cpp:453:21)
INFO: [HLS 200-472] Inferring partial write operation for 'MQ.V' (conv.cpp:404:21)
INFO: [HLS 200-472] Inferring partial write operation for 'MQ.V' (conv.cpp:354:21)
INFO: [HLS 200-472] Inferring partial write operation for 'MQ.V' (conv.cpp:304:20)
INFO: [HLS 200-472] Inferring partial write operation for 'MQ.V' (conv.cpp:247:20)
INFO: [HLS 200-472] Inferring partial write operation for 'MQ.V' (conv.cpp:191:20)
INFO: [HLS 200-472] Inferring partial write operation for 'MQ.V' (conv.cpp:136:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_conv_2.V' (conv.cpp:518:16)
INFO: [HLS 200-472] Inferring partial write operation for 'local_pool_2.V' (conv.cpp:675:36)
INFO: [HLS 200-472] Inferring partial write operation for 'local_conv_3.V' (conv.cpp:531:16)
INFO: [HLS 200-472] Inferring partial write operation for 'local_conv_4.V' (conv.cpp:544:16)
INFO: [HLS 200-472] Inferring partial write operation for 'local_pool_3.V' (conv.cpp:702:36)
INFO: [HLS 200-472] Inferring partial write operation for 'local_conv_5.V' (conv.cpp:557:16)
INFO: [HLS 200-472] Inferring partial write operation for 'local_conv_6.V' (conv.cpp:570:16)
INFO: [HLS 200-472] Inferring partial write operation for 'local_pool_4.V' (conv.cpp:728:36)
INFO: [HLS 200-472] Inferring partial write operation for 'local_conv_7.V' (conv.cpp:584:16)
INFO: [HLS 200-472] Inferring partial write operation for 'local_conv_8.V' (conv.cpp:598:16)
INFO: [HLS 200-472] Inferring partial write operation for 'local_pool_5.V[0][0]' (conv.cpp:750:14)
INFO: [HLS 200-472] Inferring partial write operation for 'local_fc_1' (conv.cpp:820:23)
INFO: [HLS 200-472] Inferring partial write operation for 'local_fc_2' (conv.cpp:625:8)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.47 seconds. CPU system time: 0.1 seconds. Elapsed time: 9.58 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn_forward' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c2_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_134_3_VITIS_LOOP_135_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_1_VITIS_LOOP_134_3_VITIS_LOOP_135_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_132_1_VITIS_LOOP_134_3_VITIS_LOOP_135_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c2_Pipeline_VITIS_LOOP_158_9_VITIS_LOOP_160_10_VITIS_LOOP_162_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_9_VITIS_LOOP_160_10_VITIS_LOOP_162_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_158_9_VITIS_LOOP_160_10_VITIS_LOOP_162_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'P'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_512_1_VITIS_LOOP_514_2_VITIS_LOOP_516_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_conv_2_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_512_1_VITIS_LOOP_514_2_VITIS_LOOP_516_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_512_1_VITIS_LOOP_514_2_VITIS_LOOP_516_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2_VITIS_LOOP_665_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_conv_2_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_661_1_VITIS_LOOP_663_2_VITIS_LOOP_665_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_661_1_VITIS_LOOP_663_2_VITIS_LOOP_665_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c3_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_189_3_VITIS_LOOP_190_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1_VITIS_LOOP_189_3_VITIS_LOOP_190_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_187_1_VITIS_LOOP_189_3_VITIS_LOOP_190_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c3_Pipeline_VITIS_LOOP_214_9_VITIS_LOOP_216_10_VITIS_LOOP_218_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_214_9_VITIS_LOOP_216_10_VITIS_LOOP_218_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_214_9_VITIS_LOOP_216_10_VITIS_LOOP_218_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_527_2_VITIS_LOOP_529_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_525_1_VITIS_LOOP_527_2_VITIS_LOOP_529_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_525_1_VITIS_LOOP_527_2_VITIS_LOOP_529_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c4_Pipeline_VITIS_LOOP_243_1_VITIS_LOOP_245_3_VITIS_LOOP_246_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_243_1_VITIS_LOOP_245_3_VITIS_LOOP_246_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_243_1_VITIS_LOOP_245_3_VITIS_LOOP_246_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c4_Pipeline_VITIS_LOOP_271_9_VITIS_LOOP_273_10_VITIS_LOOP_275_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_9_VITIS_LOOP_273_10_VITIS_LOOP_275_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_271_9_VITIS_LOOP_273_10_VITIS_LOOP_275_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'P'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_538_1_VITIS_LOOP_540_2_VITIS_LOOP_542_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_conv_4_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_538_1_VITIS_LOOP_540_2_VITIS_LOOP_542_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_538_1_VITIS_LOOP_540_2_VITIS_LOOP_542_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_690_2_VITIS_LOOP_692_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_conv_4_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_688_1_VITIS_LOOP_690_2_VITIS_LOOP_692_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_688_1_VITIS_LOOP_690_2_VITIS_LOOP_692_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c5_Pipeline_VITIS_LOOP_300_1_VITIS_LOOP_302_3_VITIS_LOOP_303_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_300_1_VITIS_LOOP_302_3_VITIS_LOOP_303_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_300_1_VITIS_LOOP_302_3_VITIS_LOOP_303_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c5_Pipeline_VITIS_LOOP_326_9_VITIS_LOOP_328_10_VITIS_LOOP_330_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_326_9_VITIS_LOOP_328_10_VITIS_LOOP_330_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_326_9_VITIS_LOOP_328_10_VITIS_LOOP_330_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_551_1_VITIS_LOOP_553_2_VITIS_LOOP_555_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_551_1_VITIS_LOOP_553_2_VITIS_LOOP_555_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_551_1_VITIS_LOOP_553_2_VITIS_LOOP_555_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c6_Pipeline_VITIS_LOOP_350_1_VITIS_LOOP_352_3_VITIS_LOOP_353_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_350_1_VITIS_LOOP_352_3_VITIS_LOOP_353_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_350_1_VITIS_LOOP_352_3_VITIS_LOOP_353_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c6_Pipeline_VITIS_LOOP_378_9_VITIS_LOOP_380_10_VITIS_LOOP_382_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_378_9_VITIS_LOOP_380_10_VITIS_LOOP_382_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_378_9_VITIS_LOOP_380_10_VITIS_LOOP_382_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'P'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_564_1_VITIS_LOOP_566_2_VITIS_LOOP_568_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_conv_6_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_564_1_VITIS_LOOP_566_2_VITIS_LOOP_568_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_564_1_VITIS_LOOP_566_2_VITIS_LOOP_568_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_714_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_conv_6_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_714_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_714_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c7_Pipeline_VITIS_LOOP_400_1_VITIS_LOOP_402_3_VITIS_LOOP_403_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_400_1_VITIS_LOOP_402_3_VITIS_LOOP_403_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_400_1_VITIS_LOOP_402_3_VITIS_LOOP_403_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c7_Pipeline_VITIS_LOOP_426_9_VITIS_LOOP_428_10_VITIS_LOOP_430_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_426_9_VITIS_LOOP_428_10_VITIS_LOOP_430_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_426_9_VITIS_LOOP_428_10_VITIS_LOOP_430_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'P'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_578_1_VITIS_LOOP_580_2_VITIS_LOOP_582_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_conv_7_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_578_1_VITIS_LOOP_580_2_VITIS_LOOP_582_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_578_1_VITIS_LOOP_580_2_VITIS_LOOP_582_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c8_Pipeline_VITIS_LOOP_449_1_VITIS_LOOP_451_3_VITIS_LOOP_452_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_449_1_VITIS_LOOP_451_3_VITIS_LOOP_452_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_449_1_VITIS_LOOP_451_3_VITIS_LOOP_452_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c8_Pipeline_VITIS_LOOP_476_9_VITIS_LOOP_478_10_VITIS_LOOP_480_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'N'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_9_VITIS_LOOP_478_10_VITIS_LOOP_480_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_476_9_VITIS_LOOP_478_10_VITIS_LOOP_480_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D_c8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_592_1_VITIS_LOOP_594_2_VITIS_LOOP_596_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_592_1_VITIS_LOOP_594_2_VITIS_LOOP_596_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_592_1_VITIS_LOOP_594_2_VITIS_LOOP_596_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_740_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_conv_7_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_740_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_740_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_818_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_818_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_818_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_617_1_VITIS_LOOP_620_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_617_1_VITIS_LOOP_620_2'.
WARNING: [HLS 200-880] The II Violation in module 'cnn_forward_Pipeline_VITIS_LOOP_617_1_VITIS_LOOP_620_2' (loop 'VITIS_LOOP_617_1_VITIS_LOOP_620_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln623', conv.cpp:623) of variable 'tmp', conv.cpp:623 on local variable 'tmp' and 'load' operation ('tmp_load', conv.cpp:617) on local variable 'tmp'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cnn_forward_Pipeline_VITIS_LOOP_617_1_VITIS_LOOP_620_2' (loop 'VITIS_LOOP_617_1_VITIS_LOOP_620_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln623', conv.cpp:623) of variable 'tmp', conv.cpp:623 on local variable 'tmp' and 'load' operation ('tmp_load', conv.cpp:617) on local variable 'tmp'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cnn_forward_Pipeline_VITIS_LOOP_617_1_VITIS_LOOP_620_2' (loop 'VITIS_LOOP_617_1_VITIS_LOOP_620_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln623', conv.cpp:623) of variable 'tmp', conv.cpp:623 on local variable 'tmp' and 'load' operation ('tmp_load', conv.cpp:617) on local variable 'tmp'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cnn_forward_Pipeline_VITIS_LOOP_617_1_VITIS_LOOP_620_2' (loop 'VITIS_LOOP_617_1_VITIS_LOOP_620_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln623', conv.cpp:623) of variable 'tmp', conv.cpp:623 on local variable 'tmp' and 'load' operation ('tmp_load', conv.cpp:617) on local variable 'tmp'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_617_1_VITIS_LOOP_620_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward_Pipeline_VITIS_LOOP_829_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_829_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_829_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c2_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_134_3_VITIS_LOOP_135_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2D_c2_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_134_3_VITIS_LOOP_135_4_M_4_ROM_AUTO_1R' to 'conv2D_c2_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_134_3_VITIS_LOOP_135_4_M_4_ROMbkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_c2_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_134_3_VITIS_LOOP_135_4' pipeline 'VITIS_LOOP_132_1_VITIS_LOOP_134_3_VITIS_LOOP_135_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c2_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_134_3_VITIS_LOOP_135_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.92 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c2_Pipeline_VITIS_LOOP_158_9_VITIS_LOOP_160_10_VITIS_LOOP_162_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_c2_Pipeline_VITIS_LOOP_158_9_VITIS_LOOP_160_10_VITIS_LOOP_162_11' pipeline 'VITIS_LOOP_158_9_VITIS_LOOP_160_10_VITIS_LOOP_162_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c2_Pipeline_VITIS_LOOP_158_9_VITIS_LOOP_160_10_VITIS_LOOP_162_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_512_1_VITIS_LOOP_514_2_VITIS_LOOP_516_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_512_1_VITIS_LOOP_514_2_VITIS_LOOP_516_3' pipeline 'VITIS_LOOP_512_1_VITIS_LOOP_514_2_VITIS_LOOP_516_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_512_1_VITIS_LOOP_514_2_VITIS_LOOP_516_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2_VITIS_LOOP_665_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2_VITIS_LOOP_665_3' pipeline 'VITIS_LOOP_661_1_VITIS_LOOP_663_2_VITIS_LOOP_665_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2_VITIS_LOOP_665_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c3_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_189_3_VITIS_LOOP_190_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2D_c3_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_189_3_VITIS_LOOP_190_4_M_3_ROM_AUTO_1R' to 'conv2D_c3_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_189_3_VITIS_LOOP_190_4_M_3_ROMcud' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_c3_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_189_3_VITIS_LOOP_190_4' pipeline 'VITIS_LOOP_187_1_VITIS_LOOP_189_3_VITIS_LOOP_190_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c3_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_189_3_VITIS_LOOP_190_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c3_Pipeline_VITIS_LOOP_214_9_VITIS_LOOP_216_10_VITIS_LOOP_218_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_c3_Pipeline_VITIS_LOOP_214_9_VITIS_LOOP_216_10_VITIS_LOOP_218_11' pipeline 'VITIS_LOOP_214_9_VITIS_LOOP_216_10_VITIS_LOOP_218_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c3_Pipeline_VITIS_LOOP_214_9_VITIS_LOOP_216_10_VITIS_LOOP_218_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_527_2_VITIS_LOOP_529_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_527_2_VITIS_LOOP_529_3' pipeline 'VITIS_LOOP_525_1_VITIS_LOOP_527_2_VITIS_LOOP_529_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_527_2_VITIS_LOOP_529_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c4_Pipeline_VITIS_LOOP_243_1_VITIS_LOOP_245_3_VITIS_LOOP_246_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2D_c4_Pipeline_VITIS_LOOP_243_1_VITIS_LOOP_245_3_VITIS_LOOP_246_4_M_2_ROM_AUTO_1R' to 'conv2D_c4_Pipeline_VITIS_LOOP_243_1_VITIS_LOOP_245_3_VITIS_LOOP_246_4_M_2_ROMdEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_c4_Pipeline_VITIS_LOOP_243_1_VITIS_LOOP_245_3_VITIS_LOOP_246_4' pipeline 'VITIS_LOOP_243_1_VITIS_LOOP_245_3_VITIS_LOOP_246_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c4_Pipeline_VITIS_LOOP_243_1_VITIS_LOOP_245_3_VITIS_LOOP_246_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c4_Pipeline_VITIS_LOOP_271_9_VITIS_LOOP_273_10_VITIS_LOOP_275_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_c4_Pipeline_VITIS_LOOP_271_9_VITIS_LOOP_273_10_VITIS_LOOP_275_11' pipeline 'VITIS_LOOP_271_9_VITIS_LOOP_273_10_VITIS_LOOP_275_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c4_Pipeline_VITIS_LOOP_271_9_VITIS_LOOP_273_10_VITIS_LOOP_275_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_538_1_VITIS_LOOP_540_2_VITIS_LOOP_542_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_538_1_VITIS_LOOP_540_2_VITIS_LOOP_542_3' pipeline 'VITIS_LOOP_538_1_VITIS_LOOP_540_2_VITIS_LOOP_542_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_538_1_VITIS_LOOP_540_2_VITIS_LOOP_542_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_690_2_VITIS_LOOP_692_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_690_2_VITIS_LOOP_692_3' pipeline 'VITIS_LOOP_688_1_VITIS_LOOP_690_2_VITIS_LOOP_692_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_690_2_VITIS_LOOP_692_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c5_Pipeline_VITIS_LOOP_300_1_VITIS_LOOP_302_3_VITIS_LOOP_303_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2D_c5_Pipeline_VITIS_LOOP_300_1_VITIS_LOOP_302_3_VITIS_LOOP_303_4_M_1_ROM_AUTO_1R' to 'conv2D_c5_Pipeline_VITIS_LOOP_300_1_VITIS_LOOP_302_3_VITIS_LOOP_303_4_M_1_ROMeOg' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_c5_Pipeline_VITIS_LOOP_300_1_VITIS_LOOP_302_3_VITIS_LOOP_303_4' pipeline 'VITIS_LOOP_300_1_VITIS_LOOP_302_3_VITIS_LOOP_303_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c5_Pipeline_VITIS_LOOP_300_1_VITIS_LOOP_302_3_VITIS_LOOP_303_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c5_Pipeline_VITIS_LOOP_326_9_VITIS_LOOP_328_10_VITIS_LOOP_330_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_c5_Pipeline_VITIS_LOOP_326_9_VITIS_LOOP_328_10_VITIS_LOOP_330_11' pipeline 'VITIS_LOOP_326_9_VITIS_LOOP_328_10_VITIS_LOOP_330_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c5_Pipeline_VITIS_LOOP_326_9_VITIS_LOOP_328_10_VITIS_LOOP_330_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_551_1_VITIS_LOOP_553_2_VITIS_LOOP_555_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_551_1_VITIS_LOOP_553_2_VITIS_LOOP_555_3' pipeline 'VITIS_LOOP_551_1_VITIS_LOOP_553_2_VITIS_LOOP_555_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_551_1_VITIS_LOOP_553_2_VITIS_LOOP_555_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c6_Pipeline_VITIS_LOOP_350_1_VITIS_LOOP_352_3_VITIS_LOOP_353_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_c6_Pipeline_VITIS_LOOP_350_1_VITIS_LOOP_352_3_VITIS_LOOP_353_4' pipeline 'VITIS_LOOP_350_1_VITIS_LOOP_352_3_VITIS_LOOP_353_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c6_Pipeline_VITIS_LOOP_350_1_VITIS_LOOP_352_3_VITIS_LOOP_353_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c6_Pipeline_VITIS_LOOP_378_9_VITIS_LOOP_380_10_VITIS_LOOP_382_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_c6_Pipeline_VITIS_LOOP_378_9_VITIS_LOOP_380_10_VITIS_LOOP_382_11' pipeline 'VITIS_LOOP_378_9_VITIS_LOOP_380_10_VITIS_LOOP_382_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c6_Pipeline_VITIS_LOOP_378_9_VITIS_LOOP_380_10_VITIS_LOOP_382_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_564_1_VITIS_LOOP_566_2_VITIS_LOOP_568_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_564_1_VITIS_LOOP_566_2_VITIS_LOOP_568_3' pipeline 'VITIS_LOOP_564_1_VITIS_LOOP_566_2_VITIS_LOOP_568_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_564_1_VITIS_LOOP_566_2_VITIS_LOOP_568_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_714_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_714_1' pipeline 'VITIS_LOOP_714_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_714_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c7_Pipeline_VITIS_LOOP_400_1_VITIS_LOOP_402_3_VITIS_LOOP_403_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_c7_Pipeline_VITIS_LOOP_400_1_VITIS_LOOP_402_3_VITIS_LOOP_403_4' pipeline 'VITIS_LOOP_400_1_VITIS_LOOP_402_3_VITIS_LOOP_403_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c7_Pipeline_VITIS_LOOP_400_1_VITIS_LOOP_402_3_VITIS_LOOP_403_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c7_Pipeline_VITIS_LOOP_426_9_VITIS_LOOP_428_10_VITIS_LOOP_430_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_c7_Pipeline_VITIS_LOOP_426_9_VITIS_LOOP_428_10_VITIS_LOOP_430_11' pipeline 'VITIS_LOOP_426_9_VITIS_LOOP_428_10_VITIS_LOOP_430_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c7_Pipeline_VITIS_LOOP_426_9_VITIS_LOOP_428_10_VITIS_LOOP_430_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_578_1_VITIS_LOOP_580_2_VITIS_LOOP_582_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_578_1_VITIS_LOOP_580_2_VITIS_LOOP_582_3' pipeline 'VITIS_LOOP_578_1_VITIS_LOOP_580_2_VITIS_LOOP_582_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_578_1_VITIS_LOOP_580_2_VITIS_LOOP_582_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c8_Pipeline_VITIS_LOOP_449_1_VITIS_LOOP_451_3_VITIS_LOOP_452_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_c8_Pipeline_VITIS_LOOP_449_1_VITIS_LOOP_451_3_VITIS_LOOP_452_4' pipeline 'VITIS_LOOP_449_1_VITIS_LOOP_451_3_VITIS_LOOP_452_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c8_Pipeline_VITIS_LOOP_449_1_VITIS_LOOP_451_3_VITIS_LOOP_452_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c8_Pipeline_VITIS_LOOP_476_9_VITIS_LOOP_478_10_VITIS_LOOP_480_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D_c8_Pipeline_VITIS_LOOP_476_9_VITIS_LOOP_478_10_VITIS_LOOP_480_11' pipeline 'VITIS_LOOP_476_9_VITIS_LOOP_478_10_VITIS_LOOP_480_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c8_Pipeline_VITIS_LOOP_476_9_VITIS_LOOP_478_10_VITIS_LOOP_480_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D_c8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D_c8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_592_1_VITIS_LOOP_594_2_VITIS_LOOP_596_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_592_1_VITIS_LOOP_594_2_VITIS_LOOP_596_3' pipeline 'VITIS_LOOP_592_1_VITIS_LOOP_594_2_VITIS_LOOP_596_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_592_1_VITIS_LOOP_594_2_VITIS_LOOP_596_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_740_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_740_1' pipeline 'VITIS_LOOP_740_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_740_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_818_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_818_4' pipeline 'VITIS_LOOP_818_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_818_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_617_1_VITIS_LOOP_620_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_617_1_VITIS_LOOP_620_2' pipeline 'VITIS_LOOP_617_1_VITIS_LOOP_620_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_617_1_VITIS_LOOP_620_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward_Pipeline_VITIS_LOOP_829_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_forward_Pipeline_VITIS_LOOP_829_5' pipeline 'VITIS_LOOP_829_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward_Pipeline_VITIS_LOOP_829_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_forward/N_c1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_forward/Ps' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_forward/M1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_forward/M2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_forward/M3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_forward' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'cnn_forward/N_c1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/N_c1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'cnn_forward/N_c1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/N_c1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'cnn_forward/N_c1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/N_c1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'cnn_forward/N_c1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/N_c1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'cnn_forward/N_c1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cnn_forward/N_c1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/N_c1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'cnn_forward/N_c1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/N_c1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'cnn_forward/N_c1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/N_c1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'cnn_forward/N_c1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_forward/N_c1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'cnn_forward/N_c1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_forward'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.122 GB.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_conv2D_c2_Pipeline_VITIS_LOOP_132_1_VITIS_LOOP_134_3_VITIS_LOOP_135_4_M_4_ROMbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_conv2D_c2_BQ_V6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_conv2D_c2_MQ_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_conv2D_c3_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_189_3_VITIS_LOOP_190_4_M_3_ROMcud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_conv2D_c3_BQ_V12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_conv2D_c3_MQ_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_conv2D_c4_Pipeline_VITIS_LOOP_243_1_VITIS_LOOP_245_3_VITIS_LOOP_246_4_M_2_ROMdEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_conv2D_c4_BQ_V11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_conv2D_c4_MQ_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_conv2D_c5_Pipeline_VITIS_LOOP_300_1_VITIS_LOOP_302_3_VITIS_LOOP_303_4_M_1_ROMeOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_conv2D_c5_BQ_V10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_conv2D_c5_MQ_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_conv2D_c6_BQ_V9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_conv2D_c6_MQ_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_conv2D_c7_BQ_V8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_conv2D_c7_MQ_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_conv2D_c8_BQ_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_conv2D_c8_MQ_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_forward_cnn_forward_Pipeline_VITIS_LOOP_617_1_VITIS_LOOP_620_2_M_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_conv_2_V_RAM_1WNR_AUTO_3R2W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_pool_2_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_conv_3_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_conv_4_V_RAM_1WNR_AUTO_3R2W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_pool_3_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_conv_5_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_conv_6_V_RAM_1WNR_AUTO_3R2W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_pool_4_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_conv_7_V_RAM_1WNR_AUTO_3R2W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_conv_8_V_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_pool_5_V_0_0_RAM_AUTO_3R2W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_fc_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_forward_local_fc_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 139.76 seconds. CPU system time: 0.89 seconds. Elapsed time: 140.7 seconds; current allocated memory: 1.363 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.25 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.4 seconds; current allocated memory: 1.363 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_forward.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_forward.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 361.85 seconds. CPU system time: 7.17 seconds. Elapsed time: 368.09 seconds; current allocated memory: 331.293 MB.
INFO: [HLS 200-112] Total CPU user time: 363.03 seconds. Total CPU system time: 7.44 seconds. Total elapsed time: 369.1 seconds; peak allocated memory: 1.363 GB.
