#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Apr  8 10:00:23 2020
# Process ID: 6220
# Current directory: C:/Projects/frodo-fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19232 C:\Projects\frodo-fpga\frodo-fpga.xpr
# Log file: C:/Projects/frodo-fpga/vivado.log
# Journal file: C:/Projects/frodo-fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/frodo-fpga/frodo-fpga.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/shake128_mm_ip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/matrix_as_plus_e_mm_ip_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 747.348 ; gain = 145.426
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/frodoBD.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:user:timer:1.0 - timer_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_5
Adding component instance block -- xilinx.com:user:keccak_f1600_mm_ip:1.0 - keccak_f1600_mm_ip_0
Adding component instance block -- xilinx.com:user:timer:1.0 - timer_0
Adding component instance block -- xilinx.com:user:matrix_sa_plus_e_mm_ip:1.0 - matrix_sa_plus_e_mm_ip_0
Adding component instance block -- xilinx.com:user:timer:1.0 - timer_2
Adding component instance block -- xilinx.com:user:timer:1.0 - timer_3
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:user:matrix_as_plus_e_mm_ip:1.0 - matrix_as_plus_e_mm_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:user:timer:1.0 - timer_4
Adding component instance block -- xilinx.com:user:timer:1.0 - timer_5
Adding component instance block -- xilinx.com:user:shake128_mm_ip:1.0 - shake128_mm_ip_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /keccak_f1600_mm_ip_0/reset_proc_timer(undef) and /timer_1/reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /keccak_f1600_mm_ip_0/reset_total_timer(undef) and /timer_0/reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /matrix_sa_plus_e_mm_ip_0/reset_total_timer(undef) and /timer_2/reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /matrix_as_plus_e_mm_0/reset_total_timer(undef) and /timer_4/reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /matrix_as_plus_e_mm_0/reset_proc_timer(undef) and /timer_5/reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /matrix_sa_plus_e_mm_ip_0/reset_proc_timer(undef) and /timer_3/reset(rst)
Successfully read diagram <frodoBD> from BD file <C:/Projects/frodo-fpga/frodo-fpga.srcs/sources_1/bd/frodoBD/frodoBD.bd>
open_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 898.313 ; gain = 120.266
ipx::edit_ip_in_project -upgrade true -name shake128_mm_ip_v1_0_project -directory C:/Projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project c:/Projects/ip_repo/shake128_mm_ip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 912.551 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/shake128_mm_ip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/matrix_as_plus_e_mm_ip_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 923.465 ; gain = 10.914
update_compile_order -fileset sources_1
set_property library xil_defaultlib [get_files  c:/Projects/ip_repo/shake128_mm_ip_1.0/src/keccak_global2.vhd]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/src/keccak_global2.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/keccak_absorb.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_absorb'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/src/keccak_f1600_mm_core_fast2.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_f1600_mm_core_fast2'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/shake128_mm_ip_v1_0.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'shake128_mm_ip_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/shake128_mm_ip_v1_0_S00_AXI.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'shake128_mm_ip_v1_0_S00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/src/true_single_bram3.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'true_single_bram3'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3354] formal port 'busy' of mode out cannot be associated with actual port 'busy' of mode in [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:57]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 947.867 ; gain = 8.695
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global2
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.true_single_bram3 [\true_single_bram3(mem_size=5160...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0_S00_AXI [shake128_mm_ip_v1_0_s00_axi_defa...]
Compiling architecture behavioral of entity work.keccak_absorb [keccak_absorb_default]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast2 [keccak_f1600_mm_core_fast2_defau...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0 [shake128_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr  8 10:05:56 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr  8 10:05:56 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 957.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {c:/Projects/ip_repo/shake128_mm_ip_1.0/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config c:/Projects/ip_repo/shake128_mm_ip_1.0/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1085.105 ; gain = 127.645
run 1000 us
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1388.957 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1121] no index value can belong to null index range [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:198]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global2
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.true_single_bram3 [\true_single_bram3(mem_size=5160...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0_S00_AXI [shake128_mm_ip_v1_0_s00_axi_defa...]
Compiling architecture behavioral of entity work.keccak_absorb [keccak_absorb_default]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast2 [keccak_f1600_mm_core_fast2_defau...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0 [shake128_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1388.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1388.957 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
run 1000 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/shake128_mm_ip_v1_0_S00_AXI.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'shake128_mm_ip_v1_0_S00_AXI'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1121] no index value can belong to null index range [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:198]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global2
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.true_single_bram3 [\true_single_bram3(mem_size=5160...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0_S00_AXI [shake128_mm_ip_v1_0_s00_axi_defa...]
Compiling architecture behavioral of entity work.keccak_absorb [keccak_absorb_default]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast2 [keccak_f1600_mm_core_fast2_defau...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0 [shake128_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1388.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1388.957 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/keccak_absorb.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_absorb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1121] no index value can belong to null index range [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:198]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global2
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.true_single_bram3 [\true_single_bram3(mem_size=5160...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0_S00_AXI [shake128_mm_ip_v1_0_s00_axi_defa...]
Compiling architecture behavioral of entity work.keccak_absorb [keccak_absorb_default]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast2 [keccak_f1600_mm_core_fast2_defau...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0 [shake128_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1388.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1388.957 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
current_project frodo-fpga
close_project
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
ERROR: [VRFC 10-2989] 'inlen_cte' is not declared [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:95]
ERROR: [VRFC 10-3559] near 'std_logic_vector' ; type conversion expression type cannot be determined uniquely [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:95]
ERROR: [VRFC 10-2989] 'outlen_cte' is not declared [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:96]
ERROR: [VRFC 10-3559] near 'std_logic_vector' ; type conversion expression type cannot be determined uniquely [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:96]
ERROR: [VRFC 10-4982] syntax error near 'constant' [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:125]
ERROR: [VRFC 10-4982] syntax error near 'type' [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:126]
ERROR: [VRFC 10-2989] 'm_type' is not declared [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:127]
ERROR: [VRFC 10-2989] 'm' is not declared [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:197]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:38]
INFO: [VRFC 10-3070] VHDL file 'c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
ERROR: [VRFC 10-4982] syntax error near 'constant' [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:94]
ERROR: [VRFC 10-4982] syntax error near 'type' [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:95]
ERROR: [VRFC 10-2989] 'm_type' is not declared [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:96]
ERROR: [VRFC 10-2989] 'inlen_cte' is not declared [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:100]
ERROR: [VRFC 10-3559] near 'std_logic_vector' ; type conversion expression type cannot be determined uniquely [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:100]
ERROR: [VRFC 10-2989] 'outlen_cte' is not declared [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:101]
ERROR: [VRFC 10-3559] near 'std_logic_vector' ; type conversion expression type cannot be determined uniquely [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:101]
ERROR: [VRFC 10-2989] 'm' is not declared [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:197]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:38]
INFO: [VRFC 10-3070] VHDL file 'c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-493] choice 2 is out of range 0 to 1 for the index subtype [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:96]
ERROR: [VRFC 10-664] expression has 3 elements ; expected 2 [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:96]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 3 elements ; expected 4 [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd:96]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global2
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.true_single_bram3 [\true_single_bram3(mem_size=5160...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0_S00_AXI [shake128_mm_ip_v1_0_s00_axi_defa...]
Compiling architecture behavioral of entity work.keccak_absorb [keccak_absorb_default]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast2 [keccak_f1600_mm_core_fast2_defau...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0 [shake128_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1388.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1388.957 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/shake128_mm_ip_v1_0_S00_AXI.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'shake128_mm_ip_v1_0_S00_AXI'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global2
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.true_single_bram3 [\true_single_bram3(mem_size=5160...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0_S00_AXI [shake128_mm_ip_v1_0_s00_axi_defa...]
Compiling architecture behavioral of entity work.keccak_absorb [keccak_absorb_default]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast2 [keccak_f1600_mm_core_fast2_defau...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0 [shake128_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1388.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1388.957 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/keccak_absorb.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_absorb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global2
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.true_single_bram3 [\true_single_bram3(mem_size=5160...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0_S00_AXI [shake128_mm_ip_v1_0_s00_axi_defa...]
Compiling architecture behavioral of entity work.keccak_absorb [keccak_absorb_default]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast2 [keccak_f1600_mm_core_fast2_defau...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0 [shake128_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1388.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1388.957 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/keccak_absorb.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_absorb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global2
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.true_single_bram3 [\true_single_bram3(mem_size=5160...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0_S00_AXI [shake128_mm_ip_v1_0_s00_axi_defa...]
Compiling architecture behavioral of entity work.keccak_absorb [keccak_absorb_default]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast2 [keccak_f1600_mm_core_fast2_defau...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0 [shake128_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1388.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1388.957 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global2
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.true_single_bram3 [\true_single_bram3(mem_size=5160...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0_S00_AXI [shake128_mm_ip_v1_0_s00_axi_defa...]
Compiling architecture behavioral of entity work.keccak_absorb [keccak_absorb_default]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast2 [keccak_f1600_mm_core_fast2_defau...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0 [shake128_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1388.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1388.957 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1388.957 ; gain = 0.000
save_wave_config {c:/Projects/ip_repo/shake128_mm_ip_1.0/testbench_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/shake128_mm_ip_v1_0_S00_AXI.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'shake128_mm_ip_v1_0_S00_AXI'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global2
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.true_single_bram3 [\true_single_bram3(mem_size=5160...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0_S00_AXI [shake128_mm_ip_v1_0_s00_axi_defa...]
Compiling architecture behavioral of entity work.keccak_absorb [keccak_absorb_default]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast2 [keccak_f1600_mm_core_fast2_defau...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0 [shake128_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1388.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1388.957 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
save_wave_config {c:/Projects/ip_repo/shake128_mm_ip_1.0/testbench_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global2
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.true_single_bram3 [\true_single_bram3(mem_size=5160...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0_S00_AXI [shake128_mm_ip_v1_0_s00_axi_defa...]
Compiling architecture behavioral of entity work.keccak_absorb [keccak_absorb_default]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast2 [keccak_f1600_mm_core_fast2_defau...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0 [shake128_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1388.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1388.957 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1388.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1388.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global2
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.true_single_bram3 [\true_single_bram3(mem_size=5160...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0_S00_AXI [shake128_mm_ip_v1_0_s00_axi_defa...]
Compiling architecture behavioral of entity work.keccak_absorb [keccak_absorb_default]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast2 [keccak_f1600_mm_core_fast2_defau...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0 [shake128_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1388.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1388.957 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
save_wave_config {c:/Projects/ip_repo/shake128_mm_ip_1.0/testbench_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/keccak_absorb.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_absorb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global2
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.true_single_bram3 [\true_single_bram3(mem_size=5160...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0_S00_AXI [shake128_mm_ip_v1_0_s00_axi_defa...]
Compiling architecture behavioral of entity work.keccak_absorb [keccak_absorb_default]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast2 [keccak_f1600_mm_core_fast2_defau...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0 [shake128_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1388.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1388.957 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/keccak_absorb.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_absorb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global2
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.true_single_bram3 [\true_single_bram3(mem_size=5160...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0_S00_AXI [shake128_mm_ip_v1_0_s00_axi_defa...]
Compiling architecture behavioral of entity work.keccak_absorb [keccak_absorb_default]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast2 [keccak_f1600_mm_core_fast2_defau...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0 [shake128_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1388.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1388.957 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
save_wave_config {c:/Projects/ip_repo/shake128_mm_ip_1.0/testbench_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/keccak_absorb.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_absorb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global2
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.true_single_bram3 [\true_single_bram3(mem_size=5160...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0_S00_AXI [shake128_mm_ip_v1_0_s00_axi_defa...]
Compiling architecture behavioral of entity work.keccak_absorb [keccak_absorb_default]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast2 [keccak_f1600_mm_core_fast2_defau...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0 [shake128_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1388.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1388.957 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global2
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.true_single_bram3 [\true_single_bram3(mem_size=5160...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0_S00_AXI [shake128_mm_ip_v1_0_s00_axi_defa...]
Compiling architecture behavioral of entity work.keccak_absorb [keccak_absorb_default]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast2 [keccak_f1600_mm_core_fast2_defau...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0 [shake128_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 1388.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '55' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 1388.957 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1388.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:01:11 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1388.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global2
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.true_single_bram3 [\true_single_bram3(mem_size=5160...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0_S00_AXI [shake128_mm_ip_v1_0_s00_axi_defa...]
Compiling architecture behavioral of entity work.keccak_absorb [keccak_absorb_default]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast2 [keccak_f1600_mm_core_fast2_defau...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0 [shake128_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 1388.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '46' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 1388.957 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1388.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global2
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.true_single_bram3 [\true_single_bram3(mem_size=5160...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0_S00_AXI [shake128_mm_ip_v1_0_s00_axi_defa...]
Compiling architecture behavioral of entity work.keccak_absorb [keccak_absorb_default]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast2 [keccak_f1600_mm_core_fast2_defau...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0 [shake128_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1388.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 1388.957 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global2
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.true_single_bram3 [\true_single_bram3(mem_size=5160...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0_S00_AXI [shake128_mm_ip_v1_0_s00_axi_defa...]
Compiling architecture behavioral of entity work.keccak_absorb [keccak_absorb_default]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast2 [keccak_f1600_mm_core_fast2_defau...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0 [shake128_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 1388.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 1388.957 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global2
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.true_single_bram3 [\true_single_bram3(mem_size=5160...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0_S00_AXI [shake128_mm_ip_v1_0_s00_axi_defa...]
Compiling architecture behavioral of entity work.keccak_absorb [keccak_absorb_default]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast2 [keccak_f1600_mm_core_fast2_defau...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0 [shake128_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1388.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1388.957 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global2
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.true_single_bram3 [\true_single_bram3(mem_size=5160...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0_S00_AXI [shake128_mm_ip_v1_0_s00_axi_defa...]
Compiling architecture behavioral of entity work.keccak_absorb [keccak_absorb_default]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast2 [keccak_f1600_mm_core_fast2_defau...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0 [shake128_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 1388.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 1388.957 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 1388.957 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {c:/Projects/ip_repo/shake128_mm_ip_1.0/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config c:/Projects/ip_repo/shake128_mm_ip_1.0/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
save_wave_config {c:/Projects/ip_repo/shake128_mm_ip_1.0/testbench_behav.wcfg}
save_wave_config {c:/Projects/ip_repo/shake128_mm_ip_1.0/testbench_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/keccak_absorb.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_absorb'
ERROR: [VRFC 10-2989] 'count_req' is not declared [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/keccak_absorb.vhd:261]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/keccak_absorb.vhd:261]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/keccak_absorb.vhd:63]
INFO: [VRFC 10-3070] VHDL file 'c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/keccak_absorb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/keccak_absorb.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_absorb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.keccak_global2
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity work.true_single_bram3 [\true_single_bram3(mem_size=5160...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0_S00_AXI [shake128_mm_ip_v1_0_s00_axi_defa...]
Compiling architecture behavioral of entity work.keccak_absorb [keccak_absorb_default]
Compiling architecture behavioral of entity work.keccak_f1600_mm_core_fast2 [keccak_f1600_mm_core_fast2_defau...]
Compiling architecture arch_imp of entity work.shake128_mm_ip_v1_0 [shake128_mm_ip_v1_0_default]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1388.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1388.957 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
save_wave_config {c:/Projects/ip_repo/shake128_mm_ip_1.0/testbench_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/shake128_mm_ip_1.0/hdl/keccak_absorb.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'keccak_absorb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1388.957 ; gain = 0.000
save_wave_config {c:/Projects/ip_repo/shake128_mm_ip_1.0/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {c:/Projects/ip_repo/shake128_mm_ip_1.0/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config c:/Projects/ip_repo/shake128_mm_ip_1.0/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
save_wave_config {c:/Projects/ip_repo/shake128_mm_ip_1.0/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 65cdf77398bd4407949a0ecf451ff9ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {c:/Projects/ip_repo/shake128_mm_ip_1.0/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config c:/Projects/ip_repo/shake128_mm_ip_1.0/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1388.957 ; gain = 0.000
run 1000 us
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Projects/ip_repo/shake128_mm_ip_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Projects/ip_repo/shake128_mm_ip_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
ERROR: [Project 1-161] Failed to remove the directory 'c:/projects/frodo-fpga/frodo-fpga.tmp/shake128_mm_ip_v1_0_project/shake128_mm_ip_v1_0_project.sim'. The directory might be in use by some other process.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  8 15:21:02 2020...
