/*
 * samsung EXYNOS FIMC-IS2 (Imaging Subsystem) driver
 *
 *  Copyright (C) 2018 Samsung Electronics Co., Ltd.
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License version 2 as
 *  published by the Free Software Foundation.
 */

#ifndef FIMC_IS_SFR_MCSC_V5_0_H
#define FIMC_IS_SFR_MCSC_V5_0_H

#include "fimc-is-hw-api-common.h"

enum fimc_is_mcsc_hwfc_mode {
	MCSC_HWFC_MODE_OFF = 0,		/* Both RegionIdx are turned off */
	MCSC_HWFC_MODE_REGION_A_B_PORT,	/* Trun on both RegionIdx */
	MCSC_HWFC_MODE_REGION_A_PORT	/* Turn on only RegionIdx A port */
};

enum fimc_is_mcsc_hwfc_format {
	/* Count up region idx at every 8 line for all plane */
	MCSC_HWFC_FMT_YUV444_YUV422 = 0,
	/* Count up region idx at every 16 line for plane0, others are 8 line */
	MCSC_HWFC_FMT_YUV420
};

enum fimc_is_mcsc_reg_name {
	MCSC_R_SC_RESET_CTRL_GLOBAL,
	MCSC_R_APB_CLK_GATE_CTRL,
	MCSC_R_SCALER_RESET_STATUS,
	MCSC_R_SCALER_RUNNING_STATUS,
	MCSC_R_DMA_RUNNING_STATUS,
	MCSC_R_SCALER_VERSION,
	MCSC_R_MCSC_STALL_TIMEOUT_EN,
	MCSC_R_MCSC_STALL_TIMEOUT_NUM,
	MCSC_R_SC_RESET_CTRL_0,
	MCSC_R_SC_GCTRL_0,
	MCSC_R_SCALER_INPUT_STATUS_0,
	MCSC_R_INPUT_SRC_CTRL_0,
	MCSC_R_INPUT_IMG_SIZE_0,
	MCSC_R_CORE_CLK_GATE_CTRL_0,
	MCSC_R_SCALER_INTERRUPT_0,
	MCSC_R_SCALER_INTERRUPT_MASK_0,
	MCSC_R_SCALER_RDMA_START_0,
	MCSC_R_SHADOW_REG_CTRL_0,
	MCSC_R_SHADOW_MEM_RD_CTRL_0,
	MCSC_R_SHADOW_MEM_RD_SFR_ADDR_0,
	MCSC_R_SHADOW_MEM_RD_SFR_DATA_0,
	MCSC_R_SCALER_FAST_MODE_CTRL_0,
	MCSC_R_SCALER_FAST_MODE_STATUS_0,
	MCSC_R_SCALER_MONO_CTRL_0,
	MCSC_R_SC_RESET_CTRL_1,
	MCSC_R_SC_GCTRL_1,
	MCSC_R_SCALER_INPUT_STATUS_1,
	MCSC_R_INPUT_SRC_CTRL_1,
	MCSC_R_INPUT_IMG_SIZE_1,
	MCSC_R_CORE_CLK_GATE_CTRL_1,
	MCSC_R_SCALER_INTERRUPT_1,
	MCSC_R_SCALER_INTERRUPT_MASK_1,
	MCSC_R_SCALER_RDMA_START_1,
	MCSC_R_SHADOW_REG_CTRL_1,
	MCSC_R_SHADOW_MEM_RD_CTRL_1,
	MCSC_R_SHADOW_MEM_RD_SFR_ADDR_1,
	MCSC_R_SHADOW_MEM_RD_SFR_DATA_1,
	MCSC_R_SCALER_FAST_MODE_CTRL_1,
	MCSC_R_SCALER_FAST_MODE_STATUS_1,
	MCSC_R_SCALER_MONO_CTRL_1,
	MCSC_R_SC0_CTRL,
	MCSC_R_SC0_SRC_POS,
	MCSC_R_SC0_SRC_SIZE,
	MCSC_R_SC0_DST_SIZE,
	MCSC_R_SC0_H_RATIO,
	MCSC_R_SC0_V_RATIO,
	MCSC_R_SC0_H_INIT_PHASE_OFFSET,
	MCSC_R_SC0_V_INIT_PHASE_OFFSET,
	MCSC_R_SC0_ROUND_MODE,
	MCSC_R_SC0_V_COEFF_0AB,
	MCSC_R_SC0_V_COEFF_0CD,
	MCSC_R_SC0_V_COEFF_1AB,
	MCSC_R_SC0_V_COEFF_1CD,
	MCSC_R_SC0_V_COEFF_2AB,
	MCSC_R_SC0_V_COEFF_2CD,
	MCSC_R_SC0_V_COEFF_3AB,
	MCSC_R_SC0_V_COEFF_3CD,
	MCSC_R_SC0_V_COEFF_4AB,
	MCSC_R_SC0_V_COEFF_4CD,
	MCSC_R_SC0_V_COEFF_5AB,
	MCSC_R_SC0_V_COEFF_5CD,
	MCSC_R_SC0_V_COEFF_6AB,
	MCSC_R_SC0_V_COEFF_6CD,
	MCSC_R_SC0_V_COEFF_7AB,
	MCSC_R_SC0_V_COEFF_7CD,
	MCSC_R_SC0_V_COEFF_8AB,
	MCSC_R_SC0_V_COEFF_8CD,
	MCSC_R_SC0_H_COEFF_0AB,
	MCSC_R_SC0_H_COEFF_0CD,
	MCSC_R_SC0_H_COEFF_0EF,
	MCSC_R_SC0_H_COEFF_0GH,
	MCSC_R_SC0_H_COEFF_1AB,
	MCSC_R_SC0_H_COEFF_1CD,
	MCSC_R_SC0_H_COEFF_1EF,
	MCSC_R_SC0_H_COEFF_1GH,
	MCSC_R_SC0_H_COEFF_2AB,
	MCSC_R_SC0_H_COEFF_2CD,
	MCSC_R_SC0_H_COEFF_2EF,
	MCSC_R_SC0_H_COEFF_2GH,
	MCSC_R_SC0_H_COEFF_3AB,
	MCSC_R_SC0_H_COEFF_3CD,
	MCSC_R_SC0_H_COEFF_3EF,
	MCSC_R_SC0_H_COEFF_3GH,
	MCSC_R_SC0_H_COEFF_4AB,
	MCSC_R_SC0_H_COEFF_4CD,
	MCSC_R_SC0_H_COEFF_4EF,
	MCSC_R_SC0_H_COEFF_4GH,
	MCSC_R_SC0_H_COEFF_5AB,
	MCSC_R_SC0_H_COEFF_5CD,
	MCSC_R_SC0_H_COEFF_5EF,
	MCSC_R_SC0_H_COEFF_5GH,
	MCSC_R_SC0_H_COEFF_6AB,
	MCSC_R_SC0_H_COEFF_6CD,
	MCSC_R_SC0_H_COEFF_6EF,
	MCSC_R_SC0_H_COEFF_6GH,
	MCSC_R_SC0_H_COEFF_7AB,
	MCSC_R_SC0_H_COEFF_7CD,
	MCSC_R_SC0_H_COEFF_7EF,
	MCSC_R_SC0_H_COEFF_7GH,
	MCSC_R_SC0_H_COEFF_8AB,
	MCSC_R_SC0_H_COEFF_8CD,
	MCSC_R_SC0_H_COEFF_8EF,
	MCSC_R_SC0_H_COEFF_8GH,
	MCSC_R_SC1_CTRL,
	MCSC_R_SC1_SRC_POS,
	MCSC_R_SC1_SRC_SIZE,
	MCSC_R_SC1_DST_SIZE,
	MCSC_R_SC1_H_RATIO,
	MCSC_R_SC1_V_RATIO,
	MCSC_R_SC1_H_INIT_PHASE_OFFSET,
	MCSC_R_SC1_V_INIT_PHASE_OFFSET,
	MCSC_R_SC1_ROUND_MODE,
	MCSC_R_SC1_V_COEFF_0AB,
	MCSC_R_SC1_V_COEFF_0CD,
	MCSC_R_SC1_V_COEFF_1AB,
	MCSC_R_SC1_V_COEFF_1CD,
	MCSC_R_SC1_V_COEFF_2AB,
	MCSC_R_SC1_V_COEFF_2CD,
	MCSC_R_SC1_V_COEFF_3AB,
	MCSC_R_SC1_V_COEFF_3CD,
	MCSC_R_SC1_V_COEFF_4AB,
	MCSC_R_SC1_V_COEFF_4CD,
	MCSC_R_SC1_V_COEFF_5AB,
	MCSC_R_SC1_V_COEFF_5CD,
	MCSC_R_SC1_V_COEFF_6AB,
	MCSC_R_SC1_V_COEFF_6CD,
	MCSC_R_SC1_V_COEFF_7AB,
	MCSC_R_SC1_V_COEFF_7CD,
	MCSC_R_SC1_V_COEFF_8AB,
	MCSC_R_SC1_V_COEFF_8CD,
	MCSC_R_SC1_H_COEFF_0AB,
	MCSC_R_SC1_H_COEFF_0CD,
	MCSC_R_SC1_H_COEFF_0EF,
	MCSC_R_SC1_H_COEFF_0GH,
	MCSC_R_SC1_H_COEFF_1AB,
	MCSC_R_SC1_H_COEFF_1CD,
	MCSC_R_SC1_H_COEFF_1EF,
	MCSC_R_SC1_H_COEFF_1GH,
	MCSC_R_SC1_H_COEFF_2AB,
	MCSC_R_SC1_H_COEFF_2CD,
	MCSC_R_SC1_H_COEFF_2EF,
	MCSC_R_SC1_H_COEFF_2GH,
	MCSC_R_SC1_H_COEFF_3AB,
	MCSC_R_SC1_H_COEFF_3CD,
	MCSC_R_SC1_H_COEFF_3EF,
	MCSC_R_SC1_H_COEFF_3GH,
	MCSC_R_SC1_H_COEFF_4AB,
	MCSC_R_SC1_H_COEFF_4CD,
	MCSC_R_SC1_H_COEFF_4EF,
	MCSC_R_SC1_H_COEFF_4GH,
	MCSC_R_SC1_H_COEFF_5AB,
	MCSC_R_SC1_H_COEFF_5CD,
	MCSC_R_SC1_H_COEFF_5EF,
	MCSC_R_SC1_H_COEFF_5GH,
	MCSC_R_SC1_H_COEFF_6AB,
	MCSC_R_SC1_H_COEFF_6CD,
	MCSC_R_SC1_H_COEFF_6EF,
	MCSC_R_SC1_H_COEFF_6GH,
	MCSC_R_SC1_H_COEFF_7AB,
	MCSC_R_SC1_H_COEFF_7CD,
	MCSC_R_SC1_H_COEFF_7EF,
	MCSC_R_SC1_H_COEFF_7GH,
	MCSC_R_SC1_H_COEFF_8AB,
	MCSC_R_SC1_H_COEFF_8CD,
	MCSC_R_SC1_H_COEFF_8EF,
	MCSC_R_SC1_H_COEFF_8GH,
	MCSC_R_SC2_CTRL,
	MCSC_R_SC2_SRC_POS,
	MCSC_R_SC2_SRC_SIZE,
	MCSC_R_SC2_DST_SIZE,
	MCSC_R_SC2_H_RATIO,
	MCSC_R_SC2_V_RATIO,
	MCSC_R_SC2_H_INIT_PHASE_OFFSET,
	MCSC_R_SC2_V_INIT_PHASE_OFFSET,
	MCSC_R_SC2_ROUND_MODE,
	MCSC_R_SC2_V_COEFF_0AB,
	MCSC_R_SC2_V_COEFF_0CD,
	MCSC_R_SC2_V_COEFF_1AB,
	MCSC_R_SC2_V_COEFF_1CD,
	MCSC_R_SC2_V_COEFF_2AB,
	MCSC_R_SC2_V_COEFF_2CD,
	MCSC_R_SC2_V_COEFF_3AB,
	MCSC_R_SC2_V_COEFF_3CD,
	MCSC_R_SC2_V_COEFF_4AB,
	MCSC_R_SC2_V_COEFF_4CD,
	MCSC_R_SC2_V_COEFF_5AB,
	MCSC_R_SC2_V_COEFF_5CD,
	MCSC_R_SC2_V_COEFF_6AB,
	MCSC_R_SC2_V_COEFF_6CD,
	MCSC_R_SC2_V_COEFF_7AB,
	MCSC_R_SC2_V_COEFF_7CD,
	MCSC_R_SC2_V_COEFF_8AB,
	MCSC_R_SC2_V_COEFF_8CD,
	MCSC_R_SC2_H_COEFF_0AB,
	MCSC_R_SC2_H_COEFF_0CD,
	MCSC_R_SC2_H_COEFF_0EF,
	MCSC_R_SC2_H_COEFF_0GH,
	MCSC_R_SC2_H_COEFF_1AB,
	MCSC_R_SC2_H_COEFF_1CD,
	MCSC_R_SC2_H_COEFF_1EF,
	MCSC_R_SC2_H_COEFF_1GH,
	MCSC_R_SC2_H_COEFF_2AB,
	MCSC_R_SC2_H_COEFF_2CD,
	MCSC_R_SC2_H_COEFF_2EF,
	MCSC_R_SC2_H_COEFF_2GH,
	MCSC_R_SC2_H_COEFF_3AB,
	MCSC_R_SC2_H_COEFF_3CD,
	MCSC_R_SC2_H_COEFF_3EF,
	MCSC_R_SC2_H_COEFF_3GH,
	MCSC_R_SC2_H_COEFF_4AB,
	MCSC_R_SC2_H_COEFF_4CD,
	MCSC_R_SC2_H_COEFF_4EF,
	MCSC_R_SC2_H_COEFF_4GH,
	MCSC_R_SC2_H_COEFF_5AB,
	MCSC_R_SC2_H_COEFF_5CD,
	MCSC_R_SC2_H_COEFF_5EF,
	MCSC_R_SC2_H_COEFF_5GH,
	MCSC_R_SC2_H_COEFF_6AB,
	MCSC_R_SC2_H_COEFF_6CD,
	MCSC_R_SC2_H_COEFF_6EF,
	MCSC_R_SC2_H_COEFF_6GH,
	MCSC_R_SC2_H_COEFF_7AB,
	MCSC_R_SC2_H_COEFF_7CD,
	MCSC_R_SC2_H_COEFF_7EF,
	MCSC_R_SC2_H_COEFF_7GH,
	MCSC_R_SC2_H_COEFF_8AB,
	MCSC_R_SC2_H_COEFF_8CD,
	MCSC_R_SC2_H_COEFF_8EF,
	MCSC_R_SC2_H_COEFF_8GH,
	MCSC_R_SC3_CTRL,
	MCSC_R_SC3_SRC_POS,
	MCSC_R_SC3_SRC_SIZE,
	MCSC_R_SC3_DST_SIZE,
	MCSC_R_SC3_H_RATIO,
	MCSC_R_SC3_V_RATIO,
	MCSC_R_SC3_H_INIT_PHASE_OFFSET,
	MCSC_R_SC3_V_INIT_PHASE_OFFSET,
	MCSC_R_SC3_ROUND_MODE,
	MCSC_R_SC3_V_COEFF_0AB,
	MCSC_R_SC3_V_COEFF_0CD,
	MCSC_R_SC3_V_COEFF_1AB,
	MCSC_R_SC3_V_COEFF_1CD,
	MCSC_R_SC3_V_COEFF_2AB,
	MCSC_R_SC3_V_COEFF_2CD,
	MCSC_R_SC3_V_COEFF_3AB,
	MCSC_R_SC3_V_COEFF_3CD,
	MCSC_R_SC3_V_COEFF_4AB,
	MCSC_R_SC3_V_COEFF_4CD,
	MCSC_R_SC3_V_COEFF_5AB,
	MCSC_R_SC3_V_COEFF_5CD,
	MCSC_R_SC3_V_COEFF_6AB,
	MCSC_R_SC3_V_COEFF_6CD,
	MCSC_R_SC3_V_COEFF_7AB,
	MCSC_R_SC3_V_COEFF_7CD,
	MCSC_R_SC3_V_COEFF_8AB,
	MCSC_R_SC3_V_COEFF_8CD,
	MCSC_R_SC3_H_COEFF_0AB,
	MCSC_R_SC3_H_COEFF_0CD,
	MCSC_R_SC3_H_COEFF_0EF,
	MCSC_R_SC3_H_COEFF_0GH,
	MCSC_R_SC3_H_COEFF_1AB,
	MCSC_R_SC3_H_COEFF_1CD,
	MCSC_R_SC3_H_COEFF_1EF,
	MCSC_R_SC3_H_COEFF_1GH,
	MCSC_R_SC3_H_COEFF_2AB,
	MCSC_R_SC3_H_COEFF_2CD,
	MCSC_R_SC3_H_COEFF_2EF,
	MCSC_R_SC3_H_COEFF_2GH,
	MCSC_R_SC3_H_COEFF_3AB,
	MCSC_R_SC3_H_COEFF_3CD,
	MCSC_R_SC3_H_COEFF_3EF,
	MCSC_R_SC3_H_COEFF_3GH,
	MCSC_R_SC3_H_COEFF_4AB,
	MCSC_R_SC3_H_COEFF_4CD,
	MCSC_R_SC3_H_COEFF_4EF,
	MCSC_R_SC3_H_COEFF_4GH,
	MCSC_R_SC3_H_COEFF_5AB,
	MCSC_R_SC3_H_COEFF_5CD,
	MCSC_R_SC3_H_COEFF_5EF,
	MCSC_R_SC3_H_COEFF_5GH,
	MCSC_R_SC3_H_COEFF_6AB,
	MCSC_R_SC3_H_COEFF_6CD,
	MCSC_R_SC3_H_COEFF_6EF,
	MCSC_R_SC3_H_COEFF_6GH,
	MCSC_R_SC3_H_COEFF_7AB,
	MCSC_R_SC3_H_COEFF_7CD,
	MCSC_R_SC3_H_COEFF_7EF,
	MCSC_R_SC3_H_COEFF_7GH,
	MCSC_R_SC3_H_COEFF_8AB,
	MCSC_R_SC3_H_COEFF_8CD,
	MCSC_R_SC3_H_COEFF_8EF,
	MCSC_R_SC3_H_COEFF_8GH,
	MCSC_R_SC4_CTRL,
	MCSC_R_SC4_SRC_POS,
	MCSC_R_SC4_SRC_SIZE,
	MCSC_R_SC4_DST_SIZE,
	MCSC_R_SC4_H_RATIO,
	MCSC_R_SC4_V_RATIO,
	MCSC_R_SC4_H_INIT_PHASE_OFFSET,
	MCSC_R_SC4_V_INIT_PHASE_OFFSET,
	MCSC_R_SC4_ROUND_MODE,
	MCSC_R_SC4_V_COEFF_0AB,
	MCSC_R_SC4_V_COEFF_0CD,
	MCSC_R_SC4_V_COEFF_1AB,
	MCSC_R_SC4_V_COEFF_1CD,
	MCSC_R_SC4_V_COEFF_2AB,
	MCSC_R_SC4_V_COEFF_2CD,
	MCSC_R_SC4_V_COEFF_3AB,
	MCSC_R_SC4_V_COEFF_3CD,
	MCSC_R_SC4_V_COEFF_4AB,
	MCSC_R_SC4_V_COEFF_4CD,
	MCSC_R_SC4_V_COEFF_5AB,
	MCSC_R_SC4_V_COEFF_5CD,
	MCSC_R_SC4_V_COEFF_6AB,
	MCSC_R_SC4_V_COEFF_6CD,
	MCSC_R_SC4_V_COEFF_7AB,
	MCSC_R_SC4_V_COEFF_7CD,
	MCSC_R_SC4_V_COEFF_8AB,
	MCSC_R_SC4_V_COEFF_8CD,
	MCSC_R_SC4_H_COEFF_0AB,
	MCSC_R_SC4_H_COEFF_0CD,
	MCSC_R_SC4_H_COEFF_0EF,
	MCSC_R_SC4_H_COEFF_0GH,
	MCSC_R_SC4_H_COEFF_1AB,
	MCSC_R_SC4_H_COEFF_1CD,
	MCSC_R_SC4_H_COEFF_1EF,
	MCSC_R_SC4_H_COEFF_1GH,
	MCSC_R_SC4_H_COEFF_2AB,
	MCSC_R_SC4_H_COEFF_2CD,
	MCSC_R_SC4_H_COEFF_2EF,
	MCSC_R_SC4_H_COEFF_2GH,
	MCSC_R_SC4_H_COEFF_3AB,
	MCSC_R_SC4_H_COEFF_3CD,
	MCSC_R_SC4_H_COEFF_3EF,
	MCSC_R_SC4_H_COEFF_3GH,
	MCSC_R_SC4_H_COEFF_4AB,
	MCSC_R_SC4_H_COEFF_4CD,
	MCSC_R_SC4_H_COEFF_4EF,
	MCSC_R_SC4_H_COEFF_4GH,
	MCSC_R_SC4_H_COEFF_5AB,
	MCSC_R_SC4_H_COEFF_5CD,
	MCSC_R_SC4_H_COEFF_5EF,
	MCSC_R_SC4_H_COEFF_5GH,
	MCSC_R_SC4_H_COEFF_6AB,
	MCSC_R_SC4_H_COEFF_6CD,
	MCSC_R_SC4_H_COEFF_6EF,
	MCSC_R_SC4_H_COEFF_6GH,
	MCSC_R_SC4_H_COEFF_7AB,
	MCSC_R_SC4_H_COEFF_7CD,
	MCSC_R_SC4_H_COEFF_7EF,
	MCSC_R_SC4_H_COEFF_7GH,
	MCSC_R_SC4_H_COEFF_8AB,
	MCSC_R_SC4_H_COEFF_8CD,
	MCSC_R_SC4_H_COEFF_8EF,
	MCSC_R_SC4_H_COEFF_8GH,
	MCSC_R_PC0_CTRL,
	MCSC_R_PC0_IMG_SIZE,
	MCSC_R_PC0_DST_SIZE,
	MCSC_R_PC0_H_RATIO,
	MCSC_R_PC0_V_RATIO,
	MCSC_R_PC0_H_INIT_PHASE_OFFSET,
	MCSC_R_PC0_V_INIT_PHASE_OFFSET,
	MCSC_R_PC0_ROUND_MODE,
	MCSC_R_PC0_COEFF_CTRL,
	MCSC_R_PC0_CONV420_CTRL,
	MCSC_R_PC0_CONV420_WEIGHT,
	MCSC_R_PC0_BCHS_CTRL,
	MCSC_R_PC0_BCHS_BC,
	MCSC_R_PC0_BCHS_HS1,
	MCSC_R_PC0_BCHS_HS2,
	MCSC_R_PC0_BCHS_CLAMP_Y,
	MCSC_R_PC0_BCHS_CLAMP_C,
	MCSC_R_PC0_DMA_OUT_CTRL,
	MCSC_R_PC1_CTRL,
	MCSC_R_PC1_IMG_SIZE,
	MCSC_R_PC1_DST_SIZE,
	MCSC_R_PC1_H_RATIO,
	MCSC_R_PC1_V_RATIO,
	MCSC_R_PC1_H_INIT_PHASE_OFFSET,
	MCSC_R_PC1_V_INIT_PHASE_OFFSET,
	MCSC_R_PC1_ROUND_MODE,
	MCSC_R_PC1_COEFF_CTRL,
	MCSC_R_PC1_CONV420_CTRL,
	MCSC_R_PC1_CONV420_WEIGHT,
	MCSC_R_PC1_BCHS_CTRL,
	MCSC_R_PC1_BCHS_BC,
	MCSC_R_PC1_BCHS_HS1,
	MCSC_R_PC1_BCHS_HS2,
	MCSC_R_PC1_BCHS_CLAMP_Y,
	MCSC_R_PC1_BCHS_CLAMP_C,
	MCSC_R_PC1_DMA_OUT_CTRL,
	MCSC_R_PC2_CTRL,
	MCSC_R_PC2_IMG_SIZE,
	MCSC_R_PC2_DST_SIZE,
	MCSC_R_PC2_H_RATIO,
	MCSC_R_PC2_V_RATIO,
	MCSC_R_PC2_H_INIT_PHASE_OFFSET,
	MCSC_R_PC2_V_INIT_PHASE_OFFSET,
	MCSC_R_PC2_ROUND_MODE,
	MCSC_R_PC2_COEFF_CTRL,
	MCSC_R_PC2_CONV420_CTRL,
	MCSC_R_PC2_CONV420_WEIGHT,
	MCSC_R_PC2_BCHS_CTRL,
	MCSC_R_PC2_BCHS_BC,
	MCSC_R_PC2_BCHS_HS1,
	MCSC_R_PC2_BCHS_HS2,
	MCSC_R_PC2_BCHS_CLAMP_Y,
	MCSC_R_PC2_BCHS_CLAMP_C,
	MCSC_R_PC2_DMA_OUT_CTRL,
	MCSC_R_PC3_CTRL,
	MCSC_R_PC3_CONV420_CTRL,
	MCSC_R_PC3_CONV420_WEIGHT,
	MCSC_R_PC3_BCHS_CTRL,
	MCSC_R_PC3_BCHS_BC,
	MCSC_R_PC3_BCHS_HS1,
	MCSC_R_PC3_BCHS_HS2,
	MCSC_R_PC3_BCHS_CLAMP_Y,
	MCSC_R_PC3_BCHS_CLAMP_C,
	MCSC_R_PC3_DMA_OUT_CTRL,
	MCSC_R_PC4_CTRL,
	MCSC_R_PC4_CONV420_CTRL,
	MCSC_R_PC4_CONV420_WEIGHT,
	MCSC_R_PC4_BCHS_CTRL,
	MCSC_R_PC4_BCHS_BC,
	MCSC_R_PC4_BCHS_HS1,
	MCSC_R_PC4_BCHS_HS2,
	MCSC_R_PC4_BCHS_CLAMP_Y,
	MCSC_R_PC4_BCHS_CLAMP_C,
	MCSC_R_PC4_DMA_OUT_CTRL,
	MCSC_R_DS_CTRL,
	MCSC_R_DS_IMG_SIZE,
	MCSC_R_DS_CROP_POS,
	MCSC_R_DS_SRC_SIZE,
	MCSC_R_DS_DST_SIZE,
	MCSC_R_DS_H_RATIO,
	MCSC_R_DS_V_RATIO,
	MCSC_R_DS_H_INIT_PHASE_OFFSET,
	MCSC_R_DS_V_INIT_PHASE_OFFSET,
	MCSC_R_DS_GAMMA_EN,
	MCSC_R_DS_GAMMA_TBL_01,
	MCSC_R_DS_GAMMA_TBL_23,
	MCSC_R_DS_GAMMA_TBL_45,
	MCSC_R_DS_GAMMA_TBL_67,
	MCSC_R_DS_GAMMA_TBL_89,
	MCSC_R_DS_GAMMA_TBL_AB,
	MCSC_R_DS_GAMMA_TBL_CD,
	MCSC_R_DS_GAMMA_TBL_EF,
	MCSC_R_DS_DMA_OUT_CTRL,
	MCSC_R_YSUM_CTRL,
	MCSC_R_YSUM_IMG_SIZE,
	MCSC_R_YSUM_CROP_POS,
	MCSC_R_YSUM_LUMA_SUM_LSB,
	MCSC_R_YSUM_LUMA_SUM_MSB,
	MCSC_R_HWFC_SWRESET,
	MCSC_R_HWFC_MODE,
	MCSC_R_HWFC_REGION_IDX_BIN,
	MCSC_R_HWFC_REGION_IDX_GRAY,
	MCSC_R_HWFC_CURR_REGION,
	MCSC_R_HWFC_CONFIG_IMAGE_A,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE0_A,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE0_A,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE1_A,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE1_A,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE2_A,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE2_A,
	MCSC_R_HWFC_CONFIG_IMAGE_B,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE0_B,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE0_B,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE1_B,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE1_B,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE2_B,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE2_B,
	MCSC_R_HWFC_FRAME_START_SELECT,
	MCSC_R_HWFC_INDEX_RESET,
	MCSC_R_HWFC_ENABLE_AUTO_CLEAR,
	MCSC_R_DJAG_CTRL,
	MCSC_R_DJAG_IMG_SIZE,
	MCSC_R_DJAG_PS_SRC_POS,
	MCSC_R_DJAG_PS_SRC_SIZE,
	MCSC_R_DJAG_PS_DST_SIZE,
	MCSC_R_DJAG_PS_H_RATIO,
	MCSC_R_DJAG_PS_V_RATIO,
	MCSC_R_DJAG_PS_H_INIT_PHASE_OFFSET,
	MCSC_R_DJAG_PS_V_INIT_PHASE_OFFSET,
	MCSC_R_DJAG_PS_ROUND_MODE,
	MCSC_R_DJAG_XFILTER_DEJAGGING_COEFF,
	MCSC_R_DJAG_THRES_1X5_MATCHING,
	MCSC_R_DJAG_THRES_SHOOTING_DETECT_0,
	MCSC_R_DJAG_THRES_SHOOTING_DETECT_1,
	MCSC_R_DJAG_LFSR_SEED_0,
	MCSC_R_DJAG_LFSR_SEED_1,
	MCSC_R_DJAG_LFSR_SEED_2,
	MCSC_R_DJAG_DITHER_VALUE_04,
	MCSC_R_DJAG_DITHER_VALUE_58,
	MCSC_R_DJAG_DITHER_THRES,
	MCSC_R_DJAG_CP_HF_THRES,
	MCSC_R_DJAG_CP_ARBI,
	MCSC_R_DJAG_DITHER_WB,
	MCSC_R_CAC_CTRL,
	MCSC_R_CAC_H_INIT_PHASE_OFFSET,
	MCSC_R_CAC_MAP_THR,
	MCSC_R_CAC_CRT_THR,
	MCSC_R_UVSP0_CTRL,
	MCSC_R_UVSP0_BINNING,
	MCSC_R_UVSP0_RADIAL_CTRL,
	MCSC_R_UVSP0_RADIAL_BIQUAD_A,
	MCSC_R_UVSP0_RADIAL_BIQUAD_B,
	MCSC_R_UVSP0_RADIAL_BIQUAD_SHIFT,
	MCSC_R_UVSP0_RADIAL_RANDOM,
	MCSC_R_UVSP0_RADIAL_REFINE,
	MCSC_R_UVSP0_RADIAL_ALPHA,
	MCSC_R_UVSP0_PEDESTAL,
	MCSC_R_UVSP0_OFFSET,
	MCSC_R_UVSP0_DESAT_CTRL,
	MCSC_R_UVSP0_DESAT_Y,
	MCSC_R_UVSP0_DESAT_U,
	MCSC_R_UVSP0_DESAT_V,
	MCSC_R_UVSP0_RGB2YUV_COEF_00,
	MCSC_R_UVSP0_RGB2YUV_COEF_01,
	MCSC_R_UVSP0_RGB2YUV_COEF_02,
	MCSC_R_UVSP0_RGB2YUV_COEF_10,
	MCSC_R_UVSP0_RGB2YUV_COEF_11,
	MCSC_R_UVSP0_RGB2YUV_COEF_12,
	MCSC_R_UVSP0_RGB2YUV_COEF_20,
	MCSC_R_UVSP0_RGB2YUV_COEF_21,
	MCSC_R_UVSP0_RGB2YUV_COEF_22,
	MCSC_R_UVSP0_RGB2YUV_COEF_SHIFT,
	MCSC_R_UVSP1_CTRL,
	MCSC_R_UVSP1_BINNING,
	MCSC_R_UVSP1_RADIAL_CTRL,
	MCSC_R_UVSP1_RADIAL_BIQUAD_A,
	MCSC_R_UVSP1_RADIAL_BIQUAD_B,
	MCSC_R_UVSP1_RADIAL_BIQUAD_SHIFT,
	MCSC_R_UVSP1_RADIAL_RANDOM,
	MCSC_R_UVSP1_RADIAL_REFINE,
	MCSC_R_UVSP1_RADIAL_ALPHA,
	MCSC_R_UVSP1_PEDESTAL,
	MCSC_R_UVSP1_OFFSET,
	MCSC_R_UVSP1_DESAT_CTRL,
	MCSC_R_UVSP1_DESAT_Y,
	MCSC_R_UVSP1_DESAT_U,
	MCSC_R_UVSP1_DESAT_V,
	MCSC_R_UVSP1_RGB2YUV_COEF_00,
	MCSC_R_UVSP1_RGB2YUV_COEF_01,
	MCSC_R_UVSP1_RGB2YUV_COEF_02,
	MCSC_R_UVSP1_RGB2YUV_COEF_10,
	MCSC_R_UVSP1_RGB2YUV_COEF_11,
	MCSC_R_UVSP1_RGB2YUV_COEF_12,
	MCSC_R_UVSP1_RGB2YUV_COEF_20,
	MCSC_R_UVSP1_RGB2YUV_COEF_21,
	MCSC_R_UVSP1_RGB2YUV_COEF_22,
	MCSC_R_UVSP1_RGB2YUV_COEF_SHIFT,
	MCSC_R_DBG_FRM_CNT_0,
	MCSC_R_DBG_INPUT_0,
	MCSC_R_DBG_MAIN_0,
	MCSC_R_DBG_SC_LINE_0,
	MCSC_R_DBG_FRM_CNT_1,
	MCSC_R_DBG_INPUT_1,
	MCSC_R_DBG_MAIN_1,
	MCSC_R_DBG_SC_LINE_1,
	MCSC_R_DBG_SC0_A,
	MCSC_R_DBG_SC0_B,
	MCSC_R_DBG_SC0_C,
	MCSC_R_DBG_SC0_D,
	MCSC_R_DBG_SC1_A,
	MCSC_R_DBG_SC1_B,
	MCSC_R_DBG_SC1_C,
	MCSC_R_DBG_SC1_D,
	MCSC_R_DBG_SC2_A,
	MCSC_R_DBG_SC2_B,
	MCSC_R_DBG_SC2_C,
	MCSC_R_DBG_SC2_D,
	MCSC_R_DBG_SC3_A,
	MCSC_R_DBG_SC3_B,
	MCSC_R_DBG_SC3_C,
	MCSC_R_DBG_SC3_D,
	MCSC_R_DBG_SC4_A,
	MCSC_R_DBG_SC4_B,
	MCSC_R_DBG_SC4_C,
	MCSC_R_DBG_SC4_D,
	MCSC_R_DBG_DJAG_0,
	MCSC_R_DBG_DJAG_1,
	MCSC_R_DBG_DJAG_2,
	MCSC_R_DBG_DJAG_3,
	MCSC_R_DBG_DS,
	MCSC_R_DBG_STALL_TIMEOUT_0,
	MCSC_R_DBG_STALL_TIMEOUT_1,
	MCSC_R_DBG_STALL_TIMEOUT_WDMA0,
	MCSC_R_DBG_STALL_TIMEOUT_WDMA1,
	MCSC_R_DBG_STALL_TIMEOUT_WDMA2,
	MCSC_R_DBG_STALL_TIMEOUT_WDMA3,
	MCSC_R_DBG_STALL_TIMEOUT_WDMA4,
	MCSC_R_DBG_STALL_TIMEOUT_WDMADS,
	MCSC_R_DBG_CAC_0,
	MCSC_R_DBG_CAC_1,
	MCSC_R_DBG_CAC_2,
	MCSC_R_DBG_UVSP,
	MCSC_R_DBG_CAPTURE_CTRL,
	MCSC_R_DBG_RELEASE_CTRL,
	MCSC_R_WDMA0_IMG_SIZE,
	MCSC_R_WDMA0_STRIDE,
	MCSC_R_WDMA0_10BIT_TYPE,
	MCSC_R_WDMA0_DATA_FORMAT,
	MCSC_R_WDMA0_BASE_ADDR_0,
	MCSC_R_WDMA0_BASE_ADDR_1,
	MCSC_R_WDMA0_BASE_ADDR_2,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_0,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_1,
	MCSC_R_WDMA0_2BIT_STRIDE,
	MCSC_R_WDMA0_DITHER,
	MCSC_R_WDMA0_SWAP_TABLE,
	MCSC_R_WDMA0_FLIP_CONTROL,
	MCSC_R_WDMA0_CRC_RESULT0,
	MCSC_R_WDMA0_CRC_RESULT1,
	MCSC_R_WDMA0_CRC_RESULT2,
	MCSC_R_WDMA0_CRC_2BIT_RESULT0,
	MCSC_R_WDMA0_CRC_2BIT_RESULT1,
	MCSC_R_WDMA0_RGB_CTRL,
	MCSC_R_WDMA0_MONO_CTRL,
	MCSC_R_WDMA1_IMG_SIZE,
	MCSC_R_WDMA1_STRIDE,
	MCSC_R_WDMA1_10BIT_TYPE,
	MCSC_R_WDMA1_DATA_FORMAT,
	MCSC_R_WDMA1_BASE_ADDR_0,
	MCSC_R_WDMA1_BASE_ADDR_1,
	MCSC_R_WDMA1_BASE_ADDR_2,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_0,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_1,
	MCSC_R_WDMA1_2BIT_STRIDE,
	MCSC_R_WDMA1_DITHER,
	MCSC_R_WDMA1_SWAP_TABLE,
	MCSC_R_WDMA1_FLIP_CONTROL,
	MCSC_R_WDMA1_CRC_RESULT0,
	MCSC_R_WDMA1_CRC_RESULT1,
	MCSC_R_WDMA1_CRC_RESULT2,
	MCSC_R_WDMA1_CRC_2BIT_RESULT0,
	MCSC_R_WDMA1_CRC_2BIT_RESULT1,
	MCSC_R_WDMA1_RGB_CTRL,
	MCSC_R_WDMA1_MONO_CTRL,
	MCSC_R_WDMA2_IMG_SIZE,
	MCSC_R_WDMA2_STRIDE,
	MCSC_R_WDMA2_10BIT_TYPE,
	MCSC_R_WDMA2_DATA_FORMAT,
	MCSC_R_WDMA2_BASE_ADDR_0,
	MCSC_R_WDMA2_BASE_ADDR_1,
	MCSC_R_WDMA2_BASE_ADDR_2,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_0,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_1,
	MCSC_R_WDMA2_2BIT_STRIDE,
	MCSC_R_WDMA2_DITHER,
	MCSC_R_WDMA2_SWAP_TABLE,
	MCSC_R_WDMA2_FLIP_CONTROL,
	MCSC_R_WDMA2_CRC_RESULT0,
	MCSC_R_WDMA2_CRC_RESULT1,
	MCSC_R_WDMA2_CRC_RESULT2,
	MCSC_R_WDMA2_CRC_2BIT_RESULT0,
	MCSC_R_WDMA2_CRC_2BIT_RESULT1,
	MCSC_R_WDMA2_RGB_CTRL,
	MCSC_R_WDMA2_MONO_CTRL,
	MCSC_R_WDMA3_IMG_SIZE,
	MCSC_R_WDMA3_STRIDE,
	MCSC_R_WDMA3_10BIT_TYPE,
	MCSC_R_WDMA3_DATA_FORMAT,
	MCSC_R_WDMA3_BASE_ADDR_0,
	MCSC_R_WDMA3_BASE_ADDR_1,
	MCSC_R_WDMA3_BASE_ADDR_2,
	MCSC_R_WDMA3_BASE_ADDR_2BIT_0,
	MCSC_R_WDMA3_BASE_ADDR_2BIT_1,
	MCSC_R_WDMA3_2BIT_STRIDE,
	MCSC_R_WDMA3_DITHER,
	MCSC_R_WDMA3_SWAP_TABLE,
	MCSC_R_WDMA3_FLIP_CONTROL,
	MCSC_R_WDMA3_CRC_RESULT0,
	MCSC_R_WDMA3_CRC_RESULT1,
	MCSC_R_WDMA3_CRC_RESULT2,
	MCSC_R_WDMA3_CRC_2BIT_RESULT0,
	MCSC_R_WDMA3_CRC_2BIT_RESULT1,
	MCSC_R_WDMA3_RGB_CTRL,
	MCSC_R_WDMA3_MONO_CTRL,
	MCSC_R_WDMA4_IMG_SIZE,
	MCSC_R_WDMA4_STRIDE,
	MCSC_R_WDMA4_10BIT_TYPE,
	MCSC_R_WDMA4_DATA_FORMAT,
	MCSC_R_WDMA4_BASE_ADDR_0,
	MCSC_R_WDMA4_BASE_ADDR_1,
	MCSC_R_WDMA4_BASE_ADDR_2,
	MCSC_R_WDMA4_BASE_ADDR_2BIT_0,
	MCSC_R_WDMA4_BASE_ADDR_2BIT_1,
	MCSC_R_WDMA4_2BIT_STRIDE,
	MCSC_R_WDMA4_DITHER,
	MCSC_R_WDMA4_SWAP_TABLE,
	MCSC_R_WDMA4_FLIP_CONTROL,
	MCSC_R_WDMA4_CRC_RESULT0,
	MCSC_R_WDMA4_CRC_RESULT1,
	MCSC_R_WDMA4_CRC_RESULT2,
	MCSC_R_WDMA4_CRC_2BIT_RESULT0,
	MCSC_R_WDMA4_CRC_2BIT_RESULT1,
	MCSC_R_WDMA4_RGB_CTRL,
	MCSC_R_WDMA4_MONO_CTRL,
	MCSC_R_WDMADS_IMG_SIZE,
	MCSC_R_WDMADS_STRIDE,
	MCSC_R_WDMADS_DATA_FORMAT,
	MCSC_R_WDMADS_BASE_ADDR_0,
	MCSC_R_WDMADS_BASE_ADDR_1,
	MCSC_R_WDMADS_DITHER,
	MCSC_R_WDMADS_SWAP_TABLE,
	MCSC_R_WDMADS_CRC_RESULT0,
	MCSC_R_WDMADS_CRC_RESULT1,
	MCSC_R_WDMADS_MONO_CTRL,
	MCSC_R_WDMA0_BASE_ADDR_0_IDX1,
	MCSC_R_WDMA0_BASE_ADDR_1_IDX1,
	MCSC_R_WDMA0_BASE_ADDR_2_IDX1,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_0_IDX1,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_1_IDX1,
	MCSC_R_WDMA0_BASE_ADDR_0_IDX2,
	MCSC_R_WDMA0_BASE_ADDR_1_IDX2,
	MCSC_R_WDMA0_BASE_ADDR_2_IDX2,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_0_IDX2,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_1_IDX2,
	MCSC_R_WDMA0_BASE_ADDR_0_IDX3,
	MCSC_R_WDMA0_BASE_ADDR_1_IDX3,
	MCSC_R_WDMA0_BASE_ADDR_2_IDX3,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_0_IDX3,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_1_IDX3,
	MCSC_R_WDMA0_BASE_ADDR_0_IDX4,
	MCSC_R_WDMA0_BASE_ADDR_1_IDX4,
	MCSC_R_WDMA0_BASE_ADDR_2_IDX4,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_0_IDX4,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_1_IDX4,
	MCSC_R_WDMA0_BASE_ADDR_0_IDX5,
	MCSC_R_WDMA0_BASE_ADDR_1_IDX5,
	MCSC_R_WDMA0_BASE_ADDR_2_IDX5,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_0_IDX5,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_1_IDX5,
	MCSC_R_WDMA0_BASE_ADDR_0_IDX6,
	MCSC_R_WDMA0_BASE_ADDR_1_IDX6,
	MCSC_R_WDMA0_BASE_ADDR_2_IDX6,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_0_IDX6,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_1_IDX6,
	MCSC_R_WDMA0_BASE_ADDR_0_IDX7,
	MCSC_R_WDMA0_BASE_ADDR_1_IDX7,
	MCSC_R_WDMA0_BASE_ADDR_2_IDX7,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_0_IDX7,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_1_IDX7,
	MCSC_R_WDMA1_BASE_ADDR_0_IDX1,
	MCSC_R_WDMA1_BASE_ADDR_1_IDX1,
	MCSC_R_WDMA1_BASE_ADDR_2_IDX1,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_0_IDX1,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_1_IDX1,
	MCSC_R_WDMA1_BASE_ADDR_0_IDX2,
	MCSC_R_WDMA1_BASE_ADDR_1_IDX2,
	MCSC_R_WDMA1_BASE_ADDR_2_IDX2,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_0_IDX2,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_1_IDX2,
	MCSC_R_WDMA1_BASE_ADDR_0_IDX3,
	MCSC_R_WDMA1_BASE_ADDR_1_IDX3,
	MCSC_R_WDMA1_BASE_ADDR_2_IDX3,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_0_IDX3,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_1_IDX3,
	MCSC_R_WDMA1_BASE_ADDR_0_IDX4,
	MCSC_R_WDMA1_BASE_ADDR_1_IDX4,
	MCSC_R_WDMA1_BASE_ADDR_2_IDX4,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_0_IDX4,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_1_IDX4,
	MCSC_R_WDMA1_BASE_ADDR_0_IDX5,
	MCSC_R_WDMA1_BASE_ADDR_1_IDX5,
	MCSC_R_WDMA1_BASE_ADDR_2_IDX5,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_0_IDX5,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_1_IDX5,
	MCSC_R_WDMA1_BASE_ADDR_0_IDX6,
	MCSC_R_WDMA1_BASE_ADDR_1_IDX6,
	MCSC_R_WDMA1_BASE_ADDR_2_IDX6,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_0_IDX6,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_1_IDX6,
	MCSC_R_WDMA1_BASE_ADDR_0_IDX7,
	MCSC_R_WDMA1_BASE_ADDR_1_IDX7,
	MCSC_R_WDMA1_BASE_ADDR_2_IDX7,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_0_IDX7,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_1_IDX7,
	MCSC_R_WDMA2_BASE_ADDR_0_IDX1,
	MCSC_R_WDMA2_BASE_ADDR_1_IDX1,
	MCSC_R_WDMA2_BASE_ADDR_2_IDX1,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_0_IDX1,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_1_IDX1,
	MCSC_R_WDMA2_BASE_ADDR_0_IDX2,
	MCSC_R_WDMA2_BASE_ADDR_1_IDX2,
	MCSC_R_WDMA2_BASE_ADDR_2_IDX2,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_0_IDX2,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_1_IDX2,
	MCSC_R_WDMA2_BASE_ADDR_0_IDX3,
	MCSC_R_WDMA2_BASE_ADDR_1_IDX3,
	MCSC_R_WDMA2_BASE_ADDR_2_IDX3,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_0_IDX3,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_1_IDX3,
	MCSC_R_WDMA2_BASE_ADDR_0_IDX4,
	MCSC_R_WDMA2_BASE_ADDR_1_IDX4,
	MCSC_R_WDMA2_BASE_ADDR_2_IDX4,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_0_IDX4,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_1_IDX4,
	MCSC_R_WDMA2_BASE_ADDR_0_IDX5,
	MCSC_R_WDMA2_BASE_ADDR_1_IDX5,
	MCSC_R_WDMA2_BASE_ADDR_2_IDX5,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_0_IDX5,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_1_IDX5,
	MCSC_R_WDMA2_BASE_ADDR_0_IDX6,
	MCSC_R_WDMA2_BASE_ADDR_1_IDX6,
	MCSC_R_WDMA2_BASE_ADDR_2_IDX6,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_0_IDX6,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_1_IDX6,
	MCSC_R_WDMA2_BASE_ADDR_0_IDX7,
	MCSC_R_WDMA2_BASE_ADDR_1_IDX7,
	MCSC_R_WDMA2_BASE_ADDR_2_IDX7,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_0_IDX7,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_1_IDX7,
	MCSC_R_WDMA3_BASE_ADDR_0_IDX1,
	MCSC_R_WDMA3_BASE_ADDR_1_IDX1,
	MCSC_R_WDMA3_BASE_ADDR_2_IDX1,
	MCSC_R_WDMA3_BASE_ADDR_2BIT_0_IDX1,
	MCSC_R_WDMA3_BASE_ADDR_2BIT_1_IDX1,
	MCSC_R_WDMA3_BASE_ADDR_0_IDX2,
	MCSC_R_WDMA3_BASE_ADDR_1_IDX2,
	MCSC_R_WDMA3_BASE_ADDR_2_IDX2,
	MCSC_R_WDMA3_BASE_ADDR_2BIT_0_IDX2,
	MCSC_R_WDMA3_BASE_ADDR_2BIT_1_IDX2,
	MCSC_R_WDMA3_BASE_ADDR_0_IDX3,
	MCSC_R_WDMA3_BASE_ADDR_1_IDX3,
	MCSC_R_WDMA3_BASE_ADDR_2_IDX3,
	MCSC_R_WDMA3_BASE_ADDR_2BIT_0_IDX3,
	MCSC_R_WDMA3_BASE_ADDR_2BIT_1_IDX3,
	MCSC_R_WDMA3_BASE_ADDR_0_IDX4,
	MCSC_R_WDMA3_BASE_ADDR_1_IDX4,
	MCSC_R_WDMA3_BASE_ADDR_2_IDX4,
	MCSC_R_WDMA3_BASE_ADDR_2BIT_0_IDX4,
	MCSC_R_WDMA3_BASE_ADDR_2BIT_1_IDX4,
	MCSC_R_WDMA3_BASE_ADDR_0_IDX5,
	MCSC_R_WDMA3_BASE_ADDR_1_IDX5,
	MCSC_R_WDMA3_BASE_ADDR_2_IDX5,
	MCSC_R_WDMA3_BASE_ADDR_2BIT_0_IDX5,
	MCSC_R_WDMA3_BASE_ADDR_2BIT_1_IDX5,
	MCSC_R_WDMA3_BASE_ADDR_0_IDX6,
	MCSC_R_WDMA3_BASE_ADDR_1_IDX6,
	MCSC_R_WDMA3_BASE_ADDR_2_IDX6,
	MCSC_R_WDMA3_BASE_ADDR_2BIT_0_IDX6,
	MCSC_R_WDMA3_BASE_ADDR_2BIT_1_IDX6,
	MCSC_R_WDMA3_BASE_ADDR_0_IDX7,
	MCSC_R_WDMA3_BASE_ADDR_1_IDX7,
	MCSC_R_WDMA3_BASE_ADDR_2_IDX7,
	MCSC_R_WDMA3_BASE_ADDR_2BIT_0_IDX7,
	MCSC_R_WDMA3_BASE_ADDR_2BIT_1_IDX7,
	MCSC_R_WDMA4_BASE_ADDR_0_IDX1,
	MCSC_R_WDMA4_BASE_ADDR_1_IDX1,
	MCSC_R_WDMA4_BASE_ADDR_2_IDX1,
	MCSC_R_WDMA4_BASE_ADDR_2BIT_0_IDX1,
	MCSC_R_WDMA4_BASE_ADDR_2BIT_1_IDX1,
	MCSC_R_WDMA4_BASE_ADDR_0_IDX2,
	MCSC_R_WDMA4_BASE_ADDR_1_IDX2,
	MCSC_R_WDMA4_BASE_ADDR_2_IDX2,
	MCSC_R_WDMA4_BASE_ADDR_2BIT_0_IDX2,
	MCSC_R_WDMA4_BASE_ADDR_2BIT_1_IDX2,
	MCSC_R_WDMA4_BASE_ADDR_0_IDX3,
	MCSC_R_WDMA4_BASE_ADDR_1_IDX3,
	MCSC_R_WDMA4_BASE_ADDR_2_IDX3,
	MCSC_R_WDMA4_BASE_ADDR_2BIT_0_IDX3,
	MCSC_R_WDMA4_BASE_ADDR_2BIT_1_IDX3,
	MCSC_R_WDMA4_BASE_ADDR_0_IDX4,
	MCSC_R_WDMA4_BASE_ADDR_1_IDX4,
	MCSC_R_WDMA4_BASE_ADDR_2_IDX4,
	MCSC_R_WDMA4_BASE_ADDR_2BIT_0_IDX4,
	MCSC_R_WDMA4_BASE_ADDR_2BIT_1_IDX4,
	MCSC_R_WDMA4_BASE_ADDR_0_IDX5,
	MCSC_R_WDMA4_BASE_ADDR_1_IDX5,
	MCSC_R_WDMA4_BASE_ADDR_2_IDX5,
	MCSC_R_WDMA4_BASE_ADDR_2BIT_0_IDX5,
	MCSC_R_WDMA4_BASE_ADDR_2BIT_1_IDX5,
	MCSC_R_WDMA4_BASE_ADDR_0_IDX6,
	MCSC_R_WDMA4_BASE_ADDR_1_IDX6,
	MCSC_R_WDMA4_BASE_ADDR_2_IDX6,
	MCSC_R_WDMA4_BASE_ADDR_2BIT_0_IDX6,
	MCSC_R_WDMA4_BASE_ADDR_2BIT_1_IDX6,
	MCSC_R_WDMA4_BASE_ADDR_0_IDX7,
	MCSC_R_WDMA4_BASE_ADDR_1_IDX7,
	MCSC_R_WDMA4_BASE_ADDR_2_IDX7,
	MCSC_R_WDMA4_BASE_ADDR_2BIT_0_IDX7,
	MCSC_R_WDMA4_BASE_ADDR_2BIT_1_IDX7,
	MCSC_R_WDMADS_BASE_ADDR_0_IDX1,
	MCSC_R_WDMADS_BASE_ADDR_1_IDX1,
	MCSC_R_WDMADS_BASE_ADDR_0_IDX2,
	MCSC_R_WDMADS_BASE_ADDR_1_IDX2,
	MCSC_R_WDMADS_BASE_ADDR_0_IDX3,
	MCSC_R_WDMADS_BASE_ADDR_1_IDX3,
	MCSC_R_WDMADS_BASE_ADDR_0_IDX4,
	MCSC_R_WDMADS_BASE_ADDR_1_IDX4,
	MCSC_R_WDMADS_BASE_ADDR_0_IDX5,
	MCSC_R_WDMADS_BASE_ADDR_1_IDX5,
	MCSC_R_WDMADS_BASE_ADDR_0_IDX6,
	MCSC_R_WDMADS_BASE_ADDR_1_IDX6,
	MCSC_R_WDMADS_BASE_ADDR_0_IDX7,
	MCSC_R_WDMADS_BASE_ADDR_1_IDX7,
	MCSC_R_WDMA_RGB_OFFSET,
	MCSC_R_WDMA_RGB_COEF_0,
	MCSC_R_WDMA_RGB_COEF_1,
	MCSC_R_WDMA_RGB_COEF_2,
	MCSC_R_WDMA_RGB_COEF_3,
	MCSC_R_WDMA_RGB_COEF_4,
	MCSC_R_DMA_CLK_GATE_DISABLE,
	MCSC_R_WDMA0_SRAM_BASE,
	MCSC_R_WDMA1_SRAM_BASE,
	MCSC_R_WDMA2_SRAM_BASE,
	MCSC_R_WDMA3_SRAM_BASE,
	MCSC_R_WDMA4_SRAM_BASE,
	MCSC_R_WDMADS_SRAM_BASE,
	MCSC_R_RDMAOTF_IMG_SIZE,
	MCSC_R_RDMAOTF_STRIDE,
	MCSC_R_RDMAOTF_10BIT_TYPE,
	MCSC_R_RDMAOTF_DATA_FORMAT,
	MCSC_R_RDMAOTF_BASE_ADDR_0,
	MCSC_R_RDMAOTF_BASE_ADDR_1,
	MCSC_R_RDMAOTF_BASE_ADDR_2,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_0,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_1,
	MCSC_R_RDMAOTF_2BIT_STRIDE,
	MCSC_R_RDMAOTF_DITHER,
	MCSC_R_RDMAOTF_SWAP_TABLE,
	MCSC_R_RDMAOTF_BASE_ADDR_0_IDX1,
	MCSC_R_RDMAOTF_BASE_ADDR_1_IDX1,
	MCSC_R_RDMAOTF_BASE_ADDR_2_IDX1,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_0_IDX1,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_1_IDX1,
	MCSC_R_RDMAOTF_BASE_ADDR_0_IDX2,
	MCSC_R_RDMAOTF_BASE_ADDR_1_IDX2,
	MCSC_R_RDMAOTF_BASE_ADDR_2_IDX2,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_0_IDX2,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_1_IDX2,
	MCSC_R_RDMAOTF_BASE_ADDR_0_IDX3,
	MCSC_R_RDMAOTF_BASE_ADDR_1_IDX3,
	MCSC_R_RDMAOTF_BASE_ADDR_2_IDX3,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_0_IDX3,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_1_IDX3,
	MCSC_R_RDMAOTF_BASE_ADDR_0_IDX4,
	MCSC_R_RDMAOTF_BASE_ADDR_1_IDX4,
	MCSC_R_RDMAOTF_BASE_ADDR_2_IDX4,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_0_IDX4,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_1_IDX4,
	MCSC_R_RDMAOTF_BASE_ADDR_0_IDX5,
	MCSC_R_RDMAOTF_BASE_ADDR_1_IDX5,
	MCSC_R_RDMAOTF_BASE_ADDR_2_IDX5,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_0_IDX5,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_1_IDX5,
	MCSC_R_RDMAOTF_BASE_ADDR_0_IDX6,
	MCSC_R_RDMAOTF_BASE_ADDR_1_IDX6,
	MCSC_R_RDMAOTF_BASE_ADDR_2_IDX6,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_0_IDX6,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_1_IDX6,
	MCSC_R_RDMAOTF_BASE_ADDR_0_IDX7,
	MCSC_R_RDMAOTF_BASE_ADDR_1_IDX7,
	MCSC_R_RDMAOTF_BASE_ADDR_2_IDX7,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_0_IDX7,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_1_IDX7,
	MCSC_R_DBG_WDMA_WRESCHECK_0,
	MCSC_R_DBG_WDMA_WRESCHECK_1,
	MCSC_R_DBG_WDMA_WRESCHECK_2,
	MCSC_R_DBG_WDMA_WRESCHECK_3,
	MCSC_R_DBG_WDMA_WRESCHECK_4,
	MCSC_R_DBG_WDMA_WRESCHECK_5,
	MCSC_R_DBG_WDMA_EMPTY_0,
	MCSC_R_DBG_WDMA_EMPTY_1,
	MCSC_R_DBG_WDMA_POS_0,
	MCSC_R_DBG_WDMA_POS_1,
	MCSC_R_DBG_WDMA_POS_2,
	MCSC_R_DBG_WDMA_POS_3,
	MCSC_R_DBG_WDMA_POS_4,
	MCSC_R_DBG_WDMA_POS_5,
	MCSC_R_DBG_WDMA_BUF_0,
	MCSC_R_DBG_WDMA_BUF_1,
	MCSC_R_DBG_WDMA_BUF_2,
	MCSC_R_DBG_WDMA_BUF_3,
	MCSC_R_DBG_WDMA_BUF_4,
	MCSC_R_DBG_WDMA_BUF_5,
	MCSC_R_DBG_RDMA_AXIACK_CNT_0,
	MCSC_R_DBG_RDMA_AXILAST_CNT_0,
	MCSC_R_DBG_RDMA_SRAM_RDONE_CNT_0,
	MCSC_R_DBG_RDMA_STATUS,
	MCSC_R_SCALER_INTERRUPT_SCORE_0,
	MCSC_R_SCALER_INTERRUPT_MASK_SCORE_0,
	MCSC_R_SCALER_INTERRUPT_SCORE_1,
	MCSC_R_SCALER_INTERRUPT_MASK_SCORE_1,
	MCSC_REG_CNT
};

static const struct fimc_is_reg mcsc_regs[MCSC_REG_CNT] = {
	{0x0000, "SC_RESET_CTRL_GLOBAL"},
	{0x0004, "APB_CLK_GATE_CTRL"},
	{0x0010, "SCALER_RESET_STATUS"},
	{0x0014, "SCALER_RUNNING_STATUS"},
	{0x0018, "DMA_RUNNING_STATUS"},
	{0x001C, "SCALER_VERSION"},
	{0x0020, "MCSC_STALL_TIMEOUT_EN"},
	{0x0024, "MCSC_STALL_TIMEOUT_NUM"},
	{0x0100, "SC_RESET_CTRL_0"},
	{0x0104, "SC_GCTRL_0"},
	{0x010C, "SCALER_INPUT_STATUS_0"},
	{0x0110, "INPUT_SRC_CTRL_0"},
	{0x0114, "INPUT_IMG_SIZE_0"},
	{0x0118, "CORE_CLK_GATE_CTRL_0"},
	{0x0120, "SCALER_INTERRUPT_0"},
	{0x0124, "SCALER_INTERRUPT_MASK_0"},
	{0x0128, "SCALER_RDMA_START_0"},
	{0x4130, "SHADOW_REG_CTRL_0"},
	{0x4134, "SHADOW_MEM_RD_CTRL_0"},
	{0x4138, "SHADOW_MEM_RD_SFR_ADDR_0"},
	{0x413C, "SHADOW_MEM_RD_SFR_DATA_0"},
	{0x0140, "SCALER_FAST_MODE_CTRL_0"},
	{0x0144, "SCALER_FAST_MODE_STATUS_0"},
	{0x0148, "SCALER_MONO_CTRL_0"},
	{0x0200, "SC_RESET_CTRL_1"},
	{0x0204, "SC_GCTRL_1"},
	{0x020C, "SCALER_INPUT_STATUS_1"},
	{0x0210, "INPUT_SRC_CTRL_1"},
	{0x0214, "INPUT_IMG_SIZE_1"},
	{0x0218, "CORE_CLK_GATE_CTRL_1"},
	{0x0220, "SCALER_INTERRUPT_1"},
	{0x0224, "SCALER_INTERRUPT_MASK_1"},
	{0x0228, "SCALER_RDMA_START_1"},
	{0x8230, "SHADOW_REG_CTRL_1"},
	{0x8234, "SHADOW_MEM_RD_CTRL_1"},
	{0x8238, "SHADOW_MEM_RD_SFR_ADDR_1"},
	{0x823C, "SHADOW_MEM_RD_SFR_DATA_1"},
	{0x0240, "SCALER_FAST_MODE_CTRL_1"},
	{0x0244, "SCALER_FAST_MODE_STATUS_1"},
	{0x0248, "SCALER_MONO_CTRL_1"},
	{0x0300, "SC0_CTRL"},
	{0x0304, "SC0_SRC_POS"},
	{0x0308, "SC0_SRC_SIZE"},
	{0x030C, "SC0_DST_SIZE"},
	{0x0310, "SC0_H_RATIO"},
	{0x0314, "SC0_V_RATIO"},
	{0x0318, "SC0_H_INIT_PHASE_OFFSET"},
	{0x031C, "SC0_V_INIT_PHASE_OFFSET"},
	{0x0320, "SC0_ROUND_MODE"},
	{0x0324, "SC0_V_COEFF_0AB"},
	{0x0328, "SC0_V_COEFF_0CD"},
	{0x032C, "SC0_V_COEFF_1AB"},
	{0x0330, "SC0_V_COEFF_1CD"},
	{0x0334, "SC0_V_COEFF_2AB"},
	{0x0338, "SC0_V_COEFF_2CD"},
	{0x033C, "SC0_V_COEFF_3AB"},
	{0x0340, "SC0_V_COEFF_3CD"},
	{0x0344, "SC0_V_COEFF_4AB"},
	{0x0348, "SC0_V_COEFF_4CD"},
	{0x034C, "SC0_V_COEFF_5AB"},
	{0x0350, "SC0_V_COEFF_5CD"},
	{0x0354, "SC0_V_COEFF_6AB"},
	{0x0358, "SC0_V_COEFF_6CD"},
	{0x035C, "SC0_V_COEFF_7AB"},
	{0x0360, "SC0_V_COEFF_7CD"},
	{0x0364, "SC0_V_COEFF_8AB"},
	{0x0368, "SC0_V_COEFF_8CD"},
	{0x036C, "SC0_H_COEFF_0AB"},
	{0x0370, "SC0_H_COEFF_0CD"},
	{0x0374, "SC0_H_COEFF_0EF"},
	{0x0378, "SC0_H_COEFF_0GH"},
	{0x037C, "SC0_H_COEFF_1AB"},
	{0x0380, "SC0_H_COEFF_1CD"},
	{0x0384, "SC0_H_COEFF_1EF"},
	{0x0388, "SC0_H_COEFF_1GH"},
	{0x038C, "SC0_H_COEFF_2AB"},
	{0x0390, "SC0_H_COEFF_2CD"},
	{0x0394, "SC0_H_COEFF_2EF"},
	{0x0398, "SC0_H_COEFF_2GH"},
	{0x039C, "SC0_H_COEFF_3AB"},
	{0x03A0, "SC0_H_COEFF_3CD"},
	{0x03A4, "SC0_H_COEFF_3EF"},
	{0x03A8, "SC0_H_COEFF_3GH"},
	{0x03AC, "SC0_H_COEFF_4AB"},
	{0x03B0, "SC0_H_COEFF_4CD"},
	{0x03B4, "SC0_H_COEFF_4EF"},
	{0x03B8, "SC0_H_COEFF_4GH"},
	{0x03BC, "SC0_H_COEFF_5AB"},
	{0x03C0, "SC0_H_COEFF_5CD"},
	{0x03C4, "SC0_H_COEFF_5EF"},
	{0x03C8, "SC0_H_COEFF_5GH"},
	{0x03CC, "SC0_H_COEFF_6AB"},
	{0x03D0, "SC0_H_COEFF_6CD"},
	{0x03D4, "SC0_H_COEFF_6EF"},
	{0x03D8, "SC0_H_COEFF_6GH"},
	{0x03DC, "SC0_H_COEFF_7AB"},
	{0x03E0, "SC0_H_COEFF_7CD"},
	{0x03E4, "SC0_H_COEFF_7EF"},
	{0x03E8, "SC0_H_COEFF_7GH"},
	{0x03EC, "SC0_H_COEFF_8AB"},
	{0x03F0, "SC0_H_COEFF_8CD"},
	{0x03F4, "SC0_H_COEFF_8EF"},
	{0x03F8, "SC0_H_COEFF_8GH"},
	{0x0400, "SC1_CTRL"},
	{0x0404, "SC1_SRC_POS"},
	{0x0408, "SC1_SRC_SIZE"},
	{0x040C, "SC1_DST_SIZE"},
	{0x0410, "SC1_H_RATIO"},
	{0x0414, "SC1_V_RATIO"},
	{0x0418, "SC1_H_INIT_PHASE_OFFSET"},
	{0x041C, "SC1_V_INIT_PHASE_OFFSET"},
	{0x0420, "SC1_ROUND_MODE"},
	{0x0424, "SC1_V_COEFF_0AB"},
	{0x0428, "SC1_V_COEFF_0CD"},
	{0x042C, "SC1_V_COEFF_1AB"},
	{0x0430, "SC1_V_COEFF_1CD"},
	{0x0434, "SC1_V_COEFF_2AB"},
	{0x0438, "SC1_V_COEFF_2CD"},
	{0x043C, "SC1_V_COEFF_3AB"},
	{0x0440, "SC1_V_COEFF_3CD"},
	{0x0444, "SC1_V_COEFF_4AB"},
	{0x0448, "SC1_V_COEFF_4CD"},
	{0x044C, "SC1_V_COEFF_5AB"},
	{0x0450, "SC1_V_COEFF_5CD"},
	{0x0454, "SC1_V_COEFF_6AB"},
	{0x0458, "SC1_V_COEFF_6CD"},
	{0x045C, "SC1_V_COEFF_7AB"},
	{0x0460, "SC1_V_COEFF_7CD"},
	{0x0464, "SC1_V_COEFF_8AB"},
	{0x0468, "SC1_V_COEFF_8CD"},
	{0x046C, "SC1_H_COEFF_0AB"},
	{0x0470, "SC1_H_COEFF_0CD"},
	{0x0474, "SC1_H_COEFF_0EF"},
	{0x0478, "SC1_H_COEFF_0GH"},
	{0x047C, "SC1_H_COEFF_1AB"},
	{0x0480, "SC1_H_COEFF_1CD"},
	{0x0484, "SC1_H_COEFF_1EF"},
	{0x0488, "SC1_H_COEFF_1GH"},
	{0x048C, "SC1_H_COEFF_2AB"},
	{0x0490, "SC1_H_COEFF_2CD"},
	{0x0494, "SC1_H_COEFF_2EF"},
	{0x0498, "SC1_H_COEFF_2GH"},
	{0x049C, "SC1_H_COEFF_3AB"},
	{0x04A0, "SC1_H_COEFF_3CD"},
	{0x04A4, "SC1_H_COEFF_3EF"},
	{0x04A8, "SC1_H_COEFF_3GH"},
	{0x04AC, "SC1_H_COEFF_4AB"},
	{0x04B0, "SC1_H_COEFF_4CD"},
	{0x04B4, "SC1_H_COEFF_4EF"},
	{0x04B8, "SC1_H_COEFF_4GH"},
	{0x04BC, "SC1_H_COEFF_5AB"},
	{0x04C0, "SC1_H_COEFF_5CD"},
	{0x04C4, "SC1_H_COEFF_5EF"},
	{0x04C8, "SC1_H_COEFF_5GH"},
	{0x04CC, "SC1_H_COEFF_6AB"},
	{0x04D0, "SC1_H_COEFF_6CD"},
	{0x04D4, "SC1_H_COEFF_6EF"},
	{0x04D8, "SC1_H_COEFF_6GH"},
	{0x04DC, "SC1_H_COEFF_7AB"},
	{0x04E0, "SC1_H_COEFF_7CD"},
	{0x04E4, "SC1_H_COEFF_7EF"},
	{0x04E8, "SC1_H_COEFF_7GH"},
	{0x04EC, "SC1_H_COEFF_8AB"},
	{0x04F0, "SC1_H_COEFF_8CD"},
	{0x04F4, "SC1_H_COEFF_8EF"},
	{0x04F8, "SC1_H_COEFF_8GH"},
	{0x0500, "SC2_CTRL"},
	{0x0504, "SC2_SRC_POS"},
	{0x0508, "SC2_SRC_SIZE"},
	{0x050C, "SC2_DST_SIZE"},
	{0x0510, "SC2_H_RATIO"},
	{0x0514, "SC2_V_RATIO"},
	{0x0518, "SC2_H_INIT_PHASE_OFFSET"},
	{0x051C, "SC2_V_INIT_PHASE_OFFSET"},
	{0x0520, "SC2_ROUND_MODE"},
	{0x0524, "SC2_V_COEFF_0AB"},
	{0x0528, "SC2_V_COEFF_0CD"},
	{0x052C, "SC2_V_COEFF_1AB"},
	{0x0530, "SC2_V_COEFF_1CD"},
	{0x0534, "SC2_V_COEFF_2AB"},
	{0x0538, "SC2_V_COEFF_2CD"},
	{0x053C, "SC2_V_COEFF_3AB"},
	{0x0540, "SC2_V_COEFF_3CD"},
	{0x0544, "SC2_V_COEFF_4AB"},
	{0x0548, "SC2_V_COEFF_4CD"},
	{0x054C, "SC2_V_COEFF_5AB"},
	{0x0550, "SC2_V_COEFF_5CD"},
	{0x0554, "SC2_V_COEFF_6AB"},
	{0x0558, "SC2_V_COEFF_6CD"},
	{0x055C, "SC2_V_COEFF_7AB"},
	{0x0560, "SC2_V_COEFF_7CD"},
	{0x0564, "SC2_V_COEFF_8AB"},
	{0x0568, "SC2_V_COEFF_8CD"},
	{0x056C, "SC2_H_COEFF_0AB"},
	{0x0570, "SC2_H_COEFF_0CD"},
	{0x0574, "SC2_H_COEFF_0EF"},
	{0x0578, "SC2_H_COEFF_0GH"},
	{0x057C, "SC2_H_COEFF_1AB"},
	{0x0580, "SC2_H_COEFF_1CD"},
	{0x0584, "SC2_H_COEFF_1EF"},
	{0x0588, "SC2_H_COEFF_1GH"},
	{0x058C, "SC2_H_COEFF_2AB"},
	{0x0590, "SC2_H_COEFF_2CD"},
	{0x0594, "SC2_H_COEFF_2EF"},
	{0x0598, "SC2_H_COEFF_2GH"},
	{0x059C, "SC2_H_COEFF_3AB"},
	{0x05A0, "SC2_H_COEFF_3CD"},
	{0x05A4, "SC2_H_COEFF_3EF"},
	{0x05A8, "SC2_H_COEFF_3GH"},
	{0x05AC, "SC2_H_COEFF_4AB"},
	{0x05B0, "SC2_H_COEFF_4CD"},
	{0x05B4, "SC2_H_COEFF_4EF"},
	{0x05B8, "SC2_H_COEFF_4GH"},
	{0x05BC, "SC2_H_COEFF_5AB"},
	{0x05C0, "SC2_H_COEFF_5CD"},
	{0x05C4, "SC2_H_COEFF_5EF"},
	{0x05C8, "SC2_H_COEFF_5GH"},
	{0x05CC, "SC2_H_COEFF_6AB"},
	{0x05D0, "SC2_H_COEFF_6CD"},
	{0x05D4, "SC2_H_COEFF_6EF"},
	{0x05D8, "SC2_H_COEFF_6GH"},
	{0x05DC, "SC2_H_COEFF_7AB"},
	{0x05E0, "SC2_H_COEFF_7CD"},
	{0x05E4, "SC2_H_COEFF_7EF"},
	{0x05E8, "SC2_H_COEFF_7GH"},
	{0x05EC, "SC2_H_COEFF_8AB"},
	{0x05F0, "SC2_H_COEFF_8CD"},
	{0x05F4, "SC2_H_COEFF_8EF"},
	{0x05F8, "SC2_H_COEFF_8GH"},
	{0x0600, "SC3_CTRL"},
	{0x0604, "SC3_SRC_POS"},
	{0x0608, "SC3_SRC_SIZE"},
	{0x060C, "SC3_DST_SIZE"},
	{0x0610, "SC3_H_RATIO"},
	{0x0614, "SC3_V_RATIO"},
	{0x0618, "SC3_H_INIT_PHASE_OFFSET"},
	{0x061C, "SC3_V_INIT_PHASE_OFFSET"},
	{0x0620, "SC3_ROUND_MODE"},
	{0x0624, "SC3_V_COEFF_0AB"},
	{0x0628, "SC3_V_COEFF_0CD"},
	{0x062C, "SC3_V_COEFF_1AB"},
	{0x0630, "SC3_V_COEFF_1CD"},
	{0x0634, "SC3_V_COEFF_2AB"},
	{0x0638, "SC3_V_COEFF_2CD"},
	{0x063C, "SC3_V_COEFF_3AB"},
	{0x0640, "SC3_V_COEFF_3CD"},
	{0x0644, "SC3_V_COEFF_4AB"},
	{0x0648, "SC3_V_COEFF_4CD"},
	{0x064C, "SC3_V_COEFF_5AB"},
	{0x0650, "SC3_V_COEFF_5CD"},
	{0x0654, "SC3_V_COEFF_6AB"},
	{0x0658, "SC3_V_COEFF_6CD"},
	{0x065C, "SC3_V_COEFF_7AB"},
	{0x0660, "SC3_V_COEFF_7CD"},
	{0x0664, "SC3_V_COEFF_8AB"},
	{0x0668, "SC3_V_COEFF_8CD"},
	{0x066C, "SC3_H_COEFF_0AB"},
	{0x0670, "SC3_H_COEFF_0CD"},
	{0x0674, "SC3_H_COEFF_0EF"},
	{0x0678, "SC3_H_COEFF_0GH"},
	{0x067C, "SC3_H_COEFF_1AB"},
	{0x0680, "SC3_H_COEFF_1CD"},
	{0x0684, "SC3_H_COEFF_1EF"},
	{0x0688, "SC3_H_COEFF_1GH"},
	{0x068C, "SC3_H_COEFF_2AB"},
	{0x0690, "SC3_H_COEFF_2CD"},
	{0x0694, "SC3_H_COEFF_2EF"},
	{0x0698, "SC3_H_COEFF_2GH"},
	{0x069C, "SC3_H_COEFF_3AB"},
	{0x06A0, "SC3_H_COEFF_3CD"},
	{0x06A4, "SC3_H_COEFF_3EF"},
	{0x06A8, "SC3_H_COEFF_3GH"},
	{0x06AC, "SC3_H_COEFF_4AB"},
	{0x06B0, "SC3_H_COEFF_4CD"},
	{0x06B4, "SC3_H_COEFF_4EF"},
	{0x06B8, "SC3_H_COEFF_4GH"},
	{0x06BC, "SC3_H_COEFF_5AB"},
	{0x06C0, "SC3_H_COEFF_5CD"},
	{0x06C4, "SC3_H_COEFF_5EF"},
	{0x06C8, "SC3_H_COEFF_5GH"},
	{0x06CC, "SC3_H_COEFF_6AB"},
	{0x06D0, "SC3_H_COEFF_6CD"},
	{0x06D4, "SC3_H_COEFF_6EF"},
	{0x06D8, "SC3_H_COEFF_6GH"},
	{0x06DC, "SC3_H_COEFF_7AB"},
	{0x06E0, "SC3_H_COEFF_7CD"},
	{0x06E4, "SC3_H_COEFF_7EF"},
	{0x06E8, "SC3_H_COEFF_7GH"},
	{0x06EC, "SC3_H_COEFF_8AB"},
	{0x06F0, "SC3_H_COEFF_8CD"},
	{0x06F4, "SC3_H_COEFF_8EF"},
	{0x06F8, "SC3_H_COEFF_8GH"},
	{0x0700, "SC4_CTRL"},
	{0x0704, "SC4_SRC_POS"},
	{0x0708, "SC4_SRC_SIZE"},
	{0x070C, "SC4_DST_SIZE"},
	{0x0710, "SC4_H_RATIO"},
	{0x0714, "SC4_V_RATIO"},
	{0x0718, "SC4_H_INIT_PHASE_OFFSET"},
	{0x071C, "SC4_V_INIT_PHASE_OFFSET"},
	{0x0720, "SC4_ROUND_MODE"},
	{0x0724, "SC4_V_COEFF_0AB"},
	{0x0728, "SC4_V_COEFF_0CD"},
	{0x072C, "SC4_V_COEFF_1AB"},
	{0x0730, "SC4_V_COEFF_1CD"},
	{0x0734, "SC4_V_COEFF_2AB"},
	{0x0738, "SC4_V_COEFF_2CD"},
	{0x073C, "SC4_V_COEFF_3AB"},
	{0x0740, "SC4_V_COEFF_3CD"},
	{0x0744, "SC4_V_COEFF_4AB"},
	{0x0748, "SC4_V_COEFF_4CD"},
	{0x074C, "SC4_V_COEFF_5AB"},
	{0x0750, "SC4_V_COEFF_5CD"},
	{0x0754, "SC4_V_COEFF_6AB"},
	{0x0758, "SC4_V_COEFF_6CD"},
	{0x075C, "SC4_V_COEFF_7AB"},
	{0x0760, "SC4_V_COEFF_7CD"},
	{0x0764, "SC4_V_COEFF_8AB"},
	{0x0768, "SC4_V_COEFF_8CD"},
	{0x076C, "SC4_H_COEFF_0AB"},
	{0x0770, "SC4_H_COEFF_0CD"},
	{0x0774, "SC4_H_COEFF_0EF"},
	{0x0778, "SC4_H_COEFF_0GH"},
	{0x077C, "SC4_H_COEFF_1AB"},
	{0x0780, "SC4_H_COEFF_1CD"},
	{0x0784, "SC4_H_COEFF_1EF"},
	{0x0788, "SC4_H_COEFF_1GH"},
	{0x078C, "SC4_H_COEFF_2AB"},
	{0x0790, "SC4_H_COEFF_2CD"},
	{0x0794, "SC4_H_COEFF_2EF"},
	{0x0798, "SC4_H_COEFF_2GH"},
	{0x079C, "SC4_H_COEFF_3AB"},
	{0x07A0, "SC4_H_COEFF_3CD"},
	{0x07A4, "SC4_H_COEFF_3EF"},
	{0x07A8, "SC4_H_COEFF_3GH"},
	{0x07AC, "SC4_H_COEFF_4AB"},
	{0x07B0, "SC4_H_COEFF_4CD"},
	{0x07B4, "SC4_H_COEFF_4EF"},
	{0x07B8, "SC4_H_COEFF_4GH"},
	{0x07BC, "SC4_H_COEFF_5AB"},
	{0x07C0, "SC4_H_COEFF_5CD"},
	{0x07C4, "SC4_H_COEFF_5EF"},
	{0x07C8, "SC4_H_COEFF_5GH"},
	{0x07CC, "SC4_H_COEFF_6AB"},
	{0x07D0, "SC4_H_COEFF_6CD"},
	{0x07D4, "SC4_H_COEFF_6EF"},
	{0x07D8, "SC4_H_COEFF_6GH"},
	{0x07DC, "SC4_H_COEFF_7AB"},
	{0x07E0, "SC4_H_COEFF_7CD"},
	{0x07E4, "SC4_H_COEFF_7EF"},
	{0x07E8, "SC4_H_COEFF_7GH"},
	{0x07EC, "SC4_H_COEFF_8AB"},
	{0x07F0, "SC4_H_COEFF_8CD"},
	{0x07F4, "SC4_H_COEFF_8EF"},
	{0x07F8, "SC4_H_COEFF_8GH"},
	{0x0800, "PC0_CTRL"},
	{0x0804, "PC0_IMG_SIZE"},
	{0x0808, "PC0_DST_SIZE"},
	{0x080C, "PC0_H_RATIO"},
	{0x0810, "PC0_V_RATIO"},
	{0x0814, "PC0_H_INIT_PHASE_OFFSET"},
	{0x0818, "PC0_V_INIT_PHASE_OFFSET"},
	{0x081C, "PC0_ROUND_MODE"},
	{0x0820, "PC0_COEFF_CTRL"},
	{0x0840, "PC0_CONV420_CTRL"},
	{0x0844, "PC0_CONV420_WEIGHT"},
	{0x0848, "PC0_BCHS_CTRL"},
	{0x084C, "PC0_BCHS_BC"},
	{0x0850, "PC0_BCHS_HS1"},
	{0x0854, "PC0_BCHS_HS2"},
	{0x0858, "PC0_BCHS_CLAMP_Y"},
	{0x085C, "PC0_BCHS_CLAMP_C"},
	{0x0864, "PC0_DMA_OUT_CTRL"},
	{0x0900, "PC1_CTRL"},
	{0x0904, "PC1_IMG_SIZE"},
	{0x0908, "PC1_DST_SIZE"},
	{0x090C, "PC1_H_RATIO"},
	{0x0910, "PC1_V_RATIO"},
	{0x0914, "PC1_H_INIT_PHASE_OFFSET"},
	{0x0918, "PC1_V_INIT_PHASE_OFFSET"},
	{0x091C, "PC1_ROUND_MODE"},
	{0x0920, "PC1_COEFF_CTRL"},
	{0x0940, "PC1_CONV420_CTRL"},
	{0x0944, "PC1_CONV420_WEIGHT"},
	{0x0948, "PC1_BCHS_CTRL"},
	{0x094C, "PC1_BCHS_BC"},
	{0x0950, "PC1_BCHS_HS1"},
	{0x0954, "PC1_BCHS_HS2"},
	{0x0958, "PC1_BCHS_CLAMP_Y"},
	{0x095C, "PC1_BCHS_CLAMP_C"},
	{0x0964, "PC1_DMA_OUT_CTRL"},
	{0x0A00, "PC2_CTRL"},
	{0x0A04, "PC2_IMG_SIZE"},
	{0x0A08, "PC2_DST_SIZE"},
	{0x0A0C, "PC2_H_RATIO"},
	{0x0A10, "PC2_V_RATIO"},
	{0x0A14, "PC2_H_INIT_PHASE_OFFSET"},
	{0x0A18, "PC2_V_INIT_PHASE_OFFSET"},
	{0x0A1C, "PC2_ROUND_MODE"},
	{0x0A20, "PC2_COEFF_CTRL"},
	{0x0A40, "PC2_CONV420_CTRL"},
	{0x0A44, "PC2_CONV420_WEIGHT"},
	{0x0A48, "PC2_BCHS_CTRL"},
	{0x0A4C, "PC2_BCHS_BC"},
	{0x0A50, "PC2_BCHS_HS1"},
	{0x0A54, "PC2_BCHS_HS2"},
	{0x0A58, "PC2_BCHS_CLAMP_Y"},
	{0x0A5C, "PC2_BCHS_CLAMP_C"},
	{0x0A64, "PC2_DMA_OUT_CTRL"},
	{0x0B00, "PC3_CTRL"},
	{0x0B40, "PC3_CONV420_CTRL"},
	{0x0B44, "PC3_CONV420_WEIGHT"},
	{0x0B48, "PC3_BCHS_CTRL"},
	{0x0B4C, "PC3_BCHS_BC"},
	{0x0B50, "PC3_BCHS_HS1"},
	{0x0B54, "PC3_BCHS_HS2"},
	{0x0B58, "PC3_BCHS_CLAMP_Y"},
	{0x0B5C, "PC3_BCHS_CLAMP_C"},
	{0x0B64, "PC3_DMA_OUT_CTRL"},
	{0x0C00, "PC4_CTRL"},
	{0x0C40, "PC4_CONV420_CTRL"},
	{0x0C44, "PC4_CONV420_WEIGHT"},
	{0x0C48, "PC4_BCHS_CTRL"},
	{0x0C4C, "PC4_BCHS_BC"},
	{0x0C50, "PC4_BCHS_HS1"},
	{0x0C54, "PC4_BCHS_HS2"},
	{0x0C58, "PC4_BCHS_CLAMP_Y"},
	{0x0C5C, "PC4_BCHS_CLAMP_C"},
	{0x0C64, "PC4_DMA_OUT_CTRL"},
	{0x0D00, "DS_CTRL"},
	{0x0D04, "DS_IMG_SIZE"},
	{0x0D08, "DS_CROP_POS"},
	{0x0D0C, "DS_SRC_SIZE"},
	{0x0D10, "DS_DST_SIZE"},
	{0x0D14, "DS_H_RATIO"},
	{0x0D18, "DS_V_RATIO"},
	{0x0D1C, "DS_H_INIT_PHASE_OFFSET"},
	{0x0D20, "DS_V_INIT_PHASE_OFFSET"},
	{0x0D24, "DS_GAMMA_EN"},
	{0x0D28, "DS_GAMMA_TBL_01"},
	{0x0D2C, "DS_GAMMA_TBL_23"},
	{0x0D30, "DS_GAMMA_TBL_45"},
	{0x0D34, "DS_GAMMA_TBL_67"},
	{0x0D38, "DS_GAMMA_TBL_89"},
	{0x0D3C, "DS_GAMMA_TBL_AB"},
	{0x0D40, "DS_GAMMA_TBL_CD"},
	{0x0D44, "DS_GAMMA_TBL_EF"},
	{0x0D64, "DS_DMA_OUT_CTRL"},
	{0x0E00, "YSUM_CTRL"},
	{0x0E04, "YSUM_IMG_SIZE"},
	{0x0E08, "YSUM_CROP_POS"},
	{0x0E0C, "YSUM_LUMA_SUM_LSB"},
	{0x0E10, "YSUM_LUMA_SUM_MSB"},
	{0x1000, "HWFC_SWRESET"},
	{0x1004, "HWFC_MODE"},
	{0x1008, "HWFC_REGION_IDX_BIN"},
	{0x100C, "HWFC_REGION_IDX_GRAY"},
	{0x1010, "HWFC_CURR_REGION"},
	{0x1014, "HWFC_CONFIG_IMAGE_A"},
	{0x1018, "HWFC_TOTAL_IMAGE_BYTE0_A"},
	{0x101C, "HWFC_TOTAL_WIDTH_BYTE0_A"},
	{0x1020, "HWFC_TOTAL_IMAGE_BYTE1_A"},
	{0x1024, "HWFC_TOTAL_WIDTH_BYTE1_A"},
	{0x1028, "HWFC_TOTAL_IMAGE_BYTE2_A"},
	{0x102C, "HWFC_TOTAL_WIDTH_BYTE2_A"},
	{0x1030, "HWFC_CONFIG_IMAGE_B"},
	{0x1034, "HWFC_TOTAL_IMAGE_BYTE0_B"},
	{0x1038, "HWFC_TOTAL_WIDTH_BYTE0_B"},
	{0x103C, "HWFC_TOTAL_IMAGE_BYTE1_B"},
	{0x1040, "HWFC_TOTAL_WIDTH_BYTE1_B"},
	{0x1044, "HWFC_TOTAL_IMAGE_BYTE2_B"},
	{0x1048, "HWFC_TOTAL_WIDTH_BYTE2_B"},
	{0x104C, "HWFC_FRAME_START_SELECT"},
	{0x1050, "HWFC_INDEX_RESET"},
	{0x1054, "HWFC_ENABLE_AUTO_CLEAR"},
	{0x1300, "DJAG_CTRL"},
	{0x1304, "DJAG_IMG_SIZE"},
	{0x1308, "DJAG_PS_SRC_POS"},
	{0x130C, "DJAG_PS_SRC_SIZE"},
	{0x1310, "DJAG_PS_DST_SIZE"},
	{0x1314, "DJAG_PS_H_RATIO"},
	{0x1318, "DJAG_PS_V_RATIO"},
	{0x131C, "DJAG_PS_H_INIT_PHASE_OFFSET"},
	{0x1320, "DJAG_PS_V_INIT_PHASE_OFFSET"},
	{0x1324, "DJAG_PS_ROUND_MODE"},
	{0x1340, "DJAG_XFILTER_DEJAGGING_COEFF"},
	{0x1344, "DJAG_THRES_1X5_MATCHING"},
	{0x1348, "DJAG_THRES_SHOOTING_DETECT_0"},
	{0x134C, "DJAG_THRES_SHOOTING_DETECT_1"},
	{0x1350, "DJAG_LFSR_SEED_0"},
	{0x1354, "DJAG_LFSR_SEED_1"},
	{0x1358, "DJAG_LFSR_SEED_2"},
	{0x135C, "DJAG_DITHER_VALUE_04"},
	{0x1360, "DJAG_DITHER_VALUE_58"},
	{0x1364, "DJAG_DITHER_THRES"},
	{0x1368, "DJAG_CP_HF_THRES"},
	{0x136C, "DJAG_CP_ARBI"},
	{0x1370, "DJAG_DITHER_WB"},
	{0x1400, "CAC_CTRL"},
	{0x1404, "CAC_H_INIT_PHASE_OFFSET"},
	{0x1408, "CAC_MAP_THR"},
	{0x140C, "CAC_CRT_THR"},
	{0x1500, "UVSP0_CTRL"},
	{0x1504, "UVSP0_BINNING"},
	{0x1508, "UVSP0_RADIAL_CTRL"},
	{0x150C, "UVSP0_RADIAL_BIQUAD_A"},
	{0x1510, "UVSP0_RADIAL_BIQUAD_B"},
	{0x1514, "UVSP0_RADIAL_BIQUAD_SHIFT"},
	{0x1518, "UVSP0_RADIAL_RANDOM"},
	{0x151C, "UVSP0_RADIAL_REFINE"},
	{0x1520, "UVSP0_RADIAL_ALPHA"},
	{0x1524, "UVSP0_PEDESTAL"},
	{0x1528, "UVSP0_OFFSET"},
	{0x152C, "UVSP0_DESAT_CTRL"},
	{0x1530, "UVSP0_DESAT_Y"},
	{0x1534, "UVSP0_DESAT_U"},
	{0x1538, "UVSP0_DESAT_V"},
	{0x153C, "UVSP0_RGB2YUV_COEF_00"},
	{0x1540, "UVSP0_RGB2YUV_COEF_01"},
	{0x1544, "UVSP0_RGB2YUV_COEF_02"},
	{0x1548, "UVSP0_RGB2YUV_COEF_10"},
	{0x154C, "UVSP0_RGB2YUV_COEF_11"},
	{0x1550, "UVSP0_RGB2YUV_COEF_12"},
	{0x1554, "UVSP0_RGB2YUV_COEF_20"},
	{0x1558, "UVSP0_RGB2YUV_COEF_21"},
	{0x155C, "UVSP0_RGB2YUV_COEF_22"},
	{0x1560, "UVSP0_RGB2YUV_COEF_SHIFT"},
	{0x1600, "UVSP1_CTRL"},
	{0x1604, "UVSP1_BINNING"},
	{0x1608, "UVSP1_RADIAL_CTRL"},
	{0x160C, "UVSP1_RADIAL_BIQUAD_A"},
	{0x1610, "UVSP1_RADIAL_BIQUAD_B"},
	{0x1614, "UVSP1_RADIAL_BIQUAD_SHIFT"},
	{0x1618, "UVSP1_RADIAL_RANDOM"},
	{0x161C, "UVSP1_RADIAL_REFINE"},
	{0x1620, "UVSP1_RADIAL_ALPHA"},
	{0x1624, "UVSP1_PEDESTAL"},
	{0x1628, "UVSP1_OFFSET"},
	{0x162C, "UVSP1_DESAT_CTRL"},
	{0x1630, "UVSP1_DESAT_Y"},
	{0x1634, "UVSP1_DESAT_U"},
	{0x1638, "UVSP1_DESAT_V"},
	{0x163C, "UVSP1_RGB2YUV_COEF_00"},
	{0x1640, "UVSP1_RGB2YUV_COEF_01"},
	{0x1644, "UVSP1_RGB2YUV_COEF_02"},
	{0x1648, "UVSP1_RGB2YUV_COEF_10"},
	{0x164C, "UVSP1_RGB2YUV_COEF_11"},
	{0x1650, "UVSP1_RGB2YUV_COEF_12"},
	{0x1654, "UVSP1_RGB2YUV_COEF_20"},
	{0x1658, "UVSP1_RGB2YUV_COEF_21"},
	{0x165C, "UVSP1_RGB2YUV_COEF_22"},
	{0x1660, "UVSP1_RGB2YUV_COEF_SHIFT"},
	{0x1F00, "DBG_FRM_CNT_0"},
	{0x1F04, "DBG_INPUT_0"},
	{0x1F08, "DBG_MAIN_0"},
	{0x1F0C, "DBG_SC_LINE_0"},
	{0x1F10, "DBG_FRM_CNT_1"},
	{0x1F14, "DBG_INPUT_1"},
	{0x1F18, "DBG_MAIN_1"},
	{0x1F1C, "DBG_SC_LINE_1"},
	{0x1F20, "DBG_SC0_A"},
	{0x1F24, "DBG_SC0_B"},
	{0x1F28, "DBG_SC0_C"},
	{0x1F2C, "DBG_SC0_D"},
	{0x1F30, "DBG_SC1_A"},
	{0x1F34, "DBG_SC1_B"},
	{0x1F38, "DBG_SC1_C"},
	{0x1F3C, "DBG_SC1_D"},
	{0x1F40, "DBG_SC2_A"},
	{0x1F44, "DBG_SC2_B"},
	{0x1F48, "DBG_SC2_C"},
	{0x1F4C, "DBG_SC2_D"},
	{0x1F50, "DBG_SC3_A"},
	{0x1F54, "DBG_SC3_B"},
	{0x1F58, "DBG_SC3_C"},
	{0x1F5C, "DBG_SC3_D"},
	{0x1F60, "DBG_SC4_A"},
	{0x1F64, "DBG_SC4_B"},
	{0x1F68, "DBG_SC4_C"},
	{0x1F6C, "DBG_SC4_D"},
	{0x1F70, "DBG_DJAG_0"},
	{0x1F74, "DBG_DJAG_1"},
	{0x1F78, "DBG_DJAG_2"},
	{0x1F7C, "DBG_DJAG_3"},
	{0x1F80, "DBG_DS"},
	{0x1F84, "DBG_STALL_TIMEOUT_0"},
	{0x1F88, "DBG_STALL_TIMEOUT_1"},
	{0x1F8C, "DBG_STALL_TIMEOUT_WDMA0"},
	{0x1F90, "DBG_STALL_TIMEOUT_WDMA1"},
	{0x1F94, "DBG_STALL_TIMEOUT_WDMA2"},
	{0x1F98, "DBG_STALL_TIMEOUT_WDMA3"},
	{0x1F9C, "DBG_STALL_TIMEOUT_WDMA4"},
	{0x1FA0, "DBG_STALL_TIMEOUT_WDMADS"},
	{0x1FA4, "DBG_CAC_0"},
	{0x1FA8, "DBG_CAC_1"},
	{0x1FAC, "DBG_CAC_2"},
	{0x1FB0, "DBG_UVSP"},
	{0x1FF8, "DBG_CAPTURE_CTRL"},
	{0x1FFC, "DBG_RELEASE_CTRL"},
	{0x2000, "WDMA0_IMG_SIZE"},
	{0x2004, "WDMA0_STRIDE"},
	{0x2008, "WDMA0_10BIT_TYPE"},
	{0x200C, "WDMA0_DATA_FORMAT"},
	{0x2010, "WDMA0_BASE_ADDR_0"},
	{0x2014, "WDMA0_BASE_ADDR_1"},
	{0x2018, "WDMA0_BASE_ADDR_2"},
	{0x201C, "WDMA0_BASE_ADDR_2BIT_0"},
	{0x2020, "WDMA0_BASE_ADDR_2BIT_1"},
	{0x2024, "WDMA0_2BIT_STRIDE"},
	{0x2028, "WDMA0_DITHER"},
	{0x202C, "WDMA0_SWAP_TABLE"},
	{0x2030, "WDMA0_FLIP_CONTROL"},
	{0x2034, "WDMA0_CRC_RESULT0"},
	{0x2038, "WDMA0_CRC_RESULT1"},
	{0x203C, "WDMA0_CRC_RESULT2"},
	{0x2040, "WDMA0_CRC_2BIT_RESULT0"},
	{0x2044, "WDMA0_CRC_2BIT_RESULT1"},
	{0x2048, "WDMA0_RGB_CTRL"},
	{0x204C, "WDMA0_MONO_CTRL"},
	{0x2100, "WDMA1_IMG_SIZE"},
	{0x2104, "WDMA1_STRIDE"},
	{0x2108, "WDMA1_10BIT_TYPE"},
	{0x210C, "WDMA1_DATA_FORMAT"},
	{0x2110, "WDMA1_BASE_ADDR_0"},
	{0x2114, "WDMA1_BASE_ADDR_1"},
	{0x2118, "WDMA1_BASE_ADDR_2"},
	{0x211C, "WDMA1_BASE_ADDR_2BIT_0"},
	{0x2120, "WDMA1_BASE_ADDR_2BIT_1"},
	{0x2124, "WDMA1_2BIT_STRIDE"},
	{0x2128, "WDMA1_DITHER"},
	{0x212C, "WDMA1_SWAP_TABLE"},
	{0x2130, "WDMA1_FLIP_CONTROL"},
	{0x2134, "WDMA1_CRC_RESULT0"},
	{0x2138, "WDMA1_CRC_RESULT1"},
	{0x213C, "WDMA1_CRC_RESULT2"},
	{0x2140, "WDMA1_CRC_2BIT_RESULT0"},
	{0x2144, "WDMA1_CRC_2BIT_RESULT1"},
	{0x2148, "WDMA1_RGB_CTRL"},
	{0x214C, "WDMA1_MONO_CTRL"},
	{0x2200, "WDMA2_IMG_SIZE"},
	{0x2204, "WDMA2_STRIDE"},
	{0x2208, "WDMA2_10BIT_TYPE"},
	{0x220C, "WDMA2_DATA_FORMAT"},
	{0x2210, "WDMA2_BASE_ADDR_0"},
	{0x2214, "WDMA2_BASE_ADDR_1"},
	{0x2218, "WDMA2_BASE_ADDR_2"},
	{0x221C, "WDMA2_BASE_ADDR_2BIT_0"},
	{0x2220, "WDMA2_BASE_ADDR_2BIT_1"},
	{0x2224, "WDMA2_2BIT_STRIDE"},
	{0x2228, "WDMA2_DITHER"},
	{0x222C, "WDMA2_SWAP_TABLE"},
	{0x2230, "WDMA2_FLIP_CONTROL"},
	{0x2234, "WDMA2_CRC_RESULT0"},
	{0x2238, "WDMA2_CRC_RESULT1"},
	{0x223C, "WDMA2_CRC_RESULT2"},
	{0x2240, "WDMA2_CRC_2BIT_RESULT0"},
	{0x2244, "WDMA2_CRC_2BIT_RESULT1"},
	{0x2248, "WDMA2_RGB_CTRL"},
	{0x224C, "WDMA2_MONO_CTRL"},
	{0x2300, "WDMA3_IMG_SIZE"},
	{0x2304, "WDMA3_STRIDE"},
	{0x2308, "WDMA3_10BIT_TYPE"},
	{0x230C, "WDMA3_DATA_FORMAT"},
	{0x2310, "WDMA3_BASE_ADDR_0"},
	{0x2314, "WDMA3_BASE_ADDR_1"},
	{0x2318, "WDMA3_BASE_ADDR_2"},
	{0x231C, "WDMA3_BASE_ADDR_2BIT_0"},
	{0x2320, "WDMA3_BASE_ADDR_2BIT_1"},
	{0x2324, "WDMA3_2BIT_STRIDE"},
	{0x2328, "WDMA3_DITHER"},
	{0x232C, "WDMA3_SWAP_TABLE"},
	{0x2330, "WDMA3_FLIP_CONTROL"},
	{0x2334, "WDMA3_CRC_RESULT0"},
	{0x2338, "WDMA3_CRC_RESULT1"},
	{0x233C, "WDMA3_CRC_RESULT2"},
	{0x2340, "WDMA3_CRC_2BIT_RESULT0"},
	{0x2344, "WDMA3_CRC_2BIT_RESULT1"},
	{0x2348, "WDMA3_RGB_CTRL"},
	{0x234C, "WDMA3_MONO_CTRL"},
	{0x2400, "WDMA4_IMG_SIZE"},
	{0x2404, "WDMA4_STRIDE"},
	{0x2408, "WDMA4_10BIT_TYPE"},
	{0x240C, "WDMA4_DATA_FORMAT"},
	{0x2410, "WDMA4_BASE_ADDR_0"},
	{0x2414, "WDMA4_BASE_ADDR_1"},
	{0x2418, "WDMA4_BASE_ADDR_2"},
	{0x241C, "WDMA4_BASE_ADDR_2BIT_0"},
	{0x2420, "WDMA4_BASE_ADDR_2BIT_1"},
	{0x2424, "WDMA4_2BIT_STRIDE"},
	{0x2428, "WDMA4_DITHER"},
	{0x242C, "WDMA4_SWAP_TABLE"},
	{0x2430, "WDMA4_FLIP_CONTROL"},
	{0x2434, "WDMA4_CRC_RESULT0"},
	{0x2438, "WDMA4_CRC_RESULT1"},
	{0x243C, "WDMA4_CRC_RESULT2"},
	{0x2440, "WDMA4_CRC_2BIT_RESULT0"},
	{0x2444, "WDMA4_CRC_2BIT_RESULT1"},
	{0x2448, "WDMA4_RGB_CTRL"},
	{0x244C, "WDMA4_MONO_CTRL"},
	{0x2500, "WDMADS_IMG_SIZE"},
	{0x2504, "WDMADS_STRIDE"},
	{0x250C, "WDMADS_DATA_FORMAT"},
	{0x2510, "WDMADS_BASE_ADDR_0"},
	{0x2514, "WDMADS_BASE_ADDR_1"},
	{0x2528, "WDMADS_DITHER"},
	{0x252C, "WDMADS_SWAP_TABLE"},
	{0x2534, "WDMADS_CRC_RESULT0"},
	{0x2538, "WDMADS_CRC_RESULT1"},
	{0x254C, "WDMADS_MONO_CTRL"},
	{0x2720, "WDMA0_BASE_ADDR_0_IDX1"},
	{0x2724, "WDMA0_BASE_ADDR_1_IDX1"},
	{0x2728, "WDMA0_BASE_ADDR_2_IDX1"},
	{0x272C, "WDMA0_BASE_ADDR_2BIT_0_IDX1"},
	{0x2730, "WDMA0_BASE_ADDR_2BIT_1_IDX1"},
	{0x2740, "WDMA0_BASE_ADDR_0_IDX2"},
	{0x2744, "WDMA0_BASE_ADDR_1_IDX2"},
	{0x2748, "WDMA0_BASE_ADDR_2_IDX2"},
	{0x274C, "WDMA0_BASE_ADDR_2BIT_0_IDX2"},
	{0x2750, "WDMA0_BASE_ADDR_2BIT_1_IDX2"},
	{0x2760, "WDMA0_BASE_ADDR_0_IDX3"},
	{0x2764, "WDMA0_BASE_ADDR_1_IDX3"},
	{0x2768, "WDMA0_BASE_ADDR_2_IDX3"},
	{0x276C, "WDMA0_BASE_ADDR_2BIT_0_IDX3"},
	{0x2770, "WDMA0_BASE_ADDR_2BIT_1_IDX3"},
	{0x2780, "WDMA0_BASE_ADDR_0_IDX4"},
	{0x2784, "WDMA0_BASE_ADDR_1_IDX4"},
	{0x2788, "WDMA0_BASE_ADDR_2_IDX4"},
	{0x278C, "WDMA0_BASE_ADDR_2BIT_0_IDX4"},
	{0x2790, "WDMA0_BASE_ADDR_2BIT_1_IDX4"},
	{0x27A0, "WDMA0_BASE_ADDR_0_IDX5"},
	{0x27A4, "WDMA0_BASE_ADDR_1_IDX5"},
	{0x27A8, "WDMA0_BASE_ADDR_2_IDX5"},
	{0x27AC, "WDMA0_BASE_ADDR_2BIT_0_IDX5"},
	{0x27B0, "WDMA0_BASE_ADDR_2BIT_1_IDX5"},
	{0x27C0, "WDMA0_BASE_ADDR_0_IDX6"},
	{0x27C4, "WDMA0_BASE_ADDR_1_IDX6"},
	{0x27C8, "WDMA0_BASE_ADDR_2_IDX6"},
	{0x27CC, "WDMA0_BASE_ADDR_2BIT_0_IDX6"},
	{0x27D0, "WDMA0_BASE_ADDR_2BIT_1_IDX6"},
	{0x27E0, "WDMA0_BASE_ADDR_0_IDX7"},
	{0x27E4, "WDMA0_BASE_ADDR_1_IDX7"},
	{0x27E8, "WDMA0_BASE_ADDR_2_IDX7"},
	{0x27EC, "WDMA0_BASE_ADDR_2BIT_0_IDX7"},
	{0x27F0, "WDMA0_BASE_ADDR_2BIT_1_IDX7"},
	{0x2820, "WDMA1_BASE_ADDR_0_IDX1"},
	{0x2824, "WDMA1_BASE_ADDR_1_IDX1"},
	{0x2828, "WDMA1_BASE_ADDR_2_IDX1"},
	{0x282C, "WDMA1_BASE_ADDR_2BIT_0_IDX1"},
	{0x2830, "WDMA1_BASE_ADDR_2BIT_1_IDX1"},
	{0x2840, "WDMA1_BASE_ADDR_0_IDX2"},
	{0x2844, "WDMA1_BASE_ADDR_1_IDX2"},
	{0x2848, "WDMA1_BASE_ADDR_2_IDX2"},
	{0x284C, "WDMA1_BASE_ADDR_2BIT_0_IDX2"},
	{0x2850, "WDMA1_BASE_ADDR_2BIT_1_IDX2"},
	{0x2860, "WDMA1_BASE_ADDR_0_IDX3"},
	{0x2864, "WDMA1_BASE_ADDR_1_IDX3"},
	{0x2868, "WDMA1_BASE_ADDR_2_IDX3"},
	{0x286C, "WDMA1_BASE_ADDR_2BIT_0_IDX3"},
	{0x2870, "WDMA1_BASE_ADDR_2BIT_1_IDX3"},
	{0x2880, "WDMA1_BASE_ADDR_0_IDX4"},
	{0x2884, "WDMA1_BASE_ADDR_1_IDX4"},
	{0x2888, "WDMA1_BASE_ADDR_2_IDX4"},
	{0x288C, "WDMA1_BASE_ADDR_2BIT_0_IDX4"},
	{0x2890, "WDMA1_BASE_ADDR_2BIT_1_IDX4"},
	{0x28A0, "WDMA1_BASE_ADDR_0_IDX5"},
	{0x28A4, "WDMA1_BASE_ADDR_1_IDX5"},
	{0x28A8, "WDMA1_BASE_ADDR_2_IDX5"},
	{0x28AC, "WDMA1_BASE_ADDR_2BIT_0_IDX5"},
	{0x28B0, "WDMA1_BASE_ADDR_2BIT_1_IDX5"},
	{0x28C0, "WDMA1_BASE_ADDR_0_IDX6"},
	{0x28C4, "WDMA1_BASE_ADDR_1_IDX6"},
	{0x28C8, "WDMA1_BASE_ADDR_2_IDX6"},
	{0x28CC, "WDMA1_BASE_ADDR_2BIT_0_IDX6"},
	{0x28D0, "WDMA1_BASE_ADDR_2BIT_1_IDX6"},
	{0x28E0, "WDMA1_BASE_ADDR_0_IDX7"},
	{0x28E4, "WDMA1_BASE_ADDR_1_IDX7"},
	{0x28E8, "WDMA1_BASE_ADDR_2_IDX7"},
	{0x28EC, "WDMA1_BASE_ADDR_2BIT_0_IDX7"},
	{0x28F0, "WDMA1_BASE_ADDR_2BIT_1_IDX7"},
	{0x2920, "WDMA2_BASE_ADDR_0_IDX1"},
	{0x2924, "WDMA2_BASE_ADDR_1_IDX1"},
	{0x2928, "WDMA2_BASE_ADDR_2_IDX1"},
	{0x292C, "WDMA2_BASE_ADDR_2BIT_0_IDX1"},
	{0x2930, "WDMA2_BASE_ADDR_2BIT_1_IDX1"},
	{0x2940, "WDMA2_BASE_ADDR_0_IDX2"},
	{0x2944, "WDMA2_BASE_ADDR_1_IDX2"},
	{0x2948, "WDMA2_BASE_ADDR_2_IDX2"},
	{0x294C, "WDMA2_BASE_ADDR_2BIT_0_IDX2"},
	{0x2950, "WDMA2_BASE_ADDR_2BIT_1_IDX2"},
	{0x2960, "WDMA2_BASE_ADDR_0_IDX3"},
	{0x2964, "WDMA2_BASE_ADDR_1_IDX3"},
	{0x2968, "WDMA2_BASE_ADDR_2_IDX3"},
	{0x296C, "WDMA2_BASE_ADDR_2BIT_0_IDX3"},
	{0x2970, "WDMA2_BASE_ADDR_2BIT_1_IDX3"},
	{0x2980, "WDMA2_BASE_ADDR_0_IDX4"},
	{0x2984, "WDMA2_BASE_ADDR_1_IDX4"},
	{0x2988, "WDMA2_BASE_ADDR_2_IDX4"},
	{0x298C, "WDMA2_BASE_ADDR_2BIT_0_IDX4"},
	{0x2990, "WDMA2_BASE_ADDR_2BIT_1_IDX4"},
	{0x29A0, "WDMA2_BASE_ADDR_0_IDX5"},
	{0x29A4, "WDMA2_BASE_ADDR_1_IDX5"},
	{0x29A8, "WDMA2_BASE_ADDR_2_IDX5"},
	{0x29AC, "WDMA2_BASE_ADDR_2BIT_0_IDX5"},
	{0x29B0, "WDMA2_BASE_ADDR_2BIT_1_IDX5"},
	{0x29C0, "WDMA2_BASE_ADDR_0_IDX6"},
	{0x29C4, "WDMA2_BASE_ADDR_1_IDX6"},
	{0x29C8, "WDMA2_BASE_ADDR_2_IDX6"},
	{0x29CC, "WDMA2_BASE_ADDR_2BIT_0_IDX6"},
	{0x29D0, "WDMA2_BASE_ADDR_2BIT_1_IDX6"},
	{0x29E0, "WDMA2_BASE_ADDR_0_IDX7"},
	{0x29E4, "WDMA2_BASE_ADDR_1_IDX7"},
	{0x29E8, "WDMA2_BASE_ADDR_2_IDX7"},
	{0x29EC, "WDMA2_BASE_ADDR_2BIT_0_IDX7"},
	{0x29F0, "WDMA2_BASE_ADDR_2BIT_1_IDX7"},
	{0x2A20, "WDMA3_BASE_ADDR_0_IDX1"},
	{0x2A24, "WDMA3_BASE_ADDR_1_IDX1"},
	{0x2A28, "WDMA3_BASE_ADDR_2_IDX1"},
	{0x2A2C, "WDMA3_BASE_ADDR_2BIT_0_IDX1"},
	{0x2A30, "WDMA3_BASE_ADDR_2BIT_1_IDX1"},
	{0x2A40, "WDMA3_BASE_ADDR_0_IDX2"},
	{0x2A44, "WDMA3_BASE_ADDR_1_IDX2"},
	{0x2A48, "WDMA3_BASE_ADDR_2_IDX2"},
	{0x2A4C, "WDMA3_BASE_ADDR_2BIT_0_IDX2"},
	{0x2A50, "WDMA3_BASE_ADDR_2BIT_1_IDX2"},
	{0x2A60, "WDMA3_BASE_ADDR_0_IDX3"},
	{0x2A64, "WDMA3_BASE_ADDR_1_IDX3"},
	{0x2A68, "WDMA3_BASE_ADDR_2_IDX3"},
	{0x2A6C, "WDMA3_BASE_ADDR_2BIT_0_IDX3"},
	{0x2A70, "WDMA3_BASE_ADDR_2BIT_1_IDX3"},
	{0x2A80, "WDMA3_BASE_ADDR_0_IDX4"},
	{0x2A84, "WDMA3_BASE_ADDR_1_IDX4"},
	{0x2A88, "WDMA3_BASE_ADDR_2_IDX4"},
	{0x2A8C, "WDMA3_BASE_ADDR_2BIT_0_IDX4"},
	{0x2A90, "WDMA3_BASE_ADDR_2BIT_1_IDX4"},
	{0x2AA0, "WDMA3_BASE_ADDR_0_IDX5"},
	{0x2AA4, "WDMA3_BASE_ADDR_1_IDX5"},
	{0x2AA8, "WDMA3_BASE_ADDR_2_IDX5"},
	{0x2AAC, "WDMA3_BASE_ADDR_2BIT_0_IDX5"},
	{0x2AB0, "WDMA3_BASE_ADDR_2BIT_1_IDX5"},
	{0x2AC0, "WDMA3_BASE_ADDR_0_IDX6"},
	{0x2AC4, "WDMA3_BASE_ADDR_1_IDX6"},
	{0x2AC8, "WDMA3_BASE_ADDR_2_IDX6"},
	{0x2ACC, "WDMA3_BASE_ADDR_2BIT_0_IDX6"},
	{0x2AD0, "WDMA3_BASE_ADDR_2BIT_1_IDX6"},
	{0x2AE0, "WDMA3_BASE_ADDR_0_IDX7"},
	{0x2AE4, "WDMA3_BASE_ADDR_1_IDX7"},
	{0x2AE8, "WDMA3_BASE_ADDR_2_IDX7"},
	{0x2AEC, "WDMA3_BASE_ADDR_2BIT_0_IDX7"},
	{0x2AF0, "WDMA3_BASE_ADDR_2BIT_1_IDX7"},
	{0x2B20, "WDMA4_BASE_ADDR_0_IDX1"},
	{0x2B24, "WDMA4_BASE_ADDR_1_IDX1"},
	{0x2B28, "WDMA4_BASE_ADDR_2_IDX1"},
	{0x2B2C, "WDMA4_BASE_ADDR_2BIT_0_IDX1"},
	{0x2B30, "WDMA4_BASE_ADDR_2BIT_1_IDX1"},
	{0x2B40, "WDMA4_BASE_ADDR_0_IDX2"},
	{0x2B44, "WDMA4_BASE_ADDR_1_IDX2"},
	{0x2B48, "WDMA4_BASE_ADDR_2_IDX2"},
	{0x2B4C, "WDMA4_BASE_ADDR_2BIT_0_IDX2"},
	{0x2B50, "WDMA4_BASE_ADDR_2BIT_1_IDX2"},
	{0x2B60, "WDMA4_BASE_ADDR_0_IDX3"},
	{0x2B64, "WDMA4_BASE_ADDR_1_IDX3"},
	{0x2B68, "WDMA4_BASE_ADDR_2_IDX3"},
	{0x2B6C, "WDMA4_BASE_ADDR_2BIT_0_IDX3"},
	{0x2B70, "WDMA4_BASE_ADDR_2BIT_1_IDX3"},
	{0x2B80, "WDMA4_BASE_ADDR_0_IDX4"},
	{0x2B84, "WDMA4_BASE_ADDR_1_IDX4"},
	{0x2B88, "WDMA4_BASE_ADDR_2_IDX4"},
	{0x2B8C, "WDMA4_BASE_ADDR_2BIT_0_IDX4"},
	{0x2B90, "WDMA4_BASE_ADDR_2BIT_1_IDX4"},
	{0x2BA0, "WDMA4_BASE_ADDR_0_IDX5"},
	{0x2BA4, "WDMA4_BASE_ADDR_1_IDX5"},
	{0x2BA8, "WDMA4_BASE_ADDR_2_IDX5"},
	{0x2BAC, "WDMA4_BASE_ADDR_2BIT_0_IDX5"},
	{0x2BB0, "WDMA4_BASE_ADDR_2BIT_1_IDX5"},
	{0x2BC0, "WDMA4_BASE_ADDR_0_IDX6"},
	{0x2BC4, "WDMA4_BASE_ADDR_1_IDX6"},
	{0x2BC8, "WDMA4_BASE_ADDR_2_IDX6"},
	{0x2BCC, "WDMA4_BASE_ADDR_2BIT_0_IDX6"},
	{0x2BD0, "WDMA4_BASE_ADDR_2BIT_1_IDX6"},
	{0x2BE0, "WDMA4_BASE_ADDR_0_IDX7"},
	{0x2BE4, "WDMA4_BASE_ADDR_1_IDX7"},
	{0x2BE8, "WDMA4_BASE_ADDR_2_IDX7"},
	{0x2BEC, "WDMA4_BASE_ADDR_2BIT_0_IDX7"},
	{0x2BF0, "WDMA4_BASE_ADDR_2BIT_1_IDX7"},
	{0x2C20, "WDMADS_BASE_ADDR_0_IDX1"},
	{0x2C24, "WDMADS_BASE_ADDR_1_IDX1"},
	{0x2C40, "WDMADS_BASE_ADDR_0_IDX2"},
	{0x2C44, "WDMADS_BASE_ADDR_1_IDX2"},
	{0x2C60, "WDMADS_BASE_ADDR_0_IDX3"},
	{0x2C64, "WDMADS_BASE_ADDR_1_IDX3"},
	{0x2C80, "WDMADS_BASE_ADDR_0_IDX4"},
	{0x2C84, "WDMADS_BASE_ADDR_1_IDX4"},
	{0x2CA0, "WDMADS_BASE_ADDR_0_IDX5"},
	{0x2CA4, "WDMADS_BASE_ADDR_1_IDX5"},
	{0x2CC0, "WDMADS_BASE_ADDR_0_IDX6"},
	{0x2CC4, "WDMADS_BASE_ADDR_1_IDX6"},
	{0x2CE0, "WDMADS_BASE_ADDR_0_IDX7"},
	{0x2CE4, "WDMADS_BASE_ADDR_1_IDX7"},
	{0x2E00, "WDMA_RGB_OFFSET"},
	{0x2E04, "WDMA_RGB_COEF_0"},
	{0x2E08, "WDMA_RGB_COEF_1"},
	{0x2E0C, "WDMA_RGB_COEF_2"},
	{0x2E10, "WDMA_RGB_COEF_3"},
	{0x2E14, "WDMA_RGB_COEF_4"},
	{0x2F00, "DMA_CLK_GATE_DISABLE"},
	{0x2F04, "WDMA0_SRAM_BASE"},
	{0x2F08, "WDMA1_SRAM_BASE"},
	{0x2F0C, "WDMA2_SRAM_BASE"},
	{0x2F10, "WDMA3_SRAM_BASE"},
	{0x2F14, "WDMA4_SRAM_BASE"},
	{0x2F18, "WDMADS_SRAM_BASE"},
	{0x3000, "RDMAOTF_IMG_SIZE"},
	{0x3004, "RDMAOTF_STRIDE"},
	{0x3008, "RDMAOTF_10BIT_TYPE"},
	{0x300C, "RDMAOTF_DATA_FORMAT"},
	{0x3010, "RDMAOTF_BASE_ADDR_0"},
	{0x3014, "RDMAOTF_BASE_ADDR_1"},
	{0x3018, "RDMAOTF_BASE_ADDR_2"},
	{0x301C, "RDMAOTF_BASE_ADDR_2BIT_0"},
	{0x3020, "RDMAOTF_BASE_ADDR_2BIT_1"},
	{0x3024, "RDMAOTF_2BIT_STRIDE"},
	{0x3028, "RDMAOTF_DITHER"},
	{0x302C, "RDMAOTF_SWAP_TABLE"},
	{0x3720, "RDMAOTF_BASE_ADDR_0_IDX1"},
	{0x3724, "RDMAOTF_BASE_ADDR_1_IDX1"},
	{0x3728, "RDMAOTF_BASE_ADDR_2_IDX1"},
	{0x372C, "RDMAOTF_BASE_ADDR_2BIT_0_IDX1"},
	{0x3730, "RDMAOTF_BASE_ADDR_2BIT_1_IDX1"},
	{0x3740, "RDMAOTF_BASE_ADDR_0_IDX2"},
	{0x3744, "RDMAOTF_BASE_ADDR_1_IDX2"},
	{0x3748, "RDMAOTF_BASE_ADDR_2_IDX2"},
	{0x374C, "RDMAOTF_BASE_ADDR_2BIT_0_IDX2"},
	{0x3750, "RDMAOTF_BASE_ADDR_2BIT_1_IDX2"},
	{0x3760, "RDMAOTF_BASE_ADDR_0_IDX3"},
	{0x3764, "RDMAOTF_BASE_ADDR_1_IDX3"},
	{0x3768, "RDMAOTF_BASE_ADDR_2_IDX3"},
	{0x376C, "RDMAOTF_BASE_ADDR_2BIT_0_IDX3"},
	{0x3770, "RDMAOTF_BASE_ADDR_2BIT_1_IDX3"},
	{0x3780, "RDMAOTF_BASE_ADDR_0_IDX4"},
	{0x3784, "RDMAOTF_BASE_ADDR_1_IDX4"},
	{0x3788, "RDMAOTF_BASE_ADDR_2_IDX4"},
	{0x378C, "RDMAOTF_BASE_ADDR_2BIT_0_IDX4"},
	{0x3790, "RDMAOTF_BASE_ADDR_2BIT_1_IDX4"},
	{0x37A0, "RDMAOTF_BASE_ADDR_0_IDX5"},
	{0x37A4, "RDMAOTF_BASE_ADDR_1_IDX5"},
	{0x37A8, "RDMAOTF_BASE_ADDR_2_IDX5"},
	{0x37AC, "RDMAOTF_BASE_ADDR_2BIT_0_IDX5"},
	{0x37B0, "RDMAOTF_BASE_ADDR_2BIT_1_IDX5"},
	{0x37C0, "RDMAOTF_BASE_ADDR_0_IDX6"},
	{0x37C4, "RDMAOTF_BASE_ADDR_1_IDX6"},
	{0x37C8, "RDMAOTF_BASE_ADDR_2_IDX6"},
	{0x37CC, "RDMAOTF_BASE_ADDR_2BIT_0_IDX6"},
	{0x37D0, "RDMAOTF_BASE_ADDR_2BIT_1_IDX6"},
	{0x37E0, "RDMAOTF_BASE_ADDR_0_IDX7"},
	{0x37E4, "RDMAOTF_BASE_ADDR_1_IDX7"},
	{0x37E8, "RDMAOTF_BASE_ADDR_2_IDX7"},
	{0x37EC, "RDMAOTF_BASE_ADDR_2BIT_0_IDX7"},
	{0x37F0, "RDMAOTF_BASE_ADDR_2BIT_1_IDX7"},
	{0x3F00, "DBG_WDMA_WRESCHECK_0"},
	{0x3F04, "DBG_WDMA_WRESCHECK_1"},
	{0x3F08, "DBG_WDMA_WRESCHECK_2"},
	{0x3F0C, "DBG_WDMA_WRESCHECK_3"},
	{0x3F10, "DBG_WDMA_WRESCHECK_4"},
	{0x3F14, "DBG_WDMA_WRESCHECK_5"},
	{0x3F18, "DBG_WDMA_EMPTY_0"},
	{0x3F1C, "DBG_WDMA_EMPTY_1"},
	{0x3F20, "DBG_WDMA_POS_0"},
	{0x3F24, "DBG_WDMA_POS_1"},
	{0x3F28, "DBG_WDMA_POS_2"},
	{0x3F2C, "DBG_WDMA_POS_3"},
	{0x3F30, "DBG_WDMA_POS_4"},
	{0x3F34, "DBG_WDMA_POS_5"},
	{0x3F38, "DBG_WDMA_BUF_0"},
	{0x3F3C, "DBG_WDMA_BUF_1"},
	{0x3F40, "DBG_WDMA_BUF_2"},
	{0x3F44, "DBG_WDMA_BUF_3"},
	{0x3F48, "DBG_WDMA_BUF_4"},
	{0x3F4C, "DBG_WDMA_BUF_5"},
	{0x3F50, "DBG_RDMA_AXIACK_CNT_0"},
	{0x3F54, "DBG_RDMA_AXILAST_CNT_0"},
	{0x3F58, "DBG_RDMA_SRAM_RDONE_CNT_0"},
	{0x3F5C, "DBG_RDMA_STATUS"},
	{0x3FF0, "SCALER_INTERRUPT_SCORE_0"},
	{0x3FF4, "SCALER_INTERRUPT_MASK_SCORE_0"},
	{0x3FF8, "SCALER_INTERRUPT_SCORE_1"},
	{0x3FFC, "SCALER_INTERRUPT_MASK_SCORE_1"},
};

enum fimc_is_mcsc_reg_field {
	MCSC_F_SW_RESET_GLOBAL,
	MCSC_F_QACTIVE_ENABLE,
	MCSC_F_APB_CLK_GATE_DISABLE,
	MCSC_F_SW_RESET_1_STATUS,
	MCSC_F_SW_RESET_0_STATUS,
	MCSC_F_SW_RESET_GLOBAL_STATUS,
	MCSC_F_UVSP0_BUSY,
	MCSC_F_UVSP1_BUSY,
	MCSC_F_CAC_BUSY,
	MCSC_F_DOWN_SCALE_RUNNING,
	MCSC_F_PC4_BCHS_RUNNING,
	MCSC_F_PC4_CONV420_RUNNING,
	MCSC_F_PC4_POST_SC_RUNNING,
	MCSC_F_PC3_BCHS_RUNNING,
	MCSC_F_PC3_CONV420_RUNNING,
	MCSC_F_PC3_POST_SC_RUNNING,
	MCSC_F_PC2_BCHS_RUNNING,
	MCSC_F_PC2_CONV420_RUNNING,
	MCSC_F_PC2_POST_SC_RUNNING,
	MCSC_F_PC1_BCHS_RUNNING,
	MCSC_F_PC1_CONV420_RUNNING,
	MCSC_F_PC1_POST_SC_RUNNING,
	MCSC_F_PC0_BCHS_RUNNING,
	MCSC_F_PC0_CONV420_RUNNING,
	MCSC_F_PC0_POST_SC_RUNNING,
	MCSC_F_SC4_RUNNING,
	MCSC_F_SC3_RUNNING,
	MCSC_F_SC2_RUNNING,
	MCSC_F_SC1_RUNNING,
	MCSC_F_SC0_RUNNING,
	MCSC_F_SCALER_IDLE_1,
	MCSC_F_SCALER_IDLE_0,
	MCSC_F_RDMA_OTF_BUSY,
	MCSC_F_WDMA_DS_BUSY,
	MCSC_F_WDMA4_BUSY,
	MCSC_F_WDMA3_BUSY,
	MCSC_F_WDMA2_BUSY,
	MCSC_F_WDMA1_BUSY,
	MCSC_F_WDMA0_BUSY,
	MCSC_F_MCSC_VERSION,
	MCSC_F_MCSC_STALL_TIMEOUT_EN,
	MCSC_F_MCSC_STALL_TIMEOUT_NUM,
	MCSC_F_SW_RESET_0,
	MCSC_F_SCALER_ENABLE_0,
	MCSC_F_CUR_HORIZONTAL_CNT_0,
	MCSC_F_CUR_VERTICAL_CNT_0,
	MCSC_F_INPUT_SRC_SEL_0,
	MCSC_F_INPUT_IMG_HSIZE_0,
	MCSC_F_INPUT_IMG_VSIZE_0,
	MCSC_F_LB_CTRL_CLK_GATE_DISABLE_0,
	MCSC_F_CORE_GLOBAL_CLK_GATE_DISABLE_0,
	MCSC_F_STALL_TIMEOUT_INT_0,
	MCSC_F_FM_SUB_FRAME_START_INT_0,
	MCSC_F_FM_SUB_FRAME_FINISH_INT_0,
	MCSC_F_SHADOW_COPY_FINISH_OVER_INT_0,
	MCSC_F_SHADOW_COPY_FINISH_INT_0,
	MCSC_F_INPUT_FRAME_CRUSH_INT_0,
	MCSC_F_SCALER_OVERFLOW_INT_0,
	MCSC_F_INPUT_VERTICAL_UNF_INT_0,
	MCSC_F_INPUT_VERTICAL_OVF_INT_0,
	MCSC_F_INPUT_HORIZONTAL_UNF_INT_0,
	MCSC_F_INPUT_HORIZONTAL_OVF_INT_0,
	MCSC_F_CORE_FINISH_INT_0,
	MCSC_F_WDMA_FINISH_INT_0,
	MCSC_F_FRAME_START_INT_0,
	MCSC_F_FRAME_END_INT_0,
	MCSC_F_STALL_TIMEOUT_INT_MASK_0,
	MCSC_F_FM_SUB_FRAME_START_INT_MASK_0,
	MCSC_F_FM_SUB_FRAME_FINISH_INT_MASK_0,
	MCSC_F_SHADOW_COPY_FINISH_OVER_INT_MASK_0,
	MCSC_F_SHADOW_COPY_FINISH_INT_MASK_0,
	MCSC_F_INPUT_FRAME_CRUSH_INT_MASK_0,
	MCSC_F_SCALER_OVERFLOW_INT_MASK_0,
	MCSC_F_INPUT_VERTICAL_UNF_INT_MASK_0,
	MCSC_F_INPUT_VERTICAL_OVF_INT_MASK_0,
	MCSC_F_INPUT_HORIZONTAL_UNF_INT_MASK_0,
	MCSC_F_INPUT_HORIZONTAL_OVF_INT_MASK_0,
	MCSC_F_CORE_FINISH_INT_MASK_0,
	MCSC_F_WDMA_FINISH_INT_MASK_0,
	MCSC_F_FRAME_START_INT_MASK_0,
	MCSC_F_FRAME_END_INT_MASK_0,
	MCSC_F_SCALER_RDMA_START_0,
	MCSC_F_SHADOW_FSM_STATUS_0,
	MCSC_F_SHADOW_RD_BUSY_0,
	MCSC_F_SHADOW_WR_BUSY_0,
	MCSC_F_SHADOW_WR_FINISH_0,
	MCSC_F_SHADOW_WR_START_0,
	MCSC_F_SHADOW_MEM_RD_EN_0,
	MCSC_F_SHADOW_MEM_RD_ADDR_0,
	MCSC_F_SHADOW_MEM_RD_SFR_ADDR_0,
	MCSC_F_SHADOW_MEM_RD_SFR_DATA_0,
	MCSC_F_FAST_MODE_NUM_MINUS1_0,
	MCSC_F_FAST_MODE_EN_0,
	MCSC_F_FAST_MODE_FRAME_CNT_0,
	MCSC_F_FAST_MODE_ERROR_STATUS_0,
	MCSC_F_MONO_ENABLE_0,
	MCSC_F_SW_RESET_1,
	MCSC_F_SCALER_ENABLE_1,
	MCSC_F_CUR_HORIZONTAL_CNT_1,
	MCSC_F_CUR_VERTICAL_CNT_1,
	MCSC_F_INPUT_SRC_SEL_1,
	MCSC_F_INPUT_IMG_HSIZE_1,
	MCSC_F_INPUT_IMG_VSIZE_1,
	MCSC_F_LB_CTRL_CLK_GATE_DISABLE_1,
	MCSC_F_CORE_GLOBAL_CLK_GATE_DISABLE_1,
	MCSC_F_STALL_TIMEOUT_INT_1,
	MCSC_F_FM_SUB_FRAME_START_INT_1,
	MCSC_F_FM_SUB_FRAME_FINISH_INT_1,
	MCSC_F_SHADOW_COPY_FINISH_OVER_INT_1,
	MCSC_F_SHADOW_COPY_FINISH_INT_1,
	MCSC_F_INPUT_FRAME_CRUSH_INT_1,
	MCSC_F_SCALER_OVERFLOW_INT_1,
	MCSC_F_INPUT_VERTICAL_UNF_INT_1,
	MCSC_F_INPUT_VERTICAL_OVF_INT_1,
	MCSC_F_INPUT_HORIZONTAL_UNF_INT_1,
	MCSC_F_INPUT_HORIZONTAL_OVF_INT_1,
	MCSC_F_CORE_FINISH_INT_1,
	MCSC_F_WDMA_FINISH_INT_1,
	MCSC_F_FRAME_START_INT_1,
	MCSC_F_FRAME_END_INT_1,
	MCSC_F_STALL_TIMEOUT_INT_MASK_1,
	MCSC_F_FM_SUB_FRAME_START_INT_MASK_1,
	MCSC_F_FM_SUB_FRAME_FINISH_INT_MASK_1,
	MCSC_F_SHADOW_COPY_FINISH_OVER_INT_MASK_1,
	MCSC_F_SHADOW_COPY_FINISH_INT_MASK_1,
	MCSC_F_INPUT_FRAME_CRUSH_INT_MASK_1,
	MCSC_F_SCALER_OVERFLOW_INT_MASK_1,
	MCSC_F_INPUT_VERTICAL_UNF_INT_MASK_1,
	MCSC_F_INPUT_VERTICAL_OVF_INT_MASK_1,
	MCSC_F_INPUT_HORIZONTAL_UNF_INT_MASK_1,
	MCSC_F_INPUT_HORIZONTAL_OVF_INT_MASK_1,
	MCSC_F_CORE_FINISH_INT_MASK_1,
	MCSC_F_WDMA_FINISH_INT_MASK_1,
	MCSC_F_FRAME_START_INT_MASK_1,
	MCSC_F_FRAME_END_INT_MASK_1,
	MCSC_F_SCALER_RDMA_START_1,
	MCSC_F_SHADOW_FSM_STATUS_1,
	MCSC_F_SHADOW_RD_BUSY_1,
	MCSC_F_SHADOW_WR_BUSY_1,
	MCSC_F_SHADOW_WR_FINISH_1,
	MCSC_F_SHADOW_WR_START_1,
	MCSC_F_SHADOW_MEM_RD_EN_1,
	MCSC_F_SHADOW_MEM_RD_ADDR_1,
	MCSC_F_SHADOW_MEM_RD_SFR_ADDR_1,
	MCSC_F_SHADOW_MEM_RD_SFR_DATA_1,
	MCSC_F_FAST_MODE_NUM_MINUS1_1,
	MCSC_F_FAST_MODE_EN_1,
	MCSC_F_FAST_MODE_FRAME_CNT_1,
	MCSC_F_FAST_MODE_ERROR_STATUS_1,
	MCSC_F_MONO_ENABLE_1,
	MCSC_F_SC0_CLK_GATE_DISABLE,
	MCSC_F_SC0_INPUT_SEL,
	MCSC_F_SC0_BYPASS,
	MCSC_F_SC0_ENABLE,
	MCSC_F_SC0_SRC_HPOS,
	MCSC_F_SC0_SRC_VPOS,
	MCSC_F_SC0_SRC_HSIZE,
	MCSC_F_SC0_SRC_VSIZE,
	MCSC_F_SC0_DST_HSIZE,
	MCSC_F_SC0_DST_VSIZE,
	MCSC_F_SC0_H_RATIO,
	MCSC_F_SC0_V_RATIO,
	MCSC_F_SC0_H_INIT_PHASE_OFFSET,
	MCSC_F_SC0_V_INIT_PHASE_OFFSET,
	MCSC_F_SC0_ROUND_MODE,
	MCSC_F_SC0_V_COEFF_0B,
	MCSC_F_SC0_V_COEFF_0A,
	MCSC_F_SC0_V_COEFF_0D,
	MCSC_F_SC0_V_COEFF_0C,
	MCSC_F_SC0_V_COEFF_1B,
	MCSC_F_SC0_V_COEFF_1A,
	MCSC_F_SC0_V_COEFF_1D,
	MCSC_F_SC0_V_COEFF_1C,
	MCSC_F_SC0_V_COEFF_2B,
	MCSC_F_SC0_V_COEFF_2A,
	MCSC_F_SC0_V_COEFF_2D,
	MCSC_F_SC0_V_COEFF_2C,
	MCSC_F_SC0_V_COEFF_3B,
	MCSC_F_SC0_V_COEFF_3A,
	MCSC_F_SC0_V_COEFF_3D,
	MCSC_F_SC0_V_COEFF_3C,
	MCSC_F_SC0_V_COEFF_4B,
	MCSC_F_SC0_V_COEFF_4A,
	MCSC_F_SC0_V_COEFF_4D,
	MCSC_F_SC0_V_COEFF_4C,
	MCSC_F_SC0_V_COEFF_5B,
	MCSC_F_SC0_V_COEFF_5A,
	MCSC_F_SC0_V_COEFF_5D,
	MCSC_F_SC0_V_COEFF_5C,
	MCSC_F_SC0_V_COEFF_6B,
	MCSC_F_SC0_V_COEFF_6A,
	MCSC_F_SC0_V_COEFF_6D,
	MCSC_F_SC0_V_COEFF_6C,
	MCSC_F_SC0_V_COEFF_7B,
	MCSC_F_SC0_V_COEFF_7A,
	MCSC_F_SC0_V_COEFF_7D,
	MCSC_F_SC0_V_COEFF_7C,
	MCSC_F_SC0_V_COEFF_8B,
	MCSC_F_SC0_V_COEFF_8A,
	MCSC_F_SC0_V_COEFF_8D,
	MCSC_F_SC0_V_COEFF_8C,
	MCSC_F_SC0_H_COEFF_0B,
	MCSC_F_SC0_H_COEFF_0A,
	MCSC_F_SC0_H_COEFF_0D,
	MCSC_F_SC0_H_COEFF_0C,
	MCSC_F_SC0_H_COEFF_0F,
	MCSC_F_SC0_H_COEFF_0E,
	MCSC_F_SC0_H_COEFF_0H,
	MCSC_F_SC0_H_COEFF_0G,
	MCSC_F_SC0_H_COEFF_1B,
	MCSC_F_SC0_H_COEFF_1A,
	MCSC_F_SC0_H_COEFF_1D,
	MCSC_F_SC0_H_COEFF_1C,
	MCSC_F_SC0_H_COEFF_1F,
	MCSC_F_SC0_H_COEFF_1E,
	MCSC_F_SC0_H_COEFF_1H,
	MCSC_F_SC0_H_COEFF_1G,
	MCSC_F_SC0_H_COEFF_2B,
	MCSC_F_SC0_H_COEFF_2A,
	MCSC_F_SC0_H_COEFF_2D,
	MCSC_F_SC0_H_COEFF_2C,
	MCSC_F_SC0_H_COEFF_2F,
	MCSC_F_SC0_H_COEFF_2E,
	MCSC_F_SC0_H_COEFF_2H,
	MCSC_F_SC0_H_COEFF_2G,
	MCSC_F_SC0_H_COEFF_3B,
	MCSC_F_SC0_H_COEFF_3A,
	MCSC_F_SC0_H_COEFF_3D,
	MCSC_F_SC0_H_COEFF_3C,
	MCSC_F_SC0_H_COEFF_3F,
	MCSC_F_SC0_H_COEFF_3E,
	MCSC_F_SC0_H_COEFF_3H,
	MCSC_F_SC0_H_COEFF_3G,
	MCSC_F_SC0_H_COEFF_4B,
	MCSC_F_SC0_H_COEFF_4A,
	MCSC_F_SC0_H_COEFF_4D,
	MCSC_F_SC0_H_COEFF_4C,
	MCSC_F_SC0_H_COEFF_4F,
	MCSC_F_SC0_H_COEFF_4E,
	MCSC_F_SC0_H_COEFF_4H,
	MCSC_F_SC0_H_COEFF_4G,
	MCSC_F_SC0_H_COEFF_5B,
	MCSC_F_SC0_H_COEFF_5A,
	MCSC_F_SC0_H_COEFF_5D,
	MCSC_F_SC0_H_COEFF_5C,
	MCSC_F_SC0_H_COEFF_5F,
	MCSC_F_SC0_H_COEFF_5E,
	MCSC_F_SC0_H_COEFF_5H,
	MCSC_F_SC0_H_COEFF_5G,
	MCSC_F_SC0_H_COEFF_6B,
	MCSC_F_SC0_H_COEFF_6A,
	MCSC_F_SC0_H_COEFF_6D,
	MCSC_F_SC0_H_COEFF_6C,
	MCSC_F_SC0_H_COEFF_6F,
	MCSC_F_SC0_H_COEFF_6E,
	MCSC_F_SC0_H_COEFF_6H,
	MCSC_F_SC0_H_COEFF_6G,
	MCSC_F_SC0_H_COEFF_7B,
	MCSC_F_SC0_H_COEFF_7A,
	MCSC_F_SC0_H_COEFF_7D,
	MCSC_F_SC0_H_COEFF_7C,
	MCSC_F_SC0_H_COEFF_7F,
	MCSC_F_SC0_H_COEFF_7E,
	MCSC_F_SC0_H_COEFF_7H,
	MCSC_F_SC0_H_COEFF_7G,
	MCSC_F_SC0_H_COEFF_8B,
	MCSC_F_SC0_H_COEFF_8A,
	MCSC_F_SC0_H_COEFF_8D,
	MCSC_F_SC0_H_COEFF_8C,
	MCSC_F_SC0_H_COEFF_8F,
	MCSC_F_SC0_H_COEFF_8E,
	MCSC_F_SC0_H_COEFF_8H,
	MCSC_F_SC0_H_COEFF_8G,
	MCSC_F_SC1_CLK_GATE_DISABLE,
	MCSC_F_SC1_INPUT_SEL,
	MCSC_F_SC1_BYPASS,
	MCSC_F_SC1_ENABLE,
	MCSC_F_SC1_SRC_HPOS,
	MCSC_F_SC1_SRC_VPOS,
	MCSC_F_SC1_SRC_HSIZE,
	MCSC_F_SC1_SRC_VSIZE,
	MCSC_F_SC1_DST_HSIZE,
	MCSC_F_SC1_DST_VSIZE,
	MCSC_F_SC1_H_RATIO,
	MCSC_F_SC1_V_RATIO,
	MCSC_F_SC1_H_INIT_PHASE_OFFSET,
	MCSC_F_SC1_V_INIT_PHASE_OFFSET,
	MCSC_F_SC1_ROUND_MODE,
	MCSC_F_SC1_V_COEFF_0B,
	MCSC_F_SC1_V_COEFF_0A,
	MCSC_F_SC1_V_COEFF_0D,
	MCSC_F_SC1_V_COEFF_0C,
	MCSC_F_SC1_V_COEFF_1B,
	MCSC_F_SC1_V_COEFF_1A,
	MCSC_F_SC1_V_COEFF_1D,
	MCSC_F_SC1_V_COEFF_1C,
	MCSC_F_SC1_V_COEFF_2B,
	MCSC_F_SC1_V_COEFF_2A,
	MCSC_F_SC1_V_COEFF_2D,
	MCSC_F_SC1_V_COEFF_2C,
	MCSC_F_SC1_V_COEFF_3B,
	MCSC_F_SC1_V_COEFF_3A,
	MCSC_F_SC1_V_COEFF_3D,
	MCSC_F_SC1_V_COEFF_3C,
	MCSC_F_SC1_V_COEFF_4B,
	MCSC_F_SC1_V_COEFF_4A,
	MCSC_F_SC1_V_COEFF_4D,
	MCSC_F_SC1_V_COEFF_4C,
	MCSC_F_SC1_V_COEFF_5B,
	MCSC_F_SC1_V_COEFF_5A,
	MCSC_F_SC1_V_COEFF_5D,
	MCSC_F_SC1_V_COEFF_5C,
	MCSC_F_SC1_V_COEFF_6B,
	MCSC_F_SC1_V_COEFF_6A,
	MCSC_F_SC1_V_COEFF_6D,
	MCSC_F_SC1_V_COEFF_6C,
	MCSC_F_SC1_V_COEFF_7B,
	MCSC_F_SC1_V_COEFF_7A,
	MCSC_F_SC1_V_COEFF_7D,
	MCSC_F_SC1_V_COEFF_7C,
	MCSC_F_SC1_V_COEFF_8B,
	MCSC_F_SC1_V_COEFF_8A,
	MCSC_F_SC1_V_COEFF_8D,
	MCSC_F_SC1_V_COEFF_8C,
	MCSC_F_SC1_H_COEFF_0B,
	MCSC_F_SC1_H_COEFF_0A,
	MCSC_F_SC1_H_COEFF_0D,
	MCSC_F_SC1_H_COEFF_0C,
	MCSC_F_SC1_H_COEFF_0F,
	MCSC_F_SC1_H_COEFF_0E,
	MCSC_F_SC1_H_COEFF_0H,
	MCSC_F_SC1_H_COEFF_0G,
	MCSC_F_SC1_H_COEFF_1B,
	MCSC_F_SC1_H_COEFF_1A,
	MCSC_F_SC1_H_COEFF_1D,
	MCSC_F_SC1_H_COEFF_1C,
	MCSC_F_SC1_H_COEFF_1F,
	MCSC_F_SC1_H_COEFF_1E,
	MCSC_F_SC1_H_COEFF_1H,
	MCSC_F_SC1_H_COEFF_1G,
	MCSC_F_SC1_H_COEFF_2B,
	MCSC_F_SC1_H_COEFF_2A,
	MCSC_F_SC1_H_COEFF_2D,
	MCSC_F_SC1_H_COEFF_2C,
	MCSC_F_SC1_H_COEFF_2F,
	MCSC_F_SC1_H_COEFF_2E,
	MCSC_F_SC1_H_COEFF_2H,
	MCSC_F_SC1_H_COEFF_2G,
	MCSC_F_SC1_H_COEFF_3B,
	MCSC_F_SC1_H_COEFF_3A,
	MCSC_F_SC1_H_COEFF_3D,
	MCSC_F_SC1_H_COEFF_3C,
	MCSC_F_SC1_H_COEFF_3F,
	MCSC_F_SC1_H_COEFF_3E,
	MCSC_F_SC1_H_COEFF_3H,
	MCSC_F_SC1_H_COEFF_3G,
	MCSC_F_SC1_H_COEFF_4B,
	MCSC_F_SC1_H_COEFF_4A,
	MCSC_F_SC1_H_COEFF_4D,
	MCSC_F_SC1_H_COEFF_4C,
	MCSC_F_SC1_H_COEFF_4F,
	MCSC_F_SC1_H_COEFF_4E,
	MCSC_F_SC1_H_COEFF_4H,
	MCSC_F_SC1_H_COEFF_4G,
	MCSC_F_SC1_H_COEFF_5B,
	MCSC_F_SC1_H_COEFF_5A,
	MCSC_F_SC1_H_COEFF_5D,
	MCSC_F_SC1_H_COEFF_5C,
	MCSC_F_SC1_H_COEFF_5F,
	MCSC_F_SC1_H_COEFF_5E,
	MCSC_F_SC1_H_COEFF_5H,
	MCSC_F_SC1_H_COEFF_5G,
	MCSC_F_SC1_H_COEFF_6B,
	MCSC_F_SC1_H_COEFF_6A,
	MCSC_F_SC1_H_COEFF_6D,
	MCSC_F_SC1_H_COEFF_6C,
	MCSC_F_SC1_H_COEFF_6F,
	MCSC_F_SC1_H_COEFF_6E,
	MCSC_F_SC1_H_COEFF_6H,
	MCSC_F_SC1_H_COEFF_6G,
	MCSC_F_SC1_H_COEFF_7B,
	MCSC_F_SC1_H_COEFF_7A,
	MCSC_F_SC1_H_COEFF_7D,
	MCSC_F_SC1_H_COEFF_7C,
	MCSC_F_SC1_H_COEFF_7F,
	MCSC_F_SC1_H_COEFF_7E,
	MCSC_F_SC1_H_COEFF_7H,
	MCSC_F_SC1_H_COEFF_7G,
	MCSC_F_SC1_H_COEFF_8B,
	MCSC_F_SC1_H_COEFF_8A,
	MCSC_F_SC1_H_COEFF_8D,
	MCSC_F_SC1_H_COEFF_8C,
	MCSC_F_SC1_H_COEFF_8F,
	MCSC_F_SC1_H_COEFF_8E,
	MCSC_F_SC1_H_COEFF_8H,
	MCSC_F_SC1_H_COEFF_8G,
	MCSC_F_SC2_CLK_GATE_DISABLE,
	MCSC_F_SC2_INPUT_SEL,
	MCSC_F_SC2_BYPASS,
	MCSC_F_SC2_ENABLE,
	MCSC_F_SC2_SRC_HPOS,
	MCSC_F_SC2_SRC_VPOS,
	MCSC_F_SC2_SRC_HSIZE,
	MCSC_F_SC2_SRC_VSIZE,
	MCSC_F_SC2_DST_HSIZE,
	MCSC_F_SC2_DST_VSIZE,
	MCSC_F_SC2_H_RATIO,
	MCSC_F_SC2_V_RATIO,
	MCSC_F_SC2_H_INIT_PHASE_OFFSET,
	MCSC_F_SC2_V_INIT_PHASE_OFFSET,
	MCSC_F_SC2_ROUND_MODE,
	MCSC_F_SC2_V_COEFF_0B,
	MCSC_F_SC2_V_COEFF_0A,
	MCSC_F_SC2_V_COEFF_0D,
	MCSC_F_SC2_V_COEFF_0C,
	MCSC_F_SC2_V_COEFF_1B,
	MCSC_F_SC2_V_COEFF_1A,
	MCSC_F_SC2_V_COEFF_1D,
	MCSC_F_SC2_V_COEFF_1C,
	MCSC_F_SC2_V_COEFF_2B,
	MCSC_F_SC2_V_COEFF_2A,
	MCSC_F_SC2_V_COEFF_2D,
	MCSC_F_SC2_V_COEFF_2C,
	MCSC_F_SC2_V_COEFF_3B,
	MCSC_F_SC2_V_COEFF_3A,
	MCSC_F_SC2_V_COEFF_3D,
	MCSC_F_SC2_V_COEFF_3C,
	MCSC_F_SC2_V_COEFF_4B,
	MCSC_F_SC2_V_COEFF_4A,
	MCSC_F_SC2_V_COEFF_4D,
	MCSC_F_SC2_V_COEFF_4C,
	MCSC_F_SC2_V_COEFF_5B,
	MCSC_F_SC2_V_COEFF_5A,
	MCSC_F_SC2_V_COEFF_5D,
	MCSC_F_SC2_V_COEFF_5C,
	MCSC_F_SC2_V_COEFF_6B,
	MCSC_F_SC2_V_COEFF_6A,
	MCSC_F_SC2_V_COEFF_6D,
	MCSC_F_SC2_V_COEFF_6C,
	MCSC_F_SC2_V_COEFF_7B,
	MCSC_F_SC2_V_COEFF_7A,
	MCSC_F_SC2_V_COEFF_7D,
	MCSC_F_SC2_V_COEFF_7C,
	MCSC_F_SC2_V_COEFF_8B,
	MCSC_F_SC2_V_COEFF_8A,
	MCSC_F_SC2_V_COEFF_8D,
	MCSC_F_SC2_V_COEFF_8C,
	MCSC_F_SC2_H_COEFF_0B,
	MCSC_F_SC2_H_COEFF_0A,
	MCSC_F_SC2_H_COEFF_0D,
	MCSC_F_SC2_H_COEFF_0C,
	MCSC_F_SC2_H_COEFF_0F,
	MCSC_F_SC2_H_COEFF_0E,
	MCSC_F_SC2_H_COEFF_0H,
	MCSC_F_SC2_H_COEFF_0G,
	MCSC_F_SC2_H_COEFF_1B,
	MCSC_F_SC2_H_COEFF_1A,
	MCSC_F_SC2_H_COEFF_1D,
	MCSC_F_SC2_H_COEFF_1C,
	MCSC_F_SC2_H_COEFF_1F,
	MCSC_F_SC2_H_COEFF_1E,
	MCSC_F_SC2_H_COEFF_1H,
	MCSC_F_SC2_H_COEFF_1G,
	MCSC_F_SC2_H_COEFF_2B,
	MCSC_F_SC2_H_COEFF_2A,
	MCSC_F_SC2_H_COEFF_2D,
	MCSC_F_SC2_H_COEFF_2C,
	MCSC_F_SC2_H_COEFF_2F,
	MCSC_F_SC2_H_COEFF_2E,
	MCSC_F_SC2_H_COEFF_2H,
	MCSC_F_SC2_H_COEFF_2G,
	MCSC_F_SC2_H_COEFF_3B,
	MCSC_F_SC2_H_COEFF_3A,
	MCSC_F_SC2_H_COEFF_3D,
	MCSC_F_SC2_H_COEFF_3C,
	MCSC_F_SC2_H_COEFF_3F,
	MCSC_F_SC2_H_COEFF_3E,
	MCSC_F_SC2_H_COEFF_3H,
	MCSC_F_SC2_H_COEFF_3G,
	MCSC_F_SC2_H_COEFF_4B,
	MCSC_F_SC2_H_COEFF_4A,
	MCSC_F_SC2_H_COEFF_4D,
	MCSC_F_SC2_H_COEFF_4C,
	MCSC_F_SC2_H_COEFF_4F,
	MCSC_F_SC2_H_COEFF_4E,
	MCSC_F_SC2_H_COEFF_4H,
	MCSC_F_SC2_H_COEFF_4G,
	MCSC_F_SC2_H_COEFF_5B,
	MCSC_F_SC2_H_COEFF_5A,
	MCSC_F_SC2_H_COEFF_5D,
	MCSC_F_SC2_H_COEFF_5C,
	MCSC_F_SC2_H_COEFF_5F,
	MCSC_F_SC2_H_COEFF_5E,
	MCSC_F_SC2_H_COEFF_5H,
	MCSC_F_SC2_H_COEFF_5G,
	MCSC_F_SC2_H_COEFF_6B,
	MCSC_F_SC2_H_COEFF_6A,
	MCSC_F_SC2_H_COEFF_6D,
	MCSC_F_SC2_H_COEFF_6C,
	MCSC_F_SC2_H_COEFF_6F,
	MCSC_F_SC2_H_COEFF_6E,
	MCSC_F_SC2_H_COEFF_6H,
	MCSC_F_SC2_H_COEFF_6G,
	MCSC_F_SC2_H_COEFF_7B,
	MCSC_F_SC2_H_COEFF_7A,
	MCSC_F_SC2_H_COEFF_7D,
	MCSC_F_SC2_H_COEFF_7C,
	MCSC_F_SC2_H_COEFF_7F,
	MCSC_F_SC2_H_COEFF_7E,
	MCSC_F_SC2_H_COEFF_7H,
	MCSC_F_SC2_H_COEFF_7G,
	MCSC_F_SC2_H_COEFF_8B,
	MCSC_F_SC2_H_COEFF_8A,
	MCSC_F_SC2_H_COEFF_8D,
	MCSC_F_SC2_H_COEFF_8C,
	MCSC_F_SC2_H_COEFF_8F,
	MCSC_F_SC2_H_COEFF_8E,
	MCSC_F_SC2_H_COEFF_8H,
	MCSC_F_SC2_H_COEFF_8G,
	MCSC_F_SC3_CLK_GATE_DISABLE,
	MCSC_F_SC3_INPUT_SEL,
	MCSC_F_SC3_BYPASS,
	MCSC_F_SC3_ENABLE,
	MCSC_F_SC3_SRC_HPOS,
	MCSC_F_SC3_SRC_VPOS,
	MCSC_F_SC3_SRC_HSIZE,
	MCSC_F_SC3_SRC_VSIZE,
	MCSC_F_SC3_DST_HSIZE,
	MCSC_F_SC3_DST_VSIZE,
	MCSC_F_SC3_H_RATIO,
	MCSC_F_SC3_V_RATIO,
	MCSC_F_SC3_H_INIT_PHASE_OFFSET,
	MCSC_F_SC3_V_INIT_PHASE_OFFSET,
	MCSC_F_SC3_ROUND_MODE,
	MCSC_F_SC3_V_COEFF_0B,
	MCSC_F_SC3_V_COEFF_0A,
	MCSC_F_SC3_V_COEFF_0D,
	MCSC_F_SC3_V_COEFF_0C,
	MCSC_F_SC3_V_COEFF_1B,
	MCSC_F_SC3_V_COEFF_1A,
	MCSC_F_SC3_V_COEFF_1D,
	MCSC_F_SC3_V_COEFF_1C,
	MCSC_F_SC3_V_COEFF_2B,
	MCSC_F_SC3_V_COEFF_2A,
	MCSC_F_SC3_V_COEFF_2D,
	MCSC_F_SC3_V_COEFF_2C,
	MCSC_F_SC3_V_COEFF_3B,
	MCSC_F_SC3_V_COEFF_3A,
	MCSC_F_SC3_V_COEFF_3D,
	MCSC_F_SC3_V_COEFF_3C,
	MCSC_F_SC3_V_COEFF_4B,
	MCSC_F_SC3_V_COEFF_4A,
	MCSC_F_SC3_V_COEFF_4D,
	MCSC_F_SC3_V_COEFF_4C,
	MCSC_F_SC3_V_COEFF_5B,
	MCSC_F_SC3_V_COEFF_5A,
	MCSC_F_SC3_V_COEFF_5D,
	MCSC_F_SC3_V_COEFF_5C,
	MCSC_F_SC3_V_COEFF_6B,
	MCSC_F_SC3_V_COEFF_6A,
	MCSC_F_SC3_V_COEFF_6D,
	MCSC_F_SC3_V_COEFF_6C,
	MCSC_F_SC3_V_COEFF_7B,
	MCSC_F_SC3_V_COEFF_7A,
	MCSC_F_SC3_V_COEFF_7D,
	MCSC_F_SC3_V_COEFF_7C,
	MCSC_F_SC3_V_COEFF_8B,
	MCSC_F_SC3_V_COEFF_8A,
	MCSC_F_SC3_V_COEFF_8D,
	MCSC_F_SC3_V_COEFF_8C,
	MCSC_F_SC3_H_COEFF_0B,
	MCSC_F_SC3_H_COEFF_0A,
	MCSC_F_SC3_H_COEFF_0D,
	MCSC_F_SC3_H_COEFF_0C,
	MCSC_F_SC3_H_COEFF_0F,
	MCSC_F_SC3_H_COEFF_0E,
	MCSC_F_SC3_H_COEFF_0H,
	MCSC_F_SC3_H_COEFF_0G,
	MCSC_F_SC3_H_COEFF_1B,
	MCSC_F_SC3_H_COEFF_1A,
	MCSC_F_SC3_H_COEFF_1D,
	MCSC_F_SC3_H_COEFF_1C,
	MCSC_F_SC3_H_COEFF_1F,
	MCSC_F_SC3_H_COEFF_1E,
	MCSC_F_SC3_H_COEFF_1H,
	MCSC_F_SC3_H_COEFF_1G,
	MCSC_F_SC3_H_COEFF_2B,
	MCSC_F_SC3_H_COEFF_2A,
	MCSC_F_SC3_H_COEFF_2D,
	MCSC_F_SC3_H_COEFF_2C,
	MCSC_F_SC3_H_COEFF_2F,
	MCSC_F_SC3_H_COEFF_2E,
	MCSC_F_SC3_H_COEFF_2H,
	MCSC_F_SC3_H_COEFF_2G,
	MCSC_F_SC3_H_COEFF_3B,
	MCSC_F_SC3_H_COEFF_3A,
	MCSC_F_SC3_H_COEFF_3D,
	MCSC_F_SC3_H_COEFF_3C,
	MCSC_F_SC3_H_COEFF_3F,
	MCSC_F_SC3_H_COEFF_3E,
	MCSC_F_SC3_H_COEFF_3H,
	MCSC_F_SC3_H_COEFF_3G,
	MCSC_F_SC3_H_COEFF_4B,
	MCSC_F_SC3_H_COEFF_4A,
	MCSC_F_SC3_H_COEFF_4D,
	MCSC_F_SC3_H_COEFF_4C,
	MCSC_F_SC3_H_COEFF_4F,
	MCSC_F_SC3_H_COEFF_4E,
	MCSC_F_SC3_H_COEFF_4H,
	MCSC_F_SC3_H_COEFF_4G,
	MCSC_F_SC3_H_COEFF_5B,
	MCSC_F_SC3_H_COEFF_5A,
	MCSC_F_SC3_H_COEFF_5D,
	MCSC_F_SC3_H_COEFF_5C,
	MCSC_F_SC3_H_COEFF_5F,
	MCSC_F_SC3_H_COEFF_5E,
	MCSC_F_SC3_H_COEFF_5H,
	MCSC_F_SC3_H_COEFF_5G,
	MCSC_F_SC3_H_COEFF_6B,
	MCSC_F_SC3_H_COEFF_6A,
	MCSC_F_SC3_H_COEFF_6D,
	MCSC_F_SC3_H_COEFF_6C,
	MCSC_F_SC3_H_COEFF_6F,
	MCSC_F_SC3_H_COEFF_6E,
	MCSC_F_SC3_H_COEFF_6H,
	MCSC_F_SC3_H_COEFF_6G,
	MCSC_F_SC3_H_COEFF_7B,
	MCSC_F_SC3_H_COEFF_7A,
	MCSC_F_SC3_H_COEFF_7D,
	MCSC_F_SC3_H_COEFF_7C,
	MCSC_F_SC3_H_COEFF_7F,
	MCSC_F_SC3_H_COEFF_7E,
	MCSC_F_SC3_H_COEFF_7H,
	MCSC_F_SC3_H_COEFF_7G,
	MCSC_F_SC3_H_COEFF_8B,
	MCSC_F_SC3_H_COEFF_8A,
	MCSC_F_SC3_H_COEFF_8D,
	MCSC_F_SC3_H_COEFF_8C,
	MCSC_F_SC3_H_COEFF_8F,
	MCSC_F_SC3_H_COEFF_8E,
	MCSC_F_SC3_H_COEFF_8H,
	MCSC_F_SC3_H_COEFF_8G,
	MCSC_F_SC4_CLK_GATE_DISABLE,
	MCSC_F_SC4_INPUT_SEL,
	MCSC_F_SC4_BYPASS,
	MCSC_F_SC4_ENABLE,
	MCSC_F_SC4_SRC_HPOS,
	MCSC_F_SC4_SRC_VPOS,
	MCSC_F_SC4_SRC_HSIZE,
	MCSC_F_SC4_SRC_VSIZE,
	MCSC_F_SC4_DST_HSIZE,
	MCSC_F_SC4_DST_VSIZE,
	MCSC_F_SC4_H_RATIO,
	MCSC_F_SC4_V_RATIO,
	MCSC_F_SC4_H_INIT_PHASE_OFFSET,
	MCSC_F_SC4_V_INIT_PHASE_OFFSET,
	MCSC_F_SC4_ROUND_MODE,
	MCSC_F_SC4_V_COEFF_0B,
	MCSC_F_SC4_V_COEFF_0A,
	MCSC_F_SC4_V_COEFF_0D,
	MCSC_F_SC4_V_COEFF_0C,
	MCSC_F_SC4_V_COEFF_1B,
	MCSC_F_SC4_V_COEFF_1A,
	MCSC_F_SC4_V_COEFF_1D,
	MCSC_F_SC4_V_COEFF_1C,
	MCSC_F_SC4_V_COEFF_2B,
	MCSC_F_SC4_V_COEFF_2A,
	MCSC_F_SC4_V_COEFF_2D,
	MCSC_F_SC4_V_COEFF_2C,
	MCSC_F_SC4_V_COEFF_3B,
	MCSC_F_SC4_V_COEFF_3A,
	MCSC_F_SC4_V_COEFF_3D,
	MCSC_F_SC4_V_COEFF_3C,
	MCSC_F_SC4_V_COEFF_4B,
	MCSC_F_SC4_V_COEFF_4A,
	MCSC_F_SC4_V_COEFF_4D,
	MCSC_F_SC4_V_COEFF_4C,
	MCSC_F_SC4_V_COEFF_5B,
	MCSC_F_SC4_V_COEFF_5A,
	MCSC_F_SC4_V_COEFF_5D,
	MCSC_F_SC4_V_COEFF_5C,
	MCSC_F_SC4_V_COEFF_6B,
	MCSC_F_SC4_V_COEFF_6A,
	MCSC_F_SC4_V_COEFF_6D,
	MCSC_F_SC4_V_COEFF_6C,
	MCSC_F_SC4_V_COEFF_7B,
	MCSC_F_SC4_V_COEFF_7A,
	MCSC_F_SC4_V_COEFF_7D,
	MCSC_F_SC4_V_COEFF_7C,
	MCSC_F_SC4_V_COEFF_8B,
	MCSC_F_SC4_V_COEFF_8A,
	MCSC_F_SC4_V_COEFF_8D,
	MCSC_F_SC4_V_COEFF_8C,
	MCSC_F_SC4_H_COEFF_0B,
	MCSC_F_SC4_H_COEFF_0A,
	MCSC_F_SC4_H_COEFF_0D,
	MCSC_F_SC4_H_COEFF_0C,
	MCSC_F_SC4_H_COEFF_0F,
	MCSC_F_SC4_H_COEFF_0E,
	MCSC_F_SC4_H_COEFF_0H,
	MCSC_F_SC4_H_COEFF_0G,
	MCSC_F_SC4_H_COEFF_1B,
	MCSC_F_SC4_H_COEFF_1A,
	MCSC_F_SC4_H_COEFF_1D,
	MCSC_F_SC4_H_COEFF_1C,
	MCSC_F_SC4_H_COEFF_1F,
	MCSC_F_SC4_H_COEFF_1E,
	MCSC_F_SC4_H_COEFF_1H,
	MCSC_F_SC4_H_COEFF_1G,
	MCSC_F_SC4_H_COEFF_2B,
	MCSC_F_SC4_H_COEFF_2A,
	MCSC_F_SC4_H_COEFF_2D,
	MCSC_F_SC4_H_COEFF_2C,
	MCSC_F_SC4_H_COEFF_2F,
	MCSC_F_SC4_H_COEFF_2E,
	MCSC_F_SC4_H_COEFF_2H,
	MCSC_F_SC4_H_COEFF_2G,
	MCSC_F_SC4_H_COEFF_3B,
	MCSC_F_SC4_H_COEFF_3A,
	MCSC_F_SC4_H_COEFF_3D,
	MCSC_F_SC4_H_COEFF_3C,
	MCSC_F_SC4_H_COEFF_3F,
	MCSC_F_SC4_H_COEFF_3E,
	MCSC_F_SC4_H_COEFF_3H,
	MCSC_F_SC4_H_COEFF_3G,
	MCSC_F_SC4_H_COEFF_4B,
	MCSC_F_SC4_H_COEFF_4A,
	MCSC_F_SC4_H_COEFF_4D,
	MCSC_F_SC4_H_COEFF_4C,
	MCSC_F_SC4_H_COEFF_4F,
	MCSC_F_SC4_H_COEFF_4E,
	MCSC_F_SC4_H_COEFF_4H,
	MCSC_F_SC4_H_COEFF_4G,
	MCSC_F_SC4_H_COEFF_5B,
	MCSC_F_SC4_H_COEFF_5A,
	MCSC_F_SC4_H_COEFF_5D,
	MCSC_F_SC4_H_COEFF_5C,
	MCSC_F_SC4_H_COEFF_5F,
	MCSC_F_SC4_H_COEFF_5E,
	MCSC_F_SC4_H_COEFF_5H,
	MCSC_F_SC4_H_COEFF_5G,
	MCSC_F_SC4_H_COEFF_6B,
	MCSC_F_SC4_H_COEFF_6A,
	MCSC_F_SC4_H_COEFF_6D,
	MCSC_F_SC4_H_COEFF_6C,
	MCSC_F_SC4_H_COEFF_6F,
	MCSC_F_SC4_H_COEFF_6E,
	MCSC_F_SC4_H_COEFF_6H,
	MCSC_F_SC4_H_COEFF_6G,
	MCSC_F_SC4_H_COEFF_7B,
	MCSC_F_SC4_H_COEFF_7A,
	MCSC_F_SC4_H_COEFF_7D,
	MCSC_F_SC4_H_COEFF_7C,
	MCSC_F_SC4_H_COEFF_7F,
	MCSC_F_SC4_H_COEFF_7E,
	MCSC_F_SC4_H_COEFF_7H,
	MCSC_F_SC4_H_COEFF_7G,
	MCSC_F_SC4_H_COEFF_8B,
	MCSC_F_SC4_H_COEFF_8A,
	MCSC_F_SC4_H_COEFF_8D,
	MCSC_F_SC4_H_COEFF_8C,
	MCSC_F_SC4_H_COEFF_8F,
	MCSC_F_SC4_H_COEFF_8E,
	MCSC_F_SC4_H_COEFF_8H,
	MCSC_F_SC4_H_COEFF_8G,
	MCSC_F_PC0_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_PC0_BCHS_CLK_GATE_DISABLE,
	MCSC_F_PC0_CONV420_CLK_GATE_DISABLE,
	MCSC_F_PC0_CLK_GATE_DISABLE,
	MCSC_F_PC0_ENABLE,
	MCSC_F_PC0_IMG_HSIZE,
	MCSC_F_PC0_IMG_VSIZE,
	MCSC_F_PC0_DST_HSIZE,
	MCSC_F_PC0_DST_VSIZE,
	MCSC_F_PC0_H_RATIO,
	MCSC_F_PC0_V_RATIO,
	MCSC_F_PC0_H_INIT_PHASE_OFFSET,
	MCSC_F_PC0_V_INIT_PHASE_OFFSET,
	MCSC_F_PC0_ROUND_MODE,
	MCSC_F_PC0_H_COEFF_SEL,
	MCSC_F_PC0_V_COEFF_SEL,
	MCSC_F_PC0_CONV420_ENABLE,
	MCSC_F_PC0_CONV420_WEIGHT,
	MCSC_F_PC0_BCHS_ENABLE,
	MCSC_F_PC0_BCHS_Y_OFFSET,
	MCSC_F_PC0_BCHS_Y_GAIN,
	MCSC_F_PC0_BCHS_C_GAIN_01,
	MCSC_F_PC0_BCHS_C_GAIN_00,
	MCSC_F_PC0_BCHS_C_GAIN_11,
	MCSC_F_PC0_BCHS_C_GAIN_10,
	MCSC_F_PC0_BCHS_Y_CLAMP_MAX,
	MCSC_F_PC0_BCHS_Y_CLAMP_MIN,
	MCSC_F_PC0_BCHS_C_CLAMP_MAX,
	MCSC_F_PC0_BCHS_C_CLAMP_MIN,
	MCSC_F_PC0_DMA_OUT_ENABLE,
	MCSC_F_PC1_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_PC1_BCHS_CLK_GATE_DISABLE,
	MCSC_F_PC1_CONV420_CLK_GATE_DISABLE,
	MCSC_F_PC1_CLK_GATE_DISABLE,
	MCSC_F_PC1_ENABLE,
	MCSC_F_PC1_IMG_HSIZE,
	MCSC_F_PC1_IMG_VSIZE,
	MCSC_F_PC1_DST_HSIZE,
	MCSC_F_PC1_DST_VSIZE,
	MCSC_F_PC1_H_RATIO,
	MCSC_F_PC1_V_RATIO,
	MCSC_F_PC1_H_INIT_PHASE_OFFSET,
	MCSC_F_PC1_V_INIT_PHASE_OFFSET,
	MCSC_F_PC1_ROUND_MODE,
	MCSC_F_PC1_H_COEFF_SEL,
	MCSC_F_PC1_V_COEFF_SEL,
	MCSC_F_PC1_CONV420_ENABLE,
	MCSC_F_PC1_CONV420_WEIGHT,
	MCSC_F_PC1_BCHS_ENABLE,
	MCSC_F_PC1_BCHS_Y_OFFSET,
	MCSC_F_PC1_BCHS_Y_GAIN,
	MCSC_F_PC1_BCHS_C_GAIN_01,
	MCSC_F_PC1_BCHS_C_GAIN_00,
	MCSC_F_PC1_BCHS_C_GAIN_11,
	MCSC_F_PC1_BCHS_C_GAIN_10,
	MCSC_F_PC1_BCHS_Y_CLAMP_MAX,
	MCSC_F_PC1_BCHS_Y_CLAMP_MIN,
	MCSC_F_PC1_BCHS_C_CLAMP_MAX,
	MCSC_F_PC1_BCHS_C_CLAMP_MIN,
	MCSC_F_PC1_DMA_OUT_ENABLE,
	MCSC_F_PC2_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_PC2_BCHS_CLK_GATE_DISABLE,
	MCSC_F_PC2_CONV420_CLK_GATE_DISABLE,
	MCSC_F_PC2_CLK_GATE_DISABLE,
	MCSC_F_PC2_ENABLE,
	MCSC_F_PC2_IMG_HSIZE,
	MCSC_F_PC2_IMG_VSIZE,
	MCSC_F_PC2_DST_HSIZE,
	MCSC_F_PC2_DST_VSIZE,
	MCSC_F_PC2_H_RATIO,
	MCSC_F_PC2_V_RATIO,
	MCSC_F_PC2_H_INIT_PHASE_OFFSET,
	MCSC_F_PC2_V_INIT_PHASE_OFFSET,
	MCSC_F_PC2_ROUND_MODE,
	MCSC_F_PC2_H_COEFF_SEL,
	MCSC_F_PC2_V_COEFF_SEL,
	MCSC_F_PC2_CONV420_ENABLE,
	MCSC_F_PC2_CONV420_WEIGHT,
	MCSC_F_PC2_BCHS_ENABLE,
	MCSC_F_PC2_BCHS_Y_OFFSET,
	MCSC_F_PC2_BCHS_Y_GAIN,
	MCSC_F_PC2_BCHS_C_GAIN_01,
	MCSC_F_PC2_BCHS_C_GAIN_00,
	MCSC_F_PC2_BCHS_C_GAIN_11,
	MCSC_F_PC2_BCHS_C_GAIN_10,
	MCSC_F_PC2_BCHS_Y_CLAMP_MAX,
	MCSC_F_PC2_BCHS_Y_CLAMP_MIN,
	MCSC_F_PC2_BCHS_C_CLAMP_MAX,
	MCSC_F_PC2_BCHS_C_CLAMP_MIN,
	MCSC_F_PC2_DMA_OUT_ENABLE,
	MCSC_F_PC3_BCHS_CLK_GATE_DISABLE,
	MCSC_F_PC3_CONV420_CLK_GATE_DISABLE,
	MCSC_F_PC3_CONV420_ENABLE,
	MCSC_F_PC3_CONV420_WEIGHT,
	MCSC_F_PC3_BCHS_ENABLE,
	MCSC_F_PC3_BCHS_Y_OFFSET,
	MCSC_F_PC3_BCHS_Y_GAIN,
	MCSC_F_PC3_BCHS_C_GAIN_01,
	MCSC_F_PC3_BCHS_C_GAIN_00,
	MCSC_F_PC3_BCHS_C_GAIN_11,
	MCSC_F_PC3_BCHS_C_GAIN_10,
	MCSC_F_PC3_BCHS_Y_CLAMP_MAX,
	MCSC_F_PC3_BCHS_Y_CLAMP_MIN,
	MCSC_F_PC3_BCHS_C_CLAMP_MAX,
	MCSC_F_PC3_BCHS_C_CLAMP_MIN,
	MCSC_F_PC3_DMA_OUT_ENABLE,
	MCSC_F_PC4_BCHS_CLK_GATE_DISABLE,
	MCSC_F_PC4_CONV420_CLK_GATE_DISABLE,
	MCSC_F_PC4_CONV420_ENABLE,
	MCSC_F_PC4_CONV420_WEIGHT,
	MCSC_F_PC4_BCHS_ENABLE,
	MCSC_F_PC4_BCHS_Y_OFFSET,
	MCSC_F_PC4_BCHS_Y_GAIN,
	MCSC_F_PC4_BCHS_C_GAIN_01,
	MCSC_F_PC4_BCHS_C_GAIN_00,
	MCSC_F_PC4_BCHS_C_GAIN_11,
	MCSC_F_PC4_BCHS_C_GAIN_10,
	MCSC_F_PC4_BCHS_Y_CLAMP_MAX,
	MCSC_F_PC4_BCHS_Y_CLAMP_MIN,
	MCSC_F_PC4_BCHS_C_CLAMP_MAX,
	MCSC_F_PC4_BCHS_C_CLAMP_MIN,
	MCSC_F_PC4_DMA_OUT_ENABLE,
	MCSC_F_DS_CLK_GATE_DISABLE,
	MCSC_F_DS_CHAIN_SEL,
	MCSC_F_DS_ENABLE,
	MCSC_F_DS_IMG_HSIZE,
	MCSC_F_DS_IMG_VSIZE,
	MCSC_F_DS_CROP_POS_H,
	MCSC_F_DS_CROP_POS_V,
	MCSC_F_DS_SRC_HSIZE,
	MCSC_F_DS_SRC_VSIZE,
	MCSC_F_DS_DST_HSIZE,
	MCSC_F_DS_DST_VSIZE,
	MCSC_F_DS_H_RATIO,
	MCSC_F_DS_V_RATIO,
	MCSC_F_DS_H_INIT_PHASE_OFFSET,
	MCSC_F_DS_V_INIT_PHASE_OFFSET,
	MCSC_F_DS_GAMMA_EN,
	MCSC_F_DS_GAMMA_TBL_1,
	MCSC_F_DS_GAMMA_TBL_0,
	MCSC_F_DS_GAMMA_TBL_3,
	MCSC_F_DS_GAMMA_TBL_2,
	MCSC_F_DS_GAMMA_TBL_5,
	MCSC_F_DS_GAMMA_TBL_4,
	MCSC_F_DS_GAMMA_TBL_7,
	MCSC_F_DS_GAMMA_TBL_6,
	MCSC_F_DS_GAMMA_TBL_9,
	MCSC_F_DS_GAMMA_TBL_8,
	MCSC_F_DS_GAMMA_TBL_B,
	MCSC_F_DS_GAMMA_TBL_A,
	MCSC_F_DS_GAMMA_TBL_D,
	MCSC_F_DS_GAMMA_TBL_C,
	MCSC_F_DS_GAMMA_TBL_F,
	MCSC_F_DS_GAMMA_TBL_E,
	MCSC_F_DS_DMA_OUT_ENABLE,
	MCSC_F_YSUM_CLK_GATE_DISABLE,
	MCSC_F_YSUM_CHAIN_SEL,
	MCSC_F_YSUM_ENABLE,
	MCSC_F_YSUM_IMG_SIZE_H,
	MCSC_F_YSUM_IMG_SIZE_V,
	MCSC_F_YSUM_CROP_POS_H,
	MCSC_F_YSUM_CROP_POS_V,
	MCSC_F_YSUM_LUMA_SUM_LSB,
	MCSC_F_YSUM_LUMA_SUM_MSB,
	MCSC_F_HWFC_SWRESET,
	MCSC_F_HWFC_MODE,
	MCSC_F_HWFC_REGION_IDX_BIN_B,
	MCSC_F_HWFC_REGION_IDX_BIN_A,
	MCSC_F_HWFC_REGION_IDX_GRAY_B,
	MCSC_F_HWFC_REGION_IDX_GRAY_A,
	MCSC_F_HWFC_CURR_REGION_B,
	MCSC_F_HWFC_CURR_REGION_A,
	MCSC_F_HWFC_FORMAT_A,
	MCSC_F_HWFC_ID2_A,
	MCSC_F_HWFC_ID1_A,
	MCSC_F_HWFC_ID0_A,
	MCSC_F_HWFC_PLANE_A,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE0_A,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE0_A,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE1_A,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE1_A,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE2_A,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE2_A,
	MCSC_F_HWFC_FORMAT_B,
	MCSC_F_HWFC_ID2_B,
	MCSC_F_HWFC_ID1_B,
	MCSC_F_HWFC_ID0_B,
	MCSC_F_HWFC_PLANE_B,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE0_B,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE0_B,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE1_B,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE1_B,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE2_B,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE2_B,
	MCSC_F_HWFC_FRAME_START_SELECT,
	MCSC_F_HWFC_INDEX_RESET,
	MCSC_F_HWFC_ENABLE_AUTO_CLEAR,
	MCSC_F_DJAG_BUSY,
	MCSC_F_DJAG_CLK_GATE_DISABLE_PS_LB,
	MCSC_F_DJAG_CLK_GATE_DISABLE_PS,
	MCSC_F_DJAG_INPUT_SEL,
	MCSC_F_DJAG_PS_ENABLE,
	MCSC_F_DJAG_ENABLE,
	MCSC_F_DJAG_INPUT_IMG_HSIZE,
	MCSC_F_DJAG_INPUT_IMG_VSIZE,
	MCSC_F_DJAG_PS_SRC_HPOS,
	MCSC_F_DJAG_PS_SRC_VPOS,
	MCSC_F_DJAG_PS_SRC_HSIZE,
	MCSC_F_DJAG_PS_SRC_VSIZE,
	MCSC_F_DJAG_PS_DST_HSIZE,
	MCSC_F_DJAG_PS_DST_VSIZE,
	MCSC_F_DJAG_PS_H_RATIO,
	MCSC_F_DJAG_PS_V_RATIO,
	MCSC_F_DJAG_PS_H_INIT_PHASE_OFFSET,
	MCSC_F_DJAG_PS_V_INIT_PHASE_OFFSET,
	MCSC_F_DJAG_PS_ROUND_MODE,
	MCSC_F_DJAG_CENTER_WEIGHTED_MEAN_WEIGHT,
	MCSC_F_DJAG_DIAGONAL_HF_BOOST_WEIGHT,
	MCSC_F_DJAG_CENTER_HF_BOOST_WEIGHT,
	MCSC_F_DJAG_XFILTER_HF_BOOST_WEIGHT,
	MCSC_F_DJAG_XFILTER_DEJAGGING_WEIGHT1,
	MCSC_F_DJAG_XFILTER_DEJAGGING_WEIGHT0,
	MCSC_F_DJAG_THRES_1X5_ABSHF,
	MCSC_F_DJAG_THRES_1X5_MATCHING_SAD,
	MCSC_F_DJAG_THRES_SHOOTING_NEIGHBOR,
	MCSC_F_DJAG_THRES_SHOOTING_LCR,
	MCSC_F_DJAG_THRES_SHOOTING_LLCRR,
	MCSC_F_DJAG_MIN_MAX_WEIGHT,
	MCSC_F_DJAG_THRES_SHOOTING_UCD,
	MCSC_F_DJAG_THRES_SHOOTING_UUCDD,
	MCSC_F_DJAG_LFSR_SEED_0,
	MCSC_F_DJAG_LFSR_SEED_1,
	MCSC_F_DJAG_LFSR_SEED_2,
	MCSC_F_DJAG_DITHER_VALUE_4,
	MCSC_F_DJAG_DITHER_VALUE_3,
	MCSC_F_DJAG_DITHER_VALUE_2,
	MCSC_F_DJAG_DITHER_VALUE_1,
	MCSC_F_DJAG_DITHER_VALUE_0,
	MCSC_F_DJAG_DITHER_VALUE_8,
	MCSC_F_DJAG_DITHER_VALUE_7,
	MCSC_F_DJAG_DITHER_VALUE_6,
	MCSC_F_DJAG_DITHER_VALUE_5,
	MCSC_F_DJAG_DITHER_THRES,
	MCSC_F_DJAG_DITHER_SAT_THRES, /* EVT0 only */
	MCSC_F_DJAG_SAT_CTRL,
	MCSC_F_DJAG_CP_HF_THRES,
	MCSC_F_DJAG_CP_ARBI_MODE,
	MCSC_F_DJAG_CP_ARBI_DENOM,
	MCSC_F_DJAG_CP_ARBI_MAX_COV_SHIFT,
	MCSC_F_DJAG_CP_ARBI_MAX_COV_OFFSET,
	MCSC_F_DJAG_DITHER_WHITE_LEVEL,
	MCSC_F_DJAG_DITHER_BLACK_LEVEL,
	MCSC_F_DJAG_DITHER_WB_THRES,
	MCSC_F_CAC_CLK_GATE_DISABLE,
	MCSC_F_CAC_INPUT_SEL,
	MCSC_F_CAC_ENABLE,
	MCSC_F_CAC_H_INIT_PHASE_OFFSET,
	MCSC_F_CAC_MAP_SPOT_NR_STRENGTH,
	MCSC_F_CAC_MAP_SPOT_THR,
	MCSC_F_CAC_MAP_SPOT_THR_H,
	MCSC_F_CAC_MAP_SPOT_THR_L,
	MCSC_F_CAC_CRT_COLOR_THR_H,
	MCSC_F_CAC_CRT_COLOR_THR_L_LINE,
	MCSC_F_CAC_CRT_COLOR_THR_L_DOT,
	MCSC_F_UVSP0_CLK_GATE_DISABLE,
	MCSC_F_UVSP0_ENABLE,
	MCSC_F_UVSP0_BINNING_X,
	MCSC_F_UVSP0_BINNING_Y,
	MCSC_F_UVSP0_RADIAL_EN,
	MCSC_F_UVSP0_RADIAL_CENTER_X,
	MCSC_F_UVSP0_RADIAL_CENTER_Y,
	MCSC_F_UVSP0_RADIAL_BIQUAD_A,
	MCSC_F_UVSP0_RADIAL_BIQUAD_B,
	MCSC_F_UVSP0_RADIAL_BIQUAD_SHIFT,
	MCSC_F_UVSP0_RADIAL_RANDOM_EN,
	MCSC_F_UVSP0_RADIAL_RANDOM_POWER,
	MCSC_F_UVSP0_RADIAL_REFINE_EN,
	MCSC_F_UVSP0_RADIAL_REFINE_LUMA_MIN,
	MCSC_F_UVSP0_RADIAL_REFINE_DENOM,
	MCSC_F_UVSP0_RADIAL_ALPHA_GAIN_ADD_EN,
	MCSC_F_UVSP0_RADIAL_ALPHA_GREEN_EN,
	MCSC_F_UVSP0_RADIAL_ALPHA_R,
	MCSC_F_UVSP0_RADIAL_ALPHA_G,
	MCSC_F_UVSP0_RADIAL_ALPHA_B,
	MCSC_F_UVSP0_PEDESTAL_R,
	MCSC_F_UVSP0_PEDESTAL_G,
	MCSC_F_UVSP0_PEDESTAL_B,
	MCSC_F_UVSP0_OFFSET_R,
	MCSC_F_UVSP0_OFFSET_G,
	MCSC_F_UVSP0_OFFSET_B,
	MCSC_F_UVSP0_DESAT_CTRL_EN,
	MCSC_F_UVSP0_DESAT_CTRL_SINGLESIDE,
	MCSC_F_UVSP0_DESAT_CTRL_LUMA_OFFSET,
	MCSC_F_UVSP0_DESAT_CTRL_GAIN_OFFSET,
	MCSC_F_UVSP0_DESAT_Y_SHIFT,
	MCSC_F_UVSP0_DESAT_Y_LUMA_MAX,
	MCSC_F_UVSP0_DESAT_U_LOW,
	MCSC_F_UVSP0_DESAT_U_HIGH,
	MCSC_F_UVSP0_DESAT_V_LOW,
	MCSC_F_UVSP0_DESAT_V_HIGH,
	MCSC_F_UVSP0_RGB2YUV_COEF_00,
	MCSC_F_UVSP0_RGB2YUV_COEF_01,
	MCSC_F_UVSP0_RGB2YUV_COEF_02,
	MCSC_F_UVSP0_RGB2YUV_COEF_10,
	MCSC_F_UVSP0_RGB2YUV_COEF_11,
	MCSC_F_UVSP0_RGB2YUV_COEF_12,
	MCSC_F_UVSP0_RGB2YUV_COEF_20,
	MCSC_F_UVSP0_RGB2YUV_COEF_21,
	MCSC_F_UVSP0_RGB2YUV_COEF_22,
	MCSC_F_UVSP0_RGB2YUV_COEF_SHIFT,
	MCSC_F_UVSP1_CLK_GATE_DISABLE,
	MCSC_F_UVSP1_ENABLE,
	MCSC_F_UVSP1_BINNING_X,
	MCSC_F_UVSP1_BINNING_Y,
	MCSC_F_UVSP1_RADIAL_EN,
	MCSC_F_UVSP1_RADIAL_CENTER_X,
	MCSC_F_UVSP1_RADIAL_CENTER_Y,
	MCSC_F_UVSP1_RADIAL_BIQUAD_A,
	MCSC_F_UVSP1_RADIAL_BIQUAD_B,
	MCSC_F_UVSP1_RADIAL_BIQUAD_SHIFT,
	MCSC_F_UVSP1_RADIAL_RANDOM_EN,
	MCSC_F_UVSP1_RADIAL_RANDOM_POWER,
	MCSC_F_UVSP1_RADIAL_REFINE_EN,
	MCSC_F_UVSP1_RADIAL_REFINE_LUMA_MIN,
	MCSC_F_UVSP1_RADIAL_REFINE_DENOM,
	MCSC_F_UVSP1_RADIAL_ALPHA_GAIN_ADD_EN,
	MCSC_F_UVSP1_RADIAL_ALPHA_GREEN_EN,
	MCSC_F_UVSP1_RADIAL_ALPHA_R,
	MCSC_F_UVSP1_RADIAL_ALPHA_G,
	MCSC_F_UVSP1_RADIAL_ALPHA_B,
	MCSC_F_UVSP1_PEDESTAL_R,
	MCSC_F_UVSP1_PEDESTAL_G,
	MCSC_F_UVSP1_PEDESTAL_B,
	MCSC_F_UVSP1_OFFSET_R,
	MCSC_F_UVSP1_OFFSET_G,
	MCSC_F_UVSP1_OFFSET_B,
	MCSC_F_UVSP1_DESAT_CTRL_EN,
	MCSC_F_UVSP1_DESAT_CTRL_SINGLESIDE,
	MCSC_F_UVSP1_DESAT_CTRL_LUMA_OFFSET,
	MCSC_F_UVSP1_DESAT_CTRL_GAIN_OFFSET,
	MCSC_F_UVSP1_DESAT_Y_SHIFT,
	MCSC_F_UVSP1_DESAT_Y_LUMA_MAX,
	MCSC_F_UVSP1_DESAT_U_LOW,
	MCSC_F_UVSP1_DESAT_U_HIGH,
	MCSC_F_UVSP1_DESAT_V_LOW,
	MCSC_F_UVSP1_DESAT_V_HIGH,
	MCSC_F_UVSP1_RGB2YUV_COEF_00,
	MCSC_F_UVSP1_RGB2YUV_COEF_01,
	MCSC_F_UVSP1_RGB2YUV_COEF_02,
	MCSC_F_UVSP1_RGB2YUV_COEF_10,
	MCSC_F_UVSP1_RGB2YUV_COEF_11,
	MCSC_F_UVSP1_RGB2YUV_COEF_12,
	MCSC_F_UVSP1_RGB2YUV_COEF_20,
	MCSC_F_UVSP1_RGB2YUV_COEF_21,
	MCSC_F_UVSP1_RGB2YUV_COEF_22,
	MCSC_F_UVSP1_RGB2YUV_COEF_SHIFT,
	MCSC_F_DBG_FRM_CNT_0,
	MCSC_F_DBG_INPUT_0,
	MCSC_F_DBG_MAIN_0,
	MCSC_F_DBG_SC_LINE_0,
	MCSC_F_DBG_FRM_CNT_1,
	MCSC_F_DBG_INPUT_1,
	MCSC_F_DBG_MAIN_1,
	MCSC_F_DBG_SC_LINE_1,
	MCSC_F_DBG_SC0_A,
	MCSC_F_DBG_SC0_B,
	MCSC_F_DBG_SC0_C,
	MCSC_F_DBG_SC0_D,
	MCSC_F_DBG_SC1_A,
	MCSC_F_DBG_SC1_B,
	MCSC_F_DBG_SC1_C,
	MCSC_F_DBG_SC1_D,
	MCSC_F_DBG_SC2_A,
	MCSC_F_DBG_SC2_B,
	MCSC_F_DBG_SC2_C,
	MCSC_F_DBG_SC2_D,
	MCSC_F_DBG_SC3_A,
	MCSC_F_DBG_SC3_B,
	MCSC_F_DBG_SC3_C,
	MCSC_F_DBG_SC3_D,
	MCSC_F_DBG_SC4_A,
	MCSC_F_DBG_SC4_B,
	MCSC_F_DBG_SC4_C,
	MCSC_F_DBG_SC4_D,
	MCSC_F_DBG_DJAG_0,
	MCSC_F_DBG_DJAG_1,
	MCSC_F_DBG_DJAG_2,
	MCSC_F_DBG_DJAG_3,
	MCSC_F_DBG_DS,
	MCSC_F_DBG_STALL_TIMEOUT_0,
	MCSC_F_DBG_STALL_TIMEOUT_1,
	MCSC_F_DBG_STALL_TIMEOUT_WDMA0,
	MCSC_F_DBG_STALL_TIMEOUT_WDMA1,
	MCSC_F_DBG_STALL_TIMEOUT_WDMA2,
	MCSC_F_DBG_STALL_TIMEOUT_WDMA3,
	MCSC_F_DBG_STALL_TIMEOUT_WDMA4,
	MCSC_F_DBG_STALL_TIMEOUT_WDMADS,
	MCSC_F_DBG_CAC_0,
	MCSC_F_DBG_CAC_1,
	MCSC_F_DBG_CAC_2,
	MCSC_F_DBG_UVSP,
	MCSC_F_DBG_CAPTURE,
	MCSC_F_DBG_RELEASE,
	MCSC_F_WDMA0_WIDTH,
	MCSC_F_WDMA0_HEIGHT,
	MCSC_F_WDMA0_Y_STRIDE,
	MCSC_F_WDMA0_C_STRIDE,
	MCSC_F_WDMA0_10BIT_TYPE,
	MCSC_F_WDMA0_DATA_FORMAT,
	MCSC_F_WDMA0_BASE_ADDR_0,
	MCSC_F_WDMA0_BASE_ADDR_1,
	MCSC_F_WDMA0_BASE_ADDR_2,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_0,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_1,
	MCSC_F_WDMA0_2BIT_Y_STRIDE,
	MCSC_F_WDMA0_2BIT_C_STRIDE,
	MCSC_F_WDMA0_ROUND_EN,
	MCSC_F_WDMA0_DITHER_EN,
	MCSC_F_WDMA0_SWAP_TABLE,
	MCSC_F_WDMA0_FLIP_CONTROL,
	MCSC_F_WDMA0_CRC_RESULT0,
	MCSC_F_WDMA0_CRC_RESULT1,
	MCSC_F_WDMA0_CRC_RESULT2,
	MCSC_F_WDMA0_CRC_2BIT_RESULT0,
	MCSC_F_WDMA0_CRC_2BIT_RESULT1,
	MCSC_F_WDMA0_RGB_FORMAT,
	MCSC_F_WDMA0_RGB_EN,
	MCSC_F_WDMA0_MONO_EN,
	MCSC_F_WDMA1_WIDTH,
	MCSC_F_WDMA1_HEIGHT,
	MCSC_F_WDMA1_Y_STRIDE,
	MCSC_F_WDMA1_C_STRIDE,
	MCSC_F_WDMA1_10BIT_TYPE,
	MCSC_F_WDMA1_DATA_FORMAT,
	MCSC_F_WDMA1_BASE_ADDR_0,
	MCSC_F_WDMA1_BASE_ADDR_1,
	MCSC_F_WDMA1_BASE_ADDR_2,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_0,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_1,
	MCSC_F_WDMA1_2BIT_Y_STRIDE,
	MCSC_F_WDMA1_2BIT_C_STRIDE,
	MCSC_F_WDMA1_ROUND_EN,
	MCSC_F_WDMA1_DITHER_EN,
	MCSC_F_WDMA1_SWAP_TABLE,
	MCSC_F_WDMA1_FLIP_CONTROL,
	MCSC_F_WDMA1_CRC_RESULT0,
	MCSC_F_WDMA1_CRC_RESULT1,
	MCSC_F_WDMA1_CRC_RESULT2,
	MCSC_F_WDMA1_CRC_2BIT_RESULT0,
	MCSC_F_WDMA1_CRC_2BIT_RESULT1,
	MCSC_F_WDMA1_RGB_FORMAT,
	MCSC_F_WDMA1_RGB_EN,
	MCSC_F_WDMA1_MONO_EN,
	MCSC_F_WDMA2_WIDTH,
	MCSC_F_WDMA2_HEIGHT,
	MCSC_F_WDMA2_Y_STRIDE,
	MCSC_F_WDMA2_C_STRIDE,
	MCSC_F_WDMA2_10BIT_TYPE,
	MCSC_F_WDMA2_DATA_FORMAT,
	MCSC_F_WDMA2_BASE_ADDR_0,
	MCSC_F_WDMA2_BASE_ADDR_1,
	MCSC_F_WDMA2_BASE_ADDR_2,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_0,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_1,
	MCSC_F_WDMA2_2BIT_Y_STRIDE,
	MCSC_F_WDMA2_2BIT_C_STRIDE,
	MCSC_F_WDMA2_ROUND_EN,
	MCSC_F_WDMA2_DITHER_EN,
	MCSC_F_WDMA2_SWAP_TABLE,
	MCSC_F_WDMA2_FLIP_CONTROL,
	MCSC_F_WDMA2_CRC_RESULT0,
	MCSC_F_WDMA2_CRC_RESULT1,
	MCSC_F_WDMA2_CRC_RESULT2,
	MCSC_F_WDMA2_CRC_2BIT_RESULT0,
	MCSC_F_WDMA2_CRC_2BIT_RESULT1,
	MCSC_F_WDMA2_RGB_FORMAT,
	MCSC_F_WDMA2_RGB_EN,
	MCSC_F_WDMA2_MONO_EN,
	MCSC_F_WDMA3_WIDTH,
	MCSC_F_WDMA3_HEIGHT,
	MCSC_F_WDMA3_Y_STRIDE,
	MCSC_F_WDMA3_C_STRIDE,
	MCSC_F_WDMA3_10BIT_TYPE,
	MCSC_F_WDMA3_DATA_FORMAT,
	MCSC_F_WDMA3_BASE_ADDR_0,
	MCSC_F_WDMA3_BASE_ADDR_1,
	MCSC_F_WDMA3_BASE_ADDR_2,
	MCSC_F_WDMA3_BASE_ADDR_2BIT_0,
	MCSC_F_WDMA3_BASE_ADDR_2BIT_1,
	MCSC_F_WDMA3_2BIT_Y_STRIDE,
	MCSC_F_WDMA3_2BIT_C_STRIDE,
	MCSC_F_WDMA3_ROUND_EN,
	MCSC_F_WDMA3_DITHER_EN,
	MCSC_F_WDMA3_SWAP_TABLE,
	MCSC_F_WDMA3_FLIP_CONTROL,
	MCSC_F_WDMA3_CRC_RESULT0,
	MCSC_F_WDMA3_CRC_RESULT1,
	MCSC_F_WDMA3_CRC_RESULT2,
	MCSC_F_WDMA3_CRC_2BIT_RESULT0,
	MCSC_F_WDMA3_CRC_2BIT_RESULT1,
	MCSC_F_WDMA3_RGB_FORMAT,
	MCSC_F_WDMA3_RGB_EN,
	MCSC_F_WDMA3_MONO_EN,
	MCSC_F_WDMA4_WIDTH,
	MCSC_F_WDMA4_HEIGHT,
	MCSC_F_WDMA4_Y_STRIDE,
	MCSC_F_WDMA4_C_STRIDE,
	MCSC_F_WDMA4_10BIT_TYPE,
	MCSC_F_WDMA4_DATA_FORMAT,
	MCSC_F_WDMA4_BASE_ADDR_0,
	MCSC_F_WDMA4_BASE_ADDR_1,
	MCSC_F_WDMA4_BASE_ADDR_2,
	MCSC_F_WDMA4_BASE_ADDR_2BIT_0,
	MCSC_F_WDMA4_BASE_ADDR_2BIT_1,
	MCSC_F_WDMA4_2BIT_Y_STRIDE,
	MCSC_F_WDMA4_2BIT_C_STRIDE,
	MCSC_F_WDMA4_ROUND_EN,
	MCSC_F_WDMA4_DITHER_EN,
	MCSC_F_WDMA4_SWAP_TABLE,
	MCSC_F_WDMA4_FLIP_CONTROL,
	MCSC_F_WDMA4_CRC_RESULT0,
	MCSC_F_WDMA4_CRC_RESULT1,
	MCSC_F_WDMA4_CRC_RESULT2,
	MCSC_F_WDMA4_CRC_2BIT_RESULT0,
	MCSC_F_WDMA4_CRC_2BIT_RESULT1,
	MCSC_F_WDMA4_RGB_FORMAT,
	MCSC_F_WDMA4_RGB_EN,
	MCSC_F_WDMA4_MONO_EN,
	MCSC_F_WDMADS_WIDTH,
	MCSC_F_WDMADS_HEIGHT,
	MCSC_F_WDMADS_Y_STRIDE,
	MCSC_F_WDMADS_C_STRIDE,
	MCSC_F_WDMADS_DATA_FORMAT,
	MCSC_F_WDMADS_BASE_ADDR_0,
	MCSC_F_WDMADS_BASE_ADDR_1,
	MCSC_F_WDMADS_ROUND_EN,
	MCSC_F_WDMADS_DITHER_EN,
	MCSC_F_WDMADS_SWAP_TABLE,
	MCSC_F_WDMADS_CRC_RESULT0,
	MCSC_F_WDMADS_CRC_RESULT1,
	MCSC_F_WDMADS_MONO_EN,
	MCSC_F_WDMA0_BASE_ADDR_0_IDX1,
	MCSC_F_WDMA0_BASE_ADDR_1_IDX1,
	MCSC_F_WDMA0_BASE_ADDR_2_IDX1,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_0_IDX1,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_1_IDX1,
	MCSC_F_WDMA0_BASE_ADDR_0_IDX2,
	MCSC_F_WDMA0_BASE_ADDR_1_IDX2,
	MCSC_F_WDMA0_BASE_ADDR_2_IDX2,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_0_IDX2,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_1_IDX2,
	MCSC_F_WDMA0_BASE_ADDR_0_IDX3,
	MCSC_F_WDMA0_BASE_ADDR_1_IDX3,
	MCSC_F_WDMA0_BASE_ADDR_2_IDX3,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_0_IDX3,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_1_IDX3,
	MCSC_F_WDMA0_BASE_ADDR_0_IDX4,
	MCSC_F_WDMA0_BASE_ADDR_1_IDX4,
	MCSC_F_WDMA0_BASE_ADDR_2_IDX4,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_0_IDX4,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_1_IDX4,
	MCSC_F_WDMA0_BASE_ADDR_0_IDX5,
	MCSC_F_WDMA0_BASE_ADDR_1_IDX5,
	MCSC_F_WDMA0_BASE_ADDR_2_IDX5,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_0_IDX5,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_1_IDX5,
	MCSC_F_WDMA0_BASE_ADDR_0_IDX6,
	MCSC_F_WDMA0_BASE_ADDR_1_IDX6,
	MCSC_F_WDMA0_BASE_ADDR_2_IDX6,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_0_IDX6,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_1_IDX6,
	MCSC_F_WDMA0_BASE_ADDR_0_IDX7,
	MCSC_F_WDMA0_BASE_ADDR_1_IDX7,
	MCSC_F_WDMA0_BASE_ADDR_2_IDX7,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_0_IDX7,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_1_IDX7,
	MCSC_F_WDMA1_BASE_ADDR_0_IDX1,
	MCSC_F_WDMA1_BASE_ADDR_1_IDX1,
	MCSC_F_WDMA1_BASE_ADDR_2_IDX1,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_0_IDX1,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_1_IDX1,
	MCSC_F_WDMA1_BASE_ADDR_0_IDX2,
	MCSC_F_WDMA1_BASE_ADDR_1_IDX2,
	MCSC_F_WDMA1_BASE_ADDR_2_IDX2,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_0_IDX2,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_1_IDX2,
	MCSC_F_WDMA1_BASE_ADDR_0_IDX3,
	MCSC_F_WDMA1_BASE_ADDR_1_IDX3,
	MCSC_F_WDMA1_BASE_ADDR_2_IDX3,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_0_IDX3,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_1_IDX3,
	MCSC_F_WDMA1_BASE_ADDR_0_IDX4,
	MCSC_F_WDMA1_BASE_ADDR_1_IDX4,
	MCSC_F_WDMA1_BASE_ADDR_2_IDX4,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_0_IDX4,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_1_IDX4,
	MCSC_F_WDMA1_BASE_ADDR_0_IDX5,
	MCSC_F_WDMA1_BASE_ADDR_1_IDX5,
	MCSC_F_WDMA1_BASE_ADDR_2_IDX5,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_0_IDX5,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_1_IDX5,
	MCSC_F_WDMA1_BASE_ADDR_0_IDX6,
	MCSC_F_WDMA1_BASE_ADDR_1_IDX6,
	MCSC_F_WDMA1_BASE_ADDR_2_IDX6,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_0_IDX6,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_1_IDX6,
	MCSC_F_WDMA1_BASE_ADDR_0_IDX7,
	MCSC_F_WDMA1_BASE_ADDR_1_IDX7,
	MCSC_F_WDMA1_BASE_ADDR_2_IDX7,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_0_IDX7,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_1_IDX7,
	MCSC_F_WDMA2_BASE_ADDR_0_IDX1,
	MCSC_F_WDMA2_BASE_ADDR_1_IDX1,
	MCSC_F_WDMA2_BASE_ADDR_2_IDX1,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_0_IDX1,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_1_IDX1,
	MCSC_F_WDMA2_BASE_ADDR_0_IDX2,
	MCSC_F_WDMA2_BASE_ADDR_1_IDX2,
	MCSC_F_WDMA2_BASE_ADDR_2_IDX2,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_0_IDX2,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_1_IDX2,
	MCSC_F_WDMA2_BASE_ADDR_0_IDX3,
	MCSC_F_WDMA2_BASE_ADDR_1_IDX3,
	MCSC_F_WDMA2_BASE_ADDR_2_IDX3,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_0_IDX3,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_1_IDX3,
	MCSC_F_WDMA2_BASE_ADDR_0_IDX4,
	MCSC_F_WDMA2_BASE_ADDR_1_IDX4,
	MCSC_F_WDMA2_BASE_ADDR_2_IDX4,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_0_IDX4,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_1_IDX4,
	MCSC_F_WDMA2_BASE_ADDR_0_IDX5,
	MCSC_F_WDMA2_BASE_ADDR_1_IDX5,
	MCSC_F_WDMA2_BASE_ADDR_2_IDX5,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_0_IDX5,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_1_IDX5,
	MCSC_F_WDMA2_BASE_ADDR_0_IDX6,
	MCSC_F_WDMA2_BASE_ADDR_1_IDX6,
	MCSC_F_WDMA2_BASE_ADDR_2_IDX6,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_0_IDX6,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_1_IDX6,
	MCSC_F_WDMA2_BASE_ADDR_0_IDX7,
	MCSC_F_WDMA2_BASE_ADDR_1_IDX7,
	MCSC_F_WDMA2_BASE_ADDR_2_IDX7,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_0_IDX7,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_1_IDX7,
	MCSC_F_WDMA3_BASE_ADDR_0_IDX1,
	MCSC_F_WDMA3_BASE_ADDR_1_IDX1,
	MCSC_F_WDMA3_BASE_ADDR_2_IDX1,
	MCSC_F_WDMA3_BASE_ADDR_2BIT_0_IDX1,
	MCSC_F_WDMA3_BASE_ADDR_2BIT_1_IDX1,
	MCSC_F_WDMA3_BASE_ADDR_0_IDX2,
	MCSC_F_WDMA3_BASE_ADDR_1_IDX2,
	MCSC_F_WDMA3_BASE_ADDR_2_IDX2,
	MCSC_F_WDMA3_BASE_ADDR_2BIT_0_IDX2,
	MCSC_F_WDMA3_BASE_ADDR_2BIT_1_IDX2,
	MCSC_F_WDMA3_BASE_ADDR_0_IDX3,
	MCSC_F_WDMA3_BASE_ADDR_1_IDX3,
	MCSC_F_WDMA3_BASE_ADDR_2_IDX3,
	MCSC_F_WDMA3_BASE_ADDR_2BIT_0_IDX3,
	MCSC_F_WDMA3_BASE_ADDR_2BIT_1_IDX3,
	MCSC_F_WDMA3_BASE_ADDR_0_IDX4,
	MCSC_F_WDMA3_BASE_ADDR_1_IDX4,
	MCSC_F_WDMA3_BASE_ADDR_2_IDX4,
	MCSC_F_WDMA3_BASE_ADDR_2BIT_0_IDX4,
	MCSC_F_WDMA3_BASE_ADDR_2BIT_1_IDX4,
	MCSC_F_WDMA3_BASE_ADDR_0_IDX5,
	MCSC_F_WDMA3_BASE_ADDR_1_IDX5,
	MCSC_F_WDMA3_BASE_ADDR_2_IDX5,
	MCSC_F_WDMA3_BASE_ADDR_2BIT_0_IDX5,
	MCSC_F_WDMA3_BASE_ADDR_2BIT_1_IDX5,
	MCSC_F_WDMA3_BASE_ADDR_0_IDX6,
	MCSC_F_WDMA3_BASE_ADDR_1_IDX6,
	MCSC_F_WDMA3_BASE_ADDR_2_IDX6,
	MCSC_F_WDMA3_BASE_ADDR_2BIT_0_IDX6,
	MCSC_F_WDMA3_BASE_ADDR_2BIT_1_IDX6,
	MCSC_F_WDMA3_BASE_ADDR_0_IDX7,
	MCSC_F_WDMA3_BASE_ADDR_1_IDX7,
	MCSC_F_WDMA3_BASE_ADDR_2_IDX7,
	MCSC_F_WDMA3_BASE_ADDR_2BIT_0_IDX7,
	MCSC_F_WDMA3_BASE_ADDR_2BIT_1_IDX7,
	MCSC_F_WDMA4_BASE_ADDR_0_IDX1,
	MCSC_F_WDMA4_BASE_ADDR_1_IDX1,
	MCSC_F_WDMA4_BASE_ADDR_2_IDX1,
	MCSC_F_WDMA4_BASE_ADDR_2BIT_0_IDX1,
	MCSC_F_WDMA4_BASE_ADDR_2BIT_1_IDX1,
	MCSC_F_WDMA4_BASE_ADDR_0_IDX2,
	MCSC_F_WDMA4_BASE_ADDR_1_IDX2,
	MCSC_F_WDMA4_BASE_ADDR_2_IDX2,
	MCSC_F_WDMA4_BASE_ADDR_2BIT_0_IDX2,
	MCSC_F_WDMA4_BASE_ADDR_2BIT_1_IDX2,
	MCSC_F_WDMA4_BASE_ADDR_0_IDX3,
	MCSC_F_WDMA4_BASE_ADDR_1_IDX3,
	MCSC_F_WDMA4_BASE_ADDR_2_IDX3,
	MCSC_F_WDMA4_BASE_ADDR_2BIT_0_IDX3,
	MCSC_F_WDMA4_BASE_ADDR_2BIT_1_IDX3,
	MCSC_F_WDMA4_BASE_ADDR_0_IDX4,
	MCSC_F_WDMA4_BASE_ADDR_1_IDX4,
	MCSC_F_WDMA4_BASE_ADDR_2_IDX4,
	MCSC_F_WDMA4_BASE_ADDR_2BIT_0_IDX4,
	MCSC_F_WDMA4_BASE_ADDR_2BIT_1_IDX4,
	MCSC_F_WDMA4_BASE_ADDR_0_IDX5,
	MCSC_F_WDMA4_BASE_ADDR_1_IDX5,
	MCSC_F_WDMA4_BASE_ADDR_2_IDX5,
	MCSC_F_WDMA4_BASE_ADDR_2BIT_0_IDX5,
	MCSC_F_WDMA4_BASE_ADDR_2BIT_1_IDX5,
	MCSC_F_WDMA4_BASE_ADDR_0_IDX6,
	MCSC_F_WDMA4_BASE_ADDR_1_IDX6,
	MCSC_F_WDMA4_BASE_ADDR_2_IDX6,
	MCSC_F_WDMA4_BASE_ADDR_2BIT_0_IDX6,
	MCSC_F_WDMA4_BASE_ADDR_2BIT_1_IDX6,
	MCSC_F_WDMA4_BASE_ADDR_0_IDX7,
	MCSC_F_WDMA4_BASE_ADDR_1_IDX7,
	MCSC_F_WDMA4_BASE_ADDR_2_IDX7,
	MCSC_F_WDMA4_BASE_ADDR_2BIT_0_IDX7,
	MCSC_F_WDMA4_BASE_ADDR_2BIT_1_IDX7,
	MCSC_F_WDMADS_BASE_ADDR_0_IDX1,
	MCSC_F_WDMADS_BASE_ADDR_1_IDX1,
	MCSC_F_WDMADS_BASE_ADDR_0_IDX2,
	MCSC_F_WDMADS_BASE_ADDR_1_IDX2,
	MCSC_F_WDMADS_BASE_ADDR_0_IDX3,
	MCSC_F_WDMADS_BASE_ADDR_1_IDX3,
	MCSC_F_WDMADS_BASE_ADDR_0_IDX4,
	MCSC_F_WDMADS_BASE_ADDR_1_IDX4,
	MCSC_F_WDMADS_BASE_ADDR_0_IDX5,
	MCSC_F_WDMADS_BASE_ADDR_1_IDX5,
	MCSC_F_WDMADS_BASE_ADDR_0_IDX6,
	MCSC_F_WDMADS_BASE_ADDR_1_IDX6,
	MCSC_F_WDMADS_BASE_ADDR_0_IDX7,
	MCSC_F_WDMADS_BASE_ADDR_1_IDX7,
	MCSC_F_RGB_ALPHA,
	MCSC_F_RGB_SRC_Y_OFFSET,
	MCSC_F_RGB_COEF_C00,
	MCSC_F_RGB_COEF_C10,
	MCSC_F_RGB_COEF_C20,
	MCSC_F_RGB_COEF_C01,
	MCSC_F_RGB_COEF_C11,
	MCSC_F_RGB_COEF_C21,
	MCSC_F_RGB_COEF_C02,
	MCSC_F_RGB_COEF_C12,
	MCSC_F_RGB_COEF_C22,
	MCSC_F_RDMA_CLK_GATE_DISABLE,
	MCSC_F_WDMA_CLK_GATE_DISABLE,
	MCSC_F_WDMA0_SRAM_BASE,
	MCSC_F_WDMA1_SRAM_BASE,
	MCSC_F_WDMA2_SRAM_BASE,
	MCSC_F_WDMA3_SRAM_BASE,
	MCSC_F_WDMA4_SRAM_BASE,
	MCSC_F_WDMADS_SRAM_BASE,
	MCSC_F_RDMAOTF_WIDTH,
	MCSC_F_RDMAOTF_HEIGHT,
	MCSC_F_RDMAOTF_Y_STRIDE,
	MCSC_F_RDMAOTF_C_STRIDE,
	MCSC_F_RDMAOTF_10BIT_TYPE,
	MCSC_F_RDMAOTF_DATA_FORMAT,
	MCSC_F_RDMAOTF_BASE_ADDR_0,
	MCSC_F_RDMAOTF_BASE_ADDR_1,
	MCSC_F_RDMAOTF_BASE_ADDR_2,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_0,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_1,
	MCSC_F_RDMAOTF_2BIT_Y_STRIDE,
	MCSC_F_RDMAOTF_2BIT_C_STRIDE,
	MCSC_F_RDMAOTF_DITHER_EN,
	MCSC_F_RDMAOTF_SWAP_TABLE,
	MCSC_F_RDMAOTF_BASE_ADDR_0_IDX1,
	MCSC_F_RDMAOTF_BASE_ADDR_1_IDX1,
	MCSC_F_RDMAOTF_BASE_ADDR_2_IDX1,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_0_IDX1,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_1_IDX1,
	MCSC_F_RDMAOTF_BASE_ADDR_0_IDX2,
	MCSC_F_RDMAOTF_BASE_ADDR_1_IDX2,
	MCSC_F_RDMAOTF_BASE_ADDR_2_IDX2,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_0_IDX2,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_1_IDX2,
	MCSC_F_RDMAOTF_BASE_ADDR_0_IDX3,
	MCSC_F_RDMAOTF_BASE_ADDR_1_IDX3,
	MCSC_F_RDMAOTF_BASE_ADDR_2_IDX3,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_0_IDX3,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_1_IDX3,
	MCSC_F_RDMAOTF_BASE_ADDR_0_IDX4,
	MCSC_F_RDMAOTF_BASE_ADDR_1_IDX4,
	MCSC_F_RDMAOTF_BASE_ADDR_2_IDX4,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_0_IDX4,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_1_IDX4,
	MCSC_F_RDMAOTF_BASE_ADDR_0_IDX5,
	MCSC_F_RDMAOTF_BASE_ADDR_1_IDX5,
	MCSC_F_RDMAOTF_BASE_ADDR_2_IDX5,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_0_IDX5,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_1_IDX5,
	MCSC_F_RDMAOTF_BASE_ADDR_0_IDX6,
	MCSC_F_RDMAOTF_BASE_ADDR_1_IDX6,
	MCSC_F_RDMAOTF_BASE_ADDR_2_IDX6,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_0_IDX6,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_1_IDX6,
	MCSC_F_RDMAOTF_BASE_ADDR_0_IDX7,
	MCSC_F_RDMAOTF_BASE_ADDR_1_IDX7,
	MCSC_F_RDMAOTF_BASE_ADDR_2_IDX7,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_0_IDX7,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_1_IDX7,
	MCSC_F_DBG_WDMA_WRESCHECK_0,
	MCSC_F_DBG_WDMA_WRESCHECK_1,
	MCSC_F_DBG_WDMA_WRESCHECK_2,
	MCSC_F_DBG_WDMA_WRESCHECK_3,
	MCSC_F_DBG_WDMA_WRESCHECK_4,
	MCSC_F_DBG_WDMA_WRESCHECK_5,
	MCSC_F_DBG_WDMA_EMPTY_0,
	MCSC_F_DBG_WDMA_EMPTY_1,
	MCSC_F_DBG_WDMA_POS_0,
	MCSC_F_DBG_WDMA_POS_1,
	MCSC_F_DBG_WDMA_POS_2,
	MCSC_F_DBG_WDMA_POS_3,
	MCSC_F_DBG_WDMA_POS_4,
	MCSC_F_DBG_WDMA_POS_5,
	MCSC_F_DBG_WDMA_BUF_0,
	MCSC_F_DBG_WDMA_BUF_1,
	MCSC_F_DBG_WDMA_BUF_2,
	MCSC_F_DBG_WDMA_BUF_3,
	MCSC_F_DBG_WDMA_BUF_4,
	MCSC_F_DBG_WDMA_BUF_5,
	MCSC_F_DBG_RDMA_AXIACK_CNT_0,
	MCSC_F_DBG_RDMA_AXILAST_CNT_0,
	MCSC_F_DBG_RDMA_SRAM_RDONE_CNT_0,
	MCSC_F_DBG_RDMA_STATUS,
	MCSC_F_SCORE_STALL_TIMEOUT_INT_0,
	MCSC_F_SCORE_FM_SUB_FRAME_START_INT_0,
	MCSC_F_SCORE_FM_SUB_FRAME_FINISH_INT_0,
	MCSC_F_SCORE_SHADOW_COPY_FINISH_OVER_INT_0,
	MCSC_F_SCORE_SHADOW_COPY_FINISH_INT_0,
	MCSC_F_SCORE_INPUT_FRAME_CRUSH_INT_0,
	MCSC_F_SCORE_SCALER_OVERFLOW_INT_0,
	MCSC_F_SCORE_INPUT_VERTICAL_UNF_INT_0,
	MCSC_F_SCORE_INPUT_VERTICAL_OVF_INT_0,
	MCSC_F_SCORE_INPUT_HORIZONTAL_UNF_INT_0,
	MCSC_F_SCORE_INPUT_HORIZONTAL_OVF_INT_0,
	MCSC_F_SCORE_CORE_FINISH_INT_0,
	MCSC_F_SCORE_WDMA_FINISH_INT_0,
	MCSC_F_SCORE_FRAME_START_INT_0,
	MCSC_F_SCORE_FRAME_END_INT_0,
	MCSC_F_SCORE_STALL_TIMEOUT_INT_MASK_0,
	MCSC_F_SCORE_FM_SUB_FRAME_START_INT_MASK_0,
	MCSC_F_SCORE_FM_SUB_FRAME_FINISH_INT_MASK_0,
	MCSC_F_SCORE_SHADOW_COPY_FINISH_OVER_INT_MASK_0,
	MCSC_F_SCORE_SHADOW_COPY_FINISH_INT_MASK_0,
	MCSC_F_SCORE_INPUT_FRAME_CRUSH_INT_MASK_0,
	MCSC_F_SCORE_SCALER_OVERFLOW_INT_MASK_0,
	MCSC_F_SCORE_INPUT_VERTICAL_UNF_INT_MASK_0,
	MCSC_F_SCORE_INPUT_VERTICAL_OVF_INT_MASK_0,
	MCSC_F_SCORE_INPUT_HORIZONTAL_UNF_INT_MASK_0,
	MCSC_F_SCORE_INPUT_HORIZONTAL_OVF_INT_MASK_0,
	MCSC_F_SCORE_CORE_FINISH_INT_MASK_0,
	MCSC_F_SCORE_WDMA_FINISH_INT_MASK_0,
	MCSC_F_SCORE_FRAME_START_INT_MASK_0,
	MCSC_F_SCORE_FRAME_END_INT_MASK_0,
	MCSC_F_SCORE_STALL_TIMEOUT_INT_1,
	MCSC_F_SCORE_FM_SUB_FRAME_START_INT_1,
	MCSC_F_SCORE_FM_SUB_FRAME_FINISH_INT_1,
	MCSC_F_SCORE_SHADOW_COPY_FINISH_OVER_INT_1,
	MCSC_F_SCORE_SHADOW_COPY_FINISH_INT_1,
	MCSC_F_SCORE_INPUT_FRAME_CRUSH_INT_1,
	MCSC_F_SCORE_SCALER_OVERFLOW_INT_1,
	MCSC_F_SCORE_INPUT_VERTICAL_UNF_INT_1,
	MCSC_F_SCORE_INPUT_VERTICAL_OVF_INT_1,
	MCSC_F_SCORE_INPUT_HORIZONTAL_UNF_INT_1,
	MCSC_F_SCORE_INPUT_HORIZONTAL_OVF_INT_1,
	MCSC_F_SCORE_CORE_FINISH_INT_1,
	MCSC_F_SCORE_WDMA_FINISH_INT_1,
	MCSC_F_SCORE_FRAME_START_INT_1,
	MCSC_F_SCORE_FRAME_END_INT_1,
	MCSC_F_SCORE_STALL_TIMEOUT_INT_MASK_1,
	MCSC_F_SCORE_FM_SUB_FRAME_START_INT_MASK_1,
	MCSC_F_SCORE_FM_SUB_FRAME_FINISH_INT_MASK_1,
	MCSC_F_SCORE_SHADOW_COPY_FINISH_OVER_INT_MASK_1,
	MCSC_F_SCORE_SHADOW_COPY_FINISH_INT_MASK_1,
	MCSC_F_SCORE_INPUT_FRAME_CRUSH_INT_MASK_1,
	MCSC_F_SCORE_SCALER_OVERFLOW_INT_MASK_1,
	MCSC_F_SCORE_INPUT_VERTICAL_UNF_INT_MASK_1,
	MCSC_F_SCORE_INPUT_VERTICAL_OVF_INT_MASK_1,
	MCSC_F_SCORE_INPUT_HORIZONTAL_UNF_INT_MASK_1,
	MCSC_F_SCORE_INPUT_HORIZONTAL_OVF_INT_MASK_1,
	MCSC_F_SCORE_CORE_FINISH_INT_MASK_1,
	MCSC_F_SCORE_WDMA_FINISH_INT_MASK_1,
	MCSC_F_SCORE_FRAME_START_INT_MASK_1,
	MCSC_F_SCORE_FRAME_END_INT_MASK_1,
	MCSC_REG_FIELD_CNT
};

/* RiW : write only / RWi : Read only  / RW : read write */
static const struct fimc_is_field mcsc_fields[MCSC_REG_FIELD_CNT] = {
	{"SW_RESET_GLOBAL", 0, 1, RIW, 0x0}, /* SC_RESET_CTRL_GLOBAL */
	{"QACTIVE_ENABLE", 1, 1, RW, 0x0}, /* APB_CLK_GATE_CTRL */
	{"APB_CLK_GATE_DISABLE", 0, 1, RW, 0x0}, /* APB_CLK_GATE_CTRL */
	{"SW_RESET_1_STATUS", 2, 1, RWI, 0x0}, /* SCALER_RESET_STATUS */
	{"SW_RESET_0_STATUS", 1, 1, RWI, 0x0}, /* SCALER_RESET_STATUS */
	{"SW_RESET_GLOBAL_STATUS", 0, 1, RWI, 0x0}, /* SCALER_RESET_STATUS */
	{"UVSP0_BUSY", 25, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"UVSP1_BUSY", 24, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"CAC_BUSY", 23, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"DOWN_SCALE_RUNNING", 22, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"PC4_BCHS_RUNNING", 21, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"PC4_CONV420_RUNNING", 20, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"PC4_POST_SC_RUNNING", 19, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"PC3_BCHS_RUNNING", 18, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"PC3_CONV420_RUNNING", 17, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"PC3_POST_SC_RUNNING", 16, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"PC2_BCHS_RUNNING", 15, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"PC2_CONV420_RUNNING", 14, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"PC2_POST_SC_RUNNING", 13, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"PC1_BCHS_RUNNING", 12, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"PC1_CONV420_RUNNING", 11, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"PC1_POST_SC_RUNNING", 10, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"PC0_BCHS_RUNNING", 9, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"PC0_CONV420_RUNNING", 8, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"PC0_POST_SC_RUNNING", 7, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"SC4_RUNNING", 6, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"SC3_RUNNING", 5, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"SC2_RUNNING", 4, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"SC1_RUNNING", 3, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"SC0_RUNNING", 2, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"SCALER_IDLE_1", 1, 1, RWI, 0x1}, /* SCALER_RUNNING_STATUS */
	{"SCALER_IDLE_0", 0, 1, RWI, 0x1}, /* SCALER_RUNNING_STATUS */
	{"RDMA_OTF_BUSY", 8, 1, RWI, 0x0}, /* DMA_RUNNING_STATUS */
	{"WDMA_DS_BUSY", 5, 1, RWI, 0x0}, /* DMA_RUNNING_STATUS */
	{"WDMA4_BUSY", 4, 1, RWI, 0x0}, /* DMA_RUNNING_STATUS */
	{"WDMA3_BUSY", 3, 1, RWI, 0x0}, /* DMA_RUNNING_STATUS */
	{"WDMA2_BUSY", 2, 1, RWI, 0x0}, /* DMA_RUNNING_STATUS */
	{"WDMA1_BUSY", 1, 1, RWI, 0x0}, /* DMA_RUNNING_STATUS */
	{"WDMA0_BUSY", 0, 1, RWI, 0x0}, /* DMA_RUNNING_STATUS */
	{"MCSC_VERSION", 0, 16, RWI, 0x0500}, /* SCALER_VERSION */
	{"MCSC_STALL_TIMEOUT_EN", 0, 1, RW, 0x0}, /* MCSC_STALL_TIMEOUT_EN */
	{"MCSC_STALL_TIMEOUT_NUM", 0, 32, RW, 0xFFFFFFFF}, /* MCSC_STALL_TIMEOUT_NUM */
	{"SW_RESET_0", 0, 1, RIW, 0x0}, /* SC_RESET_CTRL_0 */
	{"SCALER_ENABLE_0", 0, 1, RW, 0x0}, /* SC_GCTRL_0 */
	{"CUR_HORIZONTAL_CNT_0", 16, 14, RWI, 0x0}, /* SCALER_INPUT_STATUS_0 */
	{"CUR_VERTICAL_CNT_0", 0, 14, RWI, 0x0}, /* SCALER_INPUT_STATUS_0 */
	{"INPUT_SRC_SEL_0", 0, 1, RW, 0x0}, /* INPUT_SRC_CTRL_0 */
	{"INPUT_IMG_HSIZE_0", 16, 14, RW, 0x0}, /* INPUT_IMG_SIZE_0 */
	{"INPUT_IMG_VSIZE_0", 0, 14, RW, 0x0}, /* INPUT_IMG_SIZE_0 */
	{"LB_CTRL_CLK_GATE_DISABLE_0", 1, 1, RW, 0x0}, /* CORE_CLK_GATE_CTRL_0 */
	{"CORE_GLOBAL_CLK_GATE_DISABLE_0", 0, 1, RW, 0x0}, /* CORE_CLK_GATE_CTRL_0 */
	{"STALL_TIMEOUT_INT_0", 24, 1, RW, 0x0}, /* SCALER_INTERRUPT_0 */
	{"FM_SUB_FRAME_START_INT_0", 21, 1, RW, 0x0}, /* SCALER_INTERRUPT_0 */
	{"FM_SUB_FRAME_FINISH_INT_0", 20, 1, RW, 0x0}, /* SCALER_INTERRUPT_0 */
	{"SHADOW_COPY_FINISH_OVER_INT_0", 17, 1, RW, 0x0}, /* SCALER_INTERRUPT_0 */
	{"SHADOW_COPY_FINISH_INT_0", 16, 1, RW, 0x0}, /* SCALER_INTERRUPT_0 */
	{"INPUT_FRAME_CRUSH_INT_0", 12, 1, RW, 0x0}, /* SCALER_INTERRUPT_0 */
	{"SCALER_OVERFLOW_INT_0", 11, 1, RW, 0x0}, /* SCALER_INTERRUPT_0 */
	{"INPUT_VERTICAL_UNF_INT_0", 10, 1, RW, 0x0}, /* SCALER_INTERRUPT_0 */
	{"INPUT_VERTICAL_OVF_INT_0", 9, 1, RW, 0x0}, /* SCALER_INTERRUPT_0 */
	{"INPUT_HORIZONTAL_UNF_INT_0", 8, 1, RW, 0x0}, /* SCALER_INTERRUPT_0 */
	{"INPUT_HORIZONTAL_OVF_INT_0", 7, 1, RW, 0x0}, /* SCALER_INTERRUPT_0 */
	{"CORE_FINISH_INT_0", 3, 1, RW, 0x0}, /* SCALER_INTERRUPT_0 */
	{"WDMA_FINISH_INT_0", 2, 1, RW, 0x0}, /* SCALER_INTERRUPT_0 */
	{"FRAME_START_INT_0", 1, 1, RW, 0x0}, /* SCALER_INTERRUPT_0 */
	{"FRAME_END_INT_0", 0, 1, RW, 0x0}, /* SCALER_INTERRUPT_0 */
	{"STALL_TIMEOUT_INT_MASK_0", 24, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_0 */
	{"FM_SUB_FRAME_START_INT_MASK_0", 21, 1, RW, 0x1}, /* SCALER_INTERRUPT_MASK_0 */
	{"FM_SUB_FRAME_FINISH_INT_MASK_0", 20, 1, RW, 0x1}, /* SCALER_INTERRUPT_MASK_0 */
	{"SHADOW_COPY_FINISH_OVER_INT_MASK_0", 17, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_0 */
	{"SHADOW_COPY_FINISH_INT_MASK_0", 16, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_0 */
	{"INPUT_FRAME_CRUSH_INT_MASK_0", 12, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_0 */
	{"SCALER_OVERFLOW_INT_MASK_0", 11, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_0 */
	{"INPUT_VERTICAL_UNF_INT_MASK_0", 10, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_0 */
	{"INPUT_VERTICAL_OVF_INT_MASK_0", 9, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_0 */
	{"INPUT_HORIZONTAL_UNF_INT_MASK_0", 8, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_0 */
	{"INPUT_HORIZONTAL_OVF_INT_MASK_0", 7, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_0 */
	{"CORE_FINISH_INT_MASK_0", 3, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_0 */
	{"WDMA_FINISH_INT_MASK_0", 2, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_0 */
	{"FRAME_START_INT_MASK_0", 1, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_0 */
	{"FRAME_END_INT_MASK_0", 0, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_0 */
	{"SCALER_RDMA_START_0", 0, 1, RIW, 0x0}, /* SCALER_RDMA_START_0 */
	{"SHADOW_FSM_STATUS_0", 4, 5, RWI, 0x0}, /* SHADOW_REG_CTRL_0 */
	{"SHADOW_RD_BUSY_0", 3, 1, RWI, 0x0}, /* SHADOW_REG_CTRL_0 */
	{"SHADOW_WR_BUSY_0", 2, 1, RWI, 0x0}, /* SHADOW_REG_CTRL_0 */
	{"SHADOW_WR_FINISH_0", 1, 1, RW, 0x0}, /* SHADOW_REG_CTRL_0 */
	{"SHADOW_WR_START_0", 0, 1, RW, 0x0}, /* SHADOW_REG_CTRL_0 */
	{"SHADOW_MEM_RD_EN_0", 16, 1, RW, 0x0}, /* SHADOW_MEM_RD_CTRL_0 */
	{"SHADOW_MEM_RD_ADDR_0", 0, 10, RW, 0x0}, /* SHADOW_MEM_RD_CTRL_0 */
	{"SHADOW_MEM_RD_SFR_ADDR_0", 0, 16, RWI, 0x0}, /* SHADOW_MEM_RD_SFR_ADDR_0 */
	{"SHADOW_MEM_RD_SFR_DATA_0", 0, 32, RWI, 0x0}, /* SHADOW_MEM_RD_SFR_DATA_0 */
	{"FAST_MODE_NUM_MINUS1_0", 4, 3, RW, 0x0}, /* SCALER_FAST_MODE_CTRL_0 */
	{"FAST_MODE_EN_0", 0, 1, RW, 0x0}, /* SCALER_FAST_MODE_CTRL_0 */
	{"FAST_MODE_FRAME_CNT_0", 8, 3, RWI, 0x0}, /* SCALER_FAST_MODE_STATUS_0 */
	{"FAST_MODE_ERROR_STATUS_0", 0, 8, RWI, 0x0}, /* SCALER_FAST_MODE_STATUS_0 */
	{"MONO_ENABLE_0", 0, 1, RW, 0x0}, /* SCALER_MONO_CTRL_0 */
	{"SW_RESET_1", 0, 1, RIW, 0x0}, /* SC_RESET_CTRL_1 */
	{"SCALER_ENABLE_1", 0, 1, RW, 0x0}, /* SC_GCTRL_1 */
	{"CUR_HORIZONTAL_CNT_1", 16, 14, RWI, 0x0}, /* SCALER_INPUT_STATUS_1 */
	{"CUR_VERTICAL_CNT_1", 0, 14, RWI, 0x0}, /* SCALER_INPUT_STATUS_1 */
	{"INPUT_SRC_SEL_1", 0, 1, RW, 0x0}, /* INPUT_SRC_CTRL_1 */
	{"INPUT_IMG_HSIZE_1", 16, 14, RW, 0x0}, /* INPUT_IMG_SIZE_1 */
	{"INPUT_IMG_VSIZE_1", 0, 14, RW, 0x0}, /* INPUT_IMG_SIZE_1 */
	{"LB_CTRL_CLK_GATE_DISABLE_1", 1, 1, RW, 0x0}, /* CORE_CLK_GATE_CTRL_1 */
	{"CORE_GLOBAL_CLK_GATE_DISABLE_1", 0, 1, RW, 0x0}, /* CORE_CLK_GATE_CTRL_1 */
	{"STALL_TIMEOUT_INT_1", 24, 1, RW, 0x0}, /* SCALER_INTERRUPT_1 */
	{"FM_SUB_FRAME_START_INT_1", 21, 1, RW, 0x0}, /* SCALER_INTERRUPT_1 */
	{"FM_SUB_FRAME_FINISH_INT_1", 20, 1, RW, 0x0}, /* SCALER_INTERRUPT_1 */
	{"SHADOW_COPY_FINISH_OVER_INT_1", 17, 1, RW, 0x0}, /* SCALER_INTERRUPT_1 */
	{"SHADOW_COPY_FINISH_INT_1", 16, 1, RW, 0x0}, /* SCALER_INTERRUPT_1 */
	{"INPUT_FRAME_CRUSH_INT_1", 12, 1, RW, 0x0}, /* SCALER_INTERRUPT_1 */
	{"SCALER_OVERFLOW_INT_1", 11, 1, RW, 0x0}, /* SCALER_INTERRUPT_1 */
	{"INPUT_VERTICAL_UNF_INT_1", 10, 1, RW, 0x0}, /* SCALER_INTERRUPT_1 */
	{"INPUT_VERTICAL_OVF_INT_1", 9, 1, RW, 0x0}, /* SCALER_INTERRUPT_1 */
	{"INPUT_HORIZONTAL_UNF_INT_1", 8, 1, RW, 0x0}, /* SCALER_INTERRUPT_1 */
	{"INPUT_HORIZONTAL_OVF_INT_1", 7, 1, RW, 0x0}, /* SCALER_INTERRUPT_1 */
	{"CORE_FINISH_INT_1", 3, 1, RW, 0x0}, /* SCALER_INTERRUPT_1 */
	{"WDMA_FINISH_INT_1", 2, 1, RW, 0x0}, /* SCALER_INTERRUPT_1 */
	{"FRAME_START_INT_1", 1, 1, RW, 0x0}, /* SCALER_INTERRUPT_1 */
	{"FRAME_END_INT_1", 0, 1, RW, 0x0}, /* SCALER_INTERRUPT_1 */
	{"STALL_TIMEOUT_INT_MASK_1", 24, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_1 */
	{"FM_SUB_FRAME_START_INT_MASK_1", 21, 1, RW, 0x1}, /* SCALER_INTERRUPT_MASK_1 */
	{"FM_SUB_FRAME_FINISH_INT_MASK_1", 20, 1, RW, 0x1}, /* SCALER_INTERRUPT_MASK_1 */
	{"SHADOW_COPY_FINISH_OVER_INT_MASK_1", 17, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_1 */
	{"SHADOW_COPY_FINISH_INT_MASK_1", 16, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_1 */
	{"INPUT_FRAME_CRUSH_INT_MASK_1", 12, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_1 */
	{"SCALER_OVERFLOW_INT_MASK_1", 11, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_1 */
	{"INPUT_VERTICAL_UNF_INT_MASK_1", 10, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_1 */
	{"INPUT_VERTICAL_OVF_INT_MASK_1", 9, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_1 */
	{"INPUT_HORIZONTAL_UNF_INT_MASK_1", 8, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_1 */
	{"INPUT_HORIZONTAL_OVF_INT_MASK_1", 7, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_1 */
	{"CORE_FINISH_INT_MASK_1", 3, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_1 */
	{"WDMA_FINISH_INT_MASK_1", 2, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_1 */
	{"FRAME_START_INT_MASK_1", 1, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_1 */
	{"FRAME_END_INT_MASK_1", 0, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_1 */
	{"SCALER_RDMA_START_1", 0, 1, RIW, 0x0}, /* SCALER_RDMA_START_1 */
	{"SHADOW_FSM_STATUS_1", 4, 5, RWI, 0x0}, /* SHADOW_REG_CTRL_1 */
	{"SHADOW_RD_BUSY_1", 3, 1, RWI, 0x0}, /* SHADOW_REG_CTRL_1 */
	{"SHADOW_WR_BUSY_1", 2, 1, RWI, 0x0}, /* SHADOW_REG_CTRL_1 */
	{"SHADOW_WR_FINISH_1", 1, 1, RW, 0x0}, /* SHADOW_REG_CTRL_1 */
	{"SHADOW_WR_START_1", 0, 1, RW, 0x0}, /* SHADOW_REG_CTRL_1 */
	{"SHADOW_MEM_RD_EN_1", 16, 1, RW, 0x0}, /* SHADOW_MEM_RD_CTRL_1 */
	{"SHADOW_MEM_RD_ADDR_1", 0, 10, RW, 0x0}, /* SHADOW_MEM_RD_CTRL_1 */
	{"SHADOW_MEM_RD_SFR_ADDR_1", 0, 16, RWI, 0x0}, /* SHADOW_MEM_RD_SFR_ADDR_1 */
	{"SHADOW_MEM_RD_SFR_DATA_1", 0, 32, RWI, 0x0}, /* SHADOW_MEM_RD_SFR_DATA_1 */
	{"FAST_MODE_NUM_MINUS1_1", 4, 3, RW, 0x0}, /* SCALER_FAST_MODE_CTRL_1 */
	{"FAST_MODE_EN_1", 0, 1, RW, 0x0}, /* SCALER_FAST_MODE_CTRL_1 */
	{"FAST_MODE_FRAME_CNT_1", 8, 3, RWI, 0x0}, /* SCALER_FAST_MODE_STATUS_1 */
	{"FAST_MODE_ERROR_STATUS_1", 0, 8, RWI, 0x0}, /* SCALER_FAST_MODE_STATUS_1 */
	{"MONO_ENABLE_1", 0, 1, RW, 0x0}, /* SCALER_MONO_CTRL_1 */
	{"SC0_CLK_GATE_DISABLE", 3, 1, RW, 0x0}, /* SC0_CTRL */
	{"SC0_INPUT_SEL", 2, 1, RW, 0x0}, /* SC0_CTRL */
	{"SC0_BYPASS", 1, 1, RW, 0x0}, /* SC0_CTRL */
	{"SC0_ENABLE", 0, 1, RW, 0x0}, /* SC0_CTRL */
	{"SC0_SRC_HPOS", 16, 14, RW, 0x0}, /* SC0_SRC_POS */
	{"SC0_SRC_VPOS", 0, 14, RW, 0x0}, /* SC0_SRC_POS */
	{"SC0_SRC_HSIZE", 16, 14, RW, 0x0}, /* SC0_SRC_SIZE */
	{"SC0_SRC_VSIZE", 0, 14, RW, 0x0}, /* SC0_SRC_SIZE */
	{"SC0_DST_HSIZE", 16, 14, RW, 0x0}, /* SC0_DST_SIZE */
	{"SC0_DST_VSIZE", 0, 14, RW, 0x0}, /* SC0_DST_SIZE */
	{"SC0_H_RATIO", 0, 28, RW, 0x100000}, /* SC0_H_RATIO */
	{"SC0_V_RATIO", 0, 28, RW, 0x100000}, /* SC0_V_RATIO */
	{"SC0_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* SC0_H_INIT_PHASE_OFFSET */
	{"SC0_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* SC0_V_INIT_PHASE_OFFSET */
	{"SC0_ROUND_MODE", 0, 1, RW, 0x1}, /* SC0_ROUND_MODE */
	{"SC0_V_COEFF_0B", 16, 11, RW, 0x200}, /* SC0_V_COEFF_0AB */
	{"SC0_V_COEFF_0A", 0, 11, RW, 0x0}, /* SC0_V_COEFF_0AB */
	{"SC0_V_COEFF_0D", 16, 11, RW, 0x0}, /* SC0_V_COEFF_0CD */
	{"SC0_V_COEFF_0C", 0, 11, RW, 0x0}, /* SC0_V_COEFF_0CD */
	{"SC0_V_COEFF_1B", 16, 11, RW, 0x1fc}, /* SC0_V_COEFF_1AB */
	{"SC0_V_COEFF_1A", 0, 11, RW, 0x7f1}, /* SC0_V_COEFF_1AB */
	{"SC0_V_COEFF_1D", 16, 11, RW, 0x7ff}, /* SC0_V_COEFF_1CD */
	{"SC0_V_COEFF_1C", 0, 11, RW, 0x14}, /* SC0_V_COEFF_1CD */
	{"SC0_V_COEFF_2B", 16, 11, RW, 0x1ef}, /* SC0_V_COEFF_2AB */
	{"SC0_V_COEFF_2A", 0, 11, RW, 0x7e7}, /* SC0_V_COEFF_2AB */
	{"SC0_V_COEFF_2D", 16, 11, RW, 0x7fd}, /* SC0_V_COEFF_2CD */
	{"SC0_V_COEFF_2C", 0, 11, RW, 0x2d}, /* SC0_V_COEFF_2CD */
	{"SC0_V_COEFF_3B", 16, 11, RW, 0x1d9}, /* SC0_V_COEFF_3AB */
	{"SC0_V_COEFF_3A", 0, 11, RW, 0x7e1}, /* SC0_V_COEFF_3AB */
	{"SC0_V_COEFF_3D", 16, 11, RW, 0x7fb}, /* SC0_V_COEFF_3CD */
	{"SC0_V_COEFF_3C", 0, 11, RW, 0x4b}, /* SC0_V_COEFF_3CD */
	{"SC0_V_COEFF_4B", 16, 11, RW, 0x1bb}, /* SC0_V_COEFF_4AB */
	{"SC0_V_COEFF_4A", 0, 11, RW, 0x7df}, /* SC0_V_COEFF_4AB */
	{"SC0_V_COEFF_4D", 16, 11, RW, 0x7f8}, /* SC0_V_COEFF_4CD */
	{"SC0_V_COEFF_4C", 0, 11, RW, 0x6e}, /* SC0_V_COEFF_4CD */
	{"SC0_V_COEFF_5B", 16, 11, RW, 0x198}, /* SC0_V_COEFF_5AB */
	{"SC0_V_COEFF_5A", 0, 11, RW, 0x7df}, /* SC0_V_COEFF_5AB */
	{"SC0_V_COEFF_5D", 16, 11, RW, 0x7f5}, /* SC0_V_COEFF_5CD */
	{"SC0_V_COEFF_5C", 0, 11, RW, 0x94}, /* SC0_V_COEFF_5CD */
	{"SC0_V_COEFF_6B", 16, 11, RW, 0x16f}, /* SC0_V_COEFF_6AB */
	{"SC0_V_COEFF_6A", 0, 11, RW, 0x7e1}, /* SC0_V_COEFF_6AB */
	{"SC0_V_COEFF_6D", 16, 11, RW, 0x7f2}, /* SC0_V_COEFF_6CD */
	{"SC0_V_COEFF_6C", 0, 11, RW, 0xbe}, /* SC0_V_COEFF_6CD */
	{"SC0_V_COEFF_7B", 16, 11, RW, 0x144}, /* SC0_V_COEFF_7AB */
	{"SC0_V_COEFF_7A", 0, 11, RW, 0x7e5}, /* SC0_V_COEFF_7AB */
	{"SC0_V_COEFF_7D", 16, 11, RW, 0x7ed}, /* SC0_V_COEFF_7CD */
	{"SC0_V_COEFF_7C", 0, 11, RW, 0xea}, /* SC0_V_COEFF_7CD */
	{"SC0_V_COEFF_8B", 16, 11, RW, 0x117}, /* SC0_V_COEFF_8AB */
	{"SC0_V_COEFF_8A", 0, 11, RW, 0x7e9}, /* SC0_V_COEFF_8AB */
	{"SC0_V_COEFF_8D", 16, 11, RW, 0x7e9}, /* SC0_V_COEFF_8CD */
	{"SC0_V_COEFF_8C", 0, 11, RW, 0x117}, /* SC0_V_COEFF_8CD */
	{"SC0_H_COEFF_0B", 16, 11, RW, 0x0}, /* SC0_H_COEFF_0AB */
	{"SC0_H_COEFF_0A", 0, 11, RW, 0x0}, /* SC0_H_COEFF_0AB */
	{"SC0_H_COEFF_0D", 16, 11, RW, 0x200}, /* SC0_H_COEFF_0CD */
	{"SC0_H_COEFF_0C", 0, 11, RW, 0x0}, /* SC0_H_COEFF_0CD */
	{"SC0_H_COEFF_0F", 16, 11, RW, 0x0}, /* SC0_H_COEFF_0EF */
	{"SC0_H_COEFF_0E", 0, 11, RW, 0x0}, /* SC0_H_COEFF_0EF */
	{"SC0_H_COEFF_0H", 16, 11, RW, 0x0}, /* SC0_H_COEFF_0GH */
	{"SC0_H_COEFF_0G", 0, 11, RW, 0x0}, /* SC0_H_COEFF_0GH */
	{"SC0_H_COEFF_1B", 16, 11, RW, 0x8}, /* SC0_H_COEFF_1AB */
	{"SC0_H_COEFF_1A", 0, 11, RW, 0x7fe}, /* SC0_H_COEFF_1AB */
	{"SC0_H_COEFF_1D", 16, 11, RW, 0x1fd}, /* SC0_H_COEFF_1CD */
	{"SC0_H_COEFF_1C", 0, 11, RW, 0x7e7}, /* SC0_H_COEFF_1CD */
	{"SC0_H_COEFF_1F", 16, 11, RW, 0x7f7}, /* SC0_H_COEFF_1EF */
	{"SC0_H_COEFF_1E", 0, 11, RW, 0x1e}, /* SC0_H_COEFF_1EF */
	{"SC0_H_COEFF_1H", 16, 11, RW, 0x7ff}, /* SC0_H_COEFF_1GH */
	{"SC0_H_COEFF_1G", 0, 11, RW, 0x2}, /* SC0_H_COEFF_1GH */
	{"SC0_H_COEFF_2B", 16, 11, RW, 0xe}, /* SC0_H_COEFF_2AB */
	{"SC0_H_COEFF_2A", 0, 11, RW, 0x7fc}, /* SC0_H_COEFF_2AB */
	{"SC0_H_COEFF_2D", 16, 11, RW, 0x1f3}, /* SC0_H_COEFF_2CD */
	{"SC0_H_COEFF_2C", 0, 11, RW, 0x7d2}, /* SC0_H_COEFF_2CD */
	{"SC0_H_COEFF_2F", 16, 11, RW, 0x7ed}, /* SC0_H_COEFF_2EF */
	{"SC0_H_COEFF_2E", 0, 11, RW, 0x40}, /* SC0_H_COEFF_2EF */
	{"SC0_H_COEFF_2H", 16, 11, RW, 0x7ff}, /* SC0_H_COEFF_2GH */
	{"SC0_H_COEFF_2G", 0, 11, RW, 0x5}, /* SC0_H_COEFF_2GH */
	{"SC0_H_COEFF_3B", 16, 11, RW, 0x14}, /* SC0_H_COEFF_3AB */
	{"SC0_H_COEFF_3A", 0, 11, RW, 0x7fb}, /* SC0_H_COEFF_3AB */
	{"SC0_H_COEFF_3D", 16, 11, RW, 0x1e2}, /* SC0_H_COEFF_3CD */
	{"SC0_H_COEFF_3C", 0, 11, RW, 0x7c2}, /* SC0_H_COEFF_3CD */
	{"SC0_H_COEFF_3F", 16, 11, RW, 0x7e2}, /* SC0_H_COEFF_3EF */
	{"SC0_H_COEFF_3E", 0, 11, RW, 0x65}, /* SC0_H_COEFF_3EF */
	{"SC0_H_COEFF_3H", 16, 11, RW, 0x7fe}, /* SC0_H_COEFF_3GH */
	{"SC0_H_COEFF_3G", 0, 11, RW, 0x8}, /* SC0_H_COEFF_3GH */
	{"SC0_H_COEFF_4B", 16, 11, RW, 0x17}, /* SC0_H_COEFF_4AB */
	{"SC0_H_COEFF_4A", 0, 11, RW, 0x7fa}, /* SC0_H_COEFF_4AB */
	{"SC0_H_COEFF_4D", 16, 11, RW, 0x1ca}, /* SC0_H_COEFF_4CD */
	{"SC0_H_COEFF_4C", 0, 11, RW, 0x7b7}, /* SC0_H_COEFF_4CD */
	{"SC0_H_COEFF_4F", 16, 11, RW, 0x7d7}, /* SC0_H_COEFF_4EF */
	{"SC0_H_COEFF_4E", 0, 11, RW, 0x8e}, /* SC0_H_COEFF_4EF */
	{"SC0_H_COEFF_4H", 16, 11, RW, 0x7fd}, /* SC0_H_COEFF_4GH */
	{"SC0_H_COEFF_4G", 0, 11, RW, 0xc}, /* SC0_H_COEFF_4GH */
	{"SC0_H_COEFF_5B", 16, 11, RW, 0x19}, /* SC0_H_COEFF_5AB */
	{"SC0_H_COEFF_5A", 0, 11, RW, 0x7fa}, /* SC0_H_COEFF_5AB */
	{"SC0_H_COEFF_5D", 16, 11, RW, 0x1ad}, /* SC0_H_COEFF_5CD */
	{"SC0_H_COEFF_5C", 0, 11, RW, 0x7b0}, /* SC0_H_COEFF_5CD */
	{"SC0_H_COEFF_5F", 16, 11, RW, 0x7cb}, /* SC0_H_COEFF_5EF */
	{"SC0_H_COEFF_5E", 0, 11, RW, 0xb9}, /* SC0_H_COEFF_5EF */
	{"SC0_H_COEFF_5H", 16, 11, RW, 0x7fd}, /* SC0_H_COEFF_5GH */
	{"SC0_H_COEFF_5G", 0, 11, RW, 0xf}, /* SC0_H_COEFF_5GH */
	{"SC0_H_COEFF_6B", 16, 11, RW, 0x1a}, /* SC0_H_COEFF_6AB */
	{"SC0_H_COEFF_6A", 0, 11, RW, 0x7fa}, /* SC0_H_COEFF_6AB */
	{"SC0_H_COEFF_6D", 16, 11, RW, 0x18b}, /* SC0_H_COEFF_6CD */
	{"SC0_H_COEFF_6C", 0, 11, RW, 0x7ad}, /* SC0_H_COEFF_6CD */
	{"SC0_H_COEFF_6F", 16, 11, RW, 0x7c1}, /* SC0_H_COEFF_6EF */
	{"SC0_H_COEFF_6E", 0, 11, RW, 0xe4}, /* SC0_H_COEFF_6EF */
	{"SC0_H_COEFF_6H", 16, 11, RW, 0x7fc}, /* SC0_H_COEFF_6GH */
	{"SC0_H_COEFF_6G", 0, 11, RW, 0x13}, /* SC0_H_COEFF_6GH */
	{"SC0_H_COEFF_7B", 16, 11, RW, 0x19}, /* SC0_H_COEFF_7AB */
	{"SC0_H_COEFF_7A", 0, 11, RW, 0x7fa}, /* SC0_H_COEFF_7AB */
	{"SC0_H_COEFF_7D", 16, 11, RW, 0x165}, /* SC0_H_COEFF_7CD */
	{"SC0_H_COEFF_7C", 0, 11, RW, 0x7ae}, /* SC0_H_COEFF_7CD */
	{"SC0_H_COEFF_7F", 16, 11, RW, 0x7b9}, /* SC0_H_COEFF_7EF */
	{"SC0_H_COEFF_7E", 0, 11, RW, 0x111}, /* SC0_H_COEFF_7EF */
	{"SC0_H_COEFF_7H", 16, 11, RW, 0x7fb}, /* SC0_H_COEFF_7GH */
	{"SC0_H_COEFF_7G", 0, 11, RW, 0x15}, /* SC0_H_COEFF_7GH */
	{"SC0_H_COEFF_8B", 16, 11, RW, 0x17}, /* SC0_H_COEFF_8AB */
	{"SC0_H_COEFF_8A", 0, 11, RW, 0x7fb}, /* SC0_H_COEFF_8AB */
	{"SC0_H_COEFF_8D", 16, 11, RW, 0x13c}, /* SC0_H_COEFF_8CD */
	{"SC0_H_COEFF_8C", 0, 11, RW, 0x7b2}, /* SC0_H_COEFF_8CD */
	{"SC0_H_COEFF_8F", 16, 11, RW, 0x7b2}, /* SC0_H_COEFF_8EF */
	{"SC0_H_COEFF_8E", 0, 11, RW, 0x13c}, /* SC0_H_COEFF_8EF */
	{"SC0_H_COEFF_8H", 16, 11, RW, 0x7fb}, /* SC0_H_COEFF_8GH */
	{"SC0_H_COEFF_8G", 0, 11, RW, 0x17}, /* SC0_H_COEFF_8GH */
	{"SC1_CLK_GATE_DISABLE", 3, 1, RW, 0x0}, /* SC1_CTRL */
	{"SC1_INPUT_SEL", 2, 1, RW, 0x0}, /* SC1_CTRL */
	{"SC1_BYPASS", 1, 1, RW, 0x0}, /* SC1_CTRL */
	{"SC1_ENABLE", 0, 1, RW, 0x0}, /* SC1_CTRL */
	{"SC1_SRC_HPOS", 16, 14, RW, 0x0}, /* SC1_SRC_POS */
	{"SC1_SRC_VPOS", 0, 14, RW, 0x0}, /* SC1_SRC_POS */
	{"SC1_SRC_HSIZE", 16, 14, RW, 0x0}, /* SC1_SRC_SIZE */
	{"SC1_SRC_VSIZE", 0, 14, RW, 0x0}, /* SC1_SRC_SIZE */
	{"SC1_DST_HSIZE", 16, 14, RW, 0x0}, /* SC1_DST_SIZE */
	{"SC1_DST_VSIZE", 0, 14, RW, 0x0}, /* SC1_DST_SIZE */
	{"SC1_H_RATIO", 0, 28, RW, 0x100000}, /* SC1_H_RATIO */
	{"SC1_V_RATIO", 0, 28, RW, 0x100000}, /* SC1_V_RATIO */
	{"SC1_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* SC1_H_INIT_PHASE_OFFSET */
	{"SC1_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* SC1_V_INIT_PHASE_OFFSET */
	{"SC1_ROUND_MODE", 0, 1, RW, 0x1}, /* SC1_ROUND_MODE */
	{"SC1_V_COEFF_0B", 16, 11, RW, 0x200}, /* SC1_V_COEFF_0AB */
	{"SC1_V_COEFF_0A", 0, 11, RW, 0x0}, /* SC1_V_COEFF_0AB */
	{"SC1_V_COEFF_0D", 16, 11, RW, 0x0}, /* SC1_V_COEFF_0CD */
	{"SC1_V_COEFF_0C", 0, 11, RW, 0x0}, /* SC1_V_COEFF_0CD */
	{"SC1_V_COEFF_1B", 16, 11, RW, 0x1fc}, /* SC1_V_COEFF_1AB */
	{"SC1_V_COEFF_1A", 0, 11, RW, 0x7f1}, /* SC1_V_COEFF_1AB */
	{"SC1_V_COEFF_1D", 16, 11, RW, 0x7ff}, /* SC1_V_COEFF_1CD */
	{"SC1_V_COEFF_1C", 0, 11, RW, 0x14}, /* SC1_V_COEFF_1CD */
	{"SC1_V_COEFF_2B", 16, 11, RW, 0x1ef}, /* SC1_V_COEFF_2AB */
	{"SC1_V_COEFF_2A", 0, 11, RW, 0x7e7}, /* SC1_V_COEFF_2AB */
	{"SC1_V_COEFF_2D", 16, 11, RW, 0x7fd}, /* SC1_V_COEFF_2CD */
	{"SC1_V_COEFF_2C", 0, 11, RW, 0x2d}, /* SC1_V_COEFF_2CD */
	{"SC1_V_COEFF_3B", 16, 11, RW, 0x1d9}, /* SC1_V_COEFF_3AB */
	{"SC1_V_COEFF_3A", 0, 11, RW, 0x7e1}, /* SC1_V_COEFF_3AB */
	{"SC1_V_COEFF_3D", 16, 11, RW, 0x7fb}, /* SC1_V_COEFF_3CD */
	{"SC1_V_COEFF_3C", 0, 11, RW, 0x4b}, /* SC1_V_COEFF_3CD */
	{"SC1_V_COEFF_4B", 16, 11, RW, 0x1bb}, /* SC1_V_COEFF_4AB */
	{"SC1_V_COEFF_4A", 0, 11, RW, 0x7df}, /* SC1_V_COEFF_4AB */
	{"SC1_V_COEFF_4D", 16, 11, RW, 0x7f8}, /* SC1_V_COEFF_4CD */
	{"SC1_V_COEFF_4C", 0, 11, RW, 0x6e}, /* SC1_V_COEFF_4CD */
	{"SC1_V_COEFF_5B", 16, 11, RW, 0x198}, /* SC1_V_COEFF_5AB */
	{"SC1_V_COEFF_5A", 0, 11, RW, 0x7df}, /* SC1_V_COEFF_5AB */
	{"SC1_V_COEFF_5D", 16, 11, RW, 0x7f5}, /* SC1_V_COEFF_5CD */
	{"SC1_V_COEFF_5C", 0, 11, RW, 0x94}, /* SC1_V_COEFF_5CD */
	{"SC1_V_COEFF_6B", 16, 11, RW, 0x16f}, /* SC1_V_COEFF_6AB */
	{"SC1_V_COEFF_6A", 0, 11, RW, 0x7e1}, /* SC1_V_COEFF_6AB */
	{"SC1_V_COEFF_6D", 16, 11, RW, 0x7f2}, /* SC1_V_COEFF_6CD */
	{"SC1_V_COEFF_6C", 0, 11, RW, 0xbe}, /* SC1_V_COEFF_6CD */
	{"SC1_V_COEFF_7B", 16, 11, RW, 0x144}, /* SC1_V_COEFF_7AB */
	{"SC1_V_COEFF_7A", 0, 11, RW, 0x7e5}, /* SC1_V_COEFF_7AB */
	{"SC1_V_COEFF_7D", 16, 11, RW, 0x7ed}, /* SC1_V_COEFF_7CD */
	{"SC1_V_COEFF_7C", 0, 11, RW, 0xea}, /* SC1_V_COEFF_7CD */
	{"SC1_V_COEFF_8B", 16, 11, RW, 0x117}, /* SC1_V_COEFF_8AB */
	{"SC1_V_COEFF_8A", 0, 11, RW, 0x7e9}, /* SC1_V_COEFF_8AB */
	{"SC1_V_COEFF_8D", 16, 11, RW, 0x7e9}, /* SC1_V_COEFF_8CD */
	{"SC1_V_COEFF_8C", 0, 11, RW, 0x117}, /* SC1_V_COEFF_8CD */
	{"SC1_H_COEFF_0B", 16, 11, RW, 0x0}, /* SC1_H_COEFF_0AB */
	{"SC1_H_COEFF_0A", 0, 11, RW, 0x0}, /* SC1_H_COEFF_0AB */
	{"SC1_H_COEFF_0D", 16, 11, RW, 0x200}, /* SC1_H_COEFF_0CD */
	{"SC1_H_COEFF_0C", 0, 11, RW, 0x0}, /* SC1_H_COEFF_0CD */
	{"SC1_H_COEFF_0F", 16, 11, RW, 0x0}, /* SC1_H_COEFF_0EF */
	{"SC1_H_COEFF_0E", 0, 11, RW, 0x0}, /* SC1_H_COEFF_0EF */
	{"SC1_H_COEFF_0H", 16, 11, RW, 0x0}, /* SC1_H_COEFF_0GH */
	{"SC1_H_COEFF_0G", 0, 11, RW, 0x0}, /* SC1_H_COEFF_0GH */
	{"SC1_H_COEFF_1B", 16, 11, RW, 0x8}, /* SC1_H_COEFF_1AB */
	{"SC1_H_COEFF_1A", 0, 11, RW, 0x7fe}, /* SC1_H_COEFF_1AB */
	{"SC1_H_COEFF_1D", 16, 11, RW, 0x1fd}, /* SC1_H_COEFF_1CD */
	{"SC1_H_COEFF_1C", 0, 11, RW, 0x7e7}, /* SC1_H_COEFF_1CD */
	{"SC1_H_COEFF_1F", 16, 11, RW, 0x7f7}, /* SC1_H_COEFF_1EF */
	{"SC1_H_COEFF_1E", 0, 11, RW, 0x1e}, /* SC1_H_COEFF_1EF */
	{"SC1_H_COEFF_1H", 16, 11, RW, 0x7ff}, /* SC1_H_COEFF_1GH */
	{"SC1_H_COEFF_1G", 0, 11, RW, 0x2}, /* SC1_H_COEFF_1GH */
	{"SC1_H_COEFF_2B", 16, 11, RW, 0xe}, /* SC1_H_COEFF_2AB */
	{"SC1_H_COEFF_2A", 0, 11, RW, 0x7fc}, /* SC1_H_COEFF_2AB */
	{"SC1_H_COEFF_2D", 16, 11, RW, 0x1f3}, /* SC1_H_COEFF_2CD */
	{"SC1_H_COEFF_2C", 0, 11, RW, 0x7d2}, /* SC1_H_COEFF_2CD */
	{"SC1_H_COEFF_2F", 16, 11, RW, 0x7ed}, /* SC1_H_COEFF_2EF */
	{"SC1_H_COEFF_2E", 0, 11, RW, 0x40}, /* SC1_H_COEFF_2EF */
	{"SC1_H_COEFF_2H", 16, 11, RW, 0x7ff}, /* SC1_H_COEFF_2GH */
	{"SC1_H_COEFF_2G", 0, 11, RW, 0x5}, /* SC1_H_COEFF_2GH */
	{"SC1_H_COEFF_3B", 16, 11, RW, 0x14}, /* SC1_H_COEFF_3AB */
	{"SC1_H_COEFF_3A", 0, 11, RW, 0x7fb}, /* SC1_H_COEFF_3AB */
	{"SC1_H_COEFF_3D", 16, 11, RW, 0x1e2}, /* SC1_H_COEFF_3CD */
	{"SC1_H_COEFF_3C", 0, 11, RW, 0x7c2}, /* SC1_H_COEFF_3CD */
	{"SC1_H_COEFF_3F", 16, 11, RW, 0x7e2}, /* SC1_H_COEFF_3EF */
	{"SC1_H_COEFF_3E", 0, 11, RW, 0x65}, /* SC1_H_COEFF_3EF */
	{"SC1_H_COEFF_3H", 16, 11, RW, 0x7fe}, /* SC1_H_COEFF_3GH */
	{"SC1_H_COEFF_3G", 0, 11, RW, 0x8}, /* SC1_H_COEFF_3GH */
	{"SC1_H_COEFF_4B", 16, 11, RW, 0x17}, /* SC1_H_COEFF_4AB */
	{"SC1_H_COEFF_4A", 0, 11, RW, 0x7fa}, /* SC1_H_COEFF_4AB */
	{"SC1_H_COEFF_4D", 16, 11, RW, 0x1ca}, /* SC1_H_COEFF_4CD */
	{"SC1_H_COEFF_4C", 0, 11, RW, 0x7b7}, /* SC1_H_COEFF_4CD */
	{"SC1_H_COEFF_4F", 16, 11, RW, 0x7d7}, /* SC1_H_COEFF_4EF */
	{"SC1_H_COEFF_4E", 0, 11, RW, 0x8e}, /* SC1_H_COEFF_4EF */
	{"SC1_H_COEFF_4H", 16, 11, RW, 0x7fd}, /* SC1_H_COEFF_4GH */
	{"SC1_H_COEFF_4G", 0, 11, RW, 0xc}, /* SC1_H_COEFF_4GH */
	{"SC1_H_COEFF_5B", 16, 11, RW, 0x19}, /* SC1_H_COEFF_5AB */
	{"SC1_H_COEFF_5A", 0, 11, RW, 0x7fa}, /* SC1_H_COEFF_5AB */
	{"SC1_H_COEFF_5D", 16, 11, RW, 0x1ad}, /* SC1_H_COEFF_5CD */
	{"SC1_H_COEFF_5C", 0, 11, RW, 0x7b0}, /* SC1_H_COEFF_5CD */
	{"SC1_H_COEFF_5F", 16, 11, RW, 0x7cb}, /* SC1_H_COEFF_5EF */
	{"SC1_H_COEFF_5E", 0, 11, RW, 0xb9}, /* SC1_H_COEFF_5EF */
	{"SC1_H_COEFF_5H", 16, 11, RW, 0x7fd}, /* SC1_H_COEFF_5GH */
	{"SC1_H_COEFF_5G", 0, 11, RW, 0xf}, /* SC1_H_COEFF_5GH */
	{"SC1_H_COEFF_6B", 16, 11, RW, 0x1a}, /* SC1_H_COEFF_6AB */
	{"SC1_H_COEFF_6A", 0, 11, RW, 0x7fa}, /* SC1_H_COEFF_6AB */
	{"SC1_H_COEFF_6D", 16, 11, RW, 0x18b}, /* SC1_H_COEFF_6CD */
	{"SC1_H_COEFF_6C", 0, 11, RW, 0x7ad}, /* SC1_H_COEFF_6CD */
	{"SC1_H_COEFF_6F", 16, 11, RW, 0x7c1}, /* SC1_H_COEFF_6EF */
	{"SC1_H_COEFF_6E", 0, 11, RW, 0xe4}, /* SC1_H_COEFF_6EF */
	{"SC1_H_COEFF_6H", 16, 11, RW, 0x7fc}, /* SC1_H_COEFF_6GH */
	{"SC1_H_COEFF_6G", 0, 11, RW, 0x13}, /* SC1_H_COEFF_6GH */
	{"SC1_H_COEFF_7B", 16, 11, RW, 0x19}, /* SC1_H_COEFF_7AB */
	{"SC1_H_COEFF_7A", 0, 11, RW, 0x7fa}, /* SC1_H_COEFF_7AB */
	{"SC1_H_COEFF_7D", 16, 11, RW, 0x165}, /* SC1_H_COEFF_7CD */
	{"SC1_H_COEFF_7C", 0, 11, RW, 0x7ae}, /* SC1_H_COEFF_7CD */
	{"SC1_H_COEFF_7F", 16, 11, RW, 0x7b9}, /* SC1_H_COEFF_7EF */
	{"SC1_H_COEFF_7E", 0, 11, RW, 0x111}, /* SC1_H_COEFF_7EF */
	{"SC1_H_COEFF_7H", 16, 11, RW, 0x7fb}, /* SC1_H_COEFF_7GH */
	{"SC1_H_COEFF_7G", 0, 11, RW, 0x15}, /* SC1_H_COEFF_7GH */
	{"SC1_H_COEFF_8B", 16, 11, RW, 0x17}, /* SC1_H_COEFF_8AB */
	{"SC1_H_COEFF_8A", 0, 11, RW, 0x7fb}, /* SC1_H_COEFF_8AB */
	{"SC1_H_COEFF_8D", 16, 11, RW, 0x13c}, /* SC1_H_COEFF_8CD */
	{"SC1_H_COEFF_8C", 0, 11, RW, 0x7b2}, /* SC1_H_COEFF_8CD */
	{"SC1_H_COEFF_8F", 16, 11, RW, 0x7b2}, /* SC1_H_COEFF_8EF */
	{"SC1_H_COEFF_8E", 0, 11, RW, 0x13c}, /* SC1_H_COEFF_8EF */
	{"SC1_H_COEFF_8H", 16, 11, RW, 0x7fb}, /* SC1_H_COEFF_8GH */
	{"SC1_H_COEFF_8G", 0, 11, RW, 0x17}, /* SC1_H_COEFF_8GH */
	{"SC2_CLK_GATE_DISABLE", 3, 1, RW, 0x0}, /* SC2_CTRL */
	{"SC2_INPUT_SEL", 2, 1, RW, 0x0}, /* SC2_CTRL */
	{"SC2_BYPASS", 1, 1, RW, 0x0}, /* SC2_CTRL */
	{"SC2_ENABLE", 0, 1, RW, 0x0}, /* SC2_CTRL */
	{"SC2_SRC_HPOS", 16, 14, RW, 0x0}, /* SC2_SRC_POS */
	{"SC2_SRC_VPOS", 0, 14, RW, 0x0}, /* SC2_SRC_POS */
	{"SC2_SRC_HSIZE", 16, 14, RW, 0x0}, /* SC2_SRC_SIZE */
	{"SC2_SRC_VSIZE", 0, 14, RW, 0x0}, /* SC2_SRC_SIZE */
	{"SC2_DST_HSIZE", 16, 14, RW, 0x0}, /* SC2_DST_SIZE */
	{"SC2_DST_VSIZE", 0, 14, RW, 0x0}, /* SC2_DST_SIZE */
	{"SC2_H_RATIO", 0, 28, RW, 0x100000}, /* SC2_H_RATIO */
	{"SC2_V_RATIO", 0, 28, RW, 0x100000}, /* SC2_V_RATIO */
	{"SC2_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* SC2_H_INIT_PHASE_OFFSET */
	{"SC2_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* SC2_V_INIT_PHASE_OFFSET */
	{"SC2_ROUND_MODE", 0, 1, RW, 0x1}, /* SC2_ROUND_MODE */
	{"SC2_V_COEFF_0B", 16, 11, RW, 0x200}, /* SC2_V_COEFF_0AB */
	{"SC2_V_COEFF_0A", 0, 11, RW, 0x0}, /* SC2_V_COEFF_0AB */
	{"SC2_V_COEFF_0D", 16, 11, RW, 0x0}, /* SC2_V_COEFF_0CD */
	{"SC2_V_COEFF_0C", 0, 11, RW, 0x0}, /* SC2_V_COEFF_0CD */
	{"SC2_V_COEFF_1B", 16, 11, RW, 0x1fc}, /* SC2_V_COEFF_1AB */
	{"SC2_V_COEFF_1A", 0, 11, RW, 0x7f1}, /* SC2_V_COEFF_1AB */
	{"SC2_V_COEFF_1D", 16, 11, RW, 0x7ff}, /* SC2_V_COEFF_1CD */
	{"SC2_V_COEFF_1C", 0, 11, RW, 0x14}, /* SC2_V_COEFF_1CD */
	{"SC2_V_COEFF_2B", 16, 11, RW, 0x1ef}, /* SC2_V_COEFF_2AB */
	{"SC2_V_COEFF_2A", 0, 11, RW, 0x7e7}, /* SC2_V_COEFF_2AB */
	{"SC2_V_COEFF_2D", 16, 11, RW, 0x7fd}, /* SC2_V_COEFF_2CD */
	{"SC2_V_COEFF_2C", 0, 11, RW, 0x2d}, /* SC2_V_COEFF_2CD */
	{"SC2_V_COEFF_3B", 16, 11, RW, 0x1d9}, /* SC2_V_COEFF_3AB */
	{"SC2_V_COEFF_3A", 0, 11, RW, 0x7e1}, /* SC2_V_COEFF_3AB */
	{"SC2_V_COEFF_3D", 16, 11, RW, 0x7fb}, /* SC2_V_COEFF_3CD */
	{"SC2_V_COEFF_3C", 0, 11, RW, 0x4b}, /* SC2_V_COEFF_3CD */
	{"SC2_V_COEFF_4B", 16, 11, RW, 0x1bb}, /* SC2_V_COEFF_4AB */
	{"SC2_V_COEFF_4A", 0, 11, RW, 0x7df}, /* SC2_V_COEFF_4AB */
	{"SC2_V_COEFF_4D", 16, 11, RW, 0x7f8}, /* SC2_V_COEFF_4CD */
	{"SC2_V_COEFF_4C", 0, 11, RW, 0x6e}, /* SC2_V_COEFF_4CD */
	{"SC2_V_COEFF_5B", 16, 11, RW, 0x198}, /* SC2_V_COEFF_5AB */
	{"SC2_V_COEFF_5A", 0, 11, RW, 0x7df}, /* SC2_V_COEFF_5AB */
	{"SC2_V_COEFF_5D", 16, 11, RW, 0x7f5}, /* SC2_V_COEFF_5CD */
	{"SC2_V_COEFF_5C", 0, 11, RW, 0x94}, /* SC2_V_COEFF_5CD */
	{"SC2_V_COEFF_6B", 16, 11, RW, 0x16f}, /* SC2_V_COEFF_6AB */
	{"SC2_V_COEFF_6A", 0, 11, RW, 0x7e1}, /* SC2_V_COEFF_6AB */
	{"SC2_V_COEFF_6D", 16, 11, RW, 0x7f2}, /* SC2_V_COEFF_6CD */
	{"SC2_V_COEFF_6C", 0, 11, RW, 0xbe}, /* SC2_V_COEFF_6CD */
	{"SC2_V_COEFF_7B", 16, 11, RW, 0x144}, /* SC2_V_COEFF_7AB */
	{"SC2_V_COEFF_7A", 0, 11, RW, 0x7e5}, /* SC2_V_COEFF_7AB */
	{"SC2_V_COEFF_7D", 16, 11, RW, 0x7ed}, /* SC2_V_COEFF_7CD */
	{"SC2_V_COEFF_7C", 0, 11, RW, 0xea}, /* SC2_V_COEFF_7CD */
	{"SC2_V_COEFF_8B", 16, 11, RW, 0x117}, /* SC2_V_COEFF_8AB */
	{"SC2_V_COEFF_8A", 0, 11, RW, 0x7e9}, /* SC2_V_COEFF_8AB */
	{"SC2_V_COEFF_8D", 16, 11, RW, 0x7e9}, /* SC2_V_COEFF_8CD */
	{"SC2_V_COEFF_8C", 0, 11, RW, 0x117}, /* SC2_V_COEFF_8CD */
	{"SC2_H_COEFF_0B", 16, 11, RW, 0x0}, /* SC2_H_COEFF_0AB */
	{"SC2_H_COEFF_0A", 0, 11, RW, 0x0}, /* SC2_H_COEFF_0AB */
	{"SC2_H_COEFF_0D", 16, 11, RW, 0x200}, /* SC2_H_COEFF_0CD */
	{"SC2_H_COEFF_0C", 0, 11, RW, 0x0}, /* SC2_H_COEFF_0CD */
	{"SC2_H_COEFF_0F", 16, 11, RW, 0x0}, /* SC2_H_COEFF_0EF */
	{"SC2_H_COEFF_0E", 0, 11, RW, 0x0}, /* SC2_H_COEFF_0EF */
	{"SC2_H_COEFF_0H", 16, 11, RW, 0x0}, /* SC2_H_COEFF_0GH */
	{"SC2_H_COEFF_0G", 0, 11, RW, 0x0}, /* SC2_H_COEFF_0GH */
	{"SC2_H_COEFF_1B", 16, 11, RW, 0x8}, /* SC2_H_COEFF_1AB */
	{"SC2_H_COEFF_1A", 0, 11, RW, 0x7fe}, /* SC2_H_COEFF_1AB */
	{"SC2_H_COEFF_1D", 16, 11, RW, 0x1fd}, /* SC2_H_COEFF_1CD */
	{"SC2_H_COEFF_1C", 0, 11, RW, 0x7e7}, /* SC2_H_COEFF_1CD */
	{"SC2_H_COEFF_1F", 16, 11, RW, 0x7f7}, /* SC2_H_COEFF_1EF */
	{"SC2_H_COEFF_1E", 0, 11, RW, 0x1e}, /* SC2_H_COEFF_1EF */
	{"SC2_H_COEFF_1H", 16, 11, RW, 0x7ff}, /* SC2_H_COEFF_1GH */
	{"SC2_H_COEFF_1G", 0, 11, RW, 0x2}, /* SC2_H_COEFF_1GH */
	{"SC2_H_COEFF_2B", 16, 11, RW, 0xe}, /* SC2_H_COEFF_2AB */
	{"SC2_H_COEFF_2A", 0, 11, RW, 0x7fc}, /* SC2_H_COEFF_2AB */
	{"SC2_H_COEFF_2D", 16, 11, RW, 0x1f3}, /* SC2_H_COEFF_2CD */
	{"SC2_H_COEFF_2C", 0, 11, RW, 0x7d2}, /* SC2_H_COEFF_2CD */
	{"SC2_H_COEFF_2F", 16, 11, RW, 0x7ed}, /* SC2_H_COEFF_2EF */
	{"SC2_H_COEFF_2E", 0, 11, RW, 0x40}, /* SC2_H_COEFF_2EF */
	{"SC2_H_COEFF_2H", 16, 11, RW, 0x7ff}, /* SC2_H_COEFF_2GH */
	{"SC2_H_COEFF_2G", 0, 11, RW, 0x5}, /* SC2_H_COEFF_2GH */
	{"SC2_H_COEFF_3B", 16, 11, RW, 0x14}, /* SC2_H_COEFF_3AB */
	{"SC2_H_COEFF_3A", 0, 11, RW, 0x7fb}, /* SC2_H_COEFF_3AB */
	{"SC2_H_COEFF_3D", 16, 11, RW, 0x1e2}, /* SC2_H_COEFF_3CD */
	{"SC2_H_COEFF_3C", 0, 11, RW, 0x7c2}, /* SC2_H_COEFF_3CD */
	{"SC2_H_COEFF_3F", 16, 11, RW, 0x7e2}, /* SC2_H_COEFF_3EF */
	{"SC2_H_COEFF_3E", 0, 11, RW, 0x65}, /* SC2_H_COEFF_3EF */
	{"SC2_H_COEFF_3H", 16, 11, RW, 0x7fe}, /* SC2_H_COEFF_3GH */
	{"SC2_H_COEFF_3G", 0, 11, RW, 0x8}, /* SC2_H_COEFF_3GH */
	{"SC2_H_COEFF_4B", 16, 11, RW, 0x17}, /* SC2_H_COEFF_4AB */
	{"SC2_H_COEFF_4A", 0, 11, RW, 0x7fa}, /* SC2_H_COEFF_4AB */
	{"SC2_H_COEFF_4D", 16, 11, RW, 0x1ca}, /* SC2_H_COEFF_4CD */
	{"SC2_H_COEFF_4C", 0, 11, RW, 0x7b7}, /* SC2_H_COEFF_4CD */
	{"SC2_H_COEFF_4F", 16, 11, RW, 0x7d7}, /* SC2_H_COEFF_4EF */
	{"SC2_H_COEFF_4E", 0, 11, RW, 0x8e}, /* SC2_H_COEFF_4EF */
	{"SC2_H_COEFF_4H", 16, 11, RW, 0x7fd}, /* SC2_H_COEFF_4GH */
	{"SC2_H_COEFF_4G", 0, 11, RW, 0xc}, /* SC2_H_COEFF_4GH */
	{"SC2_H_COEFF_5B", 16, 11, RW, 0x19}, /* SC2_H_COEFF_5AB */
	{"SC2_H_COEFF_5A", 0, 11, RW, 0x7fa}, /* SC2_H_COEFF_5AB */
	{"SC2_H_COEFF_5D", 16, 11, RW, 0x1ad}, /* SC2_H_COEFF_5CD */
	{"SC2_H_COEFF_5C", 0, 11, RW, 0x7b0}, /* SC2_H_COEFF_5CD */
	{"SC2_H_COEFF_5F", 16, 11, RW, 0x7cb}, /* SC2_H_COEFF_5EF */
	{"SC2_H_COEFF_5E", 0, 11, RW, 0xb9}, /* SC2_H_COEFF_5EF */
	{"SC2_H_COEFF_5H", 16, 11, RW, 0x7fd}, /* SC2_H_COEFF_5GH */
	{"SC2_H_COEFF_5G", 0, 11, RW, 0xf}, /* SC2_H_COEFF_5GH */
	{"SC2_H_COEFF_6B", 16, 11, RW, 0x1a}, /* SC2_H_COEFF_6AB */
	{"SC2_H_COEFF_6A", 0, 11, RW, 0x7fa}, /* SC2_H_COEFF_6AB */
	{"SC2_H_COEFF_6D", 16, 11, RW, 0x18b}, /* SC2_H_COEFF_6CD */
	{"SC2_H_COEFF_6C", 0, 11, RW, 0x7ad}, /* SC2_H_COEFF_6CD */
	{"SC2_H_COEFF_6F", 16, 11, RW, 0x7c1}, /* SC2_H_COEFF_6EF */
	{"SC2_H_COEFF_6E", 0, 11, RW, 0xe4}, /* SC2_H_COEFF_6EF */
	{"SC2_H_COEFF_6H", 16, 11, RW, 0x7fc}, /* SC2_H_COEFF_6GH */
	{"SC2_H_COEFF_6G", 0, 11, RW, 0x13}, /* SC2_H_COEFF_6GH */
	{"SC2_H_COEFF_7B", 16, 11, RW, 0x19}, /* SC2_H_COEFF_7AB */
	{"SC2_H_COEFF_7A", 0, 11, RW, 0x7fa}, /* SC2_H_COEFF_7AB */
	{"SC2_H_COEFF_7D", 16, 11, RW, 0x165}, /* SC2_H_COEFF_7CD */
	{"SC2_H_COEFF_7C", 0, 11, RW, 0x7ae}, /* SC2_H_COEFF_7CD */
	{"SC2_H_COEFF_7F", 16, 11, RW, 0x7b9}, /* SC2_H_COEFF_7EF */
	{"SC2_H_COEFF_7E", 0, 11, RW, 0x111}, /* SC2_H_COEFF_7EF */
	{"SC2_H_COEFF_7H", 16, 11, RW, 0x7fb}, /* SC2_H_COEFF_7GH */
	{"SC2_H_COEFF_7G", 0, 11, RW, 0x15}, /* SC2_H_COEFF_7GH */
	{"SC2_H_COEFF_8B", 16, 11, RW, 0x17}, /* SC2_H_COEFF_8AB */
	{"SC2_H_COEFF_8A", 0, 11, RW, 0x7fb}, /* SC2_H_COEFF_8AB */
	{"SC2_H_COEFF_8D", 16, 11, RW, 0x13c}, /* SC2_H_COEFF_8CD */
	{"SC2_H_COEFF_8C", 0, 11, RW, 0x7b2}, /* SC2_H_COEFF_8CD */
	{"SC2_H_COEFF_8F", 16, 11, RW, 0x7b2}, /* SC2_H_COEFF_8EF */
	{"SC2_H_COEFF_8E", 0, 11, RW, 0x13c}, /* SC2_H_COEFF_8EF */
	{"SC2_H_COEFF_8H", 16, 11, RW, 0x7fb}, /* SC2_H_COEFF_8GH */
	{"SC2_H_COEFF_8G", 0, 11, RW, 0x17}, /* SC2_H_COEFF_8GH */
	{"SC3_CLK_GATE_DISABLE", 3, 1, RW, 0x0}, /* SC3_CTRL */
	{"SC3_INPUT_SEL", 2, 1, RW, 0x0}, /* SC3_CTRL */
	{"SC3_BYPASS", 1, 1, RW, 0x0}, /* SC3_CTRL */
	{"SC3_ENABLE", 0, 1, RW, 0x0}, /* SC3_CTRL */
	{"SC3_SRC_HPOS", 16, 14, RW, 0x0}, /* SC3_SRC_POS */
	{"SC3_SRC_VPOS", 0, 14, RW, 0x0}, /* SC3_SRC_POS */
	{"SC3_SRC_HSIZE", 16, 14, RW, 0x0}, /* SC3_SRC_SIZE */
	{"SC3_SRC_VSIZE", 0, 14, RW, 0x0}, /* SC3_SRC_SIZE */
	{"SC3_DST_HSIZE", 16, 14, RW, 0x0}, /* SC3_DST_SIZE */
	{"SC3_DST_VSIZE", 0, 14, RW, 0x0}, /* SC3_DST_SIZE */
	{"SC3_H_RATIO", 0, 28, RW, 0x100000}, /* SC3_H_RATIO */
	{"SC3_V_RATIO", 0, 28, RW, 0x100000}, /* SC3_V_RATIO */
	{"SC3_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* SC3_H_INIT_PHASE_OFFSET */
	{"SC3_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* SC3_V_INIT_PHASE_OFFSET */
	{"SC3_ROUND_MODE", 0, 1, RW, 0x1}, /* SC3_ROUND_MODE */
	{"SC3_V_COEFF_0B", 16, 11, RW, 0x200}, /* SC3_V_COEFF_0AB */
	{"SC3_V_COEFF_0A", 0, 11, RW, 0x0}, /* SC3_V_COEFF_0AB */
	{"SC3_V_COEFF_0D", 16, 11, RW, 0x0}, /* SC3_V_COEFF_0CD */
	{"SC3_V_COEFF_0C", 0, 11, RW, 0x0}, /* SC3_V_COEFF_0CD */
	{"SC3_V_COEFF_1B", 16, 11, RW, 0x1fc}, /* SC3_V_COEFF_1AB */
	{"SC3_V_COEFF_1A", 0, 11, RW, 0x7f1}, /* SC3_V_COEFF_1AB */
	{"SC3_V_COEFF_1D", 16, 11, RW, 0x7ff}, /* SC3_V_COEFF_1CD */
	{"SC3_V_COEFF_1C", 0, 11, RW, 0x14}, /* SC3_V_COEFF_1CD */
	{"SC3_V_COEFF_2B", 16, 11, RW, 0x1ef}, /* SC3_V_COEFF_2AB */
	{"SC3_V_COEFF_2A", 0, 11, RW, 0x7e7}, /* SC3_V_COEFF_2AB */
	{"SC3_V_COEFF_2D", 16, 11, RW, 0x7fd}, /* SC3_V_COEFF_2CD */
	{"SC3_V_COEFF_2C", 0, 11, RW, 0x2d}, /* SC3_V_COEFF_2CD */
	{"SC3_V_COEFF_3B", 16, 11, RW, 0x1d9}, /* SC3_V_COEFF_3AB */
	{"SC3_V_COEFF_3A", 0, 11, RW, 0x7e1}, /* SC3_V_COEFF_3AB */
	{"SC3_V_COEFF_3D", 16, 11, RW, 0x7fb}, /* SC3_V_COEFF_3CD */
	{"SC3_V_COEFF_3C", 0, 11, RW, 0x4b}, /* SC3_V_COEFF_3CD */
	{"SC3_V_COEFF_4B", 16, 11, RW, 0x1bb}, /* SC3_V_COEFF_4AB */
	{"SC3_V_COEFF_4A", 0, 11, RW, 0x7df}, /* SC3_V_COEFF_4AB */
	{"SC3_V_COEFF_4D", 16, 11, RW, 0x7f8}, /* SC3_V_COEFF_4CD */
	{"SC3_V_COEFF_4C", 0, 11, RW, 0x6e}, /* SC3_V_COEFF_4CD */
	{"SC3_V_COEFF_5B", 16, 11, RW, 0x198}, /* SC3_V_COEFF_5AB */
	{"SC3_V_COEFF_5A", 0, 11, RW, 0x7df}, /* SC3_V_COEFF_5AB */
	{"SC3_V_COEFF_5D", 16, 11, RW, 0x7f5}, /* SC3_V_COEFF_5CD */
	{"SC3_V_COEFF_5C", 0, 11, RW, 0x94}, /* SC3_V_COEFF_5CD */
	{"SC3_V_COEFF_6B", 16, 11, RW, 0x16f}, /* SC3_V_COEFF_6AB */
	{"SC3_V_COEFF_6A", 0, 11, RW, 0x7e1}, /* SC3_V_COEFF_6AB */
	{"SC3_V_COEFF_6D", 16, 11, RW, 0x7f2}, /* SC3_V_COEFF_6CD */
	{"SC3_V_COEFF_6C", 0, 11, RW, 0xbe}, /* SC3_V_COEFF_6CD */
	{"SC3_V_COEFF_7B", 16, 11, RW, 0x144}, /* SC3_V_COEFF_7AB */
	{"SC3_V_COEFF_7A", 0, 11, RW, 0x7e5}, /* SC3_V_COEFF_7AB */
	{"SC3_V_COEFF_7D", 16, 11, RW, 0x7ed}, /* SC3_V_COEFF_7CD */
	{"SC3_V_COEFF_7C", 0, 11, RW, 0xea}, /* SC3_V_COEFF_7CD */
	{"SC3_V_COEFF_8B", 16, 11, RW, 0x117}, /* SC3_V_COEFF_8AB */
	{"SC3_V_COEFF_8A", 0, 11, RW, 0x7e9}, /* SC3_V_COEFF_8AB */
	{"SC3_V_COEFF_8D", 16, 11, RW, 0x7e9}, /* SC3_V_COEFF_8CD */
	{"SC3_V_COEFF_8C", 0, 11, RW, 0x117}, /* SC3_V_COEFF_8CD */
	{"SC3_H_COEFF_0B", 16, 11, RW, 0x0}, /* SC3_H_COEFF_0AB */
	{"SC3_H_COEFF_0A", 0, 11, RW, 0x0}, /* SC3_H_COEFF_0AB */
	{"SC3_H_COEFF_0D", 16, 11, RW, 0x200}, /* SC3_H_COEFF_0CD */
	{"SC3_H_COEFF_0C", 0, 11, RW, 0x0}, /* SC3_H_COEFF_0CD */
	{"SC3_H_COEFF_0F", 16, 11, RW, 0x0}, /* SC3_H_COEFF_0EF */
	{"SC3_H_COEFF_0E", 0, 11, RW, 0x0}, /* SC3_H_COEFF_0EF */
	{"SC3_H_COEFF_0H", 16, 11, RW, 0x0}, /* SC3_H_COEFF_0GH */
	{"SC3_H_COEFF_0G", 0, 11, RW, 0x0}, /* SC3_H_COEFF_0GH */
	{"SC3_H_COEFF_1B", 16, 11, RW, 0x8}, /* SC3_H_COEFF_1AB */
	{"SC3_H_COEFF_1A", 0, 11, RW, 0x7fe}, /* SC3_H_COEFF_1AB */
	{"SC3_H_COEFF_1D", 16, 11, RW, 0x1fd}, /* SC3_H_COEFF_1CD */
	{"SC3_H_COEFF_1C", 0, 11, RW, 0x7e7}, /* SC3_H_COEFF_1CD */
	{"SC3_H_COEFF_1F", 16, 11, RW, 0x7f7}, /* SC3_H_COEFF_1EF */
	{"SC3_H_COEFF_1E", 0, 11, RW, 0x1e}, /* SC3_H_COEFF_1EF */
	{"SC3_H_COEFF_1H", 16, 11, RW, 0x7ff}, /* SC3_H_COEFF_1GH */
	{"SC3_H_COEFF_1G", 0, 11, RW, 0x2}, /* SC3_H_COEFF_1GH */
	{"SC3_H_COEFF_2B", 16, 11, RW, 0xe}, /* SC3_H_COEFF_2AB */
	{"SC3_H_COEFF_2A", 0, 11, RW, 0x7fc}, /* SC3_H_COEFF_2AB */
	{"SC3_H_COEFF_2D", 16, 11, RW, 0x1f3}, /* SC3_H_COEFF_2CD */
	{"SC3_H_COEFF_2C", 0, 11, RW, 0x7d2}, /* SC3_H_COEFF_2CD */
	{"SC3_H_COEFF_2F", 16, 11, RW, 0x7ed}, /* SC3_H_COEFF_2EF */
	{"SC3_H_COEFF_2E", 0, 11, RW, 0x40}, /* SC3_H_COEFF_2EF */
	{"SC3_H_COEFF_2H", 16, 11, RW, 0x7ff}, /* SC3_H_COEFF_2GH */
	{"SC3_H_COEFF_2G", 0, 11, RW, 0x5}, /* SC3_H_COEFF_2GH */
	{"SC3_H_COEFF_3B", 16, 11, RW, 0x14}, /* SC3_H_COEFF_3AB */
	{"SC3_H_COEFF_3A", 0, 11, RW, 0x7fb}, /* SC3_H_COEFF_3AB */
	{"SC3_H_COEFF_3D", 16, 11, RW, 0x1e2}, /* SC3_H_COEFF_3CD */
	{"SC3_H_COEFF_3C", 0, 11, RW, 0x7c2}, /* SC3_H_COEFF_3CD */
	{"SC3_H_COEFF_3F", 16, 11, RW, 0x7e2}, /* SC3_H_COEFF_3EF */
	{"SC3_H_COEFF_3E", 0, 11, RW, 0x65}, /* SC3_H_COEFF_3EF */
	{"SC3_H_COEFF_3H", 16, 11, RW, 0x7fe}, /* SC3_H_COEFF_3GH */
	{"SC3_H_COEFF_3G", 0, 11, RW, 0x8}, /* SC3_H_COEFF_3GH */
	{"SC3_H_COEFF_4B", 16, 11, RW, 0x17}, /* SC3_H_COEFF_4AB */
	{"SC3_H_COEFF_4A", 0, 11, RW, 0x7fa}, /* SC3_H_COEFF_4AB */
	{"SC3_H_COEFF_4D", 16, 11, RW, 0x1ca}, /* SC3_H_COEFF_4CD */
	{"SC3_H_COEFF_4C", 0, 11, RW, 0x7b7}, /* SC3_H_COEFF_4CD */
	{"SC3_H_COEFF_4F", 16, 11, RW, 0x7d7}, /* SC3_H_COEFF_4EF */
	{"SC3_H_COEFF_4E", 0, 11, RW, 0x8e}, /* SC3_H_COEFF_4EF */
	{"SC3_H_COEFF_4H", 16, 11, RW, 0x7fd}, /* SC3_H_COEFF_4GH */
	{"SC3_H_COEFF_4G", 0, 11, RW, 0xc}, /* SC3_H_COEFF_4GH */
	{"SC3_H_COEFF_5B", 16, 11, RW, 0x19}, /* SC3_H_COEFF_5AB */
	{"SC3_H_COEFF_5A", 0, 11, RW, 0x7fa}, /* SC3_H_COEFF_5AB */
	{"SC3_H_COEFF_5D", 16, 11, RW, 0x1ad}, /* SC3_H_COEFF_5CD */
	{"SC3_H_COEFF_5C", 0, 11, RW, 0x7b0}, /* SC3_H_COEFF_5CD */
	{"SC3_H_COEFF_5F", 16, 11, RW, 0x7cb}, /* SC3_H_COEFF_5EF */
	{"SC3_H_COEFF_5E", 0, 11, RW, 0xb9}, /* SC3_H_COEFF_5EF */
	{"SC3_H_COEFF_5H", 16, 11, RW, 0x7fd}, /* SC3_H_COEFF_5GH */
	{"SC3_H_COEFF_5G", 0, 11, RW, 0xf}, /* SC3_H_COEFF_5GH */
	{"SC3_H_COEFF_6B", 16, 11, RW, 0x1a}, /* SC3_H_COEFF_6AB */
	{"SC3_H_COEFF_6A", 0, 11, RW, 0x7fa}, /* SC3_H_COEFF_6AB */
	{"SC3_H_COEFF_6D", 16, 11, RW, 0x18b}, /* SC3_H_COEFF_6CD */
	{"SC3_H_COEFF_6C", 0, 11, RW, 0x7ad}, /* SC3_H_COEFF_6CD */
	{"SC3_H_COEFF_6F", 16, 11, RW, 0x7c1}, /* SC3_H_COEFF_6EF */
	{"SC3_H_COEFF_6E", 0, 11, RW, 0xe4}, /* SC3_H_COEFF_6EF */
	{"SC3_H_COEFF_6H", 16, 11, RW, 0x7fc}, /* SC3_H_COEFF_6GH */
	{"SC3_H_COEFF_6G", 0, 11, RW, 0x13}, /* SC3_H_COEFF_6GH */
	{"SC3_H_COEFF_7B", 16, 11, RW, 0x19}, /* SC3_H_COEFF_7AB */
	{"SC3_H_COEFF_7A", 0, 11, RW, 0x7fa}, /* SC3_H_COEFF_7AB */
	{"SC3_H_COEFF_7D", 16, 11, RW, 0x165}, /* SC3_H_COEFF_7CD */
	{"SC3_H_COEFF_7C", 0, 11, RW, 0x7ae}, /* SC3_H_COEFF_7CD */
	{"SC3_H_COEFF_7F", 16, 11, RW, 0x7b9}, /* SC3_H_COEFF_7EF */
	{"SC3_H_COEFF_7E", 0, 11, RW, 0x111}, /* SC3_H_COEFF_7EF */
	{"SC3_H_COEFF_7H", 16, 11, RW, 0x7fb}, /* SC3_H_COEFF_7GH */
	{"SC3_H_COEFF_7G", 0, 11, RW, 0x15}, /* SC3_H_COEFF_7GH */
	{"SC3_H_COEFF_8B", 16, 11, RW, 0x17}, /* SC3_H_COEFF_8AB */
	{"SC3_H_COEFF_8A", 0, 11, RW, 0x7fb}, /* SC3_H_COEFF_8AB */
	{"SC3_H_COEFF_8D", 16, 11, RW, 0x13c}, /* SC3_H_COEFF_8CD */
	{"SC3_H_COEFF_8C", 0, 11, RW, 0x7b2}, /* SC3_H_COEFF_8CD */
	{"SC3_H_COEFF_8F", 16, 11, RW, 0x7b2}, /* SC3_H_COEFF_8EF */
	{"SC3_H_COEFF_8E", 0, 11, RW, 0x13c}, /* SC3_H_COEFF_8EF */
	{"SC3_H_COEFF_8H", 16, 11, RW, 0x7fb}, /* SC3_H_COEFF_8GH */
	{"SC3_H_COEFF_8G", 0, 11, RW, 0x17}, /* SC3_H_COEFF_8GH */
	{"SC4_CLK_GATE_DISABLE", 3, 1, RW, 0x0}, /* SC4_CTRL */
	{"SC4_INPUT_SEL", 2, 1, RW, 0x0}, /* SC4_CTRL */
	{"SC4_BYPASS", 1, 1, RW, 0x0}, /* SC4_CTRL */
	{"SC4_ENABLE", 0, 1, RW, 0x0}, /* SC4_CTRL */
	{"SC4_SRC_HPOS", 16, 14, RW, 0x0}, /* SC4_SRC_POS */
	{"SC4_SRC_VPOS", 0, 14, RW, 0x0}, /* SC4_SRC_POS */
	{"SC4_SRC_HSIZE", 16, 14, RW, 0x0}, /* SC4_SRC_SIZE */
	{"SC4_SRC_VSIZE", 0, 14, RW, 0x0}, /* SC4_SRC_SIZE */
	{"SC4_DST_HSIZE", 16, 14, RW, 0x0}, /* SC4_DST_SIZE */
	{"SC4_DST_VSIZE", 0, 14, RW, 0x0}, /* SC4_DST_SIZE */
	{"SC4_H_RATIO", 0, 28, RW, 0x100000}, /* SC4_H_RATIO */
	{"SC4_V_RATIO", 0, 28, RW, 0x100000}, /* SC4_V_RATIO */
	{"SC4_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* SC4_H_INIT_PHASE_OFFSET */
	{"SC4_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* SC4_V_INIT_PHASE_OFFSET */
	{"SC4_ROUND_MODE", 0, 1, RW, 0x1}, /* SC4_ROUND_MODE */
	{"SC4_V_COEFF_0B", 16, 11, RW, 0x200}, /* SC4_V_COEFF_0AB */
	{"SC4_V_COEFF_0A", 0, 11, RW, 0x0}, /* SC4_V_COEFF_0AB */
	{"SC4_V_COEFF_0D", 16, 11, RW, 0x0}, /* SC4_V_COEFF_0CD */
	{"SC4_V_COEFF_0C", 0, 11, RW, 0x0}, /* SC4_V_COEFF_0CD */
	{"SC4_V_COEFF_1B", 16, 11, RW, 0x1fc}, /* SC4_V_COEFF_1AB */
	{"SC4_V_COEFF_1A", 0, 11, RW, 0x7f1}, /* SC4_V_COEFF_1AB */
	{"SC4_V_COEFF_1D", 16, 11, RW, 0x7ff}, /* SC4_V_COEFF_1CD */
	{"SC4_V_COEFF_1C", 0, 11, RW, 0x14}, /* SC4_V_COEFF_1CD */
	{"SC4_V_COEFF_2B", 16, 11, RW, 0x1ef}, /* SC4_V_COEFF_2AB */
	{"SC4_V_COEFF_2A", 0, 11, RW, 0x7e7}, /* SC4_V_COEFF_2AB */
	{"SC4_V_COEFF_2D", 16, 11, RW, 0x7fd}, /* SC4_V_COEFF_2CD */
	{"SC4_V_COEFF_2C", 0, 11, RW, 0x2d}, /* SC4_V_COEFF_2CD */
	{"SC4_V_COEFF_3B", 16, 11, RW, 0x1d9}, /* SC4_V_COEFF_3AB */
	{"SC4_V_COEFF_3A", 0, 11, RW, 0x7e1}, /* SC4_V_COEFF_3AB */
	{"SC4_V_COEFF_3D", 16, 11, RW, 0x7fb}, /* SC4_V_COEFF_3CD */
	{"SC4_V_COEFF_3C", 0, 11, RW, 0x4b}, /* SC4_V_COEFF_3CD */
	{"SC4_V_COEFF_4B", 16, 11, RW, 0x1bb}, /* SC4_V_COEFF_4AB */
	{"SC4_V_COEFF_4A", 0, 11, RW, 0x7df}, /* SC4_V_COEFF_4AB */
	{"SC4_V_COEFF_4D", 16, 11, RW, 0x7f8}, /* SC4_V_COEFF_4CD */
	{"SC4_V_COEFF_4C", 0, 11, RW, 0x6e}, /* SC4_V_COEFF_4CD */
	{"SC4_V_COEFF_5B", 16, 11, RW, 0x198}, /* SC4_V_COEFF_5AB */
	{"SC4_V_COEFF_5A", 0, 11, RW, 0x7df}, /* SC4_V_COEFF_5AB */
	{"SC4_V_COEFF_5D", 16, 11, RW, 0x7f5}, /* SC4_V_COEFF_5CD */
	{"SC4_V_COEFF_5C", 0, 11, RW, 0x94}, /* SC4_V_COEFF_5CD */
	{"SC4_V_COEFF_6B", 16, 11, RW, 0x16f}, /* SC4_V_COEFF_6AB */
	{"SC4_V_COEFF_6A", 0, 11, RW, 0x7e1}, /* SC4_V_COEFF_6AB */
	{"SC4_V_COEFF_6D", 16, 11, RW, 0x7f2}, /* SC4_V_COEFF_6CD */
	{"SC4_V_COEFF_6C", 0, 11, RW, 0xbe}, /* SC4_V_COEFF_6CD */
	{"SC4_V_COEFF_7B", 16, 11, RW, 0x144}, /* SC4_V_COEFF_7AB */
	{"SC4_V_COEFF_7A", 0, 11, RW, 0x7e5}, /* SC4_V_COEFF_7AB */
	{"SC4_V_COEFF_7D", 16, 11, RW, 0x7ed}, /* SC4_V_COEFF_7CD */
	{"SC4_V_COEFF_7C", 0, 11, RW, 0xea}, /* SC4_V_COEFF_7CD */
	{"SC4_V_COEFF_8B", 16, 11, RW, 0x117}, /* SC4_V_COEFF_8AB */
	{"SC4_V_COEFF_8A", 0, 11, RW, 0x7e9}, /* SC4_V_COEFF_8AB */
	{"SC4_V_COEFF_8D", 16, 11, RW, 0x7e9}, /* SC4_V_COEFF_8CD */
	{"SC4_V_COEFF_8C", 0, 11, RW, 0x117}, /* SC4_V_COEFF_8CD */
	{"SC4_H_COEFF_0B", 16, 11, RW, 0x0}, /* SC4_H_COEFF_0AB */
	{"SC4_H_COEFF_0A", 0, 11, RW, 0x0}, /* SC4_H_COEFF_0AB */
	{"SC4_H_COEFF_0D", 16, 11, RW, 0x200}, /* SC4_H_COEFF_0CD */
	{"SC4_H_COEFF_0C", 0, 11, RW, 0x0}, /* SC4_H_COEFF_0CD */
	{"SC4_H_COEFF_0F", 16, 11, RW, 0x0}, /* SC4_H_COEFF_0EF */
	{"SC4_H_COEFF_0E", 0, 11, RW, 0x0}, /* SC4_H_COEFF_0EF */
	{"SC4_H_COEFF_0H", 16, 11, RW, 0x0}, /* SC4_H_COEFF_0GH */
	{"SC4_H_COEFF_0G", 0, 11, RW, 0x0}, /* SC4_H_COEFF_0GH */
	{"SC4_H_COEFF_1B", 16, 11, RW, 0x8}, /* SC4_H_COEFF_1AB */
	{"SC4_H_COEFF_1A", 0, 11, RW, 0x7fe}, /* SC4_H_COEFF_1AB */
	{"SC4_H_COEFF_1D", 16, 11, RW, 0x1fd}, /* SC4_H_COEFF_1CD */
	{"SC4_H_COEFF_1C", 0, 11, RW, 0x7e7}, /* SC4_H_COEFF_1CD */
	{"SC4_H_COEFF_1F", 16, 11, RW, 0x7f7}, /* SC4_H_COEFF_1EF */
	{"SC4_H_COEFF_1E", 0, 11, RW, 0x1e}, /* SC4_H_COEFF_1EF */
	{"SC4_H_COEFF_1H", 16, 11, RW, 0x7ff}, /* SC4_H_COEFF_1GH */
	{"SC4_H_COEFF_1G", 0, 11, RW, 0x2}, /* SC4_H_COEFF_1GH */
	{"SC4_H_COEFF_2B", 16, 11, RW, 0xe}, /* SC4_H_COEFF_2AB */
	{"SC4_H_COEFF_2A", 0, 11, RW, 0x7fc}, /* SC4_H_COEFF_2AB */
	{"SC4_H_COEFF_2D", 16, 11, RW, 0x1f3}, /* SC4_H_COEFF_2CD */
	{"SC4_H_COEFF_2C", 0, 11, RW, 0x7d2}, /* SC4_H_COEFF_2CD */
	{"SC4_H_COEFF_2F", 16, 11, RW, 0x7ed}, /* SC4_H_COEFF_2EF */
	{"SC4_H_COEFF_2E", 0, 11, RW, 0x40}, /* SC4_H_COEFF_2EF */
	{"SC4_H_COEFF_2H", 16, 11, RW, 0x7ff}, /* SC4_H_COEFF_2GH */
	{"SC4_H_COEFF_2G", 0, 11, RW, 0x5}, /* SC4_H_COEFF_2GH */
	{"SC4_H_COEFF_3B", 16, 11, RW, 0x14}, /* SC4_H_COEFF_3AB */
	{"SC4_H_COEFF_3A", 0, 11, RW, 0x7fb}, /* SC4_H_COEFF_3AB */
	{"SC4_H_COEFF_3D", 16, 11, RW, 0x1e2}, /* SC4_H_COEFF_3CD */
	{"SC4_H_COEFF_3C", 0, 11, RW, 0x7c2}, /* SC4_H_COEFF_3CD */
	{"SC4_H_COEFF_3F", 16, 11, RW, 0x7e2}, /* SC4_H_COEFF_3EF */
	{"SC4_H_COEFF_3E", 0, 11, RW, 0x65}, /* SC4_H_COEFF_3EF */
	{"SC4_H_COEFF_3H", 16, 11, RW, 0x7fe}, /* SC4_H_COEFF_3GH */
	{"SC4_H_COEFF_3G", 0, 11, RW, 0x8}, /* SC4_H_COEFF_3GH */
	{"SC4_H_COEFF_4B", 16, 11, RW, 0x17}, /* SC4_H_COEFF_4AB */
	{"SC4_H_COEFF_4A", 0, 11, RW, 0x7fa}, /* SC4_H_COEFF_4AB */
	{"SC4_H_COEFF_4D", 16, 11, RW, 0x1ca}, /* SC4_H_COEFF_4CD */
	{"SC4_H_COEFF_4C", 0, 11, RW, 0x7b7}, /* SC4_H_COEFF_4CD */
	{"SC4_H_COEFF_4F", 16, 11, RW, 0x7d7}, /* SC4_H_COEFF_4EF */
	{"SC4_H_COEFF_4E", 0, 11, RW, 0x8e}, /* SC4_H_COEFF_4EF */
	{"SC4_H_COEFF_4H", 16, 11, RW, 0x7fd}, /* SC4_H_COEFF_4GH */
	{"SC4_H_COEFF_4G", 0, 11, RW, 0xc}, /* SC4_H_COEFF_4GH */
	{"SC4_H_COEFF_5B", 16, 11, RW, 0x19}, /* SC4_H_COEFF_5AB */
	{"SC4_H_COEFF_5A", 0, 11, RW, 0x7fa}, /* SC4_H_COEFF_5AB */
	{"SC4_H_COEFF_5D", 16, 11, RW, 0x1ad}, /* SC4_H_COEFF_5CD */
	{"SC4_H_COEFF_5C", 0, 11, RW, 0x7b0}, /* SC4_H_COEFF_5CD */
	{"SC4_H_COEFF_5F", 16, 11, RW, 0x7cb}, /* SC4_H_COEFF_5EF */
	{"SC4_H_COEFF_5E", 0, 11, RW, 0xb9}, /* SC4_H_COEFF_5EF */
	{"SC4_H_COEFF_5H", 16, 11, RW, 0x7fd}, /* SC4_H_COEFF_5GH */
	{"SC4_H_COEFF_5G", 0, 11, RW, 0xf}, /* SC4_H_COEFF_5GH */
	{"SC4_H_COEFF_6B", 16, 11, RW, 0x1a}, /* SC4_H_COEFF_6AB */
	{"SC4_H_COEFF_6A", 0, 11, RW, 0x7fa}, /* SC4_H_COEFF_6AB */
	{"SC4_H_COEFF_6D", 16, 11, RW, 0x18b}, /* SC4_H_COEFF_6CD */
	{"SC4_H_COEFF_6C", 0, 11, RW, 0x7ad}, /* SC4_H_COEFF_6CD */
	{"SC4_H_COEFF_6F", 16, 11, RW, 0x7c1}, /* SC4_H_COEFF_6EF */
	{"SC4_H_COEFF_6E", 0, 11, RW, 0xe4}, /* SC4_H_COEFF_6EF */
	{"SC4_H_COEFF_6H", 16, 11, RW, 0x7fc}, /* SC4_H_COEFF_6GH */
	{"SC4_H_COEFF_6G", 0, 11, RW, 0x13}, /* SC4_H_COEFF_6GH */
	{"SC4_H_COEFF_7B", 16, 11, RW, 0x19}, /* SC4_H_COEFF_7AB */
	{"SC4_H_COEFF_7A", 0, 11, RW, 0x7fa}, /* SC4_H_COEFF_7AB */
	{"SC4_H_COEFF_7D", 16, 11, RW, 0x165}, /* SC4_H_COEFF_7CD */
	{"SC4_H_COEFF_7C", 0, 11, RW, 0x7ae}, /* SC4_H_COEFF_7CD */
	{"SC4_H_COEFF_7F", 16, 11, RW, 0x7b9}, /* SC4_H_COEFF_7EF */
	{"SC4_H_COEFF_7E", 0, 11, RW, 0x111}, /* SC4_H_COEFF_7EF */
	{"SC4_H_COEFF_7H", 16, 11, RW, 0x7fb}, /* SC4_H_COEFF_7GH */
	{"SC4_H_COEFF_7G", 0, 11, RW, 0x15}, /* SC4_H_COEFF_7GH */
	{"SC4_H_COEFF_8B", 16, 11, RW, 0x17}, /* SC4_H_COEFF_8AB */
	{"SC4_H_COEFF_8A", 0, 11, RW, 0x7fb}, /* SC4_H_COEFF_8AB */
	{"SC4_H_COEFF_8D", 16, 11, RW, 0x13c}, /* SC4_H_COEFF_8CD */
	{"SC4_H_COEFF_8C", 0, 11, RW, 0x7b2}, /* SC4_H_COEFF_8CD */
	{"SC4_H_COEFF_8F", 16, 11, RW, 0x7b2}, /* SC4_H_COEFF_8EF */
	{"SC4_H_COEFF_8E", 0, 11, RW, 0x13c}, /* SC4_H_COEFF_8EF */
	{"SC4_H_COEFF_8H", 16, 11, RW, 0x7fb}, /* SC4_H_COEFF_8GH */
	{"SC4_H_COEFF_8G", 0, 11, RW, 0x17}, /* SC4_H_COEFF_8GH */
	{"PC0_LB_CTRL_CLK_GATE_DISABLE", 4, 1, RW, 0x0}, /* PC0_CTRL */
	{"PC0_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0}, /* PC0_CTRL */
	{"PC0_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0}, /* PC0_CTRL */
	{"PC0_CLK_GATE_DISABLE", 1, 1, RW, 0x0}, /* PC0_CTRL */
	{"PC0_ENABLE", 0, 1, RW, 0x0}, /* PC0_CTRL */
	{"PC0_IMG_HSIZE", 16, 14, RW, 0x0}, /* PC0_IMG_SIZE */
	{"PC0_IMG_VSIZE", 0, 14, RW, 0x0}, /* PC0_IMG_SIZE */
	{"PC0_DST_HSIZE", 16, 14, RW, 0x0}, /* PC0_DST_SIZE */
	{"PC0_DST_VSIZE", 0, 14, RW, 0x0}, /* PC0_DST_SIZE */
	{"PC0_H_RATIO", 0, 24, RW, 0x100000}, /* PC0_H_RATIO */
	{"PC0_V_RATIO", 0, 24, RW, 0x100000}, /* PC0_V_RATIO */
	{"PC0_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* PC0_H_INIT_PHASE_OFFSET */
	{"PC0_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* PC0_V_INIT_PHASE_OFFSET */
	{"PC0_ROUND_MODE", 0, 1, RW, 0x1}, /* PC0_ROUND_MODE */
	{"PC0_H_COEFF_SEL", 16, 3, RW, 0x0}, /* PC0_COEFF_CTRL */
	{"PC0_V_COEFF_SEL", 0, 3, RW, 0x0}, /* PC0_COEFF_CTRL */
	{"PC0_CONV420_ENABLE", 0, 1, RW, 0x0}, /* PC0_CONV420_CTRL */
	{"PC0_CONV420_WEIGHT", 0, 5, RW, 0x10}, /* PC0_CONV420_WEIGHT */
	{"PC0_BCHS_ENABLE", 0, 1, RW, 0x0}, /* PC0_BCHS_CTRL */
	{"PC0_BCHS_Y_OFFSET", 16, 10, RW, 0x0}, /* PC0_BCHS_BC */
	{"PC0_BCHS_Y_GAIN", 0, 14, RW, 0x400}, /* PC0_BCHS_BC */
	{"PC0_BCHS_C_GAIN_01", 16, 15, RW, 0x0}, /* PC0_BCHS_HS1 */
	{"PC0_BCHS_C_GAIN_00", 0, 15, RW, 0x400}, /* PC0_BCHS_HS1 */
	{"PC0_BCHS_C_GAIN_11", 16, 15, RW, 0x400}, /* PC0_BCHS_HS2 */
	{"PC0_BCHS_C_GAIN_10", 0, 15, RW, 0x0}, /* PC0_BCHS_HS2 */
	{"PC0_BCHS_Y_CLAMP_MAX", 16, 10, RW, 0x3ff}, /* PC0_BCHS_CLAMP_Y */
	{"PC0_BCHS_Y_CLAMP_MIN", 0, 10, RW, 0x0}, /* PC0_BCHS_CLAMP_Y */
	{"PC0_BCHS_C_CLAMP_MAX", 16, 10, RW, 0x3ff}, /* PC0_BCHS_CLAMP_C */
	{"PC0_BCHS_C_CLAMP_MIN", 0, 10, RW, 0x0}, /* PC0_BCHS_CLAMP_C */
	{"PC0_DMA_OUT_ENABLE", 0, 1, RW, 0x0}, /* PC0_DMA_OUT_CTRL */
	{"PC1_LB_CTRL_CLK_GATE_DISABLE", 4, 1, RW, 0x0}, /* PC1_CTRL */
	{"PC1_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0}, /* PC1_CTRL */
	{"PC1_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0}, /* PC1_CTRL */
	{"PC1_CLK_GATE_DISABLE", 1, 1, RW, 0x0}, /* PC1_CTRL */
	{"PC1_ENABLE", 0, 1, RW, 0x0}, /* PC1_CTRL */
	{"PC1_IMG_HSIZE", 16, 14, RW, 0x0}, /* PC1_IMG_SIZE */
	{"PC1_IMG_VSIZE", 0, 14, RW, 0x0}, /* PC1_IMG_SIZE */
	{"PC1_DST_HSIZE", 16, 14, RW, 0x0}, /* PC1_DST_SIZE */
	{"PC1_DST_VSIZE", 0, 14, RW, 0x0}, /* PC1_DST_SIZE */
	{"PC1_H_RATIO", 0, 24, RW, 0x100000}, /* PC1_H_RATIO */
	{"PC1_V_RATIO", 0, 24, RW, 0x100000}, /* PC1_V_RATIO */
	{"PC1_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* PC1_H_INIT_PHASE_OFFSET */
	{"PC1_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* PC1_V_INIT_PHASE_OFFSET */
	{"PC1_ROUND_MODE", 0, 1, RW, 0x1}, /* PC1_ROUND_MODE */
	{"PC1_H_COEFF_SEL", 16, 3, RW, 0x0}, /* PC1_COEFF_CTRL */
	{"PC1_V_COEFF_SEL", 0, 3, RW, 0x0}, /* PC1_COEFF_CTRL */
	{"PC1_CONV420_ENABLE", 0, 1, RW, 0x0}, /* PC1_CONV420_CTRL */
	{"PC1_CONV420_WEIGHT", 0, 5, RW, 0x10}, /* PC1_CONV420_WEIGHT */
	{"PC1_BCHS_ENABLE", 0, 1, RW, 0x0}, /* PC1_BCHS_CTRL */
	{"PC1_BCHS_Y_OFFSET", 16, 10, RW, 0x0}, /* PC1_BCHS_BC */
	{"PC1_BCHS_Y_GAIN", 0, 14, RW, 0x400}, /* PC1_BCHS_BC */
	{"PC1_BCHS_C_GAIN_01", 16, 15, RW, 0x0}, /* PC1_BCHS_HS1 */
	{"PC1_BCHS_C_GAIN_00", 0, 15, RW, 0x400}, /* PC1_BCHS_HS1 */
	{"PC1_BCHS_C_GAIN_11", 16, 15, RW, 0x400}, /* PC1_BCHS_HS2 */
	{"PC1_BCHS_C_GAIN_10", 0, 15, RW, 0x0}, /* PC1_BCHS_HS2 */
	{"PC1_BCHS_Y_CLAMP_MAX", 16, 10, RW, 0x3ff}, /* PC1_BCHS_CLAMP_Y */
	{"PC1_BCHS_Y_CLAMP_MIN", 0, 10, RW, 0x0}, /* PC1_BCHS_CLAMP_Y */
	{"PC1_BCHS_C_CLAMP_MAX", 16, 10, RW, 0x3ff}, /* PC1_BCHS_CLAMP_C */
	{"PC1_BCHS_C_CLAMP_MIN", 0, 10, RW, 0x0}, /* PC1_BCHS_CLAMP_C */
	{"PC1_DMA_OUT_ENABLE", 0, 1, RW, 0x0}, /* PC1_DMA_OUT_CTRL */
	{"PC2_LB_CTRL_CLK_GATE_DISABLE", 4, 1, RW, 0x0}, /* PC2_CTRL */
	{"PC2_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0}, /* PC2_CTRL */
	{"PC2_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0}, /* PC2_CTRL */
	{"PC2_CLK_GATE_DISABLE", 1, 1, RW, 0x0}, /* PC2_CTRL */
	{"PC2_ENABLE", 0, 1, RW, 0x0}, /* PC2_CTRL */
	{"PC2_IMG_HSIZE", 16, 14, RW, 0x0}, /* PC2_IMG_SIZE */
	{"PC2_IMG_VSIZE", 0, 14, RW, 0x0}, /* PC2_IMG_SIZE */
	{"PC2_DST_HSIZE", 16, 14, RW, 0x0}, /* PC2_DST_SIZE */
	{"PC2_DST_VSIZE", 0, 14, RW, 0x0}, /* PC2_DST_SIZE */
	{"PC2_H_RATIO", 0, 24, RW, 0x100000}, /* PC2_H_RATIO */
	{"PC2_V_RATIO", 0, 24, RW, 0x100000}, /* PC2_V_RATIO */
	{"PC2_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* PC2_H_INIT_PHASE_OFFSET */
	{"PC2_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* PC2_V_INIT_PHASE_OFFSET */
	{"PC2_ROUND_MODE", 0, 1, RW, 0x1}, /* PC2_ROUND_MODE */
	{"PC2_H_COEFF_SEL", 16, 3, RW, 0x0}, /* PC2_COEFF_CTRL */
	{"PC2_V_COEFF_SEL", 0, 3, RW, 0x0}, /* PC2_COEFF_CTRL */
	{"PC2_CONV420_ENABLE", 0, 1, RW, 0x0}, /* PC2_CONV420_CTRL */
	{"PC2_CONV420_WEIGHT", 0, 5, RW, 0x10}, /* PC2_CONV420_WEIGHT */
	{"PC2_BCHS_ENABLE", 0, 1, RW, 0x0}, /* PC2_BCHS_CTRL */
	{"PC2_BCHS_Y_OFFSET", 16, 10, RW, 0x0}, /* PC2_BCHS_BC */
	{"PC2_BCHS_Y_GAIN", 0, 14, RW, 0x400}, /* PC2_BCHS_BC */
	{"PC2_BCHS_C_GAIN_01", 16, 15, RW, 0x0}, /* PC2_BCHS_HS1 */
	{"PC2_BCHS_C_GAIN_00", 0, 15, RW, 0x400}, /* PC2_BCHS_HS1 */
	{"PC2_BCHS_C_GAIN_11", 16, 15, RW, 0x400}, /* PC2_BCHS_HS2 */
	{"PC2_BCHS_C_GAIN_10", 0, 15, RW, 0x0}, /* PC2_BCHS_HS2 */
	{"PC2_BCHS_Y_CLAMP_MAX", 16, 10, RW, 0x3ff}, /* PC2_BCHS_CLAMP_Y */
	{"PC2_BCHS_Y_CLAMP_MIN", 0, 10, RW, 0x0}, /* PC2_BCHS_CLAMP_Y */
	{"PC2_BCHS_C_CLAMP_MAX", 16, 10, RW, 0x3ff}, /* PC2_BCHS_CLAMP_C */
	{"PC2_BCHS_C_CLAMP_MIN", 0, 10, RW, 0x0}, /* PC2_BCHS_CLAMP_C */
	{"PC2_DMA_OUT_ENABLE", 0, 1, RW, 0x0}, /* PC2_DMA_OUT_CTRL */
	{"PC3_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0}, /* PC3_CTRL */
	{"PC3_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0}, /* PC3_CTRL */
	{"PC3_CONV420_ENABLE", 0, 1, RW, 0x0}, /* PC3_CONV420_CTRL */
	{"PC3_CONV420_WEIGHT", 0, 5, RW, 0x10}, /* PC3_CONV420_WEIGHT */
	{"PC3_BCHS_ENABLE", 0, 1, RW, 0x0}, /* PC3_BCHS_CTRL */
	{"PC3_BCHS_Y_OFFSET", 16, 10, RW, 0x0}, /* PC3_BCHS_BC */
	{"PC3_BCHS_Y_GAIN", 0, 14, RW, 0x400}, /* PC3_BCHS_BC */
	{"PC3_BCHS_C_GAIN_01", 16, 15, RW, 0x0}, /* PC3_BCHS_HS1 */
	{"PC3_BCHS_C_GAIN_00", 0, 15, RW, 0x400}, /* PC3_BCHS_HS1 */
	{"PC3_BCHS_C_GAIN_11", 16, 15, RW, 0x400}, /* PC3_BCHS_HS2 */
	{"PC3_BCHS_C_GAIN_10", 0, 15, RW, 0x0}, /* PC3_BCHS_HS2 */
	{"PC3_BCHS_Y_CLAMP_MAX", 16, 10, RW, 0x3ff}, /* PC3_BCHS_CLAMP_Y */
	{"PC3_BCHS_Y_CLAMP_MIN", 0, 10, RW, 0x0}, /* PC3_BCHS_CLAMP_Y */
	{"PC3_BCHS_C_CLAMP_MAX", 16, 10, RW, 0x3ff}, /* PC3_BCHS_CLAMP_C */
	{"PC3_BCHS_C_CLAMP_MIN", 0, 10, RW, 0x0}, /* PC3_BCHS_CLAMP_C */
	{"PC3_DMA_OUT_ENABLE", 0, 1, RW, 0x0}, /* PC3_DMA_OUT_CTRL */
	{"PC4_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0}, /* PC4_CTRL */
	{"PC4_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0}, /* PC4_CTRL */
	{"PC4_CONV420_ENABLE", 0, 1, RW, 0x0}, /* PC4_CONV420_CTRL */
	{"PC4_CONV420_WEIGHT", 0, 5, RW, 0x10}, /* PC4_CONV420_WEIGHT */
	{"PC4_BCHS_ENABLE", 0, 1, RW, 0x0}, /* PC4_BCHS_CTRL */
	{"PC4_BCHS_Y_OFFSET", 16, 10, RW, 0x0}, /* PC4_BCHS_BC */
	{"PC4_BCHS_Y_GAIN", 0, 14, RW, 0x400}, /* PC4_BCHS_BC */
	{"PC4_BCHS_C_GAIN_01", 16, 15, RW, 0x0}, /* PC4_BCHS_HS1 */
	{"PC4_BCHS_C_GAIN_00", 0, 15, RW, 0x400}, /* PC4_BCHS_HS1 */
	{"PC4_BCHS_C_GAIN_11", 16, 15, RW, 0x400}, /* PC4_BCHS_HS2 */
	{"PC4_BCHS_C_GAIN_10", 0, 15, RW, 0x0}, /* PC4_BCHS_HS2 */
	{"PC4_BCHS_Y_CLAMP_MAX", 16, 10, RW, 0x3ff}, /* PC4_BCHS_CLAMP_Y */
	{"PC4_BCHS_Y_CLAMP_MIN", 0, 10, RW, 0x0}, /* PC4_BCHS_CLAMP_Y */
	{"PC4_BCHS_C_CLAMP_MAX", 16, 10, RW, 0x3ff}, /* PC4_BCHS_CLAMP_C */
	{"PC4_BCHS_C_CLAMP_MIN", 0, 10, RW, 0x0}, /* PC4_BCHS_CLAMP_C */
	{"PC4_DMA_OUT_ENABLE", 0, 1, RW, 0x0}, /* PC4_DMA_OUT_CTRL */
	{"DS_CLK_GATE_DISABLE", 4, 1, RW, 0x0}, /* DS_CTRL */
	{"DS_CHAIN_SEL", 1, 3, RW, 0x0}, /* DS_CTRL */
	{"DS_ENABLE", 0, 1, RW, 0x0}, /* DS_CTRL */
	{"DS_IMG_HSIZE", 16, 14, RW, 0x0}, /* DS_IMG_SIZE */
	{"DS_IMG_VSIZE", 0, 14, RW, 0x0}, /* DS_IMG_SIZE */
	{"DS_CROP_POS_H", 16, 14, RW, 0x0}, /* DS_CROP_POS */
	{"DS_CROP_POS_V", 0, 14, RW, 0x0}, /* DS_CROP_POS */
	{"DS_SRC_HSIZE", 16, 14, RW, 0x0}, /* DS_SRC_SIZE */
	{"DS_SRC_VSIZE", 0, 14, RW, 0x0}, /* DS_SRC_SIZE */
	{"DS_DST_HSIZE", 16, 14, RW, 0x0}, /* DS_DST_SIZE */
	{"DS_DST_VSIZE", 0, 14, RW, 0x0}, /* DS_DST_SIZE */
	{"DS_H_RATIO", 0, 24, RW, 0x100000}, /* DS_H_RATIO */
	{"DS_V_RATIO", 0, 24, RW, 0x100000}, /* DS_V_RATIO */
	{"DS_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* DS_H_INIT_PHASE_OFFSET */
	{"DS_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* DS_V_INIT_PHASE_OFFSET */
	{"DS_GAMMA_EN", 0, 1, RW, 0x0}, /* DS_GAMMA_EN */
	{"DS_GAMMA_TBL_1", 16, 10, RW, 0x10}, /* DS_GAMMA_TBL_01 */
	{"DS_GAMMA_TBL_0", 0, 10, RW, 0x0}, /* DS_GAMMA_TBL_01 */
	{"DS_GAMMA_TBL_3", 16, 10, RW, 0x30}, /* DS_GAMMA_TBL_23 */
	{"DS_GAMMA_TBL_2", 0, 10, RW, 0x20}, /* DS_GAMMA_TBL_23 */
	{"DS_GAMMA_TBL_5", 16, 10, RW, 0x70}, /* DS_GAMMA_TBL_45 */
	{"DS_GAMMA_TBL_4", 0, 10, RW, 0x3c}, /* DS_GAMMA_TBL_45 */
	{"DS_GAMMA_TBL_7", 16, 10, RW, 0xc0}, /* DS_GAMMA_TBL_67 */
	{"DS_GAMMA_TBL_6", 0, 10, RW, 0x98}, /* DS_GAMMA_TBL_67 */
	{"DS_GAMMA_TBL_9", 16, 10, RW, 0x13c}, /* DS_GAMMA_TBL_89 */
	{"DS_GAMMA_TBL_8", 0, 10, RW, 0x104}, /* DS_GAMMA_TBL_89 */
	{"DS_GAMMA_TBL_B", 16, 10, RW, 0x200}, /* DS_GAMMA_TBL_AB */
	{"DS_GAMMA_TBL_A", 0, 10, RW, 0x1a4}, /* DS_GAMMA_TBL_AB */
	{"DS_GAMMA_TBL_D", 16, 10, RW, 0x2c4}, /* DS_GAMMA_TBL_CD */
	{"DS_GAMMA_TBL_C", 0, 10, RW, 0x260}, /* DS_GAMMA_TBL_CD */
	{"DS_GAMMA_TBL_F", 16, 11, RW, 0x400}, /* DS_GAMMA_TBL_EF */
	{"DS_GAMMA_TBL_E", 0, 10, RW, 0x340}, /* DS_GAMMA_TBL_EF */
	{"DS_DMA_OUT_ENABLE", 0, 1, RW, 0x0}, /* DS_DMA_OUT_CTRL */
	{"YSUM_CLK_GATE_DISABLE", 4, 1, RW, 0x0}, /* YSUM_CTRL */
	{"YSUM_CHAIN_SEL", 1, 3, RW, 0x0}, /* YSUM_CTRL */
	{"YSUM_ENABLE", 0, 1, RW, 0x0}, /* YSUM_CTRL */
	{"YSUM_IMG_SIZE_H", 16, 14, RW, 0x0}, /* YSUM_IMG_SIZE */
	{"YSUM_IMG_SIZE_V", 0, 14, RW, 0x0}, /* YSUM_IMG_SIZE */
	{"YSUM_CROP_POS_H", 16, 14, RW, 0x0}, /* YSUM_CROP_POS */
	{"YSUM_CROP_POS_V", 0, 14, RW, 0x0}, /* YSUM_CROP_POS */
	{"YSUM_LUMA_SUM_LSB", 0, 32, RWI, 0x0}, /* YSUM_LUMA_SUM_LSB */
	{"YSUM_LUMA_SUM_MSB", 0, 32, RWI, 0x0}, /* YSUM_LUMA_SUM_MSB */
	{"HWFC_SWRESET", 0, 1, RIW, 0x0}, /* HWFC_SWRESET */
	{"HWFC_MODE", 0, 3, RW, 0x0}, /* HWFC_MODE */
	{"HWFC_REGION_IDX_BIN_B", 16, 12, RWI, 0x0}, /* HWFC_REGION_IDX_BIN */
	{"HWFC_REGION_IDX_BIN_A", 0, 12, RWI, 0x0}, /* HWFC_REGION_IDX_BIN */
	{"HWFC_REGION_IDX_GRAY_B", 16, 12, RWI, 0x0}, /* HWFC_REGION_IDX_GRAY */
	{"HWFC_REGION_IDX_GRAY_A", 0, 12, RWI, 0x0}, /* HWFC_REGION_IDX_GRAY */
	{"HWFC_CURR_REGION_B", 16, 12, RWI, 0x0}, /* HWFC_CURR_REGION */
	{"HWFC_CURR_REGION_A", 0, 12, RWI, 0x0}, /* HWFC_CURR_REGION */
	{"HWFC_FORMAT_A", 28, 1, RW, 0x0}, /* HWFC_CONFIG_IMAGE_A */
	{"HWFC_ID2_A", 20, 6, RW, 0x0}, /* HWFC_CONFIG_IMAGE_A */
	{"HWFC_ID1_A", 12, 6, RW, 0x0}, /* HWFC_CONFIG_IMAGE_A */
	{"HWFC_ID0_A", 4, 6, RW, 0x0}, /* HWFC_CONFIG_IMAGE_A */
	{"HWFC_PLANE_A", 0, 2, RW, 0x0}, /* HWFC_CONFIG_IMAGE_A */
	{"HWFC_TOTAL_IMAGE_BYTE0_A", 0, 28, RW, 0x0}, /* HWFC_TOTAL_IMAGE_BYTE0_A */
	{"HWFC_TOTAL_WIDTH_BYTE0_A", 0, 15, RW, 0x0}, /* HWFC_TOTAL_WIDTH_BYTE0_A */
	{"HWFC_TOTAL_IMAGE_BYTE1_A", 0, 28, RW, 0x0}, /* HWFC_TOTAL_IMAGE_BYTE1_A */
	{"HWFC_TOTAL_WIDTH_BYTE1_A", 0, 15, RW, 0x0}, /* HWFC_TOTAL_WIDTH_BYTE1_A */
	{"HWFC_TOTAL_IMAGE_BYTE2_A", 0, 28, RW, 0x0}, /* HWFC_TOTAL_IMAGE_BYTE2_A */
	{"HWFC_TOTAL_WIDTH_BYTE2_A", 0, 15, RW, 0x0}, /* HWFC_TOTAL_WIDTH_BYTE2_A */
	{"HWFC_FORMAT_B", 28, 1, RW, 0x0}, /* HWFC_CONFIG_IMAGE_B */
	{"HWFC_ID2_B", 20, 6, RW, 0x0}, /* HWFC_CONFIG_IMAGE_B */
	{"HWFC_ID1_B", 12, 6, RW, 0x0}, /* HWFC_CONFIG_IMAGE_B */
	{"HWFC_ID0_B", 4, 6, RW, 0x0}, /* HWFC_CONFIG_IMAGE_B */
	{"HWFC_PLANE_B", 0, 2, RW, 0x0}, /* HWFC_CONFIG_IMAGE_B */
	{"HWFC_TOTAL_IMAGE_BYTE0_B", 0, 28, RW, 0x0}, /* HWFC_TOTAL_IMAGE_BYTE0_B */
	{"HWFC_TOTAL_WIDTH_BYTE0_B", 0, 15, RW, 0x0}, /* HWFC_TOTAL_WIDTH_BYTE0_B */
	{"HWFC_TOTAL_IMAGE_BYTE1_B", 0, 28, RW, 0x0}, /* HWFC_TOTAL_IMAGE_BYTE1_B */
	{"HWFC_TOTAL_WIDTH_BYTE1_B", 0, 15, RW, 0x0}, /* HWFC_TOTAL_WIDTH_BYTE1_B */
	{"HWFC_TOTAL_IMAGE_BYTE2_B", 0, 28, RW, 0x0}, /* HWFC_TOTAL_IMAGE_BYTE2_B */
	{"HWFC_TOTAL_WIDTH_BYTE2_B", 0, 15, RW, 0x0}, /* HWFC_TOTAL_WIDTH_BYTE2_B */
	{"HWFC_FRAME_START_SELECT", 0, 1, RW, 0x0}, /* HWFC_FRAME_START_SELECT */
	{"HWFC_INDEX_RESET", 0, 1, RIW, 0x0}, /* HWFC_INDEX_RESET */
	{"HWFC_ENABLE_AUTO_CLEAR", 0, 1, RW, 0x0}, /* HWFC_ENABLE_AUTO_CLEAR */
	{"DJAG_BUSY", 5, 1, RWI, 0x0}, /* DJAG_CTRL */
	{"DJAG_CLK_GATE_DISABLE_PS_LB", 4, 1, RW, 0x0}, /* DJAG_CTRL */
	{"DJAG_CLK_GATE_DISABLE_PS", 3, 1, RW, 0x0}, /* DJAG_CTRL */
	{"DJAG_INPUT_SEL", 2, 1, RW, 0x0}, /* DJAG_CTRL */
	{"DJAG_PS_ENABLE", 1, 1, RW, 0x0}, /* DJAG_CTRL */
	{"DJAG_ENABLE", 0, 1, RW, 0x0}, /* DJAG_CTRL */
	{"DJAG_INPUT_IMG_HSIZE", 16, 14, RW, 0x0}, /* DJAG_IMG_SIZE */
	{"DJAG_INPUT_IMG_VSIZE", 0, 14, RW, 0x0}, /* DJAG_IMG_SIZE */
	{"DJAG_PS_SRC_HPOS", 16, 14, RW, 0x0}, /* DJAG_PS_SRC_POS */
	{"DJAG_PS_SRC_VPOS", 0, 14, RW, 0x0}, /* DJAG_PS_SRC_POS */
	{"DJAG_PS_SRC_HSIZE", 16, 14, RW, 0x0}, /* DJAG_PS_SRC_SIZE */
	{"DJAG_PS_SRC_VSIZE", 0, 14, RW, 0x0}, /* DJAG_PS_SRC_SIZE */
	{"DJAG_PS_DST_HSIZE", 16, 14, RW, 0x0}, /* DJAG_PS_DST_SIZE */
	{"DJAG_PS_DST_VSIZE", 0, 14, RW, 0x0}, /* DJAG_PS_DST_SIZE */
	{"DJAG_PS_H_RATIO", 0, 24, RW, 0x100000}, /* DJAG_PS_H_RATIO */
	{"DJAG_PS_V_RATIO", 0, 24, RW, 0x100000}, /* DJAG_PS_V_RATIO */
	{"DJAG_PS_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* DJAG_PS_H_INIT_PHASE_OFFSET */
	{"DJAG_PS_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* DJAG_PS_V_INIT_PHASE_OFFSET */
	{"DJAG_PS_ROUND_MODE", 0, 1, RW, 0x1}, /* DJAG_PS_ROUND_MODE */
	{"DJAG_CENTER_WEIGHTED_MEAN_WEIGHT", 18, 3, RW, 0x3}, /* DJAG_XFILTER_DEJAGGING_COEFF */
	{"DJAG_DIAGONAL_HF_BOOST_WEIGHT", 15, 3, RW, 0x3}, /* DJAG_XFILTER_DEJAGGING_COEFF */
	{"DJAG_CENTER_HF_BOOST_WEIGHT", 12, 3, RW, 0x2}, /* DJAG_XFILTER_DEJAGGING_COEFF */
	{"DJAG_XFILTER_HF_BOOST_WEIGHT", 8, 4, RW, 0x4}, /* DJAG_XFILTER_DEJAGGING_COEFF */
	{"DJAG_XFILTER_DEJAGGING_WEIGHT1", 4, 4, RW, 0x4}, /* DJAG_XFILTER_DEJAGGING_COEFF */
	{"DJAG_XFILTER_DEJAGGING_WEIGHT0", 0, 4, RW, 0x3}, /* DJAG_XFILTER_DEJAGGING_COEFF */
	{"DJAG_THRES_1X5_ABSHF", 10, 10, RW, 0x200}, /* DJAG_THRES_1X5_MATCHING */
	{"DJAG_THRES_1X5_MATCHING_SAD", 0, 10, RW, 0x80}, /* DJAG_THRES_1X5_MATCHING */
	{"DJAG_THRES_SHOOTING_NEIGHBOR", 16, 8, RW, 0xFF}, /* DJAG_THRES_SHOOTING_DETECT_0 */
	{"DJAG_THRES_SHOOTING_LCR", 8, 8, RW, 0xFF}, /* DJAG_THRES_SHOOTING_DETECT_0 */
	{"DJAG_THRES_SHOOTING_LLCRR", 0, 8, RW, 0xFF}, /* DJAG_THRES_SHOOTING_DETECT_0 */
	{"DJAG_MIN_MAX_WEIGHT", 16, 4, RW, 0x2}, /* DJAG_THRES_SHOOTING_DETECT_1 */
	{"DJAG_THRES_SHOOTING_UCD", 8, 8, RW, 0x50}, /* DJAG_THRES_SHOOTING_DETECT_1 */
	{"DJAG_THRES_SHOOTING_UUCDD", 0, 8, RW, 0x50}, /* DJAG_THRES_SHOOTING_DETECT_1 */
	{"DJAG_LFSR_SEED_0", 0, 16, RW, 0xACE1}, /* DJAG_LFSR_SEED_0 */
	{"DJAG_LFSR_SEED_1", 0, 16, RW, 0x123F}, /* DJAG_LFSR_SEED_1 */
	{"DJAG_LFSR_SEED_2", 0, 16, RW, 0xBAB0}, /* DJAG_LFSR_SEED_2 */
	{"DJAG_DITHER_VALUE_4", 24, 6, RW, 0x3}, /* DJAG_DITHER_VALUE_04 */
	{"DJAG_DITHER_VALUE_3", 18, 6, RW, 0x2}, /* DJAG_DITHER_VALUE_04 */
	{"DJAG_DITHER_VALUE_2", 12, 6, RW, 0x1}, /* DJAG_DITHER_VALUE_04 */
	{"DJAG_DITHER_VALUE_1", 6, 6, RW, 0x0}, /* DJAG_DITHER_VALUE_04 */
	{"DJAG_DITHER_VALUE_0", 0, 6, RW, 0x0}, /* DJAG_DITHER_VALUE_04 */
	{"DJAG_DITHER_VALUE_8", 18, 6, RW, 0x8}, /* DJAG_DITHER_VALUE_58 */
	{"DJAG_DITHER_VALUE_7", 12, 6, RW, 0x7}, /* DJAG_DITHER_VALUE_58 */
	{"DJAG_DITHER_VALUE_6", 6, 6, RW, 0x6}, /* DJAG_DITHER_VALUE_58 */
	{"DJAG_DITHER_VALUE_5", 0, 6, RW, 0x4}, /* DJAG_DITHER_VALUE_58 */
	{"DJAG_DITHER_THRES", 14, 5, RW, 0x5}, /* DJAG_DITHER_THRES */
	{"DJAG_DITHER_SAT_THRES", 4, 10, RW, 0x3E8}, /* DJAG_DITHER_THRES *//* EVT0 only */
	{"DJAG_SAT_CTRL", 0, 4, RW, 0x5}, /* DJAG_DITHER_THRES */
	{"DJAG_CP_HF_THRES", 0, 7, RW, 0x28}, /* DJAG_CP_HF_THRES */
	{"DJAG_CP_ARBI_MODE", 24, 2, RW, 0x1}, /* DJAG_CP_ARBI */
	{"DJAG_CP_ARBI_DENOM", 20, 4, RW, 0x7}, /* DJAG_CP_ARBI */
	{"DJAG_CP_ARBI_MAX_COV_SHIFT", 16, 4, RW, 0x6}, /* DJAG_CP_ARBI */
	{"DJAG_CP_ARBI_MAX_COV_OFFSET", 0, 16, RW, 0x0}, /* DJAG_CP_ARBI */
	{"DJAG_DITHER_WHITE_LEVEL", 20, 10, RW, 0x3FF}, /* DJAG_DITHER_WB */
	{"DJAG_DITHER_BLACK_LEVEL", 8, 9, RW, 0x0}, /* DJAG_DITHER_WB */
	{"DJAG_DITHER_WB_THRES", 0, 5, RW, 0x0}, /* DJAG_DITHER_WB */
	{"CAC_CLK_GATE_DISABLE", 2, 1, RW, 0x0}, /* CAC_CTRL */
	{"CAC_INPUT_SEL", 1, 1, RW, 0x0}, /* CAC_CTRL */
	{"CAC_ENABLE", 0, 1, RW, 0x0}, /* CAC_CTRL */
	{"CAC_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* CAC_H_INIT_PHASE_OFFSET */
	{"CAC_MAP_SPOT_NR_STRENGTH", 24, 6, RW, 0x7}, /* CAC_MAP_THR */
	{"CAC_MAP_SPOT_THR", 16, 8, RW, 0xF1}, /* CAC_MAP_THR */
	{"CAC_MAP_SPOT_THR_H", 8, 8, RW, 0x1E}, /* CAC_MAP_THR */
	{"CAC_MAP_SPOT_THR_L", 0, 8, RW, 0xF}, /* CAC_MAP_THR */
	{"CAC_CRT_COLOR_THR_H", 16, 16, RW, 0x7D0}, /* CAC_CRT_THR */
	{"CAC_CRT_COLOR_THR_L_LINE", 8, 8, RW, 0x5}, /* CAC_CRT_THR */
	{"CAC_CRT_COLOR_THR_L_DOT", 0, 8, RW, 0x5}, /* CAC_CRT_THR */
	{"UVSP0_CLK_GATE_DISABLE", 1, 1, RW, 0x0}, /* UVSP0_CTRL */
	{"UVSP0_ENABLE", 0, 1, RW, 0x0}, /* UVSP0_CTRL */
	{"UVSP0_BINNING_X", 16, 16, RW, 0x400}, /* UVSP0_BINNING */
	{"UVSP0_BINNING_Y", 0, 16, RW, 0x400}, /* UVSP0_BINNING */
	{"UVSP0_RADIAL_EN", 31, 1, RW, 0x0}, /* UVSP0_RADIAL_CTRL */
	{"UVSP0_RADIAL_CENTER_X", 16, 13, RW, 0x40}, /* UVSP0_RADIAL_CTRL */
	{"UVSP0_RADIAL_CENTER_Y", 0, 13, RW, 0x40}, /* UVSP0_RADIAL_CTRL */
	{"UVSP0_RADIAL_BIQUAD_A", 0, 17, RW, 0x878B}, /* UVSP0_RADIAL_BIQUAD_A */
	{"UVSP0_RADIAL_BIQUAD_B", 0, 17, RW, 0x2F55}, /* UVSP0_RADIAL_BIQUAD_B */
	{"UVSP0_RADIAL_BIQUAD_SHIFT", 0, 3, RW, 0x0}, /* UVSP0_RADIAL_BIQUAD_SHIFT */
	{"UVSP0_RADIAL_RANDOM_EN", 31, 1, RW, 0x0}, /* UVSP0_RADIAL_RANDOM */
	{"UVSP0_RADIAL_RANDOM_POWER", 0, 6, RW, 0x0}, /* UVSP0_RADIAL_RANDOM */
	{"UVSP0_RADIAL_REFINE_EN", 31, 1, RW, 0x0}, /* UVSP0_RADIAL_REFINE */
	{"UVSP0_RADIAL_REFINE_LUMA_MIN", 16, 10, RW, 0x0}, /* UVSP0_RADIAL_REFINE */
	{"UVSP0_RADIAL_REFINE_DENOM", 0, 11, RW, 0x400}, /* UVSP0_RADIAL_REFINE */
	{"UVSP0_RADIAL_ALPHA_GAIN_ADD_EN", 31, 1, RW, 0x1}, /* UVSP0_RADIAL_ALPHA */
	{"UVSP0_RADIAL_ALPHA_GREEN_EN", 30, 1, RW, 0x0}, /* UVSP0_RADIAL_ALPHA */
	{"UVSP0_RADIAL_ALPHA_R", 20, 10, RW, 0x100}, /* UVSP0_RADIAL_ALPHA */
	{"UVSP0_RADIAL_ALPHA_G", 10, 10, RW, 0x100}, /* UVSP0_RADIAL_ALPHA */
	{"UVSP0_RADIAL_ALPHA_B", 0, 10, RW, 0x100}, /* UVSP0_RADIAL_ALPHA */
	{"UVSP0_PEDESTAL_R", 20, 10, RW, 0x4}, /* UVSP0_PEDESTAL */
	{"UVSP0_PEDESTAL_G", 10, 10, RW, 0x4}, /* UVSP0_PEDESTAL */
	{"UVSP0_PEDESTAL_B", 0, 10, RW, 0x4}, /* UVSP0_PEDESTAL */
	{"UVSP0_OFFSET_R", 20, 8, RW, 0x0}, /* UVSP0_OFFSET */
	{"UVSP0_OFFSET_G", 10, 8, RW, 0x0}, /* UVSP0_OFFSET */
	{"UVSP0_OFFSET_B", 0, 8, RW, 0x0}, /* UVSP0_OFFSET */
	{"UVSP0_DESAT_CTRL_EN", 31, 1, RW, 0x0}, /* UVSP0_DESAT_CTRL */
	{"UVSP0_DESAT_CTRL_SINGLESIDE", 30, 1, RW, 0x0}, /* UVSP0_DESAT_CTRL */
	{"UVSP0_DESAT_CTRL_LUMA_OFFSET", 16, 10, RW, 0x0}, /* UVSP0_DESAT_CTRL */
	{"UVSP0_DESAT_CTRL_GAIN_OFFSET", 0, 10, RW, 0x0}, /* UVSP0_DESAT_CTRL */
	{"UVSP0_DESAT_Y_SHIFT", 16, 4, RW, 0xC}, /* UVSP0_DESAT_Y */
	{"UVSP0_DESAT_Y_LUMA_MAX", 0, 10, RW, 0x12C}, /* UVSP0_DESAT_Y */
	{"UVSP0_DESAT_U_LOW", 16, 10, RW, 0x0}, /* UVSP0_DESAT_U */
	{"UVSP0_DESAT_U_HIGH", 0, 10, RW, 0x50}, /* UVSP0_DESAT_U */
	{"UVSP0_DESAT_V_LOW", 16, 10, RW, 0x0}, /* UVSP0_DESAT_V */
	{"UVSP0_DESAT_V_HIGH", 0, 10, RW, 0xA0}, /* UVSP0_DESAT_V */
	{"UVSP0_RGB2YUV_COEF_00", 0, 11, RW, 0x132}, /* UVSP0_RGB2YUV_COEF_00 */
	{"UVSP0_RGB2YUV_COEF_01", 0, 11, RW, 0x259}, /* UVSP0_RGB2YUV_COEF_01 */
	{"UVSP0_RGB2YUV_COEF_02", 0, 11, RW, 0x75}, /* UVSP0_RGB2YUV_COEF_02 */
	{"UVSP0_RGB2YUV_COEF_10", 0, 11, RW, 0x74F}, /* UVSP0_RGB2YUV_COEF_10 */
	{"UVSP0_RGB2YUV_COEF_11", 0, 11, RW, 0x6A5}, /* UVSP0_RGB2YUV_COEF_11 */
	{"UVSP0_RGB2YUV_COEF_12", 0, 11, RW, 0x20B}, /* UVSP0_RGB2YUV_COEF_12 */
	{"UVSP0_RGB2YUV_COEF_20", 0, 11, RW, 0x20B}, /* UVSP0_RGB2YUV_COEF_20 */
	{"UVSP0_RGB2YUV_COEF_21", 0, 11, RW, 0x64A}, /* UVSP0_RGB2YUV_COEF_21 */
	{"UVSP0_RGB2YUV_COEF_22", 0, 11, RW, 0x7AB}, /* UVSP0_RGB2YUV_COEF_22 */
	{"UVSP0_RGB2YUV_COEF_SHIFT", 0, 4, RW, 0xA}, /* UVSP0_RGB2YUV_COEF_SHIFT */
	{"UVSP1_CLK_GATE_DISABLE", 1, 1, RW, 0x0}, /* UVSP1_CTRL */
	{"UVSP1_ENABLE", 0, 1, RW, 0x0}, /* UVSP1_CTRL */
	{"UVSP1_BINNING_X", 16, 16, RW, 0x400}, /* UVSP1_BINNING */
	{"UVSP1_BINNING_Y", 0, 16, RW, 0x400}, /* UVSP1_BINNING */
	{"UVSP1_RADIAL_EN", 31, 1, RW, 0x0}, /* UVSP1_RADIAL_CTRL */
	{"UVSP1_RADIAL_CENTER_X", 16, 13, RW, 0x40}, /* UVSP1_RADIAL_CTRL */
	{"UVSP1_RADIAL_CENTER_Y", 0, 13, RW, 0x40}, /* UVSP1_RADIAL_CTRL */
	{"UVSP1_RADIAL_BIQUAD_A", 0, 17, RW, 0x878B}, /* UVSP1_RADIAL_BIQUAD_A */
	{"UVSP1_RADIAL_BIQUAD_B", 0, 17, RW, 0x2F55}, /* UVSP1_RADIAL_BIQUAD_B */
	{"UVSP1_RADIAL_BIQUAD_SHIFT", 0, 3, RW, 0x0}, /* UVSP1_RADIAL_BIQUAD_SHIFT */
	{"UVSP1_RADIAL_RANDOM_EN", 31, 1, RW, 0x0}, /* UVSP1_RADIAL_RANDOM */
	{"UVSP1_RADIAL_RANDOM_POWER", 0, 6, RW, 0x0}, /* UVSP1_RADIAL_RANDOM */
	{"UVSP1_RADIAL_REFINE_EN", 31, 1, RW, 0x0}, /* UVSP1_RADIAL_REFINE */
	{"UVSP1_RADIAL_REFINE_LUMA_MIN", 16, 10, RW, 0x0}, /* UVSP1_RADIAL_REFINE */
	{"UVSP1_RADIAL_REFINE_DENOM", 0, 11, RW, 0x400}, /* UVSP1_RADIAL_REFINE */
	{"UVSP1_RADIAL_ALPHA_GAIN_ADD_EN", 31, 1, RW, 0x1}, /* UVSP1_RADIAL_ALPHA */
	{"UVSP1_RADIAL_ALPHA_GREEN_EN", 30, 1, RW, 0x0}, /* UVSP1_RADIAL_ALPHA */
	{"UVSP1_RADIAL_ALPHA_R", 20, 10, RW, 0x100}, /* UVSP1_RADIAL_ALPHA */
	{"UVSP1_RADIAL_ALPHA_G", 10, 10, RW, 0x100}, /* UVSP1_RADIAL_ALPHA */
	{"UVSP1_RADIAL_ALPHA_B", 0, 10, RW, 0x100}, /* UVSP1_RADIAL_ALPHA */
	{"UVSP1_PEDESTAL_R", 20, 10, RW, 0x4}, /* UVSP1_PEDESTAL */
	{"UVSP1_PEDESTAL_G", 10, 10, RW, 0x4}, /* UVSP1_PEDESTAL */
	{"UVSP1_PEDESTAL_B", 0, 10, RW, 0x4}, /* UVSP1_PEDESTAL */
	{"UVSP1_OFFSET_R", 20, 8, RW, 0x0}, /* UVSP1_OFFSET */
	{"UVSP1_OFFSET_G", 10, 8, RW, 0x0}, /* UVSP1_OFFSET */
	{"UVSP1_OFFSET_B", 0, 8, RW, 0x0}, /* UVSP1_OFFSET */
	{"UVSP1_DESAT_CTRL_EN", 31, 1, RW, 0x0}, /* UVSP1_DESAT_CTRL */
	{"UVSP1_DESAT_CTRL_SINGLESIDE", 30, 1, RW, 0x0}, /* UVSP1_DESAT_CTRL */
	{"UVSP1_DESAT_CTRL_LUMA_OFFSET", 16, 10, RW, 0x0}, /* UVSP1_DESAT_CTRL */
	{"UVSP1_DESAT_CTRL_GAIN_OFFSET", 0, 10, RW, 0x0}, /* UVSP1_DESAT_CTRL */
	{"UVSP1_DESAT_Y_SHIFT", 16, 4, RW, 0xC}, /* UVSP1_DESAT_Y */
	{"UVSP1_DESAT_Y_LUMA_MAX", 0, 10, RW, 0x12C}, /* UVSP1_DESAT_Y */
	{"UVSP1_DESAT_U_LOW", 16, 10, RW, 0x0}, /* UVSP1_DESAT_U */
	{"UVSP1_DESAT_U_HIGH", 0, 10, RW, 0x50}, /* UVSP1_DESAT_U */
	{"UVSP1_DESAT_V_LOW", 16, 10, RW, 0x0}, /* UVSP1_DESAT_V */
	{"UVSP1_DESAT_V_HIGH", 0, 10, RW, 0xA0}, /* UVSP1_DESAT_V */
	{"UVSP1_RGB2YUV_COEF_00", 0, 11, RW, 0x132}, /* UVSP1_RGB2YUV_COEF_00 */
	{"UVSP1_RGB2YUV_COEF_01", 0, 11, RW, 0x259}, /* UVSP1_RGB2YUV_COEF_01 */
	{"UVSP1_RGB2YUV_COEF_02", 0, 11, RW, 0x75}, /* UVSP1_RGB2YUV_COEF_02 */
	{"UVSP1_RGB2YUV_COEF_10", 0, 11, RW, 0x74F}, /* UVSP1_RGB2YUV_COEF_10 */
	{"UVSP1_RGB2YUV_COEF_11", 0, 11, RW, 0x6A5}, /* UVSP1_RGB2YUV_COEF_11 */
	{"UVSP1_RGB2YUV_COEF_12", 0, 11, RW, 0x20B}, /* UVSP1_RGB2YUV_COEF_12 */
	{"UVSP1_RGB2YUV_COEF_20", 0, 11, RW, 0x20B}, /* UVSP1_RGB2YUV_COEF_20 */
	{"UVSP1_RGB2YUV_COEF_21", 0, 11, RW, 0x64A}, /* UVSP1_RGB2YUV_COEF_21 */
	{"UVSP1_RGB2YUV_COEF_22", 0, 11, RW, 0x7AB}, /* UVSP1_RGB2YUV_COEF_22 */
	{"UVSP1_RGB2YUV_COEF_SHIFT", 0, 4, RW, 0xA}, /* UVSP1_RGB2YUV_COEF_SHIFT */
	{"DBG_FRM_CNT_0", 0, 32, RWI, 0x0}, /* DBG_FRM_CNT_0 */
	{"DBG_INPUT_0", 0, 32, RWI, 0x0}, /* DBG_INPUT_0 */
	{"DBG_MAIN_0", 0, 32, RWI, 0x0}, /* DBG_MAIN_0 */
	{"DBG_SC_LINE_0", 0, 32, RWI, 0x0}, /* DBG_SC_LINE_0 */
	{"DBG_FRM_CNT_1", 0, 32, RWI, 0x0}, /* DBG_FRM_CNT_1 */
	{"DBG_INPUT_1", 0, 32, RWI, 0x0}, /* DBG_INPUT_1 */
	{"DBG_MAIN_1", 0, 32, RWI, 0x0}, /* DBG_MAIN_1 */
	{"DBG_SC_LINE_1", 0, 32, RWI, 0x0}, /* DBG_SC_LINE_1 */
	{"DBG_SC0_A", 0, 32, RWI, 0x0}, /* DBG_SC0_A */
	{"DBG_SC0_B", 0, 32, RWI, 0x0}, /* DBG_SC0_B */
	{"DBG_SC0_C", 0, 32, RWI, 0x0}, /* DBG_SC0_C */
	{"DBG_SC0_D", 0, 32, RWI, 0x0}, /* DBG_SC0_D */
	{"DBG_SC1_A", 0, 32, RWI, 0x0}, /* DBG_SC1_A */
	{"DBG_SC1_B", 0, 32, RWI, 0x0}, /* DBG_SC1_B */
	{"DBG_SC1_C", 0, 32, RWI, 0x0}, /* DBG_SC1_C */
	{"DBG_SC1_D", 0, 32, RWI, 0x0}, /* DBG_SC1_D */
	{"DBG_SC2_A", 0, 32, RWI, 0x0}, /* DBG_SC2_A */
	{"DBG_SC2_B", 0, 32, RWI, 0x0}, /* DBG_SC2_B */
	{"DBG_SC2_C", 0, 32, RWI, 0x0}, /* DBG_SC2_C */
	{"DBG_SC2_D", 0, 32, RWI, 0x0}, /* DBG_SC2_D */
	{"DBG_SC3_A", 0, 32, RWI, 0x0}, /* DBG_SC3_A */
	{"DBG_SC3_B", 0, 32, RWI, 0x0}, /* DBG_SC3_B */
	{"DBG_SC3_C", 0, 32, RWI, 0x0}, /* DBG_SC3_C */
	{"DBG_SC3_D", 0, 32, RWI, 0x0}, /* DBG_SC3_D */
	{"DBG_SC4_A", 0, 32, RWI, 0x0}, /* DBG_SC4_A */
	{"DBG_SC4_B", 0, 32, RWI, 0x0}, /* DBG_SC4_B */
	{"DBG_SC4_C", 0, 32, RWI, 0x0}, /* DBG_SC4_C */
	{"DBG_SC4_D", 0, 32, RWI, 0x0}, /* DBG_SC4_D */
	{"DBG_DJAG_0", 0, 32, RWI, 0x0}, /* DBG_DJAG_0 */
	{"DBG_DJAG_1", 0, 32, RWI, 0x0}, /* DBG_DJAG_1 */
	{"DBG_DJAG_2", 0, 32, RWI, 0x0}, /* DBG_DJAG_2 */
	{"DBG_DJAG_3", 0, 32, RWI, 0x0}, /* DBG_DJAG_3 */
	{"DBG_DS", 0, 32, RWI, 0x0}, /* DBG_DS */
	{"DBG_STALL_TIMEOUT_0", 0, 32, RWI, 0x0}, /* DBG_STALL_TIMEOUT_0 */
	{"DBG_STALL_TIMEOUT_1", 0, 32, RWI, 0x0}, /* DBG_STALL_TIMEOUT_1 */
	{"DBG_STALL_TIMEOUT_WDMA0", 0, 32, RWI, 0x0}, /* DBG_STALL_TIMEOUT_WDMA0 */
	{"DBG_STALL_TIMEOUT_WDMA1", 0, 32, RWI, 0x0}, /* DBG_STALL_TIMEOUT_WDMA1 */
	{"DBG_STALL_TIMEOUT_WDMA2", 0, 32, RWI, 0x0}, /* DBG_STALL_TIMEOUT_WDMA2 */
	{"DBG_STALL_TIMEOUT_WDMA3", 0, 32, RWI, 0x0}, /* DBG_STALL_TIMEOUT_WDMA3 */
	{"DBG_STALL_TIMEOUT_WDMA4", 0, 32, RWI, 0x0}, /* DBG_STALL_TIMEOUT_WDMA4 */
	{"DBG_STALL_TIMEOUT_WDMADS", 0, 32, RWI, 0x0}, /* DBG_STALL_TIMEOUT_WDMADS */
	{"DBG_CAC_0", 0, 32, RWI, 0x0}, /* DBG_CAC_0 */
	{"DBG_CAC_1", 0, 32, RWI, 0x0}, /* DBG_CAC_1 */
	{"DBG_CAC_2", 0, 32, RWI, 0x0}, /* DBG_CAC_2 */
	{"DBG_UVSP", 0, 32, RWI, 0x0}, /* DBG_UVSP */
	{"DBG_CAPTURE", 0, 1, RIW, 0x0}, /* DBG_CAPTURE_CTRL */
	{"DBG_RELEASE", 0, 1, RIW, 0x0}, /* DBG_RELEASE_CTRL */
	{"WDMA0_WIDTH", 16, 14, RW, 0x0}, /* WDMA0_IMG_SIZE */
	{"WDMA0_HEIGHT", 0, 14, RW, 0x0}, /* WDMA0_IMG_SIZE */
	{"WDMA0_Y_STRIDE", 16, 15, RW, 0x0}, /* WDMA0_STRIDE */
	{"WDMA0_C_STRIDE", 0, 15, RW, 0x0}, /* WDMA0_STRIDE */
	{"WDMA0_10BIT_TYPE", 0, 2, RW, 0x0}, /* WDMA0_10BIT_TYPE */
	{"WDMA0_DATA_FORMAT", 0, 4, RW, 0x0}, /* WDMA0_DATA_FORMAT */
	{"WDMA0_BASE_ADDR_0", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_0 */
	{"WDMA0_BASE_ADDR_1", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_1 */
	{"WDMA0_BASE_ADDR_2", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2 */
	{"WDMA0_BASE_ADDR_2BIT_0", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2BIT_0 */
	{"WDMA0_BASE_ADDR_2BIT_1", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2BIT_1 */
	{"WDMA0_2BIT_Y_STRIDE", 16, 12, RW, 0x0}, /* WDMA0_2BIT_STRIDE */
	{"WDMA0_2BIT_C_STRIDE", 0, 12, RW, 0x0}, /* WDMA0_2BIT_STRIDE */
	{"WDMA0_ROUND_EN", 1, 1, RW, 0x0}, /* WDMA0_DITHER */
	{"WDMA0_DITHER_EN", 0, 1, RW, 0x0}, /* WDMA0_DITHER */
	{"WDMA0_SWAP_TABLE", 0, 1, RW, 0x0}, /* WDMA0_SWAP_TABLE */
	{"WDMA0_FLIP_CONTROL", 0, 2, RW, 0x0}, /* WDMA0_FLIP_CONTROL */
	{"WDMA0_CRC_RESULT0", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA0_CRC_RESULT0 */
	{"WDMA0_CRC_RESULT1", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA0_CRC_RESULT1 */
	{"WDMA0_CRC_RESULT2", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA0_CRC_RESULT2 */
	{"WDMA0_CRC_2BIT_RESULT0", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA0_CRC_2BIT_RESULT0 */
	{"WDMA0_CRC_2BIT_RESULT1", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA0_CRC_2BIT_RESULT1 */
	{"WDMA0_RGB_FORMAT", 1, 2, RW, 0x0}, /* WDMA0_RGB_CTRL */
	{"WDMA0_RGB_EN", 0, 1, RW, 0x0}, /* WDMA0_RGB_CTRL */
	{"WDMA0_MONO_EN", 0, 1, RW, 0x0}, /* WDMA0_MONO_CTRL */
	{"WDMA1_WIDTH", 16, 14, RW, 0x0}, /* WDMA1_IMG_SIZE */
	{"WDMA1_HEIGHT", 0, 14, RW, 0x0}, /* WDMA1_IMG_SIZE */
	{"WDMA1_Y_STRIDE", 16, 15, RW, 0x0}, /* WDMA1_STRIDE */
	{"WDMA1_C_STRIDE", 0, 15, RW, 0x0}, /* WDMA1_STRIDE */
	{"WDMA1_10BIT_TYPE", 0, 2, RW, 0x0}, /* WDMA1_10BIT_TYPE */
	{"WDMA1_DATA_FORMAT", 0, 4, RW, 0x0}, /* WDMA1_DATA_FORMAT */
	{"WDMA1_BASE_ADDR_0", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_0 */
	{"WDMA1_BASE_ADDR_1", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_1 */
	{"WDMA1_BASE_ADDR_2", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2 */
	{"WDMA1_BASE_ADDR_2BIT_0", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2BIT_0 */
	{"WDMA1_BASE_ADDR_2BIT_1", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2BIT_1 */
	{"WDMA1_2BIT_Y_STRIDE", 16, 12, RW, 0x0}, /* WDMA1_2BIT_STRIDE */
	{"WDMA1_2BIT_C_STRIDE", 0, 12, RW, 0x0}, /* WDMA1_2BIT_STRIDE */
	{"WDMA1_ROUND_EN", 1, 1, RW, 0x0}, /* WDMA1_DITHER */
	{"WDMA1_DITHER_EN", 0, 1, RW, 0x0}, /* WDMA1_DITHER */
	{"WDMA1_SWAP_TABLE", 0, 1, RW, 0x0}, /* WDMA1_SWAP_TABLE */
	{"WDMA1_FLIP_CONTROL", 0, 2, RW, 0x0}, /* WDMA1_FLIP_CONTROL */
	{"WDMA1_CRC_RESULT0", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA1_CRC_RESULT0 */
	{"WDMA1_CRC_RESULT1", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA1_CRC_RESULT1 */
	{"WDMA1_CRC_RESULT2", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA1_CRC_RESULT2 */
	{"WDMA1_CRC_2BIT_RESULT0", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA1_CRC_2BIT_RESULT0 */
	{"WDMA1_CRC_2BIT_RESULT1", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA1_CRC_2BIT_RESULT1 */
	{"WDMA1_RGB_FORMAT", 1, 2, RW, 0x0}, /* WDMA1_RGB_CTRL */
	{"WDMA1_RGB_EN", 0, 1, RW, 0x0}, /* WDMA1_RGB_CTRL */
	{"WDMA1_MONO_EN", 0, 1, RW, 0x0}, /* WDMA1_MONO_CTRL */
	{"WDMA2_WIDTH", 16, 14, RW, 0x0}, /* WDMA2_IMG_SIZE */
	{"WDMA2_HEIGHT", 0, 14, RW, 0x0}, /* WDMA2_IMG_SIZE */
	{"WDMA2_Y_STRIDE", 16, 15, RW, 0x0}, /* WDMA2_STRIDE */
	{"WDMA2_C_STRIDE", 0, 15, RW, 0x0}, /* WDMA2_STRIDE */
	{"WDMA2_10BIT_TYPE", 0, 2, RW, 0x0}, /* WDMA2_10BIT_TYPE */
	{"WDMA2_DATA_FORMAT", 0, 4, RW, 0x0}, /* WDMA2_DATA_FORMAT */
	{"WDMA2_BASE_ADDR_0", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_0 */
	{"WDMA2_BASE_ADDR_1", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_1 */
	{"WDMA2_BASE_ADDR_2", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2 */
	{"WDMA2_BASE_ADDR_2BIT_0", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2BIT_0 */
	{"WDMA2_BASE_ADDR_2BIT_1", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2BIT_1 */
	{"WDMA2_2BIT_Y_STRIDE", 16, 12, RW, 0x0}, /* WDMA2_2BIT_STRIDE */
	{"WDMA2_2BIT_C_STRIDE", 0, 12, RW, 0x0}, /* WDMA2_2BIT_STRIDE */
	{"WDMA2_ROUND_EN", 1, 1, RW, 0x0}, /* WDMA2_DITHER */
	{"WDMA2_DITHER_EN", 0, 1, RW, 0x0}, /* WDMA2_DITHER */
	{"WDMA2_SWAP_TABLE", 0, 1, RW, 0x0}, /* WDMA2_SWAP_TABLE */
	{"WDMA2_FLIP_CONTROL", 0, 2, RW, 0x0}, /* WDMA2_FLIP_CONTROL */
	{"WDMA2_CRC_RESULT0", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA2_CRC_RESULT0 */
	{"WDMA2_CRC_RESULT1", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA2_CRC_RESULT1 */
	{"WDMA2_CRC_RESULT2", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA2_CRC_RESULT2 */
	{"WDMA2_CRC_2BIT_RESULT0", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA2_CRC_2BIT_RESULT0 */
	{"WDMA2_CRC_2BIT_RESULT1", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA2_CRC_2BIT_RESULT1 */
	{"WDMA2_RGB_FORMAT", 1, 2, RW, 0x0}, /* WDMA2_RGB_CTRL */
	{"WDMA2_RGB_EN", 0, 1, RW, 0x0}, /* WDMA2_RGB_CTRL */
	{"WDMA2_MONO_EN", 0, 1, RW, 0x0}, /* WDMA2_MONO_CTRL */
	{"WDMA3_WIDTH", 16, 14, RW, 0x0}, /* WDMA3_IMG_SIZE */
	{"WDMA3_HEIGHT", 0, 14, RW, 0x0}, /* WDMA3_IMG_SIZE */
	{"WDMA3_Y_STRIDE", 16, 15, RW, 0x0}, /* WDMA3_STRIDE */
	{"WDMA3_C_STRIDE", 0, 15, RW, 0x0}, /* WDMA3_STRIDE */
	{"WDMA3_10BIT_TYPE", 0, 2, RW, 0x0}, /* WDMA3_10BIT_TYPE */
	{"WDMA3_DATA_FORMAT", 0, 4, RW, 0x0}, /* WDMA3_DATA_FORMAT */
	{"WDMA3_BASE_ADDR_0", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_0 */
	{"WDMA3_BASE_ADDR_1", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_1 */
	{"WDMA3_BASE_ADDR_2", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2 */
	{"WDMA3_BASE_ADDR_2BIT_0", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2BIT_0 */
	{"WDMA3_BASE_ADDR_2BIT_1", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2BIT_1 */
	{"WDMA3_2BIT_Y_STRIDE", 16, 12, RW, 0x0}, /* WDMA3_2BIT_STRIDE */
	{"WDMA3_2BIT_C_STRIDE", 0, 12, RW, 0x0}, /* WDMA3_2BIT_STRIDE */
	{"WDMA3_ROUND_EN", 1, 1, RW, 0x0}, /* WDMA3_DITHER */
	{"WDMA3_DITHER_EN", 0, 1, RW, 0x0}, /* WDMA3_DITHER */
	{"WDMA3_SWAP_TABLE", 0, 1, RW, 0x0}, /* WDMA3_SWAP_TABLE */
	{"WDMA3_FLIP_CONTROL", 0, 2, RW, 0x0}, /* WDMA3_FLIP_CONTROL */
	{"WDMA3_CRC_RESULT0", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA3_CRC_RESULT0 */
	{"WDMA3_CRC_RESULT1", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA3_CRC_RESULT1 */
	{"WDMA3_CRC_RESULT2", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA3_CRC_RESULT2 */
	{"WDMA3_CRC_2BIT_RESULT0", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA3_CRC_2BIT_RESULT0 */
	{"WDMA3_CRC_2BIT_RESULT1", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA3_CRC_2BIT_RESULT1 */
	{"WDMA3_RGB_FORMAT", 1, 2, RW, 0x0}, /* WDMA3_RGB_CTRL */
	{"WDMA3_RGB_EN", 0, 1, RW, 0x0}, /* WDMA3_RGB_CTRL */
	{"WDMA3_MONO_EN", 0, 1, RW, 0x0}, /* WDMA3_MONO_CTRL */
	{"WDMA4_WIDTH", 16, 14, RW, 0x0}, /* WDMA4_IMG_SIZE */
	{"WDMA4_HEIGHT", 0, 14, RW, 0x0}, /* WDMA4_IMG_SIZE */
	{"WDMA4_Y_STRIDE", 16, 15, RW, 0x0}, /* WDMA4_STRIDE */
	{"WDMA4_C_STRIDE", 0, 15, RW, 0x0}, /* WDMA4_STRIDE */
	{"WDMA4_10BIT_TYPE", 0, 2, RW, 0x0}, /* WDMA4_10BIT_TYPE */
	{"WDMA4_DATA_FORMAT", 0, 4, RW, 0x0}, /* WDMA4_DATA_FORMAT */
	{"WDMA4_BASE_ADDR_0", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_0 */
	{"WDMA4_BASE_ADDR_1", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_1 */
	{"WDMA4_BASE_ADDR_2", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2 */
	{"WDMA4_BASE_ADDR_2BIT_0", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2BIT_0 */
	{"WDMA4_BASE_ADDR_2BIT_1", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2BIT_1 */
	{"WDMA4_2BIT_Y_STRIDE", 16, 12, RW, 0x0}, /* WDMA4_2BIT_STRIDE */
	{"WDMA4_2BIT_C_STRIDE", 0, 12, RW, 0x0}, /* WDMA4_2BIT_STRIDE */
	{"WDMA4_ROUND_EN", 1, 1, RW, 0x0}, /* WDMA4_DITHER */
	{"WDMA4_DITHER_EN", 0, 1, RW, 0x0}, /* WDMA4_DITHER */
	{"WDMA4_SWAP_TABLE", 0, 1, RW, 0x0}, /* WDMA4_SWAP_TABLE */
	{"WDMA4_FLIP_CONTROL", 0, 2, RW, 0x0}, /* WDMA4_FLIP_CONTROL */
	{"WDMA4_CRC_RESULT0", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA4_CRC_RESULT0 */
	{"WDMA4_CRC_RESULT1", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA4_CRC_RESULT1 */
	{"WDMA4_CRC_RESULT2", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA4_CRC_RESULT2 */
	{"WDMA4_CRC_2BIT_RESULT0", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA4_CRC_2BIT_RESULT0 */
	{"WDMA4_CRC_2BIT_RESULT1", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA4_CRC_2BIT_RESULT1 */
	{"WDMA4_RGB_FORMAT", 1, 2, RW, 0x0}, /* WDMA4_RGB_CTRL */
	{"WDMA4_RGB_EN", 0, 1, RW, 0x0}, /* WDMA4_RGB_CTRL */
	{"WDMA4_MONO_EN", 0, 1, RW, 0x0}, /* WDMA4_MONO_CTRL */
	{"WDMADS_WIDTH", 16, 14, RW, 0x0}, /* WDMADS_IMG_SIZE */
	{"WDMADS_HEIGHT", 0, 14, RW, 0x0}, /* WDMADS_IMG_SIZE */
	{"WDMADS_Y_STRIDE", 16, 15, RW, 0x0}, /* WDMADS_STRIDE */
	{"WDMADS_C_STRIDE", 0, 15, RW, 0x0}, /* WDMADS_STRIDE */
	{"WDMADS_DATA_FORMAT", 0, 4, RW, 0x0}, /* WDMADS_DATA_FORMAT */
	{"WDMADS_BASE_ADDR_0", 0, 32, RW, 0x0}, /* WDMADS_BASE_ADDR_0 */
	{"WDMADS_BASE_ADDR_1", 0, 32, RW, 0x0}, /* WDMADS_BASE_ADDR_1 */
	{"WDMADS_ROUND_EN", 1, 1, RW, 0x0}, /* WDMADS_DITHER */
	{"WDMADS_DITHER_EN", 0, 1, RW, 0x0}, /* WDMADS_DITHER */
	{"WDMADS_SWAP_TABLE", 0, 1, RW, 0x0}, /* WDMADS_SWAP_TABLE */
	{"WDMADS_CRC_RESULT0", 0, 32, RWI, 0xFFFFFFFF}, /* WDMADS_CRC_RESULT0 */
	{"WDMADS_CRC_RESULT1", 0, 32, RWI, 0xFFFFFFFF}, /* WDMADS_CRC_RESULT1 */
	{"WDMADS_MONO_EN", 0, 1, RW, 0x0}, /* WDMADS_MONO_CTRL */
	{"WDMA0_BASE_ADDR_0_IDX1", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_0_IDX1 */
	{"WDMA0_BASE_ADDR_1_IDX1", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_1_IDX1 */
	{"WDMA0_BASE_ADDR_2_IDX1", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2_IDX1 */
	{"WDMA0_BASE_ADDR_2BIT_0_IDX1", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2BIT_0_IDX1 */
	{"WDMA0_BASE_ADDR_2BIT_1_IDX1", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2BIT_1_IDX1 */
	{"WDMA0_BASE_ADDR_0_IDX2", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_0_IDX2 */
	{"WDMA0_BASE_ADDR_1_IDX2", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_1_IDX2 */
	{"WDMA0_BASE_ADDR_2_IDX2", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2_IDX2 */
	{"WDMA0_BASE_ADDR_2BIT_0_IDX2", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2BIT_0_IDX2 */
	{"WDMA0_BASE_ADDR_2BIT_1_IDX2", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2BIT_1_IDX2 */
	{"WDMA0_BASE_ADDR_0_IDX3", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_0_IDX3 */
	{"WDMA0_BASE_ADDR_1_IDX3", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_1_IDX3 */
	{"WDMA0_BASE_ADDR_2_IDX3", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2_IDX3 */
	{"WDMA0_BASE_ADDR_2BIT_0_IDX3", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2BIT_0_IDX3 */
	{"WDMA0_BASE_ADDR_2BIT_1_IDX3", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2BIT_1_IDX3 */
	{"WDMA0_BASE_ADDR_0_IDX4", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_0_IDX4 */
	{"WDMA0_BASE_ADDR_1_IDX4", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_1_IDX4 */
	{"WDMA0_BASE_ADDR_2_IDX4", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2_IDX4 */
	{"WDMA0_BASE_ADDR_2BIT_0_IDX4", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2BIT_0_IDX4 */
	{"WDMA0_BASE_ADDR_2BIT_1_IDX4", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2BIT_1_IDX4 */
	{"WDMA0_BASE_ADDR_0_IDX5", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_0_IDX5 */
	{"WDMA0_BASE_ADDR_1_IDX5", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_1_IDX5 */
	{"WDMA0_BASE_ADDR_2_IDX5", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2_IDX5 */
	{"WDMA0_BASE_ADDR_2BIT_0_IDX5", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2BIT_0_IDX5 */
	{"WDMA0_BASE_ADDR_2BIT_1_IDX5", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2BIT_1_IDX5 */
	{"WDMA0_BASE_ADDR_0_IDX6", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_0_IDX6 */
	{"WDMA0_BASE_ADDR_1_IDX6", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_1_IDX6 */
	{"WDMA0_BASE_ADDR_2_IDX6", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2_IDX6 */
	{"WDMA0_BASE_ADDR_2BIT_0_IDX6", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2BIT_0_IDX6 */
	{"WDMA0_BASE_ADDR_2BIT_1_IDX6", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2BIT_1_IDX6 */
	{"WDMA0_BASE_ADDR_0_IDX7", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_0_IDX7 */
	{"WDMA0_BASE_ADDR_1_IDX7", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_1_IDX7 */
	{"WDMA0_BASE_ADDR_2_IDX7", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2_IDX7 */
	{"WDMA0_BASE_ADDR_2BIT_0_IDX7", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2BIT_0_IDX7 */
	{"WDMA0_BASE_ADDR_2BIT_1_IDX7", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2BIT_1_IDX7 */
	{"WDMA1_BASE_ADDR_0_IDX1", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_0_IDX1 */
	{"WDMA1_BASE_ADDR_1_IDX1", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_1_IDX1 */
	{"WDMA1_BASE_ADDR_2_IDX1", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2_IDX1 */
	{"WDMA1_BASE_ADDR_2BIT_0_IDX1", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2BIT_0_IDX1 */
	{"WDMA1_BASE_ADDR_2BIT_1_IDX1", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2BIT_1_IDX1 */
	{"WDMA1_BASE_ADDR_0_IDX2", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_0_IDX2 */
	{"WDMA1_BASE_ADDR_1_IDX2", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_1_IDX2 */
	{"WDMA1_BASE_ADDR_2_IDX2", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2_IDX2 */
	{"WDMA1_BASE_ADDR_2BIT_0_IDX2", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2BIT_0_IDX2 */
	{"WDMA1_BASE_ADDR_2BIT_1_IDX2", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2BIT_1_IDX2 */
	{"WDMA1_BASE_ADDR_0_IDX3", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_0_IDX3 */
	{"WDMA1_BASE_ADDR_1_IDX3", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_1_IDX3 */
	{"WDMA1_BASE_ADDR_2_IDX3", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2_IDX3 */
	{"WDMA1_BASE_ADDR_2BIT_0_IDX3", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2BIT_0_IDX3 */
	{"WDMA1_BASE_ADDR_2BIT_1_IDX3", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2BIT_1_IDX3 */
	{"WDMA1_BASE_ADDR_0_IDX4", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_0_IDX4 */
	{"WDMA1_BASE_ADDR_1_IDX4", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_1_IDX4 */
	{"WDMA1_BASE_ADDR_2_IDX4", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2_IDX4 */
	{"WDMA1_BASE_ADDR_2BIT_0_IDX4", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2BIT_0_IDX4 */
	{"WDMA1_BASE_ADDR_2BIT_1_IDX4", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2BIT_1_IDX4 */
	{"WDMA1_BASE_ADDR_0_IDX5", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_0_IDX5 */
	{"WDMA1_BASE_ADDR_1_IDX5", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_1_IDX5 */
	{"WDMA1_BASE_ADDR_2_IDX5", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2_IDX5 */
	{"WDMA1_BASE_ADDR_2BIT_0_IDX5", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2BIT_0_IDX5 */
	{"WDMA1_BASE_ADDR_2BIT_1_IDX5", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2BIT_1_IDX5 */
	{"WDMA1_BASE_ADDR_0_IDX6", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_0_IDX6 */
	{"WDMA1_BASE_ADDR_1_IDX6", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_1_IDX6 */
	{"WDMA1_BASE_ADDR_2_IDX6", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2_IDX6 */
	{"WDMA1_BASE_ADDR_2BIT_0_IDX6", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2BIT_0_IDX6 */
	{"WDMA1_BASE_ADDR_2BIT_1_IDX6", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2BIT_1_IDX6 */
	{"WDMA1_BASE_ADDR_0_IDX7", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_0_IDX7 */
	{"WDMA1_BASE_ADDR_1_IDX7", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_1_IDX7 */
	{"WDMA1_BASE_ADDR_2_IDX7", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2_IDX7 */
	{"WDMA1_BASE_ADDR_2BIT_0_IDX7", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2BIT_0_IDX7 */
	{"WDMA1_BASE_ADDR_2BIT_1_IDX7", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2BIT_1_IDX7 */
	{"WDMA2_BASE_ADDR_0_IDX1", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_0_IDX1 */
	{"WDMA2_BASE_ADDR_1_IDX1", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_1_IDX1 */
	{"WDMA2_BASE_ADDR_2_IDX1", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2_IDX1 */
	{"WDMA2_BASE_ADDR_2BIT_0_IDX1", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2BIT_0_IDX1 */
	{"WDMA2_BASE_ADDR_2BIT_1_IDX1", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2BIT_1_IDX1 */
	{"WDMA2_BASE_ADDR_0_IDX2", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_0_IDX2 */
	{"WDMA2_BASE_ADDR_1_IDX2", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_1_IDX2 */
	{"WDMA2_BASE_ADDR_2_IDX2", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2_IDX2 */
	{"WDMA2_BASE_ADDR_2BIT_0_IDX2", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2BIT_0_IDX2 */
	{"WDMA2_BASE_ADDR_2BIT_1_IDX2", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2BIT_1_IDX2 */
	{"WDMA2_BASE_ADDR_0_IDX3", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_0_IDX3 */
	{"WDMA2_BASE_ADDR_1_IDX3", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_1_IDX3 */
	{"WDMA2_BASE_ADDR_2_IDX3", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2_IDX3 */
	{"WDMA2_BASE_ADDR_2BIT_0_IDX3", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2BIT_0_IDX3 */
	{"WDMA2_BASE_ADDR_2BIT_1_IDX3", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2BIT_1_IDX3 */
	{"WDMA2_BASE_ADDR_0_IDX4", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_0_IDX4 */
	{"WDMA2_BASE_ADDR_1_IDX4", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_1_IDX4 */
	{"WDMA2_BASE_ADDR_2_IDX4", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2_IDX4 */
	{"WDMA2_BASE_ADDR_2BIT_0_IDX4", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2BIT_0_IDX4 */
	{"WDMA2_BASE_ADDR_2BIT_1_IDX4", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2BIT_1_IDX4 */
	{"WDMA2_BASE_ADDR_0_IDX5", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_0_IDX5 */
	{"WDMA2_BASE_ADDR_1_IDX5", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_1_IDX5 */
	{"WDMA2_BASE_ADDR_2_IDX5", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2_IDX5 */
	{"WDMA2_BASE_ADDR_2BIT_0_IDX5", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2BIT_0_IDX5 */
	{"WDMA2_BASE_ADDR_2BIT_1_IDX5", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2BIT_1_IDX5 */
	{"WDMA2_BASE_ADDR_0_IDX6", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_0_IDX6 */
	{"WDMA2_BASE_ADDR_1_IDX6", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_1_IDX6 */
	{"WDMA2_BASE_ADDR_2_IDX6", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2_IDX6 */
	{"WDMA2_BASE_ADDR_2BIT_0_IDX6", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2BIT_0_IDX6 */
	{"WDMA2_BASE_ADDR_2BIT_1_IDX6", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2BIT_1_IDX6 */
	{"WDMA2_BASE_ADDR_0_IDX7", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_0_IDX7 */
	{"WDMA2_BASE_ADDR_1_IDX7", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_1_IDX7 */
	{"WDMA2_BASE_ADDR_2_IDX7", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2_IDX7 */
	{"WDMA2_BASE_ADDR_2BIT_0_IDX7", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2BIT_0_IDX7 */
	{"WDMA2_BASE_ADDR_2BIT_1_IDX7", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2BIT_1_IDX7 */
	{"WDMA3_BASE_ADDR_0_IDX1", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_0_IDX1 */
	{"WDMA3_BASE_ADDR_1_IDX1", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_1_IDX1 */
	{"WDMA3_BASE_ADDR_2_IDX1", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2_IDX1 */
	{"WDMA3_BASE_ADDR_2BIT_0_IDX1", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2BIT_0_IDX1 */
	{"WDMA3_BASE_ADDR_2BIT_1_IDX1", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2BIT_1_IDX1 */
	{"WDMA3_BASE_ADDR_0_IDX2", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_0_IDX2 */
	{"WDMA3_BASE_ADDR_1_IDX2", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_1_IDX2 */
	{"WDMA3_BASE_ADDR_2_IDX2", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2_IDX2 */
	{"WDMA3_BASE_ADDR_2BIT_0_IDX2", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2BIT_0_IDX2 */
	{"WDMA3_BASE_ADDR_2BIT_1_IDX2", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2BIT_1_IDX2 */
	{"WDMA3_BASE_ADDR_0_IDX3", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_0_IDX3 */
	{"WDMA3_BASE_ADDR_1_IDX3", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_1_IDX3 */
	{"WDMA3_BASE_ADDR_2_IDX3", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2_IDX3 */
	{"WDMA3_BASE_ADDR_2BIT_0_IDX3", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2BIT_0_IDX3 */
	{"WDMA3_BASE_ADDR_2BIT_1_IDX3", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2BIT_1_IDX3 */
	{"WDMA3_BASE_ADDR_0_IDX4", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_0_IDX4 */
	{"WDMA3_BASE_ADDR_1_IDX4", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_1_IDX4 */
	{"WDMA3_BASE_ADDR_2_IDX4", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2_IDX4 */
	{"WDMA3_BASE_ADDR_2BIT_0_IDX4", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2BIT_0_IDX4 */
	{"WDMA3_BASE_ADDR_2BIT_1_IDX4", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2BIT_1_IDX4 */
	{"WDMA3_BASE_ADDR_0_IDX5", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_0_IDX5 */
	{"WDMA3_BASE_ADDR_1_IDX5", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_1_IDX5 */
	{"WDMA3_BASE_ADDR_2_IDX5", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2_IDX5 */
	{"WDMA3_BASE_ADDR_2BIT_0_IDX5", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2BIT_0_IDX5 */
	{"WDMA3_BASE_ADDR_2BIT_1_IDX5", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2BIT_1_IDX5 */
	{"WDMA3_BASE_ADDR_0_IDX6", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_0_IDX6 */
	{"WDMA3_BASE_ADDR_1_IDX6", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_1_IDX6 */
	{"WDMA3_BASE_ADDR_2_IDX6", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2_IDX6 */
	{"WDMA3_BASE_ADDR_2BIT_0_IDX6", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2BIT_0_IDX6 */
	{"WDMA3_BASE_ADDR_2BIT_1_IDX6", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2BIT_1_IDX6 */
	{"WDMA3_BASE_ADDR_0_IDX7", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_0_IDX7 */
	{"WDMA3_BASE_ADDR_1_IDX7", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_1_IDX7 */
	{"WDMA3_BASE_ADDR_2_IDX7", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2_IDX7 */
	{"WDMA3_BASE_ADDR_2BIT_0_IDX7", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2BIT_0_IDX7 */
	{"WDMA3_BASE_ADDR_2BIT_1_IDX7", 0, 32, RW, 0x0}, /* WDMA3_BASE_ADDR_2BIT_1_IDX7 */
	{"WDMA4_BASE_ADDR_0_IDX1", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_0_IDX1 */
	{"WDMA4_BASE_ADDR_1_IDX1", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_1_IDX1 */
	{"WDMA4_BASE_ADDR_2_IDX1", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2_IDX1 */
	{"WDMA4_BASE_ADDR_2BIT_0_IDX1", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2BIT_0_IDX1 */
	{"WDMA4_BASE_ADDR_2BIT_1_IDX1", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2BIT_1_IDX1 */
	{"WDMA4_BASE_ADDR_0_IDX2", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_0_IDX2 */
	{"WDMA4_BASE_ADDR_1_IDX2", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_1_IDX2 */
	{"WDMA4_BASE_ADDR_2_IDX2", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2_IDX2 */
	{"WDMA4_BASE_ADDR_2BIT_0_IDX2", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2BIT_0_IDX2 */
	{"WDMA4_BASE_ADDR_2BIT_1_IDX2", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2BIT_1_IDX2 */
	{"WDMA4_BASE_ADDR_0_IDX3", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_0_IDX3 */
	{"WDMA4_BASE_ADDR_1_IDX3", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_1_IDX3 */
	{"WDMA4_BASE_ADDR_2_IDX3", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2_IDX3 */
	{"WDMA4_BASE_ADDR_2BIT_0_IDX3", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2BIT_0_IDX3 */
	{"WDMA4_BASE_ADDR_2BIT_1_IDX3", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2BIT_1_IDX3 */
	{"WDMA4_BASE_ADDR_0_IDX4", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_0_IDX4 */
	{"WDMA4_BASE_ADDR_1_IDX4", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_1_IDX4 */
	{"WDMA4_BASE_ADDR_2_IDX4", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2_IDX4 */
	{"WDMA4_BASE_ADDR_2BIT_0_IDX4", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2BIT_0_IDX4 */
	{"WDMA4_BASE_ADDR_2BIT_1_IDX4", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2BIT_1_IDX4 */
	{"WDMA4_BASE_ADDR_0_IDX5", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_0_IDX5 */
	{"WDMA4_BASE_ADDR_1_IDX5", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_1_IDX5 */
	{"WDMA4_BASE_ADDR_2_IDX5", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2_IDX5 */
	{"WDMA4_BASE_ADDR_2BIT_0_IDX5", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2BIT_0_IDX5 */
	{"WDMA4_BASE_ADDR_2BIT_1_IDX5", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2BIT_1_IDX5 */
	{"WDMA4_BASE_ADDR_0_IDX6", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_0_IDX6 */
	{"WDMA4_BASE_ADDR_1_IDX6", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_1_IDX6 */
	{"WDMA4_BASE_ADDR_2_IDX6", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2_IDX6 */
	{"WDMA4_BASE_ADDR_2BIT_0_IDX6", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2BIT_0_IDX6 */
	{"WDMA4_BASE_ADDR_2BIT_1_IDX6", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2BIT_1_IDX6 */
	{"WDMA4_BASE_ADDR_0_IDX7", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_0_IDX7 */
	{"WDMA4_BASE_ADDR_1_IDX7", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_1_IDX7 */
	{"WDMA4_BASE_ADDR_2_IDX7", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2_IDX7 */
	{"WDMA4_BASE_ADDR_2BIT_0_IDX7", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2BIT_0_IDX7 */
	{"WDMA4_BASE_ADDR_2BIT_1_IDX7", 0, 32, RW, 0x0}, /* WDMA4_BASE_ADDR_2BIT_1_IDX7 */
	{"WDMADS_BASE_ADDR_0_IDX1", 0, 32, RW, 0x0}, /* WDMADS_BASE_ADDR_0_IDX1 */
	{"WDMADS_BASE_ADDR_1_IDX1", 0, 32, RW, 0x0}, /* WDMADS_BASE_ADDR_1_IDX1 */
	{"WDMADS_BASE_ADDR_0_IDX2", 0, 32, RW, 0x0}, /* WDMADS_BASE_ADDR_0_IDX2 */
	{"WDMADS_BASE_ADDR_1_IDX2", 0, 32, RW, 0x0}, /* WDMADS_BASE_ADDR_1_IDX2 */
	{"WDMADS_BASE_ADDR_0_IDX3", 0, 32, RW, 0x0}, /* WDMADS_BASE_ADDR_0_IDX3 */
	{"WDMADS_BASE_ADDR_1_IDX3", 0, 32, RW, 0x0}, /* WDMADS_BASE_ADDR_1_IDX3 */
	{"WDMADS_BASE_ADDR_0_IDX4", 0, 32, RW, 0x0}, /* WDMADS_BASE_ADDR_0_IDX4 */
	{"WDMADS_BASE_ADDR_1_IDX4", 0, 32, RW, 0x0}, /* WDMADS_BASE_ADDR_1_IDX4 */
	{"WDMADS_BASE_ADDR_0_IDX5", 0, 32, RW, 0x0}, /* WDMADS_BASE_ADDR_0_IDX5 */
	{"WDMADS_BASE_ADDR_1_IDX5", 0, 32, RW, 0x0}, /* WDMADS_BASE_ADDR_1_IDX5 */
	{"WDMADS_BASE_ADDR_0_IDX6", 0, 32, RW, 0x0}, /* WDMADS_BASE_ADDR_0_IDX6 */
	{"WDMADS_BASE_ADDR_1_IDX6", 0, 32, RW, 0x0}, /* WDMADS_BASE_ADDR_1_IDX6 */
	{"WDMADS_BASE_ADDR_0_IDX7", 0, 32, RW, 0x0}, /* WDMADS_BASE_ADDR_0_IDX7 */
	{"WDMADS_BASE_ADDR_1_IDX7", 0, 32, RW, 0x0}, /* WDMADS_BASE_ADDR_1_IDX7 */
	{"RGB_ALPHA", 16, 8, RW, 0x0}, /* WDMA_RGB_OFFSET */
	{"RGB_SRC_Y_OFFSET", 0, 8, RW, 0x0}, /* WDMA_RGB_OFFSET */
	{"RGB_COEF_C00", 16, 15, RW, 0x100}, /* WDMA_RGB_COEF_0 */
	{"RGB_COEF_C10", 0, 15, RW, 0x0}, /* WDMA_RGB_COEF_0 */
	{"RGB_COEF_C20", 16, 15, RW, 0x171}, /* WDMA_RGB_COEF_1 */
	{"RGB_COEF_C01", 0, 15, RW, 0x100}, /* WDMA_RGB_COEF_1 */
	{"RGB_COEF_C11", 16, 15, RW, 0x7FD7}, /* WDMA_RGB_COEF_2 */
	{"RGB_COEF_C21", 0, 15, RW, 0x7F71}, /* WDMA_RGB_COEF_2 */
	{"RGB_COEF_C02", 16, 15, RW, 0x100}, /* WDMA_RGB_COEF_3 */
	{"RGB_COEF_C12", 0, 15, RW, 0x1D7}, /* WDMA_RGB_COEF_3 */
	{"RGB_COEF_C22", 0, 15, RW, 0x0}, /* WDMA_RGB_COEF_4 */
	{"RDMA_CLK_GATE_DISABLE", 1, 1, RW, 0x0}, /* DMA_CLK_GATE_DISABLE */
	{"WDMA_CLK_GATE_DISABLE", 0, 1, RW, 0x0}, /* DMA_CLK_GATE_DISABLE */
	{"WDMA0_SRAM_BASE", 0, 10, RW, 0x0}, /* WDMA0_SRAM_BASE */
	{"WDMA1_SRAM_BASE", 0, 10, RW, 0x100}, /* WDMA1_SRAM_BASE */
	{"WDMA2_SRAM_BASE", 0, 10, RW, 0x200}, /* WDMA2_SRAM_BASE */
	{"WDMA3_SRAM_BASE", 0, 10, RW, 0x0}, /* WDMA3_SRAM_BASE */
	{"WDMA4_SRAM_BASE", 0, 10, RW, 0x100}, /* WDMA4_SRAM_BASE */
	{"WDMADS_SRAM_BASE", 0, 10, RW, 0x200}, /* WDMADS_SRAM_BASE */
	{"RDMAOTF_WIDTH", 16, 14, RW, 0x0}, /* RDMAOTF_IMG_SIZE */
	{"RDMAOTF_HEIGHT", 0, 14, RW, 0x0}, /* RDMAOTF_IMG_SIZE */
	{"RDMAOTF_Y_STRIDE", 16, 15, RW, 0x0}, /* RDMAOTF_STRIDE */
	{"RDMAOTF_C_STRIDE", 0, 15, RW, 0x0}, /* RDMAOTF_STRIDE */
	{"RDMAOTF_10BIT_TYPE", 0, 2, RW, 0x0}, /* RDMAOTF_10BIT_TYPE */
	{"RDMAOTF_DATA_FORMAT", 0, 4, RW, 0x0}, /* RDMAOTF_DATA_FORMAT */
	{"RDMAOTF_BASE_ADDR_0", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_0 */
	{"RDMAOTF_BASE_ADDR_1", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_1 */
	{"RDMAOTF_BASE_ADDR_2", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2 */
	{"RDMAOTF_BASE_ADDR_2BIT_0", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2BIT_0 */
	{"RDMAOTF_BASE_ADDR_2BIT_1", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2BIT_1 */
	{"RDMAOTF_2BIT_Y_STRIDE", 16, 12, RW, 0x0}, /* RDMAOTF_2BIT_STRIDE */
	{"RDMAOTF_2BIT_C_STRIDE", 0, 12, RW, 0x0}, /* RDMAOTF_2BIT_STRIDE */
	{"RDMAOTF_DITHER_EN", 0, 1, RW, 0x0}, /* RDMAOTF_DITHER */
	{"RDMAOTF_SWAP_TABLE", 0, 1, RW, 0x0}, /* RDMAOTF_SWAP_TABLE */
	{"RDMAOTF_BASE_ADDR_0_IDX1", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_0_IDX1 */
	{"RDMAOTF_BASE_ADDR_1_IDX1", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_1_IDX1 */
	{"RDMAOTF_BASE_ADDR_2_IDX1", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2_IDX1 */
	{"RDMAOTF_BASE_ADDR_2BIT_0_IDX1", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2BIT_0_IDX1 */
	{"RDMAOTF_BASE_ADDR_2BIT_1_IDX1", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2BIT_1_IDX1 */
	{"RDMAOTF_BASE_ADDR_0_IDX2", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_0_IDX2 */
	{"RDMAOTF_BASE_ADDR_1_IDX2", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_1_IDX2 */
	{"RDMAOTF_BASE_ADDR_2_IDX2", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2_IDX2 */
	{"RDMAOTF_BASE_ADDR_2BIT_0_IDX2", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2BIT_0_IDX2 */
	{"RDMAOTF_BASE_ADDR_2BIT_1_IDX2", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2BIT_1_IDX2 */
	{"RDMAOTF_BASE_ADDR_0_IDX3", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_0_IDX3 */
	{"RDMAOTF_BASE_ADDR_1_IDX3", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_1_IDX3 */
	{"RDMAOTF_BASE_ADDR_2_IDX3", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2_IDX3 */
	{"RDMAOTF_BASE_ADDR_2BIT_0_IDX3", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2BIT_0_IDX3 */
	{"RDMAOTF_BASE_ADDR_2BIT_1_IDX3", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2BIT_1_IDX3 */
	{"RDMAOTF_BASE_ADDR_0_IDX4", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_0_IDX4 */
	{"RDMAOTF_BASE_ADDR_1_IDX4", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_1_IDX4 */
	{"RDMAOTF_BASE_ADDR_2_IDX4", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2_IDX4 */
	{"RDMAOTF_BASE_ADDR_2BIT_0_IDX4", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2BIT_0_IDX4 */
	{"RDMAOTF_BASE_ADDR_2BIT_1_IDX4", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2BIT_1_IDX4 */
	{"RDMAOTF_BASE_ADDR_0_IDX5", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_0_IDX5 */
	{"RDMAOTF_BASE_ADDR_1_IDX5", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_1_IDX5 */
	{"RDMAOTF_BASE_ADDR_2_IDX5", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2_IDX5 */
	{"RDMAOTF_BASE_ADDR_2BIT_0_IDX5", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2BIT_0_IDX5 */
	{"RDMAOTF_BASE_ADDR_2BIT_1_IDX5", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2BIT_1_IDX5 */
	{"RDMAOTF_BASE_ADDR_0_IDX6", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_0_IDX6 */
	{"RDMAOTF_BASE_ADDR_1_IDX6", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_1_IDX6 */
	{"RDMAOTF_BASE_ADDR_2_IDX6", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2_IDX6 */
	{"RDMAOTF_BASE_ADDR_2BIT_0_IDX6", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2BIT_0_IDX6 */
	{"RDMAOTF_BASE_ADDR_2BIT_1_IDX6", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2BIT_1_IDX6 */
	{"RDMAOTF_BASE_ADDR_0_IDX7", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_0_IDX7 */
	{"RDMAOTF_BASE_ADDR_1_IDX7", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_1_IDX7 */
	{"RDMAOTF_BASE_ADDR_2_IDX7", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2_IDX7 */
	{"RDMAOTF_BASE_ADDR_2BIT_0_IDX7", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2BIT_0_IDX7 */
	{"RDMAOTF_BASE_ADDR_2BIT_1_IDX7", 0, 32, RW, 0x0}, /* RDMAOTF_BASE_ADDR_2BIT_1_IDX7 */
	{"DBG_WDMA_WRESCHECK_0", 0, 32, RWI, 0x0}, /* DBG_WDMA_WRESCHECK_0 */
	{"DBG_WDMA_WRESCHECK_1", 0, 32, RWI, 0x0}, /* DBG_WDMA_WRESCHECK_1 */
	{"DBG_WDMA_WRESCHECK_2", 0, 32, RWI, 0x0}, /* DBG_WDMA_WRESCHECK_2 */
	{"DBG_WDMA_WRESCHECK_3", 0, 32, RWI, 0x0}, /* DBG_WDMA_WRESCHECK_3 */
	{"DBG_WDMA_WRESCHECK_4", 0, 32, RWI, 0x0}, /* DBG_WDMA_WRESCHECK_4 */
	{"DBG_WDMA_WRESCHECK_5", 0, 32, RWI, 0x0}, /* DBG_WDMA_WRESCHECK_5 */
	{"DBG_WDMA_EMPTY_0", 0, 32, RWI, 0x0}, /* DBG_WDMA_EMPTY_0 */
	{"DBG_WDMA_EMPTY_1", 0, 32, RWI, 0x0}, /* DBG_WDMA_EMPTY_1 */
	{"DBG_WDMA_POS_0", 0, 32, RWI, 0x0}, /* DBG_WDMA_POS_0 */
	{"DBG_WDMA_POS_1", 0, 32, RWI, 0x0}, /* DBG_WDMA_POS_1 */
	{"DBG_WDMA_POS_2", 0, 32, RWI, 0x0}, /* DBG_WDMA_POS_2 */
	{"DBG_WDMA_POS_3", 0, 32, RWI, 0x0}, /* DBG_WDMA_POS_3 */
	{"DBG_WDMA_POS_4", 0, 32, RWI, 0x0}, /* DBG_WDMA_POS_4 */
	{"DBG_WDMA_POS_5", 0, 32, RWI, 0x0}, /* DBG_WDMA_POS_5 */
	{"DBG_WDMA_BUF_0", 0, 32, RWI, 0x0}, /* DBG_WDMA_BUF_0 */
	{"DBG_WDMA_BUF_1", 0, 32, RWI, 0x0}, /* DBG_WDMA_BUF_1 */
	{"DBG_WDMA_BUF_2", 0, 32, RWI, 0x0}, /* DBG_WDMA_BUF_2 */
	{"DBG_WDMA_BUF_3", 0, 32, RWI, 0x0}, /* DBG_WDMA_BUF_3 */
	{"DBG_WDMA_BUF_4", 0, 32, RWI, 0x0}, /* DBG_WDMA_BUF_4 */
	{"DBG_WDMA_BUF_5", 0, 32, RWI, 0x0}, /* DBG_WDMA_BUF_5 */
	{"DBG_RDMA_AXIACK_CNT_0", 0, 32, RWI, 0x0}, /* DBG_RDMA_AXIACK_CNT_0 */
	{"DBG_RDMA_AXILAST_CNT_0", 0, 32, RWI, 0x0}, /* DBG_RDMA_AXILAST_CNT_0 */
	{"DBG_RDMA_SRAM_RDONE_CNT_0", 0, 32, RWI, 0x0}, /* DBG_RDMA_SRAM_RDONE_CNT_0 */
	{"DBG_RDMA_STATUS", 0, 32, RWI, 0x0}, /* DBG_RDMA_STATUS */
	{"SCORE_STALL_TIMEOUT_INT_0", 24, 1, RW, 0x0}, /* SCALER_INTERRUPT_SCORE_0 */
	{"SCORE_FM_SUB_FRAME_START_INT_0", 21, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_0 */
	{"SCORE_FM_SUB_FRAME_FINISH_INT_0", 20, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_0 */
	{"SCORE_SHADOW_COPY_FINISH_OVER_INT_0", 17, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_0 */
	{"SCORE_SHADOW_COPY_FINISH_INT_0", 16, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_0 */
	{"SCORE_INPUT_FRAME_CRUSH_INT_0", 12, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_0 */
	{"SCORE_SCALER_OVERFLOW_INT_0", 11, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_0 */
	{"SCORE_INPUT_VERTICAL_UNF_INT_0", 10, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_0 */
	{"SCORE_INPUT_VERTICAL_OVF_INT_0", 9, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_0 */
	{"SCORE_INPUT_HORIZONTAL_UNF_INT_0", 8, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_0 */
	{"SCORE_INPUT_HORIZONTAL_OVF_INT_0", 7, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_0 */
	{"SCORE_CORE_FINISH_INT_0", 3, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_0 */
	{"SCORE_WDMA_FINISH_INT_0", 2, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_0 */
	{"SCORE_FRAME_START_INT_0", 1, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_0 */
	{"SCORE_FRAME_END_INT_0", 0, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_0 */
	{"SCORE_STALL_TIMEOUT_INT_MASK_0", 24, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_SCORE_0 */
	{"SCORE_FM_SUB_FRAME_START_INT_MASK_0", 21, 1, RW, 0x1}, /* SCALER_INTERRUPT_MASK_SCORE_0 */
	{"SCORE_FM_SUB_FRAME_FINISH_INT_MASK_0", 20, 1, RW, 0x1}, /* SCALER_INTERRUPT_MASK_SCORE_0 */
	{"SCORE_SHADOW_COPY_FINISH_OVER_INT_MASK_0", 17, 1, RW, 0x1}, /* SCALER_INTERRUPT_MASK_SCORE_0 */
	{"SCORE_SHADOW_COPY_FINISH_INT_MASK_0", 16, 1, RW, 0x1}, /* SCALER_INTERRUPT_MASK_SCORE_0 */
	{"SCORE_INPUT_FRAME_CRUSH_INT_MASK_0", 12, 1, RW, 0x1}, /* SCALER_INTERRUPT_MASK_SCORE_0 */
	{"SCORE_SCALER_OVERFLOW_INT_MASK_0", 11, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_SCORE_0 */
	{"SCORE_INPUT_VERTICAL_UNF_INT_MASK_0", 10, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_SCORE_0 */
	{"SCORE_INPUT_VERTICAL_OVF_INT_MASK_0", 9, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_SCORE_0 */
	{"SCORE_INPUT_HORIZONTAL_UNF_INT_MASK_0", 8, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_SCORE_0 */
	{"SCORE_INPUT_HORIZONTAL_OVF_INT_MASK_0", 7, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_SCORE_0 */
	{"SCORE_CORE_FINISH_INT_MASK_0", 3, 1, RW, 0x1}, /* SCALER_INTERRUPT_MASK_SCORE_0 */
	{"SCORE_WDMA_FINISH_INT_MASK_0", 2, 1, RW, 0x1}, /* SCALER_INTERRUPT_MASK_SCORE_0 */
	{"SCORE_FRAME_START_INT_MASK_0", 1, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_SCORE_0 */
	{"SCORE_FRAME_END_INT_MASK_0", 0, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_SCORE_0 */
	{"SCORE_STALL_TIMEOUT_INT_1", 24, 1, RW, 0x0}, /* SCALER_INTERRUPT_SCORE_1 */
	{"SCORE_FM_SUB_FRAME_START_INT_1", 21, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_1 */
	{"SCORE_FM_SUB_FRAME_FINISH_INT_1", 20, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_1 */
	{"SCORE_SHADOW_COPY_FINISH_OVER_INT_1", 17, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_1 */
	{"SCORE_SHADOW_COPY_FINISH_INT_1", 16, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_1 */
	{"SCORE_INPUT_FRAME_CRUSH_INT_1", 12, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_1 */
	{"SCORE_SCALER_OVERFLOW_INT_1", 11, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_1 */
	{"SCORE_INPUT_VERTICAL_UNF_INT_1", 10, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_1 */
	{"SCORE_INPUT_VERTICAL_OVF_INT_1", 9, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_1 */
	{"SCORE_INPUT_HORIZONTAL_UNF_INT_1", 8, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_1 */
	{"SCORE_INPUT_HORIZONTAL_OVF_INT_1", 7, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_1 */
	{"SCORE_CORE_FINISH_INT_1", 3, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_1 */
	{"SCORE_WDMA_FINISH_INT_1", 2, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_1 */
	{"SCORE_FRAME_START_INT_1", 1, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_1 */
	{"SCORE_FRAME_END_INT_1", 0, 1, RWI, 0x0}, /* SCALER_INTERRUPT_SCORE_1 */
	{"SCORE_STALL_TIMEOUT_INT_MASK_1", 24, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_SCORE_1 */
	{"SCORE_FM_SUB_FRAME_START_INT_MASK_1", 21, 1, RW, 0x1}, /* SCALER_INTERRUPT_MASK_SCORE_1 */
	{"SCORE_FM_SUB_FRAME_FINISH_INT_MASK_1", 20, 1, RW, 0x1}, /* SCALER_INTERRUPT_MASK_SCORE_1 */
	{"SCORE_SHADOW_COPY_FINISH_OVER_INT_MASK_1", 17, 1, RW, 0x1}, /* SCALER_INTERRUPT_MASK_SCORE_1 */
	{"SCORE_SHADOW_COPY_FINISH_INT_MASK_1", 16, 1, RW, 0x1}, /* SCALER_INTERRUPT_MASK_SCORE_1 */
	{"SCORE_INPUT_FRAME_CRUSH_INT_MASK_1", 12, 1, RW, 0x1}, /* SCALER_INTERRUPT_MASK_SCORE_1 */
	{"SCORE_SCALER_OVERFLOW_INT_MASK_1", 11, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_SCORE_1 */
	{"SCORE_INPUT_VERTICAL_UNF_INT_MASK_1", 10, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_SCORE_1 */
	{"SCORE_INPUT_VERTICAL_OVF_INT_MASK_1", 9, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_SCORE_1 */
	{"SCORE_INPUT_HORIZONTAL_UNF_INT_MASK_1", 8, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_SCORE_1 */
	{"SCORE_INPUT_HORIZONTAL_OVF_INT_MASK_1", 7, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_SCORE_1 */
	{"SCORE_CORE_FINISH_INT_MASK_1", 3, 1, RW, 0x1}, /* SCALER_INTERRUPT_MASK_SCORE_1 */
	{"SCORE_WDMA_FINISH_INT_MASK_1", 2, 1, RW, 0x1}, /* SCALER_INTERRUPT_MASK_SCORE_1 */
	{"SCORE_FRAME_START_INT_MASK_1", 1, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_SCORE_1 */
	{"SCORE_FRAME_END_INT_MASK_1", 0, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK_SCORE_1 */
};

#endif
