$date
  Mon Jun 28 17:32:56 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module regfile $end
$var reg 1 ! clk $end
$var reg 1 " we3 $end
$var reg 5 # a1[4:0] $end
$var reg 5 $ a2[4:0] $end
$var reg 5 % a3[4:0] $end
$var reg 32 & wd3[31:0] $end
$var reg 32 ' rd1[31:0] $end
$var reg 32 ( rd2[31:0] $end
$comment mem is not handled $end
$upscope $end
$enddefinitions $end
#0
U!
U"
bUUUUU #
bUUUUU $
bUUUUU %
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
