{"sha": "b8fb55d14af10fb344e383352811c530658fa631", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YjhmYjU1ZDE0YWYxMGZiMzQ0ZTM4MzM1MjgxMWM1MzA2NThmYTYzMQ==", "commit": {"author": {"name": "Andrew Stubbs", "email": "ams@codesourcery.com", "date": "2012-04-30T13:52:16Z"}, "committer": {"name": "Andrew Stubbs", "email": "ams@gcc.gnu.org", "date": "2012-04-30T13:52:16Z"}, "message": "arm.md (negdi2): Use gen_negdi2_neon.\n\n2012-04-30  Andrew Stubbs  <ams@codesourcery.com>\n\n\t* config/arm/arm.md (negdi2): Use gen_negdi2_neon.\n\t* config/arm/neon.md (negdi2_neon): New insn.\n\tAlso add splitters for core and NEON registers.\n\nFrom-SVN: r186984", "tree": {"sha": "cf5254be8fc41b72e57822153215da3b950d0255", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/cf5254be8fc41b72e57822153215da3b950d0255"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b8fb55d14af10fb344e383352811c530658fa631", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b8fb55d14af10fb344e383352811c530658fa631", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b8fb55d14af10fb344e383352811c530658fa631", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b8fb55d14af10fb344e383352811c530658fa631/comments", "author": {"login": "ams-cs", "id": 2235130, "node_id": "MDQ6VXNlcjIyMzUxMzA=", "avatar_url": "https://avatars.githubusercontent.com/u/2235130?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ams-cs", "html_url": "https://github.com/ams-cs", "followers_url": "https://api.github.com/users/ams-cs/followers", "following_url": "https://api.github.com/users/ams-cs/following{/other_user}", "gists_url": "https://api.github.com/users/ams-cs/gists{/gist_id}", "starred_url": "https://api.github.com/users/ams-cs/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ams-cs/subscriptions", "organizations_url": "https://api.github.com/users/ams-cs/orgs", "repos_url": "https://api.github.com/users/ams-cs/repos", "events_url": "https://api.github.com/users/ams-cs/events{/privacy}", "received_events_url": "https://api.github.com/users/ams-cs/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "00a3a76a37a8fed897688134750dc261640c1180", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/00a3a76a37a8fed897688134750dc261640c1180", "html_url": "https://github.com/Rust-GCC/gccrs/commit/00a3a76a37a8fed897688134750dc261640c1180"}], "stats": {"total": 53, "additions": 52, "deletions": 1}, "files": [{"sha": "df2de77a90deb91e601581b9af42a2e9f5d57cf9", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b8fb55d14af10fb344e383352811c530658fa631/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b8fb55d14af10fb344e383352811c530658fa631/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=b8fb55d14af10fb344e383352811c530658fa631", "patch": "@@ -1,3 +1,9 @@\n+2012-04-30  Andrew Stubbs  <ams@codesourcery.com>\n+\n+\t* config/arm/arm.md (negdi2): Use gen_negdi2_neon.\n+\t* config/arm/neon.md (negdi2_neon): New insn.\n+\tAlso add splitters for core and NEON registers.\n+\n 2012-04-30  Andrew Stubbs  <ams@codesourcery.com>\n \n \t* config/arm/arm.c (neon_valid_immediate): Allow const_int."}, {"sha": "9506228c5e4ae13f3f02616a5e4a039c568efca0", "filename": "gcc/config/arm/arm.md", "status": "modified", "additions": 7, "deletions": 1, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b8fb55d14af10fb344e383352811c530658fa631/gcc%2Fconfig%2Farm%2Farm.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b8fb55d14af10fb344e383352811c530658fa631/gcc%2Fconfig%2Farm%2Farm.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm.md?ref=b8fb55d14af10fb344e383352811c530658fa631", "patch": "@@ -4101,7 +4101,13 @@\n \t (neg:DI (match_operand:DI 1 \"s_register_operand\" \"\")))\n     (clobber (reg:CC CC_REGNUM))])]\n   \"TARGET_EITHER\"\n-  \"\"\n+  {\n+    if (TARGET_NEON)\n+      {\n+        emit_insn (gen_negdi2_neon (operands[0], operands[1]));\n+\tDONE;\n+      }\n+  }\n )\n \n ;; The constraints here are to prevent a *partial* overlap (where %Q0 == %R1)."}, {"sha": "4568dead2f1cbb2dc64187e138bcb330ebb55bb7", "filename": "gcc/config/arm/neon.md", "status": "modified", "additions": 39, "deletions": 0, "changes": 39, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b8fb55d14af10fb344e383352811c530658fa631/gcc%2Fconfig%2Farm%2Fneon.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b8fb55d14af10fb344e383352811c530658fa631/gcc%2Fconfig%2Farm%2Fneon.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fneon.md?ref=b8fb55d14af10fb344e383352811c530658fa631", "patch": "@@ -926,6 +926,45 @@\n                     (const_string \"neon_int_3\")))]\n )\n \n+(define_insn \"negdi2_neon\"\n+  [(set (match_operand:DI 0 \"s_register_operand\"\t \"=&w, w,r,&r\")\n+\t(neg:DI (match_operand:DI 1 \"s_register_operand\" \"  w, w,0, r\")))\n+   (clobber (match_scratch:DI 2\t\t\t\t \"= X,&w,X, X\"))\n+   (clobber (reg:CC CC_REGNUM))]\n+  \"TARGET_NEON\"\n+  \"#\"\n+  [(set_attr \"length\" \"8\")]\n+)\n+\n+; Split negdi2_neon for vfp registers\n+(define_split\n+  [(set (match_operand:DI 0 \"s_register_operand\" \"\")\n+\t(neg:DI (match_operand:DI 1 \"s_register_operand\" \"\")))\n+   (clobber (match_scratch:DI 2 \"\"))\n+   (clobber (reg:CC CC_REGNUM))]\n+  \"TARGET_NEON && reload_completed && IS_VFP_REGNUM (REGNO (operands[0]))\"\n+  [(set (match_dup 2) (const_int 0))\n+   (parallel [(set (match_dup 0) (minus:DI (match_dup 2) (match_dup 1)))\n+\t      (clobber (reg:CC CC_REGNUM))])]\n+  {\n+    if (!REG_P (operands[2]))\n+      operands[2] = operands[0];\n+  }\n+)\n+\n+; Split negdi2_neon for core registers\n+(define_split\n+  [(set (match_operand:DI 0 \"s_register_operand\" \"\")\n+\t(neg:DI (match_operand:DI 1 \"s_register_operand\" \"\")))\n+   (clobber (match_scratch:DI 2 \"\"))\n+   (clobber (reg:CC CC_REGNUM))]\n+  \"TARGET_32BIT && reload_completed\n+   && arm_general_register_operand (operands[0], DImode)\"\n+  [(parallel [(set (match_dup 0) (neg:DI (match_dup 1)))\n+\t      (clobber (reg:CC CC_REGNUM))])]\n+  \"\"\n+)\n+\n (define_insn \"*umin<mode>3_neon\"\n   [(set (match_operand:VDQIW 0 \"s_register_operand\" \"=w\")\n \t(umin:VDQIW (match_operand:VDQIW 1 \"s_register_operand\" \"w\")"}]}