[18:01:45.67] /o 
              /c                          PrimeWave Design Environment 
              /c 
              /c                Version W-2024.09-SP1-2 for linux64 - Jan 15, 2025
              /c              Based on Custom Infrastructure
              /c Version W-2024.09-SP1-2
              /c 
              /c                     Copyright (c) 2004 - 2025 Synopsys, Inc.
              /c    This software and the associated documentation are proprietary to Synopsys,
              /c  Inc. This software may only be used in accordance with the terms and conditions
              /c  of a written license agreement with Synopsys, Inc. All other use, reproduction,
              /c    or distribution of this software is strictly prohibited.  Licensed Products
              /c      communicate with Synopsys servers for the purpose of providing software
              /c     updates, detecting software piracy and verifying that customers are using
              /c     Licensed Products in conformity with the applicable License Key for such
              /c   Licensed Products. Synopsys will use information gathered in connection with
              /c     this process to deliver software updates and pursue software pirates and
              /c                                    infringers.
              /c 
              /c  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
              /c             Inclusivity and Diversity" (Refer to article 000036315 at
              /c                         https://solvnetplus.synopsys.com)
              /c 
              /c Build  (OPT) Config 11252589 compiled on Wed Jan 15 11:01:36 2025 for AlmaLinux 8.4
              /c Invocation: /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/linux64/platform/bin/custom_shell -application primewave -gui 0 -uniqueString 424077b79e1069eea5061164a898209ca82bbda58325a9da73eb6ddaf230aa49f93a5ef511cc936b6eb45af87b41170a6da3d9382e5f6d99 -python 0 -command "source /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.integrator.tb_main_opamp.schematic.session7/sim_server_init.tcl" -log /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/primewave_session7_sim_server_job2 -libDefFile /home/argershm/180-voltmeter/Analog/cc/lib.defs
              /c Execution time: Sat Sep  6 18:01:44 2025
              /c Host: claws-compute3.ece.ncsu.edu
              /c Working directory: /home/argershm/180-voltmeter/Analog/cc
              /c 
[18:01:49.21] /m Information: Registering ICV PERC package...
[18:01:49.54] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[18:01:49.88] /o 
[18:01:49.90] /i source /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.integrator.tb_main_opamp.schematic.session7/sim_server_init.tcl
[18:01:50.01] /o SimServer socket started on claws-compute3.ece.ncsu.edu:36905
[18:01:50.06] /m Information: Launching Waveform Viewer "cd /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.integrator.tb_main_opamp.schematic.session7/logs &&  /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/auxx/../linux64/swv/bin/swv  -bg_gui -k -cdesigner -ptype wv -spxkey /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/auxx/waveform/sae.spxkey -spxrc /tmp/tmp_sae_spxrc_igjy6v -unique_string 424077b79e1069ee8a0b936ab82f679cd6c7980de498070fc2511cd128a4b2dec1cb7792ad94754215911dea03ed9e1446dcb63d00b68e1cc1111760d5188f70 -lic_type 2   -parent_cc_pid 2768712  > /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.integrator.tb_main_opamp.schematic.session7/logs/viewer.log 2>&1"
[18:01:50.09] /o ==== Received Msg ====
              /c len=197 sourceSoc=sock4d2eec40 msgIndex=82 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.integrator.tb_main_opamp.schematic.session7/task0/sim_script0.tcl 0 saeSession4 1 overwrite
[18:01:50.09] /o 
[18:01:50.15] /m Information: Info: Waveform format selected is PSF. Synopsys recommends using the WDF format with the <HSPICE/FineSim> simulator.
              /c WDF is an optimal format that improves viewing performance and reduces disk usage while PSF is a 3rd party format and support "as-is".
              /c To change the format, open the Setup -> Environment menu and select the WDF format. (PW-642)
[18:01:50.61] /m Information: "Starting incremental netlisting for design "integrator/tb_main_opamp/schematic"..." (NETLISTING-010)
[18:01:50.63] /o Loading: Callback files...
[18:01:50.63] /o 
              /c [INFO] : Loading display.tcl from /mnt/designkits/gf180MCU/dk_ncsu/gf180mcu_cc_0.1/Models_HSPICE
              /c 
              /c  if you wish to Load other display.tcl, please set shell environment valiable "iPDK_load_display_gf180mcu" to value = 0
[18:01:50.63] /o 
[18:01:50.67] /w Warning: Could not set the value of preference xtDRCTool because it does not exist. (PREFERENCE-016)
[18:01:50.67] /w Warning: Could not set the value of preference xtDRCICVRunsetFile because it does not exist. (PREFERENCE-016)
[18:01:50.67] /w Warning: Could not set the value of preference xtDRCICVIncludePaths because it does not exist. (PREFERENCE-016)
[18:01:50.67] /w Warning: Could not set the value of preference xtDRCLayDBFormat because it does not exist. (PREFERENCE-016)
[18:01:50.67] /w Warning: Could not set the value of preference xtLVSTool because it does not exist. (PREFERENCE-016)
[18:01:50.67] /w Warning: Could not set the value of preference xtLVSICVRunsetFile because it does not exist. (PREFERENCE-016)
[18:01:50.67] /w Warning: Could not set the value of preference xtLVSICVIncludePaths because it does not exist. (PREFERENCE-016)
[18:01:50.67] /w Warning: Could not set the value of preference xtLVSLayDBFormat because it does not exist. (PREFERENCE-016)
[18:01:50.67] /w Warning: Could not set the value of preference xtLPELVSTool because it does not exist. (PREFERENCE-016)
[18:01:50.67] /w Warning: Could not set the value of preference xtLPETool because it does not exist. (PREFERENCE-016)
[18:01:50.67] /w Warning: Could not set the value of preference xtLPEOpenParasiticView because it does not exist. (PREFERENCE-016)
[18:01:50.67] /w Warning: Could not set the value of preference xtEMIRLPEStarTcadGrdFile because it does not exist. (PREFERENCE-016)
[18:01:50.67] /o 	#######################################
[18:01:50.67] /o 	CC-PDK Library Name	: gf180MCU Open
[18:01:50.67] /o 	#######################################
[18:01:50.67] /o 
[18:01:50.67] /o Netlisting
[18:01:50.67] /o Creating output directories
[18:01:50.76] /o No Design Integrity rule violations found in "integrator/tb_main_opamp/schematic"
[18:01:50.76] /o Scanning: integrator/tb_main_opamp/schematic
[18:01:50.87] /o Scanning: integrator/main_ota_88dB_3kHz_TRIAL/schematic
[18:01:51.14] /m Information: 
[18:01:51.14] /o Checking "analogLib/ideal_balun/schematic"
[18:01:51.15] /o No rule violations found in "analogLib/ideal_balun/schematic"
[18:01:51.15] /o Scanning: analogLib/ideal_balun/schematic
[18:01:51.19] /o Computing terminal lists
[18:01:51.19] /o Processing terminals of module integrator/main_ota_88dB_3kHz_TRIAL/schematic
[18:01:51.19] /o Processing terminals of module analogLib/ideal_balun/schematic
[18:01:51.20] /o Processing terminals of module integrator/tb_main_opamp/schematic
[18:01:51.23] /o Starting netlisting
[18:01:51.26] /o Formatting integrator/main_ota_88dB_3kHz_TRIAL/schematic
[18:01:51.27] /m Information: "integrator main_ota_88dB_3kHz_TRIAL schematic" renetlisted. (NETLISTING-056)
[18:01:51.28] /m Information: "Netlisting design "integrator/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
[18:01:51.29] /# Composing simulator input file for design "integrator/tb_main_opamp/schematic"...
[18:01:51.41] /# Simulator input file composed successfully for design "integrator/tb_main_opamp/schematic"
[18:01:51.42] /m Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/integrator,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/nominal/results/outputs.tcl for AVA evaluation.
[18:01:51.53] /o 
[18:01:51.68] /o                                          Composing Nominal                                         
[18:01:51.71] /o                         Launching jobs for testbench diff_mode_gain started                        
[18:01:51.71] /# Starting PrimeSimSPICE simulation for design: integrator/tb_main_opamp/schematic
[18:01:51.72] /o                          Creating jobs for testbench diff_mode_gain (0 / 1)                         
[18:01:51.72] /o                            Launching 1 jobs for testbench diff_mode_gain                           
[18:01:52.56] /o                         Launching jobs for testbench diff_mode_gain finished                        
[18:01:52.95] /m Information: 0 of 1 testbench(es) done. (PW_GUI-714)
[18:01:55.07] /m Information: Job distribution master (saeSession4,diff_mode_gain.Simulation_Simulation session:session0 testbench:diff_mode_gain) : up to 1 job running workers.
[18:02:01.47] /# Simulation completed successfully for design: integrator/tb_main_opamp/schematic  (PW-651)
[18:02:01.48] /# Netlisting and simulation completed for testbench: diff_mode_gain in 11s
[18:02:01.48] /# Evaluating and plotting outputs...
[18:02:01.67] /r giWindowId 1
[18:02:01.67] /r giWindowGeometry 1014x710+5+52
[18:02:01.73] /m Information: Jobs distribution master quit! (PW_GUI-822)
[18:02:02.33] /# Evaluating and plotting completed for testbench: diff_mode_gain in 1s
[18:02:02.36] /m Information: 1 of 1 testbench(es) done. (PW_GUI-714)
[18:04:27.73] /o ==== Received Msg ====
              /c len=197 sourceSoc=sock551b4a40 msgIndex=83 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.integrator.tb_main_opamp.schematic.session7/task1/sim_script1.tcl 1 saeSession4 1 overwrite
[18:04:27.73] /o 
[18:04:27.84] /m Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
[18:04:27.85] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[18:04:28.21] /m Information: All open designs are up to date. (DESIGN_COMMANDS-100)
[18:04:28.47] /m Information: "Starting incremental netlisting for design "integrator/tb_main_opamp/schematic"..." (NETLISTING-010)
[18:04:28.47] /o Netlisting
[18:04:28.47] /o Creating output directories
[18:04:28.56] /o No Design Integrity rule violations found in "integrator/tb_main_opamp/schematic"
[18:04:28.56] /o Scanning: integrator/tb_main_opamp/schematic
[18:04:28.64] /o Scanning: integrator/main_ota_88dB_3kHz_TRIAL/schematic
[18:04:28.92] /m Information: 
[18:04:28.92] /o Checking "analogLib/ideal_balun/schematic"
[18:04:28.92] /o No rule violations found in "analogLib/ideal_balun/schematic"
[18:04:28.92] /o Scanning: analogLib/ideal_balun/schematic
[18:04:28.97] /o Computing terminal lists
[18:04:28.97] /o Processing terminals of module integrator/main_ota_88dB_3kHz_TRIAL/schematic
[18:04:28.98] /o Processing terminals of module analogLib/ideal_balun/schematic
[18:04:28.99] /o Processing terminals of module integrator/tb_main_opamp/schematic
[18:04:29.02] /o Starting netlisting
[18:04:29.05] /o Formatting integrator/main_ota_88dB_3kHz_TRIAL/schematic
[18:04:29.06] /m Information: "integrator main_ota_88dB_3kHz_TRIAL schematic" renetlisted. (NETLISTING-056)
[18:04:29.08] /m Information: "Netlisting design "integrator/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
[18:04:29.09] /# Composing simulator input file for design "integrator/tb_main_opamp/schematic"...
[18:04:29.19] /# Simulator input file composed successfully for design "integrator/tb_main_opamp/schematic"
[18:04:29.20] /m Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/integrator,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/nominal/results/outputs.tcl for AVA evaluation.
[18:04:29.31] /o 
[18:04:29.46] /o                                          Composing Nominal                                         
[18:04:29.49] /o                         Launching jobs for testbench diff_mode_gain started                        
[18:04:29.49] /# Starting PrimeSimSPICE simulation for design: integrator/tb_main_opamp/schematic
[18:04:29.50] /o                          Creating jobs for testbench diff_mode_gain (0 / 1)                         
[18:04:29.50] /o                            Launching 1 jobs for testbench diff_mode_gain                           
[18:04:30.35] /o                         Launching jobs for testbench diff_mode_gain finished                        
[18:04:30.35] /o 
[18:04:30.50] /m Information: 1 of 2 testbench(es) done. (PW_GUI-714)
[18:04:33.07] /m Information: Job distribution master (saeSession4,diff_mode_gain.Simulation_Simulation session:session1 testbench:diff_mode_gain) : up to 1 job running workers.
[18:04:39.97] /# Simulation completed successfully for design: integrator/tb_main_opamp/schematic  (PW-651)
[18:04:39.98] /# Netlisting and simulation completed for testbench: diff_mode_gain in 11s
[18:04:39.98] /# Evaluating and plotting outputs...
[18:04:40.17] /m Information: Jobs distribution master quit! (PW_GUI-822)
[18:04:41.14] /# Evaluating and plotting completed for testbench: diff_mode_gain in 2s
[18:04:41.15] /m Information: 2 of 2 testbench(es) done. (PW_GUI-714)
[18:09:41.01] /m Information: Exiting simulation server process. (PW_GUI-984)
[18:09:41.78] /o Shutdown time: Sat Sep  6 18:09:41 2025
[18:09:41.78] /o Elapsed session real time: 7.95 minutes
[18:09:41.78] /o Session terminated. Log is at /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/logs/primewave.argershm.2025_9_6_180144_2768712.log
[18:09:41.79] /e Error: {}
