%Warning-WIDTHEXPAND: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:9:30: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '11'h1' generates 11 bits.
                                                                                                 : ... note: In instance 'tt_um_felixfeierabend.signal_gen.tonegenA'
    9 |     reg[11:0] next_counter = 11'b1;
      |                              ^~~~~
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:3:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      ... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.040
                      ... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:23:6: Input port connection 'scale_factor' expects 12 bits on the pin connection, but pin connection's CONST '11'h32' generates 11 bits.
                                                                                                          : ... note: In instance 'tt_um_felixfeierabend'
   23 |     .scale_factor(11'd50),
      |      ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:5:23: Bits of signal are not used: 'ui_in'[2:1]
                                                                                                           : ... note: In instance 'tt_um_felixfeierabend'
    5 |     input  wire [7:0] ui_in,     
      |                       ^~~~~
                       ... For warning description see https://verilator.org/warn/UNUSEDSIGNAL?v=5.040
                       ... Use "/* verilator lint_off UNUSEDSIGNAL */" and lint_on around source to disable this message.
%Warning-UNUSEDSIGNAL: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:7:23: Bits of signal are not used: 'uio_in'[7:3]
                                                                                                           : ... note: In instance 'tt_um_felixfeierabend'
    7 |     input  wire [7:0] uio_in,    
      |                       ^~~~~~
%Warning-UNUSEDSIGNAL: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:17:12: Signal is not used: 'debug_bits'
                                                                                                            : ... note: In instance 'tt_um_felixfeierabend'
   17 | wire [6:0] debug_bits;
      |            ^~~~~~~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:19:26: Procedural assignment to declaration with initial value: 'periodA'
                                                                                                : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
                                                                                                : ... Location of variable initialization
   19 |     reg [11:0] periodA = 12'd200;
      |                          ^~~~~~~
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:42:13: ... Location of variable process write
                                                                                                : ... Perhaps should initialize instead using a reset in this process
   42 |             periodA = 12'd200;
      |             ^~~~~~~
                      ... For warning description see https://verilator.org/warn/PROCASSINIT?v=5.040
                      ... Use "/* verilator lint_off PROCASSINIT */" and lint_on around source to disable this message.
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:20:22: Procedural assignment to declaration with initial value: 'volA'
                                                                                                : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
                                                                                                : ... Location of variable initialization
   20 |     reg [3:0] volA = 4'd8;
      |                      ^~~~
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:43:13: ... Location of variable process write
                                                                                                : ... Perhaps should initialize instead using a reset in this process
   43 |             volA = 4'd8;
      |             ^~~~
%Warning-UNUSEDSIGNAL: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:20:15: Signal is not used: 'volA'
                                                                                                 : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
   20 |     reg [3:0] volA = 4'd8;
      |               ^~~~
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:8:25: Procedural assignment to declaration with initial value: 'counter'
                                                                                                 : ... note: In instance 'tt_um_felixfeierabend.signal_gen.tonegenA'
                                                                                                 : ... Location of variable initialization
    8 |     reg[11:0] counter = 0;
      |                         ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:3:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:14:13: ... Location of variable process write
                                                                                                  : ... Perhaps should initialize instead using a reset in this process
   14 |             counter <= 0;
      |             ^~~~~~~
%Warning-UNUSEDSIGNAL: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:9:15: Signal is not used: 'next_counter'
                                                                                                  : ... note: In instance 'tt_um_felixfeierabend.signal_gen.tonegenA'
    9 |     reg[11:0] next_counter = 11'b1;
      |               ^~~~~~~~~~~~
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:3:1: ... note: In file included from 'tt_um_felixfeierabend.v'
%Warning-UNUSEDSIGNAL: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:10:9: Signal is not used: 'clk_val'
                                                                                                  : ... note: In instance 'tt_um_felixfeierabend.signal_gen.tonegenA'
   10 |     reg clk_val = 0;
      |         ^~~~~~~
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:3:1: ... note: In file included from 'tt_um_felixfeierabend.v'
%Warning-BLKSEQ: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:42:21: Blocking assignment '=' in sequential logic process
                                                                                           : ... Suggest using delayed assignment '<='
   42 |             periodA = 12'd200;
      |                     ^
                 /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                 ... For warning description see https://verilator.org/warn/BLKSEQ?v=5.040
                 ... Use "/* verilator lint_off BLKSEQ */" and lint_on around source to disable this message.
%Warning-BLKSEQ: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:43:18: Blocking assignment '=' in sequential logic process
                                                                                           : ... Suggest using delayed assignment '<='
   43 |             volA = 4'd8;
      |                  ^
                 /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
- V e r i l a t i o n   R e p o r t: Verilator 5.040 2025-08-30 rev v5.040
- Verilator: Built from 0.281 MB sources in 303 modules, into 0.022 MB in 5 C++ files needing 0.000 MB
- Verilator: Walltime 0.273 s (elab=0.017, cvt=0.021, bld=0.000); cpu 0.076 s on 1 threads; alloced 35.688 MB
