Overview of system verilog
 What and Why Verification 
 language
 why system verilog
 variable types (other language basics)
 ENV TB structure
 UVM introduction
 editor (GVIM/VSCode)
 github, svn file management
 basic protocols I2C, SPI, UART
