Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jun  3 10:12:48 2025
| Host         : DESKTOP-9J8NLNN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file calculator_buzunar_timing_summary_routed.rpt -pb calculator_buzunar_timing_summary_routed.pb -rpx calculator_buzunar_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator_buzunar
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          10          
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.080      -30.832                     11                   72        0.157        0.000                      0                   72        4.500        0.000                       0                    71  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.080      -30.832                     11                   72        0.157        0.000                      0                   72        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           11  Failing Endpoints,  Worst Slack       -4.080ns,  Total Violation      -30.832ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.080ns  (required time - arrival time)
  Source:                 u_inmultitor/multiplier_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_inmultitor/product_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.050ns  (logic 8.212ns (58.449%)  route 5.838ns (41.551%))
  Logic Levels:           23  (CARRY4=14 LUT2=1 LUT4=3 LUT5=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.160    u_inmultitor/CLK
    SLICE_X63Y0          FDRE                                         r  u_inmultitor/multiplier_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  u_inmultitor/multiplier_reg[1]/Q
                         net (fo=6, routed)           0.679     6.296    u_inmultitor/multiplier_reg_n_0_[1]
    SLICE_X63Y0          LUT4 (Prop_lut4_I0_O)        0.124     6.420 r  u_inmultitor/product[0]_i_7/O
                         net (fo=1, routed)           0.000     6.420    u_inmultitor/product[0]_i_7_n_0
    SLICE_X63Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.000 r  u_inmultitor/product_reg[0]_i_1/O[2]
                         net (fo=5, routed)           0.474     7.474    u_inmultitor/p_0_in1_in[2]
    SLICE_X61Y1          LUT2 (Prop_lut2_I0_O)        0.302     7.776 r  u_inmultitor/temp_product0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.776    u_inmultitor/temp_product0_carry_i_4_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.326 r  u_inmultitor/temp_product0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.326    u_inmultitor/temp_product0_carry_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.660 r  u_inmultitor/temp_product0_carry__0/O[1]
                         net (fo=4, routed)           0.689     9.349    u_inmultitor/temp_product0_carry__0_n_6
    SLICE_X62Y3          LUT4 (Prop_lut4_I2_O)        0.303     9.652 r  u_inmultitor/i__carry__0_i_8__6/O
                         net (fo=1, routed)           0.000     9.652    u_inmultitor/i__carry__0_i_8__6_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.184 r  u_inmultitor/temp_product0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.184    u_inmultitor/temp_product0_inferred__0/i__carry__0_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.406 r  u_inmultitor/temp_product0_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.605    11.011    u_inmultitor/temp_product0_inferred__0/i__carry__1_n_7
    SLICE_X63Y4          LUT5 (Prop_lut5_I0_O)        0.299    11.310 r  u_inmultitor/i__carry__0_i_1__11/O
                         net (fo=5, routed)           0.350    11.660    u_inmultitor/i__carry__0_i_1__11_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.056 r  u_inmultitor/temp_product0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.056    u_inmultitor/temp_product0_inferred__1/i__carry__0_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.275 r  u_inmultitor/temp_product0_inferred__1/i__carry__1/O[0]
                         net (fo=3, routed)           0.472    12.747    u_inmultitor/temp_product0_inferred__1/i__carry__1_n_7
    SLICE_X63Y6          LUT5 (Prop_lut5_I0_O)        0.295    13.042 r  u_inmultitor/i__carry__0_i_1__8/O
                         net (fo=3, routed)           0.360    13.402    u_inmultitor/i__carry__0_i_1__8_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.787 r  u_inmultitor/temp_product0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.787    u_inmultitor/temp_product0_inferred__2/i__carry__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.009 r  u_inmultitor/temp_product0_inferred__2/i__carry__1/O[0]
                         net (fo=3, routed)           0.333    14.342    u_inmultitor/temp_product0_inferred__2/i__carry__1_n_7
    SLICE_X64Y7          LUT5 (Prop_lut5_I0_O)        0.299    14.641 r  u_inmultitor/i__carry__0_i_1__10/O
                         net (fo=2, routed)           0.342    14.983    u_inmultitor/i__carry__0_i_1__10_n_0
    SLICE_X65Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.368 r  u_inmultitor/temp_product0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.368    u_inmultitor/temp_product0_inferred__3/i__carry__0_n_0
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.590 r  u_inmultitor/temp_product0_inferred__3/i__carry__1/O[0]
                         net (fo=2, routed)           0.453    16.043    u_inmultitor/temp_product0_inferred__3/i__carry__1_n_7
    SLICE_X59Y8          LUT5 (Prop_lut5_I0_O)        0.299    16.342 r  u_inmultitor/i__carry__0_i_1__9/O
                         net (fo=3, routed)           0.343    16.685    u_inmultitor/i__carry__0_i_1__9_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.070 r  u_inmultitor/temp_product0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.070    u_inmultitor/temp_product0_inferred__4/i__carry__0_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.292 f  u_inmultitor/temp_product0_inferred__4/i__carry__1/O[0]
                         net (fo=2, routed)           0.319    17.611    u_inmultitor/temp_product0[14]
    SLICE_X58Y6          LUT5 (Prop_lut5_I1_O)        0.299    17.910 r  u_inmultitor/product[15]_i_5/O
                         net (fo=1, routed)           0.000    17.910    u_inmultitor/product[15]_i_5_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.490 r  u_inmultitor/product_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.418    18.908    u_inmultitor/product0[15]
    SLICE_X63Y6          LUT4 (Prop_lut4_I3_O)        0.302    19.210 r  u_inmultitor/product[15]_i_1/O
                         net (fo=1, routed)           0.000    19.210    u_inmultitor/product[15]_i_1_n_0
    SLICE_X63Y6          FDRE                                         r  u_inmultitor/product_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.519    14.860    u_inmultitor/CLK
    SLICE_X63Y6          FDRE                                         r  u_inmultitor/product_reg[15]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X63Y6          FDRE (Setup_fdre_C_D)        0.031    15.130    u_inmultitor/product_reg[15]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -19.210    
  -------------------------------------------------------------------
                         slack                                 -4.080    

Slack (VIOLATED) :        -3.601ns  (required time - arrival time)
  Source:                 u_inmultitor/multiplier_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_inmultitor/product_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.600ns  (logic 8.154ns (59.958%)  route 5.446ns (40.042%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=1 LUT4=5 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.160    u_inmultitor/CLK
    SLICE_X63Y0          FDRE                                         r  u_inmultitor/multiplier_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  u_inmultitor/multiplier_reg[1]/Q
                         net (fo=6, routed)           0.679     6.296    u_inmultitor/multiplier_reg_n_0_[1]
    SLICE_X63Y0          LUT4 (Prop_lut4_I0_O)        0.124     6.420 r  u_inmultitor/product[0]_i_7/O
                         net (fo=1, routed)           0.000     6.420    u_inmultitor/product[0]_i_7_n_0
    SLICE_X63Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.000 r  u_inmultitor/product_reg[0]_i_1/O[2]
                         net (fo=5, routed)           0.474     7.474    u_inmultitor/p_0_in1_in[2]
    SLICE_X61Y1          LUT2 (Prop_lut2_I0_O)        0.302     7.776 r  u_inmultitor/temp_product0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.776    u_inmultitor/temp_product0_carry_i_4_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.356 r  u_inmultitor/temp_product0_carry/O[2]
                         net (fo=5, routed)           0.474     8.830    u_inmultitor/temp_product0_carry_n_5
    SLICE_X62Y2          LUT4 (Prop_lut4_I2_O)        0.302     9.132 r  u_inmultitor/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000     9.132    u_inmultitor/i__carry_i_6__5_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.712 r  u_inmultitor/temp_product0_inferred__0/i__carry/O[2]
                         net (fo=2, routed)           0.440    10.151    u_inmultitor/temp_product0_inferred__0/i__carry_n_5
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.302    10.453 r  u_inmultitor/i__carry_i_3__7/O
                         net (fo=4, routed)           0.492    10.946    u_inmultitor/i__carry_i_3__7_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.466 r  u_inmultitor/temp_product0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.466    u_inmultitor/temp_product0_inferred__1/i__carry_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.685 r  u_inmultitor/temp_product0_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.727    12.412    u_inmultitor/temp_product0_inferred__1/i__carry__0_n_7
    SLICE_X61Y5          LUT4 (Prop_lut4_I2_O)        0.295    12.707 r  u_inmultitor/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000    12.707    u_inmultitor/i__carry_i_4__8_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.108 r  u_inmultitor/temp_product0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.108    u_inmultitor/temp_product0_inferred__2/i__carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.330 r  u_inmultitor/temp_product0_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.345    13.675    u_inmultitor/temp_product0_inferred__2/i__carry__0_n_7
    SLICE_X62Y7          LUT5 (Prop_lut5_I0_O)        0.299    13.974 r  u_inmultitor/i__carry_i_1__8/O
                         net (fo=5, routed)           0.359    14.334    u_inmultitor/i__carry_i_1__8_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.719 r  u_inmultitor/temp_product0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.719    u_inmultitor/temp_product0_inferred__3/i__carry_n_0
    SLICE_X65Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.941 r  u_inmultitor/temp_product0_inferred__3/i__carry__0/O[0]
                         net (fo=4, routed)           0.731    15.671    u_inmultitor/temp_product0_inferred__3/i__carry__0_n_7
    SLICE_X59Y5          LUT4 (Prop_lut4_I2_O)        0.299    15.970 r  u_inmultitor/i__carry_i_4__10/O
                         net (fo=1, routed)           0.000    15.970    u_inmultitor/i__carry_i_4__10_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.371 r  u_inmultitor/temp_product0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.371    u_inmultitor/temp_product0_inferred__4/i__carry_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.705 f  u_inmultitor/temp_product0_inferred__4/i__carry__0/O[1]
                         net (fo=2, routed)           0.440    17.146    u_inmultitor/temp_product0[11]
    SLICE_X58Y5          LUT3 (Prop_lut3_I1_O)        0.303    17.449 r  u_inmultitor/product[12]_i_5/O
                         net (fo=1, routed)           0.000    17.449    u_inmultitor/product[12]_i_5_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.847 r  u_inmultitor/product_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.847    u_inmultitor/product_reg[12]_i_3_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.181 r  u_inmultitor/product_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.283    18.464    u_inmultitor/product0[14]
    SLICE_X58Y6          LUT4 (Prop_lut4_I3_O)        0.296    18.760 r  u_inmultitor/product[14]_i_1/O
                         net (fo=1, routed)           0.000    18.760    u_inmultitor/product[14]_i_1_n_0
    SLICE_X58Y6          FDRE                                         r  u_inmultitor/product_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.859    u_inmultitor/CLK
    SLICE_X58Y6          FDRE                                         r  u_inmultitor/product_reg[14]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y6          FDRE (Setup_fdre_C_D)        0.075    15.159    u_inmultitor/product_reg[14]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -18.760    
  -------------------------------------------------------------------
                         slack                                 -3.601    

Slack (VIOLATED) :        -3.552ns  (required time - arrival time)
  Source:                 u_inmultitor/multiplier_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_inmultitor/product_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.506ns  (logic 8.045ns (59.568%)  route 5.461ns (40.432%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=1 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.160    u_inmultitor/CLK
    SLICE_X63Y0          FDRE                                         r  u_inmultitor/multiplier_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  u_inmultitor/multiplier_reg[1]/Q
                         net (fo=6, routed)           0.679     6.296    u_inmultitor/multiplier_reg_n_0_[1]
    SLICE_X63Y0          LUT4 (Prop_lut4_I0_O)        0.124     6.420 r  u_inmultitor/product[0]_i_7/O
                         net (fo=1, routed)           0.000     6.420    u_inmultitor/product[0]_i_7_n_0
    SLICE_X63Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.000 r  u_inmultitor/product_reg[0]_i_1/O[2]
                         net (fo=5, routed)           0.474     7.474    u_inmultitor/p_0_in1_in[2]
    SLICE_X61Y1          LUT2 (Prop_lut2_I0_O)        0.302     7.776 r  u_inmultitor/temp_product0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.776    u_inmultitor/temp_product0_carry_i_4_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.356 r  u_inmultitor/temp_product0_carry/O[2]
                         net (fo=5, routed)           0.474     8.830    u_inmultitor/temp_product0_carry_n_5
    SLICE_X62Y2          LUT4 (Prop_lut4_I2_O)        0.302     9.132 r  u_inmultitor/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000     9.132    u_inmultitor/i__carry_i_6__5_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.712 r  u_inmultitor/temp_product0_inferred__0/i__carry/O[2]
                         net (fo=2, routed)           0.440    10.151    u_inmultitor/temp_product0_inferred__0/i__carry_n_5
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.302    10.453 r  u_inmultitor/i__carry_i_3__7/O
                         net (fo=4, routed)           0.492    10.946    u_inmultitor/i__carry_i_3__7_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.466 r  u_inmultitor/temp_product0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.466    u_inmultitor/temp_product0_inferred__1/i__carry_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.685 r  u_inmultitor/temp_product0_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.727    12.412    u_inmultitor/temp_product0_inferred__1/i__carry__0_n_7
    SLICE_X61Y5          LUT4 (Prop_lut4_I2_O)        0.295    12.707 r  u_inmultitor/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000    12.707    u_inmultitor/i__carry_i_4__8_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.108 r  u_inmultitor/temp_product0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.108    u_inmultitor/temp_product0_inferred__2/i__carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.330 r  u_inmultitor/temp_product0_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.345    13.675    u_inmultitor/temp_product0_inferred__2/i__carry__0_n_7
    SLICE_X62Y7          LUT5 (Prop_lut5_I0_O)        0.299    13.974 r  u_inmultitor/i__carry_i_1__8/O
                         net (fo=5, routed)           0.359    14.334    u_inmultitor/i__carry_i_1__8_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.719 r  u_inmultitor/temp_product0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.719    u_inmultitor/temp_product0_inferred__3/i__carry_n_0
    SLICE_X65Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.941 r  u_inmultitor/temp_product0_inferred__3/i__carry__0/O[0]
                         net (fo=4, routed)           0.731    15.671    u_inmultitor/temp_product0_inferred__3/i__carry__0_n_7
    SLICE_X59Y5          LUT4 (Prop_lut4_I2_O)        0.299    15.970 r  u_inmultitor/i__carry_i_4__10/O
                         net (fo=1, routed)           0.000    15.970    u_inmultitor/i__carry_i_4__10_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.371 r  u_inmultitor/temp_product0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.371    u_inmultitor/temp_product0_inferred__4/i__carry_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.705 f  u_inmultitor/temp_product0_inferred__4/i__carry__0/O[1]
                         net (fo=2, routed)           0.440    17.146    u_inmultitor/temp_product0[11]
    SLICE_X58Y5          LUT3 (Prop_lut3_I1_O)        0.303    17.449 r  u_inmultitor/product[12]_i_5/O
                         net (fo=1, routed)           0.000    17.449    u_inmultitor/product[12]_i_5_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.847 r  u_inmultitor/product_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.847    u_inmultitor/product_reg[12]_i_3_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.069 r  u_inmultitor/product_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.298    18.367    u_inmultitor/product0[13]
    SLICE_X59Y8          LUT6 (Prop_lut6_I5_O)        0.299    18.666 r  u_inmultitor/product[13]_i_1/O
                         net (fo=1, routed)           0.000    18.666    u_inmultitor/product[13]_i_1_n_0
    SLICE_X59Y8          FDRE                                         r  u_inmultitor/product_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.517    14.858    u_inmultitor/CLK
    SLICE_X59Y8          FDRE                                         r  u_inmultitor/product_reg[13]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y8          FDRE (Setup_fdre_C_D)        0.031    15.114    u_inmultitor/product_reg[13]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -18.666    
  -------------------------------------------------------------------
                         slack                                 -3.552    

Slack (VIOLATED) :        -3.405ns  (required time - arrival time)
  Source:                 u_inmultitor/multiplier_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_inmultitor/product_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.359ns  (logic 7.892ns (59.078%)  route 5.467ns (40.922%))
  Logic Levels:           21  (CARRY4=12 LUT2=1 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.160    u_inmultitor/CLK
    SLICE_X63Y0          FDRE                                         r  u_inmultitor/multiplier_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  u_inmultitor/multiplier_reg[1]/Q
                         net (fo=6, routed)           0.679     6.296    u_inmultitor/multiplier_reg_n_0_[1]
    SLICE_X63Y0          LUT4 (Prop_lut4_I0_O)        0.124     6.420 r  u_inmultitor/product[0]_i_7/O
                         net (fo=1, routed)           0.000     6.420    u_inmultitor/product[0]_i_7_n_0
    SLICE_X63Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.000 r  u_inmultitor/product_reg[0]_i_1/O[2]
                         net (fo=5, routed)           0.474     7.474    u_inmultitor/p_0_in1_in[2]
    SLICE_X61Y1          LUT2 (Prop_lut2_I0_O)        0.302     7.776 r  u_inmultitor/temp_product0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.776    u_inmultitor/temp_product0_carry_i_4_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.356 r  u_inmultitor/temp_product0_carry/O[2]
                         net (fo=5, routed)           0.474     8.830    u_inmultitor/temp_product0_carry_n_5
    SLICE_X62Y2          LUT4 (Prop_lut4_I2_O)        0.302     9.132 r  u_inmultitor/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000     9.132    u_inmultitor/i__carry_i_6__5_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.712 r  u_inmultitor/temp_product0_inferred__0/i__carry/O[2]
                         net (fo=2, routed)           0.440    10.151    u_inmultitor/temp_product0_inferred__0/i__carry_n_5
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.302    10.453 r  u_inmultitor/i__carry_i_3__7/O
                         net (fo=4, routed)           0.492    10.946    u_inmultitor/i__carry_i_3__7_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.466 r  u_inmultitor/temp_product0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.466    u_inmultitor/temp_product0_inferred__1/i__carry_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.685 r  u_inmultitor/temp_product0_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.727    12.412    u_inmultitor/temp_product0_inferred__1/i__carry__0_n_7
    SLICE_X61Y5          LUT4 (Prop_lut4_I2_O)        0.295    12.707 r  u_inmultitor/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000    12.707    u_inmultitor/i__carry_i_4__8_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.108 r  u_inmultitor/temp_product0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.108    u_inmultitor/temp_product0_inferred__2/i__carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.330 r  u_inmultitor/temp_product0_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.345    13.675    u_inmultitor/temp_product0_inferred__2/i__carry__0_n_7
    SLICE_X62Y7          LUT5 (Prop_lut5_I0_O)        0.299    13.974 r  u_inmultitor/i__carry_i_1__8/O
                         net (fo=5, routed)           0.359    14.334    u_inmultitor/i__carry_i_1__8_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.719 r  u_inmultitor/temp_product0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.719    u_inmultitor/temp_product0_inferred__3/i__carry_n_0
    SLICE_X65Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.941 r  u_inmultitor/temp_product0_inferred__3/i__carry__0/O[0]
                         net (fo=4, routed)           0.731    15.671    u_inmultitor/temp_product0_inferred__3/i__carry__0_n_7
    SLICE_X59Y5          LUT4 (Prop_lut4_I2_O)        0.299    15.970 r  u_inmultitor/i__carry_i_4__10/O
                         net (fo=1, routed)           0.000    15.970    u_inmultitor/i__carry_i_4__10_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.371 r  u_inmultitor/temp_product0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.371    u_inmultitor/temp_product0_inferred__4/i__carry_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.593 f  u_inmultitor/temp_product0_inferred__4/i__carry__0/O[0]
                         net (fo=2, routed)           0.319    16.912    u_inmultitor/temp_product0[10]
    SLICE_X58Y5          LUT5 (Prop_lut5_I1_O)        0.299    17.211 r  u_inmultitor/product[12]_i_6/O
                         net (fo=1, routed)           0.000    17.211    u_inmultitor/product[12]_i_6_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.791 r  u_inmultitor/product_reg[12]_i_3/O[2]
                         net (fo=1, routed)           0.426    18.217    u_inmultitor/product0[11]
    SLICE_X58Y7          LUT6 (Prop_lut6_I5_O)        0.302    18.519 r  u_inmultitor/product[11]_i_1/O
                         net (fo=1, routed)           0.000    18.519    u_inmultitor/product[11]_i_1_n_0
    SLICE_X58Y7          FDRE                                         r  u_inmultitor/product_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.517    14.858    u_inmultitor/CLK
    SLICE_X58Y7          FDRE                                         r  u_inmultitor/product_reg[11]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y7          FDRE (Setup_fdre_C_D)        0.031    15.114    u_inmultitor/product_reg[11]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -18.519    
  -------------------------------------------------------------------
                         slack                                 -3.405    

Slack (VIOLATED) :        -3.339ns  (required time - arrival time)
  Source:                 u_inmultitor/multiplier_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_inmultitor/product_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.293ns  (logic 7.956ns (59.850%)  route 5.337ns (40.150%))
  Logic Levels:           21  (CARRY4=12 LUT2=1 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.160    u_inmultitor/CLK
    SLICE_X63Y0          FDRE                                         r  u_inmultitor/multiplier_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  u_inmultitor/multiplier_reg[1]/Q
                         net (fo=6, routed)           0.679     6.296    u_inmultitor/multiplier_reg_n_0_[1]
    SLICE_X63Y0          LUT4 (Prop_lut4_I0_O)        0.124     6.420 r  u_inmultitor/product[0]_i_7/O
                         net (fo=1, routed)           0.000     6.420    u_inmultitor/product[0]_i_7_n_0
    SLICE_X63Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.000 r  u_inmultitor/product_reg[0]_i_1/O[2]
                         net (fo=5, routed)           0.474     7.474    u_inmultitor/p_0_in1_in[2]
    SLICE_X61Y1          LUT2 (Prop_lut2_I0_O)        0.302     7.776 r  u_inmultitor/temp_product0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.776    u_inmultitor/temp_product0_carry_i_4_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.356 r  u_inmultitor/temp_product0_carry/O[2]
                         net (fo=5, routed)           0.474     8.830    u_inmultitor/temp_product0_carry_n_5
    SLICE_X62Y2          LUT4 (Prop_lut4_I2_O)        0.302     9.132 r  u_inmultitor/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000     9.132    u_inmultitor/i__carry_i_6__5_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.712 r  u_inmultitor/temp_product0_inferred__0/i__carry/O[2]
                         net (fo=2, routed)           0.440    10.151    u_inmultitor/temp_product0_inferred__0/i__carry_n_5
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.302    10.453 r  u_inmultitor/i__carry_i_3__7/O
                         net (fo=4, routed)           0.492    10.946    u_inmultitor/i__carry_i_3__7_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.466 r  u_inmultitor/temp_product0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.466    u_inmultitor/temp_product0_inferred__1/i__carry_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.685 r  u_inmultitor/temp_product0_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.727    12.412    u_inmultitor/temp_product0_inferred__1/i__carry__0_n_7
    SLICE_X61Y5          LUT4 (Prop_lut4_I2_O)        0.295    12.707 r  u_inmultitor/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000    12.707    u_inmultitor/i__carry_i_4__8_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.108 r  u_inmultitor/temp_product0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.108    u_inmultitor/temp_product0_inferred__2/i__carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.330 r  u_inmultitor/temp_product0_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           0.345    13.675    u_inmultitor/temp_product0_inferred__2/i__carry__0_n_7
    SLICE_X62Y7          LUT5 (Prop_lut5_I0_O)        0.299    13.974 r  u_inmultitor/i__carry_i_1__8/O
                         net (fo=5, routed)           0.359    14.334    u_inmultitor/i__carry_i_1__8_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.719 r  u_inmultitor/temp_product0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.719    u_inmultitor/temp_product0_inferred__3/i__carry_n_0
    SLICE_X65Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.941 r  u_inmultitor/temp_product0_inferred__3/i__carry__0/O[0]
                         net (fo=4, routed)           0.731    15.671    u_inmultitor/temp_product0_inferred__3/i__carry__0_n_7
    SLICE_X59Y5          LUT4 (Prop_lut4_I2_O)        0.299    15.970 r  u_inmultitor/i__carry_i_4__10/O
                         net (fo=1, routed)           0.000    15.970    u_inmultitor/i__carry_i_4__10_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.371 r  u_inmultitor/temp_product0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.371    u_inmultitor/temp_product0_inferred__4/i__carry_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.593 f  u_inmultitor/temp_product0_inferred__4/i__carry__0/O[0]
                         net (fo=2, routed)           0.319    16.912    u_inmultitor/temp_product0[10]
    SLICE_X58Y5          LUT5 (Prop_lut5_I1_O)        0.299    17.211 r  u_inmultitor/product[12]_i_6/O
                         net (fo=1, routed)           0.000    17.211    u_inmultitor/product[12]_i_6_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.851 r  u_inmultitor/product_reg[12]_i_3/O[3]
                         net (fo=1, routed)           0.296    18.147    u_inmultitor/product0[12]
    SLICE_X59Y4          LUT6 (Prop_lut6_I5_O)        0.306    18.453 r  u_inmultitor/product[12]_i_1/O
                         net (fo=1, routed)           0.000    18.453    u_inmultitor/product[12]_i_1_n_0
    SLICE_X59Y4          FDRE                                         r  u_inmultitor/product_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.859    u_inmultitor/CLK
    SLICE_X59Y4          FDRE                                         r  u_inmultitor/product_reg[12]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y4          FDRE (Setup_fdre_C_D)        0.031    15.115    u_inmultitor/product_reg[12]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -18.453    
  -------------------------------------------------------------------
                         slack                                 -3.339    

Slack (VIOLATED) :        -3.072ns  (required time - arrival time)
  Source:                 u_inmultitor/multiplier_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_inmultitor/product_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.075ns  (logic 7.715ns (59.005%)  route 5.360ns (40.995%))
  Logic Levels:           18  (CARRY4=9 LUT2=1 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.160    u_inmultitor/CLK
    SLICE_X63Y0          FDRE                                         r  u_inmultitor/multiplier_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  u_inmultitor/multiplier_reg[1]/Q
                         net (fo=6, routed)           0.679     6.296    u_inmultitor/multiplier_reg_n_0_[1]
    SLICE_X63Y0          LUT4 (Prop_lut4_I0_O)        0.124     6.420 r  u_inmultitor/product[0]_i_7/O
                         net (fo=1, routed)           0.000     6.420    u_inmultitor/product[0]_i_7_n_0
    SLICE_X63Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.000 r  u_inmultitor/product_reg[0]_i_1/O[2]
                         net (fo=5, routed)           0.474     7.474    u_inmultitor/p_0_in1_in[2]
    SLICE_X61Y1          LUT2 (Prop_lut2_I0_O)        0.302     7.776 r  u_inmultitor/temp_product0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.776    u_inmultitor/temp_product0_carry_i_4_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.356 r  u_inmultitor/temp_product0_carry/O[2]
                         net (fo=5, routed)           0.474     8.830    u_inmultitor/temp_product0_carry_n_5
    SLICE_X62Y2          LUT4 (Prop_lut4_I2_O)        0.302     9.132 r  u_inmultitor/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000     9.132    u_inmultitor/i__carry_i_6__5_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.712 r  u_inmultitor/temp_product0_inferred__0/i__carry/O[2]
                         net (fo=2, routed)           0.440    10.151    u_inmultitor/temp_product0_inferred__0/i__carry_n_5
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.302    10.453 r  u_inmultitor/i__carry_i_3__7/O
                         net (fo=4, routed)           0.492    10.946    u_inmultitor/i__carry_i_3__7_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.493 r  u_inmultitor/temp_product0_inferred__1/i__carry/O[2]
                         net (fo=5, routed)           0.578    12.071    u_inmultitor/temp_product0_inferred__1/i__carry_n_5
    SLICE_X61Y5          LUT4 (Prop_lut4_I2_O)        0.301    12.372 r  u_inmultitor/i__carry_i_6__7/O
                         net (fo=1, routed)           0.000    12.372    u_inmultitor/i__carry_i_6__7_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.952 r  u_inmultitor/temp_product0_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.317    13.269    u_inmultitor/temp_product0_inferred__2/i__carry_n_5
    SLICE_X63Y5          LUT5 (Prop_lut5_I0_O)        0.302    13.571 r  u_inmultitor/i__carry_i_3__6/O
                         net (fo=4, routed)           0.540    14.112    u_inmultitor/i__carry_i_3__6_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    14.649 r  u_inmultitor/temp_product0_inferred__3/i__carry/O[2]
                         net (fo=4, routed)           0.595    15.243    u_inmultitor/temp_product0_inferred__3/i__carry_n_5
    SLICE_X59Y5          LUT4 (Prop_lut4_I2_O)        0.302    15.545 r  u_inmultitor/i__carry_i_6__9/O
                         net (fo=1, routed)           0.000    15.545    u_inmultitor/i__carry_i_6__9_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.125 f  u_inmultitor/temp_product0_inferred__4/i__carry/O[2]
                         net (fo=2, routed)           0.317    16.442    u_inmultitor/temp_product0[8]
    SLICE_X58Y4          LUT5 (Prop_lut5_I1_O)        0.302    16.744 r  u_inmultitor/product[8]_i_4/O
                         net (fo=1, routed)           0.000    16.744    u_inmultitor/product[8]_i_4_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.145 r  u_inmultitor/product_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.145    u_inmultitor/product_reg[8]_i_3_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.479 r  u_inmultitor/product_reg[12]_i_3/O[1]
                         net (fo=1, routed)           0.453    17.932    u_inmultitor/product0[10]
    SLICE_X60Y6          LUT6 (Prop_lut6_I5_O)        0.303    18.235 r  u_inmultitor/product[10]_i_1/O
                         net (fo=1, routed)           0.000    18.235    u_inmultitor/product[10]_i_1_n_0
    SLICE_X60Y6          FDRE                                         r  u_inmultitor/product_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.859    u_inmultitor/CLK
    SLICE_X60Y6          FDRE                                         r  u_inmultitor/product_reg[10]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y6          FDRE (Setup_fdre_C_D)        0.079    15.163    u_inmultitor/product_reg[10]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -18.235    
  -------------------------------------------------------------------
                         slack                                 -3.072    

Slack (VIOLATED) :        -2.823ns  (required time - arrival time)
  Source:                 u_inmultitor/multiplier_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_inmultitor/product_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.824ns  (logic 7.599ns (59.257%)  route 5.225ns (40.743%))
  Logic Levels:           18  (CARRY4=9 LUT2=1 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.160    u_inmultitor/CLK
    SLICE_X63Y0          FDRE                                         r  u_inmultitor/multiplier_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  u_inmultitor/multiplier_reg[1]/Q
                         net (fo=6, routed)           0.679     6.296    u_inmultitor/multiplier_reg_n_0_[1]
    SLICE_X63Y0          LUT4 (Prop_lut4_I0_O)        0.124     6.420 r  u_inmultitor/product[0]_i_7/O
                         net (fo=1, routed)           0.000     6.420    u_inmultitor/product[0]_i_7_n_0
    SLICE_X63Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.000 r  u_inmultitor/product_reg[0]_i_1/O[2]
                         net (fo=5, routed)           0.474     7.474    u_inmultitor/p_0_in1_in[2]
    SLICE_X61Y1          LUT2 (Prop_lut2_I0_O)        0.302     7.776 r  u_inmultitor/temp_product0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.776    u_inmultitor/temp_product0_carry_i_4_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.356 r  u_inmultitor/temp_product0_carry/O[2]
                         net (fo=5, routed)           0.474     8.830    u_inmultitor/temp_product0_carry_n_5
    SLICE_X62Y2          LUT4 (Prop_lut4_I2_O)        0.302     9.132 r  u_inmultitor/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000     9.132    u_inmultitor/i__carry_i_6__5_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.712 r  u_inmultitor/temp_product0_inferred__0/i__carry/O[2]
                         net (fo=2, routed)           0.440    10.151    u_inmultitor/temp_product0_inferred__0/i__carry_n_5
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.302    10.453 r  u_inmultitor/i__carry_i_3__7/O
                         net (fo=4, routed)           0.492    10.946    u_inmultitor/i__carry_i_3__7_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.493 r  u_inmultitor/temp_product0_inferred__1/i__carry/O[2]
                         net (fo=5, routed)           0.578    12.071    u_inmultitor/temp_product0_inferred__1/i__carry_n_5
    SLICE_X61Y5          LUT4 (Prop_lut4_I2_O)        0.301    12.372 r  u_inmultitor/i__carry_i_6__7/O
                         net (fo=1, routed)           0.000    12.372    u_inmultitor/i__carry_i_6__7_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.952 r  u_inmultitor/temp_product0_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.317    13.269    u_inmultitor/temp_product0_inferred__2/i__carry_n_5
    SLICE_X63Y5          LUT5 (Prop_lut5_I0_O)        0.302    13.571 r  u_inmultitor/i__carry_i_3__6/O
                         net (fo=4, routed)           0.540    14.112    u_inmultitor/i__carry_i_3__6_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    14.649 r  u_inmultitor/temp_product0_inferred__3/i__carry/O[2]
                         net (fo=4, routed)           0.595    15.243    u_inmultitor/temp_product0_inferred__3/i__carry_n_5
    SLICE_X59Y5          LUT4 (Prop_lut4_I2_O)        0.302    15.545 r  u_inmultitor/i__carry_i_6__9/O
                         net (fo=1, routed)           0.000    15.545    u_inmultitor/i__carry_i_6__9_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.125 f  u_inmultitor/temp_product0_inferred__4/i__carry/O[2]
                         net (fo=2, routed)           0.317    16.442    u_inmultitor/temp_product0[8]
    SLICE_X58Y4          LUT5 (Prop_lut5_I1_O)        0.302    16.744 r  u_inmultitor/product[8]_i_4/O
                         net (fo=1, routed)           0.000    16.744    u_inmultitor/product[8]_i_4_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.145 r  u_inmultitor/product_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.145    u_inmultitor/product_reg[8]_i_3_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.367 r  u_inmultitor/product_reg[12]_i_3/O[0]
                         net (fo=1, routed)           0.318    17.685    u_inmultitor/product0[9]
    SLICE_X60Y6          LUT6 (Prop_lut6_I5_O)        0.299    17.984 r  u_inmultitor/product[9]_i_1/O
                         net (fo=1, routed)           0.000    17.984    u_inmultitor/product[9]_i_1_n_0
    SLICE_X60Y6          FDRE                                         r  u_inmultitor/product_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.859    u_inmultitor/CLK
    SLICE_X60Y6          FDRE                                         r  u_inmultitor/product_reg[9]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y6          FDRE (Setup_fdre_C_D)        0.077    15.161    u_inmultitor/product_reg[9]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -17.984    
  -------------------------------------------------------------------
                         slack                                 -2.823    

Slack (VIOLATED) :        -2.493ns  (required time - arrival time)
  Source:                 u_inmultitor/multiplier_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_inmultitor/product_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.449ns  (logic 6.983ns (56.093%)  route 5.466ns (43.907%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.160    u_inmultitor/CLK
    SLICE_X63Y0          FDRE                                         r  u_inmultitor/multiplier_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  u_inmultitor/multiplier_reg[1]/Q
                         net (fo=6, routed)           0.679     6.296    u_inmultitor/multiplier_reg_n_0_[1]
    SLICE_X63Y0          LUT4 (Prop_lut4_I0_O)        0.124     6.420 r  u_inmultitor/product[0]_i_7/O
                         net (fo=1, routed)           0.000     6.420    u_inmultitor/product[0]_i_7_n_0
    SLICE_X63Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.000 r  u_inmultitor/product_reg[0]_i_1/O[2]
                         net (fo=5, routed)           0.474     7.474    u_inmultitor/p_0_in1_in[2]
    SLICE_X61Y1          LUT2 (Prop_lut2_I0_O)        0.302     7.776 r  u_inmultitor/temp_product0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.776    u_inmultitor/temp_product0_carry_i_4_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.356 r  u_inmultitor/temp_product0_carry/O[2]
                         net (fo=5, routed)           0.474     8.830    u_inmultitor/temp_product0_carry_n_5
    SLICE_X62Y2          LUT4 (Prop_lut4_I2_O)        0.302     9.132 r  u_inmultitor/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000     9.132    u_inmultitor/i__carry_i_6__5_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.712 r  u_inmultitor/temp_product0_inferred__0/i__carry/O[2]
                         net (fo=2, routed)           0.440    10.151    u_inmultitor/temp_product0_inferred__0/i__carry_n_5
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.302    10.453 r  u_inmultitor/i__carry_i_3__7/O
                         net (fo=4, routed)           0.492    10.946    u_inmultitor/i__carry_i_3__7_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.493 r  u_inmultitor/temp_product0_inferred__1/i__carry/O[2]
                         net (fo=5, routed)           0.578    12.071    u_inmultitor/temp_product0_inferred__1/i__carry_n_5
    SLICE_X61Y5          LUT4 (Prop_lut4_I2_O)        0.301    12.372 r  u_inmultitor/i__carry_i_6__7/O
                         net (fo=1, routed)           0.000    12.372    u_inmultitor/i__carry_i_6__7_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.952 r  u_inmultitor/temp_product0_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.317    13.269    u_inmultitor/temp_product0_inferred__2/i__carry_n_5
    SLICE_X63Y5          LUT5 (Prop_lut5_I0_O)        0.302    13.571 r  u_inmultitor/i__carry_i_3__6/O
                         net (fo=4, routed)           0.540    14.112    u_inmultitor/i__carry_i_3__6_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    14.649 r  u_inmultitor/temp_product0_inferred__3/i__carry/O[2]
                         net (fo=4, routed)           0.595    15.243    u_inmultitor/temp_product0_inferred__3/i__carry_n_5
    SLICE_X59Y5          LUT4 (Prop_lut4_I2_O)        0.302    15.545 r  u_inmultitor/i__carry_i_6__9/O
                         net (fo=1, routed)           0.000    15.545    u_inmultitor/i__carry_i_6__9_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.772 f  u_inmultitor/temp_product0_inferred__4/i__carry/O[1]
                         net (fo=2, routed)           0.575    16.347    u_inmultitor/temp_product0[7]
    SLICE_X58Y4          LUT5 (Prop_lut5_I1_O)        0.303    16.650 r  u_inmultitor/product[8]_i_5/O
                         net (fo=1, routed)           0.000    16.650    u_inmultitor/product[8]_i_5_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.002 r  u_inmultitor/product_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.301    17.303    u_inmultitor/product0[8]
    SLICE_X59Y3          LUT6 (Prop_lut6_I5_O)        0.306    17.609 r  u_inmultitor/product[8]_i_1/O
                         net (fo=1, routed)           0.000    17.609    u_inmultitor/product[8]_i_1_n_0
    SLICE_X59Y3          FDRE                                         r  u_inmultitor/product_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.859    u_inmultitor/CLK
    SLICE_X59Y3          FDRE                                         r  u_inmultitor/product_reg[8]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y3          FDRE (Setup_fdre_C_D)        0.032    15.116    u_inmultitor/product_reg[8]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -17.609    
  -------------------------------------------------------------------
                         slack                                 -2.493    

Slack (VIOLATED) :        -2.381ns  (required time - arrival time)
  Source:                 u_inmultitor/multiplier_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_inmultitor/product_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.335ns  (logic 6.875ns (55.734%)  route 5.460ns (44.266%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.160    u_inmultitor/CLK
    SLICE_X63Y0          FDRE                                         r  u_inmultitor/multiplier_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  u_inmultitor/multiplier_reg[1]/Q
                         net (fo=6, routed)           0.679     6.296    u_inmultitor/multiplier_reg_n_0_[1]
    SLICE_X63Y0          LUT4 (Prop_lut4_I0_O)        0.124     6.420 r  u_inmultitor/product[0]_i_7/O
                         net (fo=1, routed)           0.000     6.420    u_inmultitor/product[0]_i_7_n_0
    SLICE_X63Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.000 r  u_inmultitor/product_reg[0]_i_1/O[2]
                         net (fo=5, routed)           0.474     7.474    u_inmultitor/p_0_in1_in[2]
    SLICE_X61Y1          LUT2 (Prop_lut2_I0_O)        0.302     7.776 r  u_inmultitor/temp_product0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.776    u_inmultitor/temp_product0_carry_i_4_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.356 r  u_inmultitor/temp_product0_carry/O[2]
                         net (fo=5, routed)           0.474     8.830    u_inmultitor/temp_product0_carry_n_5
    SLICE_X62Y2          LUT4 (Prop_lut4_I2_O)        0.302     9.132 r  u_inmultitor/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000     9.132    u_inmultitor/i__carry_i_6__5_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.712 r  u_inmultitor/temp_product0_inferred__0/i__carry/O[2]
                         net (fo=2, routed)           0.440    10.151    u_inmultitor/temp_product0_inferred__0/i__carry_n_5
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.302    10.453 r  u_inmultitor/i__carry_i_3__7/O
                         net (fo=4, routed)           0.492    10.946    u_inmultitor/i__carry_i_3__7_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.493 r  u_inmultitor/temp_product0_inferred__1/i__carry/O[2]
                         net (fo=5, routed)           0.578    12.071    u_inmultitor/temp_product0_inferred__1/i__carry_n_5
    SLICE_X61Y5          LUT4 (Prop_lut4_I2_O)        0.301    12.372 r  u_inmultitor/i__carry_i_6__7/O
                         net (fo=1, routed)           0.000    12.372    u_inmultitor/i__carry_i_6__7_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.952 r  u_inmultitor/temp_product0_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.317    13.269    u_inmultitor/temp_product0_inferred__2/i__carry_n_5
    SLICE_X63Y5          LUT5 (Prop_lut5_I0_O)        0.302    13.571 r  u_inmultitor/i__carry_i_3__6/O
                         net (fo=4, routed)           0.540    14.112    u_inmultitor/i__carry_i_3__6_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    14.649 r  u_inmultitor/temp_product0_inferred__3/i__carry/O[2]
                         net (fo=4, routed)           0.595    15.243    u_inmultitor/temp_product0_inferred__3/i__carry_n_5
    SLICE_X59Y5          LUT4 (Prop_lut4_I2_O)        0.302    15.545 r  u_inmultitor/i__carry_i_6__9/O
                         net (fo=1, routed)           0.000    15.545    u_inmultitor/i__carry_i_6__9_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.772 f  u_inmultitor/temp_product0_inferred__4/i__carry/O[1]
                         net (fo=2, routed)           0.575    16.347    u_inmultitor/temp_product0[7]
    SLICE_X58Y4          LUT5 (Prop_lut5_I1_O)        0.303    16.650 r  u_inmultitor/product[8]_i_5/O
                         net (fo=1, routed)           0.000    16.650    u_inmultitor/product[8]_i_5_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.898 r  u_inmultitor/product_reg[8]_i_3/O[2]
                         net (fo=1, routed)           0.296    17.194    u_inmultitor/product0[7]
    SLICE_X59Y4          LUT6 (Prop_lut6_I5_O)        0.302    17.496 r  u_inmultitor/product[7]_i_1/O
                         net (fo=1, routed)           0.000    17.496    u_inmultitor/product[7]_i_1_n_0
    SLICE_X59Y4          FDRE                                         r  u_inmultitor/product_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.859    u_inmultitor/CLK
    SLICE_X59Y4          FDRE                                         r  u_inmultitor/product_reg[7]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y4          FDRE (Setup_fdre_C_D)        0.031    15.115    u_inmultitor/product_reg[7]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -17.496    
  -------------------------------------------------------------------
                         slack                                 -2.381    

Slack (VIOLATED) :        -1.689ns  (required time - arrival time)
  Source:                 u_inmultitor/multiplier_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_inmultitor/product_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.644ns  (logic 6.562ns (56.353%)  route 5.082ns (43.647%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=1 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.160    u_inmultitor/CLK
    SLICE_X63Y0          FDRE                                         r  u_inmultitor/multiplier_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  u_inmultitor/multiplier_reg[1]/Q
                         net (fo=6, routed)           0.679     6.296    u_inmultitor/multiplier_reg_n_0_[1]
    SLICE_X63Y0          LUT4 (Prop_lut4_I0_O)        0.124     6.420 r  u_inmultitor/product[0]_i_7/O
                         net (fo=1, routed)           0.000     6.420    u_inmultitor/product[0]_i_7_n_0
    SLICE_X63Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.000 r  u_inmultitor/product_reg[0]_i_1/O[2]
                         net (fo=5, routed)           0.474     7.474    u_inmultitor/p_0_in1_in[2]
    SLICE_X61Y1          LUT2 (Prop_lut2_I0_O)        0.302     7.776 r  u_inmultitor/temp_product0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.776    u_inmultitor/temp_product0_carry_i_4_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.356 r  u_inmultitor/temp_product0_carry/O[2]
                         net (fo=5, routed)           0.474     8.830    u_inmultitor/temp_product0_carry_n_5
    SLICE_X62Y2          LUT4 (Prop_lut4_I2_O)        0.302     9.132 r  u_inmultitor/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000     9.132    u_inmultitor/i__carry_i_6__5_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.712 r  u_inmultitor/temp_product0_inferred__0/i__carry/O[2]
                         net (fo=2, routed)           0.440    10.151    u_inmultitor/temp_product0_inferred__0/i__carry_n_5
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.302    10.453 r  u_inmultitor/i__carry_i_3__7/O
                         net (fo=4, routed)           0.492    10.946    u_inmultitor/i__carry_i_3__7_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.493 r  u_inmultitor/temp_product0_inferred__1/i__carry/O[2]
                         net (fo=5, routed)           0.578    12.071    u_inmultitor/temp_product0_inferred__1/i__carry_n_5
    SLICE_X61Y5          LUT4 (Prop_lut4_I2_O)        0.301    12.372 r  u_inmultitor/i__carry_i_6__7/O
                         net (fo=1, routed)           0.000    12.372    u_inmultitor/i__carry_i_6__7_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.952 r  u_inmultitor/temp_product0_inferred__2/i__carry/O[2]
                         net (fo=2, routed)           0.586    13.538    u_inmultitor/temp_product0_inferred__2/i__carry_n_5
    SLICE_X65Y6          LUT6 (Prop_lut6_I4_O)        0.302    13.840 r  u_inmultitor/i__carry_i_6__8/O
                         net (fo=1, routed)           0.000    13.840    u_inmultitor/i__carry_i_6__8_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.067 r  u_inmultitor/temp_product0_inferred__3/i__carry/O[1]
                         net (fo=3, routed)           0.735    14.802    u_inmultitor/temp_product0_inferred__3/i__carry_n_6
    SLICE_X59Y5          LUT3 (Prop_lut3_I0_O)        0.303    15.105 r  u_inmultitor/i__carry_i_7__6/O
                         net (fo=1, routed)           0.000    15.105    u_inmultitor/i__carry_i_7__6_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.352 f  u_inmultitor/temp_product0_inferred__4/i__carry/O[0]
                         net (fo=2, routed)           0.319    15.671    u_inmultitor/temp_product0[6]
    SLICE_X58Y4          LUT5 (Prop_lut5_I1_O)        0.299    15.970 r  u_inmultitor/product[8]_i_6/O
                         net (fo=1, routed)           0.000    15.970    u_inmultitor/product[8]_i_6_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.197 r  u_inmultitor/product_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.304    16.502    u_inmultitor/product0[6]
    SLICE_X59Y4          LUT4 (Prop_lut4_I3_O)        0.303    16.805 r  u_inmultitor/product[6]_i_1/O
                         net (fo=1, routed)           0.000    16.805    u_inmultitor/product[6]_i_1_n_0
    SLICE_X59Y4          FDRE                                         r  u_inmultitor/product_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.859    u_inmultitor/CLK
    SLICE_X59Y4          FDRE                                         r  u_inmultitor/product_reg[6]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y4          FDRE (Setup_fdre_C_D)        0.032    15.116    u_inmultitor/product_reg[6]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -16.805    
  -------------------------------------------------------------------
                         slack                                 -1.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_unitate_control/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_unitate_control/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.366%)  route 0.114ns (44.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.450    u_unitate_control/CLK
    SLICE_X51Y2          FDCE                                         r  u_unitate_control/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  u_unitate_control/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.114     1.705    u_unitate_control/Q[2]
    SLICE_X50Y2          FDPE                                         r  u_unitate_control/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     1.965    u_unitate_control/CLK
    SLICE_X50Y2          FDPE                                         r  u_unitate_control/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.502     1.463    
    SLICE_X50Y2          FDPE (Hold_fdpe_C_D)         0.085     1.548    u_unitate_control/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_debouncer/btn_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_debouncer/btn_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.565     1.448    u_debouncer/CLK
    SLICE_X46Y1          FDRE                                         r  u_debouncer/btn_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.148     1.596 f  u_debouncer/btn_prev_reg/Q
                         net (fo=1, routed)           0.059     1.655    u_debouncer/btn_prev
    SLICE_X46Y1          LUT2 (Prop_lut2_I1_O)        0.098     1.753 r  u_debouncer/btn_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.753    u_debouncer/btn_pulse_i_1_n_0
    SLICE_X46Y1          FDRE                                         r  u_debouncer/btn_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.835     1.962    u_debouncer/CLK
    SLICE_X46Y1          FDRE                                         r  u_debouncer/btn_pulse_reg/C
                         clock pessimism             -0.514     1.448    
    SLICE_X46Y1          FDRE (Hold_fdre_C_D)         0.120     1.568    u_debouncer/btn_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_unitate_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_unitate_control/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.986%)  route 0.140ns (46.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.450    u_unitate_control/CLK
    SLICE_X50Y2          FDCE                                         r  u_unitate_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  u_unitate_control/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.140     1.754    u_unitate_control/Q[1]
    SLICE_X51Y2          FDCE                                         r  u_unitate_control/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     1.965    u_unitate_control/CLK
    SLICE_X51Y2          FDCE                                         r  u_unitate_control/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.502     1.463    
    SLICE_X51Y2          FDCE (Hold_fdce_C_D)         0.070     1.533    u_unitate_control/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_afisor/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afisor/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.275ns (71.769%)  route 0.108ns (28.231%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.450    u_afisor/CLK
    SLICE_X54Y0          FDRE                                         r  u_afisor/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y0          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  u_afisor/count_reg[1]/Q
                         net (fo=1, routed)           0.108     1.722    u_afisor/count_reg_n_0_[1]
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.833 r  u_afisor/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.833    u_afisor/count_reg[0]_i_1_n_6
    SLICE_X54Y0          FDRE                                         r  u_afisor/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     1.965    u_afisor/CLK
    SLICE_X54Y0          FDRE                                         r  u_afisor/count_reg[1]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X54Y0          FDRE (Hold_fdre_C_D)         0.134     1.584    u_afisor/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_afisor/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afisor/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.450    u_afisor/CLK
    SLICE_X54Y0          FDRE                                         r  u_afisor/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y0          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  u_afisor/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.729    u_afisor/count_reg_n_0_[2]
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  u_afisor/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    u_afisor/count_reg[0]_i_1_n_5
    SLICE_X54Y0          FDRE                                         r  u_afisor/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     1.965    u_afisor/CLK
    SLICE_X54Y0          FDRE                                         r  u_afisor/count_reg[2]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X54Y0          FDRE (Hold_fdre_C_D)         0.134     1.584    u_afisor/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 u_inmultitor/multiplier_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_inmultitor/product_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.396%)  route 0.206ns (49.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.596     1.479    u_inmultitor/CLK
    SLICE_X64Y2          FDRE                                         r  u_inmultitor/multiplier_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  u_inmultitor/multiplier_reg[2]/Q
                         net (fo=55, routed)          0.206     1.849    u_inmultitor/multiplier_reg_n_0_[2]
    SLICE_X64Y3          LUT6 (Prop_lut6_I1_O)        0.045     1.894 r  u_inmultitor/product[1]_i_1/O
                         net (fo=1, routed)           0.000     1.894    u_inmultitor/product[1]_i_1_n_0
    SLICE_X64Y3          FDRE                                         r  u_inmultitor/product_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.866     1.993    u_inmultitor/CLK
    SLICE_X64Y3          FDRE                                         r  u_inmultitor/product_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X64Y3          FDRE (Hold_fdre_C_D)         0.121     1.615    u_inmultitor/product_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u_afisor/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afisor/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.450    u_afisor/CLK
    SLICE_X54Y0          FDRE                                         r  u_afisor/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y0          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  u_afisor/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.729    u_afisor/count_reg_n_0_[2]
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.875 r  u_afisor/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    u_afisor/count_reg[0]_i_1_n_4
    SLICE_X54Y0          FDRE                                         r  u_afisor/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     1.965    u_afisor/CLK
    SLICE_X54Y0          FDRE                                         r  u_afisor/count_reg[3]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X54Y0          FDRE (Hold_fdre_C_D)         0.134     1.584    u_afisor/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 u_unitate_control/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_unitate_control/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.513%)  route 0.181ns (52.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.450    u_unitate_control/CLK
    SLICE_X50Y2          FDPE                                         r  u_unitate_control/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDPE (Prop_fdpe_C_Q)         0.164     1.614 r  u_unitate_control/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.181     1.795    u_unitate_control/Q[0]
    SLICE_X50Y2          FDCE                                         r  u_unitate_control/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     1.965    u_unitate_control/CLK
    SLICE_X50Y2          FDCE                                         r  u_unitate_control/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X50Y2          FDCE (Hold_fdce_C_D)         0.052     1.502    u_unitate_control/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 u_afisor/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afisor/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.450    u_afisor/CLK
    SLICE_X54Y0          FDRE                                         r  u_afisor/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y0          FDRE (Prop_fdre_C_Q)         0.164     1.614 f  u_afisor/count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.777    u_afisor/count_reg_n_0_[0]
    SLICE_X54Y0          LUT1 (Prop_lut1_I0_O)        0.045     1.822 r  u_afisor/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.822    u_afisor/count[0]_i_2_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.892 r  u_afisor/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    u_afisor/count_reg[0]_i_1_n_7
    SLICE_X54Y0          FDRE                                         r  u_afisor/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     1.965    u_afisor/CLK
    SLICE_X54Y0          FDRE                                         r  u_afisor/count_reg[0]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X54Y0          FDRE (Hold_fdre_C_D)         0.134     1.584    u_afisor/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 u_afisor/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afisor/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.274ns (61.808%)  route 0.169ns (38.192%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.450    u_afisor/CLK
    SLICE_X54Y1          FDRE                                         r  u_afisor/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y1          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  u_afisor/count_reg[6]/Q
                         net (fo=1, routed)           0.169     1.783    u_afisor/count_reg_n_0_[6]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.893 r  u_afisor/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    u_afisor/count_reg[4]_i_1_n_5
    SLICE_X54Y1          FDRE                                         r  u_afisor/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     1.965    u_afisor/CLK
    SLICE_X54Y1          FDRE                                         r  u_afisor/count_reg[6]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X54Y1          FDRE (Hold_fdre_C_D)         0.134     1.584    u_afisor/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y0    u_afisor/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y2    u_afisor/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y2    u_afisor/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y3    u_afisor/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y3    u_afisor/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y3    u_afisor/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y3    u_afisor/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y0    u_afisor/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y0    u_afisor/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y0    u_afisor/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y0    u_afisor/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y2    u_afisor/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y2    u_afisor/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y2    u_afisor/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y2    u_afisor/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y3    u_afisor/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y3    u_afisor/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y3    u_afisor/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y3    u_afisor/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y0    u_afisor/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y0    u_afisor/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y2    u_afisor/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y2    u_afisor/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y2    u_afisor/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y2    u_afisor/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y3    u_afisor/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y3    u_afisor/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y3    u_afisor/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y3    u_afisor/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 operatie[0]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.421ns  (logic 5.843ns (35.580%)  route 10.579ns (64.420%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  operatie[0] (IN)
                         net (fo=0)                   0.000     0.000    operatie[0]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  operatie_IBUF[0]_inst/O
                         net (fo=29, routed)          4.279     5.734    u_impartitor/operatie_IBUF[0]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.124     5.858 r  u_impartitor/cat_OBUF[6]_inst_i_73/O
                         net (fo=8, routed)           1.004     6.862    u_impartitor/cat_OBUF[6]_inst_i_73_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  u_impartitor/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.797     7.783    u_reg_A/cat_OBUF[6]_inst_i_2_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.124     7.907 r  u_reg_A/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.128     9.036    u_unitate_control/cat_OBUF[1]_inst_i_1_5
    SLICE_X52Y0          LUT6 (Prop_lut6_I4_O)        0.124     9.160 r  u_unitate_control/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.823     9.983    u_unitate_control/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y1          LUT4 (Prop_lut4_I0_O)        0.152    10.135 r  u_unitate_control/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.547    12.682    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    16.421 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.421    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operatie[0]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.387ns  (logic 5.809ns (35.451%)  route 10.577ns (64.549%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  operatie[0] (IN)
                         net (fo=0)                   0.000     0.000    operatie[0]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  operatie_IBUF[0]_inst/O
                         net (fo=29, routed)          4.279     5.734    u_impartitor/operatie_IBUF[0]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.124     5.858 f  u_impartitor/cat_OBUF[6]_inst_i_73/O
                         net (fo=8, routed)           1.004     6.862    u_impartitor/cat_OBUF[6]_inst_i_73_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124     6.986 f  u_impartitor/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.797     7.783    u_reg_A/cat_OBUF[6]_inst_i_2_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.124     7.907 f  u_reg_A/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.128     9.036    u_unitate_control/cat_OBUF[1]_inst_i_1_5
    SLICE_X52Y0          LUT6 (Prop_lut6_I4_O)        0.124     9.160 f  u_unitate_control/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.621     9.780    u_unitate_control/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y1          LUT4 (Prop_lut4_I3_O)        0.120     9.900 r  u_unitate_control/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.749    12.649    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.738    16.387 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.387    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operatie[0]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.375ns  (logic 5.586ns (34.113%)  route 10.789ns (65.887%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  operatie[0] (IN)
                         net (fo=0)                   0.000     0.000    operatie[0]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  operatie_IBUF[0]_inst/O
                         net (fo=29, routed)          4.279     5.734    u_impartitor/operatie_IBUF[0]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.124     5.858 r  u_impartitor/cat_OBUF[6]_inst_i_73/O
                         net (fo=8, routed)           1.004     6.862    u_impartitor/cat_OBUF[6]_inst_i_73_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  u_impartitor/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.797     7.783    u_reg_A/cat_OBUF[6]_inst_i_2_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.124     7.907 r  u_reg_A/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.128     9.036    u_unitate_control/cat_OBUF[1]_inst_i_1_5
    SLICE_X52Y0          LUT6 (Prop_lut6_I4_O)        0.124     9.160 r  u_unitate_control/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.823     9.983    u_unitate_control/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y1          LUT4 (Prop_lut4_I3_O)        0.124    10.107 r  u_unitate_control/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.758    12.864    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    16.375 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.375    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operatie[0]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.319ns  (logic 5.810ns (35.600%)  route 10.510ns (64.400%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  operatie[0] (IN)
                         net (fo=0)                   0.000     0.000    operatie[0]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  operatie_IBUF[0]_inst/O
                         net (fo=29, routed)          4.279     5.734    u_impartitor/operatie_IBUF[0]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.124     5.858 r  u_impartitor/cat_OBUF[6]_inst_i_73/O
                         net (fo=8, routed)           1.004     6.862    u_impartitor/cat_OBUF[6]_inst_i_73_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  u_impartitor/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.797     7.783    u_reg_A/cat_OBUF[6]_inst_i_2_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.124     7.907 r  u_reg_A/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.128     9.036    u_unitate_control/cat_OBUF[1]_inst_i_1_5
    SLICE_X52Y0          LUT6 (Prop_lut6_I4_O)        0.124     9.160 r  u_unitate_control/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.620     9.780    u_unitate_control/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I0_O)        0.150     9.930 r  u_unitate_control/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.681    12.611    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    16.319 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.319    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operatie[0]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.187ns  (logic 5.604ns (34.622%)  route 10.583ns (65.378%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  operatie[0] (IN)
                         net (fo=0)                   0.000     0.000    operatie[0]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  operatie_IBUF[0]_inst/O
                         net (fo=29, routed)          4.279     5.734    u_impartitor/operatie_IBUF[0]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.124     5.858 r  u_impartitor/cat_OBUF[6]_inst_i_73/O
                         net (fo=8, routed)           1.004     6.862    u_impartitor/cat_OBUF[6]_inst_i_73_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  u_impartitor/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.797     7.783    u_reg_A/cat_OBUF[6]_inst_i_2_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.124     7.907 r  u_reg_A/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.128     9.036    u_unitate_control/cat_OBUF[1]_inst_i_1_5
    SLICE_X52Y0          LUT6 (Prop_lut6_I4_O)        0.124     9.160 r  u_unitate_control/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.621     9.780    u_unitate_control/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y1          LUT4 (Prop_lut4_I0_O)        0.124     9.904 r  u_unitate_control/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.754    12.658    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.187 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.187    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operatie[0]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.174ns  (logic 5.611ns (34.691%)  route 10.563ns (65.309%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  operatie[0] (IN)
                         net (fo=0)                   0.000     0.000    operatie[0]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  operatie_IBUF[0]_inst/O
                         net (fo=29, routed)          4.279     5.734    u_impartitor/operatie_IBUF[0]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.124     5.858 r  u_impartitor/cat_OBUF[6]_inst_i_73/O
                         net (fo=8, routed)           1.004     6.862    u_impartitor/cat_OBUF[6]_inst_i_73_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  u_impartitor/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.797     7.783    u_reg_A/cat_OBUF[6]_inst_i_2_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.124     7.907 r  u_reg_A/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.128     9.036    u_unitate_control/cat_OBUF[1]_inst_i_1_5
    SLICE_X52Y0          LUT6 (Prop_lut6_I4_O)        0.124     9.160 r  u_unitate_control/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.620     9.780    u_unitate_control/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I2_O)        0.124     9.904 r  u_unitate_control/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.734    12.638    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.174 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.174    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operatie[0]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.108ns  (logic 5.595ns (34.735%)  route 10.513ns (65.265%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  operatie[0] (IN)
                         net (fo=0)                   0.000     0.000    operatie[0]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  operatie_IBUF[0]_inst/O
                         net (fo=29, routed)          4.279     5.734    u_impartitor/operatie_IBUF[0]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.124     5.858 f  u_impartitor/cat_OBUF[6]_inst_i_73/O
                         net (fo=8, routed)           1.153     7.011    u_impartitor/cat_OBUF[6]_inst_i_73_n_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.124     7.135 f  u_impartitor/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.520     7.655    u_unitate_control/cat_OBUF[6]_inst_i_3_1
    SLICE_X56Y0          LUT6 (Prop_lut6_I3_O)        0.124     7.779 f  u_unitate_control/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.987     8.766    u_reg_B/cat_OBUF[4]_inst_i_1
    SLICE_X52Y0          LUT6 (Prop_lut6_I0_O)        0.124     8.890 f  u_reg_B/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.882     9.772    u_unitate_control/cat[1]
    SLICE_X52Y1          LUT4 (Prop_lut4_I3_O)        0.124     9.896 r  u_unitate_control/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.691    12.588    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.108 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.108    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 numar[0]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.057ns  (logic 1.577ns (38.871%)  route 2.480ns (61.129%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  numar[0] (IN)
                         net (fo=0)                   0.000     0.000    numar[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  numar_IBUF[0]_inst/O
                         net (fo=3, routed)           1.356     1.577    u_unitate_control/D[0]
    SLICE_X51Y0          LUT6 (Prop_lut6_I4_O)        0.045     1.622 r  u_unitate_control/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.167     1.789    u_unitate_control/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I0_O)        0.045     1.834 r  u_unitate_control/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.133     1.967    u_unitate_control/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I0_O)        0.045     2.012 r  u_unitate_control/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.823     2.836    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.057 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.057    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numar[7]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.106ns  (logic 1.638ns (39.890%)  route 2.468ns (60.110%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  numar[7] (IN)
                         net (fo=0)                   0.000     0.000    numar[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  numar_IBUF[7]_inst/O
                         net (fo=3, routed)           1.299     1.526    u_afisor/D[2]
    SLICE_X50Y1          LUT4 (Prop_lut4_I0_O)        0.043     1.569 r  u_afisor/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.156     1.725    u_reg_B/cat_OBUF[4]_inst_i_1_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I1_O)        0.111     1.836 r  u_reg_B/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.164     2.000    u_unitate_control/cat[1]
    SLICE_X53Y1          LUT4 (Prop_lut4_I2_O)        0.045     2.045 r  u_unitate_control/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.849     2.894    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.106 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.106    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numar[7]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.113ns  (logic 1.729ns (42.045%)  route 2.384ns (57.955%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  numar[7] (IN)
                         net (fo=0)                   0.000     0.000    numar[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  numar_IBUF[7]_inst/O
                         net (fo=3, routed)           1.299     1.526    u_afisor/D[2]
    SLICE_X50Y1          LUT4 (Prop_lut4_I0_O)        0.043     1.569 r  u_afisor/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.156     1.725    u_reg_B/cat_OBUF[4]_inst_i_1_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I1_O)        0.111     1.836 r  u_reg_B/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.164     2.000    u_unitate_control/cat[1]
    SLICE_X53Y1          LUT4 (Prop_lut4_I1_O)        0.049     2.049 r  u_unitate_control/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.764     2.814    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.299     4.113 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.113    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numar[0]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.176ns  (logic 1.592ns (38.131%)  route 2.584ns (61.869%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  numar[0] (IN)
                         net (fo=0)                   0.000     0.000    numar[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  numar_IBUF[0]_inst/O
                         net (fo=3, routed)           1.356     1.577    u_unitate_control/D[0]
    SLICE_X51Y0          LUT6 (Prop_lut6_I4_O)        0.045     1.622 r  u_unitate_control/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.167     1.789    u_unitate_control/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I0_O)        0.045     1.834 r  u_unitate_control/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.221     2.055    u_unitate_control/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I2_O)        0.045     2.100 r  u_unitate_control/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.839     2.940    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.176 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.176    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numar[0]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.188ns  (logic 1.629ns (38.886%)  route 2.559ns (61.114%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  numar[0] (IN)
                         net (fo=0)                   0.000     0.000    numar[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  numar_IBUF[0]_inst/O
                         net (fo=3, routed)           1.356     1.577    u_unitate_control/D[0]
    SLICE_X51Y0          LUT6 (Prop_lut6_I4_O)        0.045     1.622 r  u_unitate_control/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.167     1.789    u_unitate_control/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I0_O)        0.045     1.834 r  u_unitate_control/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.221     2.055    u_unitate_control/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I0_O)        0.046     2.101 r  u_unitate_control/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.815     2.916    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.272     4.188 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.188    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numar[0]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.190ns  (logic 1.586ns (37.854%)  route 2.604ns (62.146%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  numar[0] (IN)
                         net (fo=0)                   0.000     0.000    numar[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  numar_IBUF[0]_inst/O
                         net (fo=3, routed)           1.356     1.577    u_unitate_control/D[0]
    SLICE_X51Y0          LUT6 (Prop_lut6_I4_O)        0.045     1.622 r  u_unitate_control/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.167     1.789    u_unitate_control/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I0_O)        0.045     1.834 r  u_unitate_control/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.224     2.058    u_unitate_control/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y1          LUT4 (Prop_lut4_I0_O)        0.045     2.103 r  u_unitate_control/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.857     2.960    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.190 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.190    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numar[0]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.264ns  (logic 1.663ns (38.997%)  route 2.601ns (61.003%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  numar[0] (IN)
                         net (fo=0)                   0.000     0.000    numar[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  numar_IBUF[0]_inst/O
                         net (fo=3, routed)           1.356     1.577    u_unitate_control/D[0]
    SLICE_X51Y0          LUT6 (Prop_lut6_I4_O)        0.045     1.622 f  u_unitate_control/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.167     1.789    u_unitate_control/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I0_O)        0.045     1.834 f  u_unitate_control/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.224     2.058    u_unitate_control/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y1          LUT4 (Prop_lut4_I3_O)        0.051     2.109 r  u_unitate_control/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.855     2.963    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.301     4.264 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.264    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_reg_B/temp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.688ns  (logic 19.503ns (35.023%)  route 36.185ns (64.978%))
  Logic Levels:           52  (CARRY4=24 LUT1=1 LUT2=8 LUT4=7 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.571     5.092    u_reg_B/CLK
    SLICE_X49Y1          FDCE                                         r  u_reg_B/temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDCE (Prop_fdce_C_Q)         0.456     5.548 f  u_reg_B/temp_reg[7]/Q
                         net (fo=62, routed)          2.741     8.290    u_reg_B/temp_reg[7]_3[7]
    SLICE_X57Y3          LUT1 (Prop_lut1_I0_O)        0.124     8.414 r  u_reg_B/geqOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.414    u_impartitor/i__carry_i_12[3]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.815 r  u_impartitor/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.362    10.176    u_reg_B/CO[0]
    SLICE_X57Y6          LUT2 (Prop_lut2_I0_O)        0.150    10.326 r  u_reg_B/i__carry_i_8/O
                         net (fo=1, routed)           0.627    10.953    u_reg_B/u_impartitor/r1
    SLICE_X56Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    11.750 r  u_reg_B/i__carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.750    u_reg_B/i__carry_i_2_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.867 r  u_reg_B/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.867    u_reg_B/i__carry__0_i_1_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.086 r  u_reg_B/i__carry__1_i_1/O[0]
                         net (fo=4, routed)           0.873    12.959    u_reg_B/temp_reg[7]_0[8]
    SLICE_X57Y5          LUT4 (Prop_lut4_I3_O)        0.295    13.254 r  u_reg_B/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.254    u_impartitor/i__carry_i_6__11_0[0]
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.786 r  u_impartitor/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=19, routed)          1.596    15.382    u_reg_B/minusOp_inferred__0/i__carry[0]
    SLICE_X55Y2          LUT2 (Prop_lut2_I0_O)        0.150    15.532 r  u_reg_B/i__carry_i_1__0/O
                         net (fo=1, routed)           0.523    16.055    u_impartitor/r12_out
    SLICE_X55Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    16.837 r  u_impartitor/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.837    u_impartitor/minusOp_inferred__0/i__carry_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.951 r  u_impartitor/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.951    u_impartitor/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.285 r  u_impartitor/minusOp_inferred__0/i__carry__1/O[1]
                         net (fo=6, routed)           0.817    18.102    u_impartitor/temp_reg[5][1]
    SLICE_X54Y5          LUT4 (Prop_lut4_I0_O)        0.303    18.405 r  u_impartitor/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    18.405    u_impartitor/i__carry__0_i_8__0_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.918 r  u_impartitor/geqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=2, routed)           0.879    19.797    u_reg_B/i___0_carry__0_i_8__2[0]
    SLICE_X55Y7          LUT2 (Prop_lut2_I0_O)        0.150    19.947 r  u_reg_B/i___0_carry__0_i_4__1/O
                         net (fo=19, routed)          1.487    21.434    u_impartitor/i__carry_i_1__3[0]
    SLICE_X52Y2          LUT5 (Prop_lut5_I2_O)        0.326    21.760 r  u_impartitor/i___0_carry__0_i_3__2/O
                         net (fo=2, routed)           0.946    22.706    u_impartitor/i___0_carry__0_i_3__2_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.124    22.830 r  u_impartitor/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    22.830    u_impartitor/i___0_carry__0_i_7_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.380 r  u_impartitor/minusOp_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.380    u_impartitor/minusOp_inferred__1/i___0_carry__0_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.602 r  u_impartitor/minusOp_inferred__1/i___0_carry__1/O[0]
                         net (fo=7, routed)           0.969    24.572    u_impartitor/temp_reg[6][0]
    SLICE_X51Y3          LUT4 (Prop_lut4_I2_O)        0.299    24.871 r  u_impartitor/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    24.871    u_impartitor/i__carry__0_i_7__1_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.421 r  u_impartitor/geqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=2, routed)           1.041    26.461    u_impartitor/geqOp6_in
    SLICE_X49Y1          LUT2 (Prop_lut2_I0_O)        0.150    26.611 r  u_impartitor/i___0_carry_i_1/O
                         net (fo=20, routed)          0.864    27.475    u_impartitor/temp_reg[3]
    SLICE_X48Y2          LUT5 (Prop_lut5_I2_O)        0.332    27.807 r  u_impartitor/i___0_carry__0_i_3__1/O
                         net (fo=2, routed)           0.582    28.389    u_impartitor/i___0_carry__0_i_3__1_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124    28.513 r  u_impartitor/i___0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    28.513    u_impartitor/i___0_carry__0_i_7__0_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.153 r  u_impartitor/minusOp_inferred__2/i___0_carry__0/O[3]
                         net (fo=6, routed)           1.306    30.459    u_impartitor/temp_reg[3]_0[3]
    SLICE_X48Y6          LUT4 (Prop_lut4_I0_O)        0.306    30.765 r  u_impartitor/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    30.765    u_impartitor/i__carry__0_i_8__2_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.297 r  u_impartitor/geqOp_inferred__3/i__carry__0/CO[3]
                         net (fo=2, routed)           0.967    32.264    u_impartitor/geqOp9_in
    SLICE_X49Y6          LUT2 (Prop_lut2_I0_O)        0.152    32.416 r  u_impartitor/i___0_carry_i_2__0/O
                         net (fo=20, routed)          1.331    33.747    u_impartitor/temp_reg[3]_1
    SLICE_X48Y3          LUT5 (Prop_lut5_I2_O)        0.326    34.073 r  u_impartitor/i___0_carry__0_i_2__0/O
                         net (fo=2, routed)           1.092    35.165    u_impartitor/i___0_carry__0_i_2__0_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I0_O)        0.124    35.289 r  u_impartitor/i___0_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    35.289    u_impartitor/i___0_carry__0_i_6__1_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    35.539 r  u_impartitor/minusOp_inferred__3/i___0_carry__0/O[2]
                         net (fo=7, routed)           1.452    36.991    u_impartitor/temp_reg[4][2]
    SLICE_X52Y5          LUT4 (Prop_lut4_I2_O)        0.301    37.292 r  u_impartitor/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000    37.292    u_impartitor/i__carry__0_i_8__3_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.805 r  u_impartitor/geqOp_inferred__4/i__carry__0/CO[3]
                         net (fo=2, routed)           1.133    38.938    u_impartitor/geqOp12_in
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124    39.062 r  u_impartitor/i___0_carry_i_4/O
                         net (fo=20, routed)          1.468    40.530    u_impartitor/temp_reg[3]_2
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.124    40.654 r  u_impartitor/i___0_carry_i_2/O
                         net (fo=2, routed)           0.828    41.482    u_impartitor/i___0_carry_i_2_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124    41.606 r  u_impartitor/i___0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    41.606    u_impartitor/i___0_carry_i_6__1_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.007 r  u_impartitor/minusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    42.007    u_impartitor/minusOp_inferred__4/i___0_carry_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.121 r  u_impartitor/minusOp_inferred__4/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.121    u_impartitor/minusOp_inferred__4/i___0_carry__0_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.235 r  u_impartitor/minusOp_inferred__4/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.235    u_impartitor/minusOp_inferred__4/i___0_carry__1_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.569 f  u_impartitor/minusOp_inferred__4/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.811    43.380    u_impartitor/minusOp_inferred__4/i___0_carry__2_n_6
    SLICE_X53Y7          LUT2 (Prop_lut2_I1_O)        0.303    43.683 r  u_impartitor/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    43.683    u_impartitor/i__carry__0_i_5__4_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.084 r  u_impartitor/geqOp_inferred__5/i__carry__0/CO[3]
                         net (fo=15, routed)          1.475    45.559    u_impartitor/geqOp15_in
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.152    45.711 r  u_impartitor/i__carry_i_1/O
                         net (fo=1, routed)           0.504    46.215    u_impartitor/r117_out
    SLICE_X52Y6          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.826    47.041 r  u_impartitor/minusOp_inferred__5/i__carry/O[2]
                         net (fo=5, routed)           1.479    48.520    u_impartitor/temp_reg[2]_0[2]
    SLICE_X53Y8          LUT4 (Prop_lut4_I2_O)        0.301    48.821 r  u_impartitor/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    48.821    u_impartitor/i__carry_i_7__5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.371 r  u_impartitor/geqOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    49.371    u_impartitor/geqOp_inferred__6/i__carry_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.485 r  u_impartitor/geqOp_inferred__6/i__carry__0/CO[3]
                         net (fo=9, routed)           1.736    51.221    u_impartitor/i__carry__0_i_8__5_0[0]
    SLICE_X57Y1          LUT6 (Prop_lut6_I4_O)        0.124    51.345 r  u_impartitor/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.797    52.143    u_reg_A/cat_OBUF[6]_inst_i_2_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.124    52.267 r  u_reg_A/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.128    53.395    u_unitate_control/cat_OBUF[1]_inst_i_1_5
    SLICE_X52Y0          LUT6 (Prop_lut6_I4_O)        0.124    53.519 r  u_unitate_control/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.823    54.342    u_unitate_control/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y1          LUT4 (Prop_lut4_I0_O)        0.152    54.494 r  u_unitate_control/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.547    57.041    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    60.781 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    60.781    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_reg_B/temp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.654ns  (logic 19.470ns (34.984%)  route 36.184ns (65.016%))
  Logic Levels:           52  (CARRY4=24 LUT1=1 LUT2=8 LUT4=7 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.571     5.092    u_reg_B/CLK
    SLICE_X49Y1          FDCE                                         r  u_reg_B/temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDCE (Prop_fdce_C_Q)         0.456     5.548 f  u_reg_B/temp_reg[7]/Q
                         net (fo=62, routed)          2.741     8.290    u_reg_B/temp_reg[7]_3[7]
    SLICE_X57Y3          LUT1 (Prop_lut1_I0_O)        0.124     8.414 r  u_reg_B/geqOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.414    u_impartitor/i__carry_i_12[3]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.815 r  u_impartitor/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.362    10.176    u_reg_B/CO[0]
    SLICE_X57Y6          LUT2 (Prop_lut2_I0_O)        0.150    10.326 r  u_reg_B/i__carry_i_8/O
                         net (fo=1, routed)           0.627    10.953    u_reg_B/u_impartitor/r1
    SLICE_X56Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    11.750 r  u_reg_B/i__carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.750    u_reg_B/i__carry_i_2_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.867 r  u_reg_B/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.867    u_reg_B/i__carry__0_i_1_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.086 r  u_reg_B/i__carry__1_i_1/O[0]
                         net (fo=4, routed)           0.873    12.959    u_reg_B/temp_reg[7]_0[8]
    SLICE_X57Y5          LUT4 (Prop_lut4_I3_O)        0.295    13.254 r  u_reg_B/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.254    u_impartitor/i__carry_i_6__11_0[0]
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.786 r  u_impartitor/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=19, routed)          1.596    15.382    u_reg_B/minusOp_inferred__0/i__carry[0]
    SLICE_X55Y2          LUT2 (Prop_lut2_I0_O)        0.150    15.532 r  u_reg_B/i__carry_i_1__0/O
                         net (fo=1, routed)           0.523    16.055    u_impartitor/r12_out
    SLICE_X55Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    16.837 r  u_impartitor/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.837    u_impartitor/minusOp_inferred__0/i__carry_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.951 r  u_impartitor/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.951    u_impartitor/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.285 r  u_impartitor/minusOp_inferred__0/i__carry__1/O[1]
                         net (fo=6, routed)           0.817    18.102    u_impartitor/temp_reg[5][1]
    SLICE_X54Y5          LUT4 (Prop_lut4_I0_O)        0.303    18.405 r  u_impartitor/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    18.405    u_impartitor/i__carry__0_i_8__0_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.918 r  u_impartitor/geqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=2, routed)           0.879    19.797    u_reg_B/i___0_carry__0_i_8__2[0]
    SLICE_X55Y7          LUT2 (Prop_lut2_I0_O)        0.150    19.947 r  u_reg_B/i___0_carry__0_i_4__1/O
                         net (fo=19, routed)          1.487    21.434    u_impartitor/i__carry_i_1__3[0]
    SLICE_X52Y2          LUT5 (Prop_lut5_I2_O)        0.326    21.760 r  u_impartitor/i___0_carry__0_i_3__2/O
                         net (fo=2, routed)           0.946    22.706    u_impartitor/i___0_carry__0_i_3__2_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.124    22.830 r  u_impartitor/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    22.830    u_impartitor/i___0_carry__0_i_7_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.380 r  u_impartitor/minusOp_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.380    u_impartitor/minusOp_inferred__1/i___0_carry__0_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.602 r  u_impartitor/minusOp_inferred__1/i___0_carry__1/O[0]
                         net (fo=7, routed)           0.969    24.572    u_impartitor/temp_reg[6][0]
    SLICE_X51Y3          LUT4 (Prop_lut4_I2_O)        0.299    24.871 r  u_impartitor/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    24.871    u_impartitor/i__carry__0_i_7__1_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.421 r  u_impartitor/geqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=2, routed)           1.041    26.461    u_impartitor/geqOp6_in
    SLICE_X49Y1          LUT2 (Prop_lut2_I0_O)        0.150    26.611 r  u_impartitor/i___0_carry_i_1/O
                         net (fo=20, routed)          0.864    27.475    u_impartitor/temp_reg[3]
    SLICE_X48Y2          LUT5 (Prop_lut5_I2_O)        0.332    27.807 r  u_impartitor/i___0_carry__0_i_3__1/O
                         net (fo=2, routed)           0.582    28.389    u_impartitor/i___0_carry__0_i_3__1_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124    28.513 r  u_impartitor/i___0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    28.513    u_impartitor/i___0_carry__0_i_7__0_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.153 r  u_impartitor/minusOp_inferred__2/i___0_carry__0/O[3]
                         net (fo=6, routed)           1.306    30.459    u_impartitor/temp_reg[3]_0[3]
    SLICE_X48Y6          LUT4 (Prop_lut4_I0_O)        0.306    30.765 r  u_impartitor/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    30.765    u_impartitor/i__carry__0_i_8__2_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.297 r  u_impartitor/geqOp_inferred__3/i__carry__0/CO[3]
                         net (fo=2, routed)           0.967    32.264    u_impartitor/geqOp9_in
    SLICE_X49Y6          LUT2 (Prop_lut2_I0_O)        0.152    32.416 r  u_impartitor/i___0_carry_i_2__0/O
                         net (fo=20, routed)          1.331    33.747    u_impartitor/temp_reg[3]_1
    SLICE_X48Y3          LUT5 (Prop_lut5_I2_O)        0.326    34.073 r  u_impartitor/i___0_carry__0_i_2__0/O
                         net (fo=2, routed)           1.092    35.165    u_impartitor/i___0_carry__0_i_2__0_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I0_O)        0.124    35.289 r  u_impartitor/i___0_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    35.289    u_impartitor/i___0_carry__0_i_6__1_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    35.539 r  u_impartitor/minusOp_inferred__3/i___0_carry__0/O[2]
                         net (fo=7, routed)           1.452    36.991    u_impartitor/temp_reg[4][2]
    SLICE_X52Y5          LUT4 (Prop_lut4_I2_O)        0.301    37.292 r  u_impartitor/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000    37.292    u_impartitor/i__carry__0_i_8__3_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.805 r  u_impartitor/geqOp_inferred__4/i__carry__0/CO[3]
                         net (fo=2, routed)           1.133    38.938    u_impartitor/geqOp12_in
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124    39.062 r  u_impartitor/i___0_carry_i_4/O
                         net (fo=20, routed)          1.468    40.530    u_impartitor/temp_reg[3]_2
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.124    40.654 r  u_impartitor/i___0_carry_i_2/O
                         net (fo=2, routed)           0.828    41.482    u_impartitor/i___0_carry_i_2_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124    41.606 r  u_impartitor/i___0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    41.606    u_impartitor/i___0_carry_i_6__1_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.007 r  u_impartitor/minusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    42.007    u_impartitor/minusOp_inferred__4/i___0_carry_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.121 r  u_impartitor/minusOp_inferred__4/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.121    u_impartitor/minusOp_inferred__4/i___0_carry__0_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.235 r  u_impartitor/minusOp_inferred__4/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.235    u_impartitor/minusOp_inferred__4/i___0_carry__1_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.569 f  u_impartitor/minusOp_inferred__4/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.811    43.380    u_impartitor/minusOp_inferred__4/i___0_carry__2_n_6
    SLICE_X53Y7          LUT2 (Prop_lut2_I1_O)        0.303    43.683 r  u_impartitor/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    43.683    u_impartitor/i__carry__0_i_5__4_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.084 r  u_impartitor/geqOp_inferred__5/i__carry__0/CO[3]
                         net (fo=15, routed)          1.475    45.559    u_impartitor/geqOp15_in
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.152    45.711 r  u_impartitor/i__carry_i_1/O
                         net (fo=1, routed)           0.504    46.215    u_impartitor/r117_out
    SLICE_X52Y6          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.826    47.041 r  u_impartitor/minusOp_inferred__5/i__carry/O[2]
                         net (fo=5, routed)           1.479    48.520    u_impartitor/temp_reg[2]_0[2]
    SLICE_X53Y8          LUT4 (Prop_lut4_I2_O)        0.301    48.821 r  u_impartitor/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    48.821    u_impartitor/i__carry_i_7__5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.371 r  u_impartitor/geqOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    49.371    u_impartitor/geqOp_inferred__6/i__carry_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.485 r  u_impartitor/geqOp_inferred__6/i__carry__0/CO[3]
                         net (fo=9, routed)           1.736    51.221    u_impartitor/i__carry__0_i_8__5_0[0]
    SLICE_X57Y1          LUT6 (Prop_lut6_I4_O)        0.124    51.345 f  u_impartitor/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.797    52.143    u_reg_A/cat_OBUF[6]_inst_i_2_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.124    52.267 f  u_reg_A/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.128    53.395    u_unitate_control/cat_OBUF[1]_inst_i_1_5
    SLICE_X52Y0          LUT6 (Prop_lut6_I4_O)        0.124    53.519 f  u_unitate_control/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.621    54.139    u_unitate_control/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y1          LUT4 (Prop_lut4_I3_O)        0.120    54.259 r  u_unitate_control/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.749    57.008    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.738    60.746 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    60.746    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_reg_B/temp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.642ns  (logic 19.247ns (34.590%)  route 36.395ns (65.410%))
  Logic Levels:           52  (CARRY4=24 LUT1=1 LUT2=8 LUT4=7 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.571     5.092    u_reg_B/CLK
    SLICE_X49Y1          FDCE                                         r  u_reg_B/temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDCE (Prop_fdce_C_Q)         0.456     5.548 f  u_reg_B/temp_reg[7]/Q
                         net (fo=62, routed)          2.741     8.290    u_reg_B/temp_reg[7]_3[7]
    SLICE_X57Y3          LUT1 (Prop_lut1_I0_O)        0.124     8.414 r  u_reg_B/geqOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.414    u_impartitor/i__carry_i_12[3]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.815 r  u_impartitor/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.362    10.176    u_reg_B/CO[0]
    SLICE_X57Y6          LUT2 (Prop_lut2_I0_O)        0.150    10.326 r  u_reg_B/i__carry_i_8/O
                         net (fo=1, routed)           0.627    10.953    u_reg_B/u_impartitor/r1
    SLICE_X56Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    11.750 r  u_reg_B/i__carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.750    u_reg_B/i__carry_i_2_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.867 r  u_reg_B/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.867    u_reg_B/i__carry__0_i_1_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.086 r  u_reg_B/i__carry__1_i_1/O[0]
                         net (fo=4, routed)           0.873    12.959    u_reg_B/temp_reg[7]_0[8]
    SLICE_X57Y5          LUT4 (Prop_lut4_I3_O)        0.295    13.254 r  u_reg_B/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.254    u_impartitor/i__carry_i_6__11_0[0]
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.786 r  u_impartitor/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=19, routed)          1.596    15.382    u_reg_B/minusOp_inferred__0/i__carry[0]
    SLICE_X55Y2          LUT2 (Prop_lut2_I0_O)        0.150    15.532 r  u_reg_B/i__carry_i_1__0/O
                         net (fo=1, routed)           0.523    16.055    u_impartitor/r12_out
    SLICE_X55Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    16.837 r  u_impartitor/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.837    u_impartitor/minusOp_inferred__0/i__carry_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.951 r  u_impartitor/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.951    u_impartitor/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.285 r  u_impartitor/minusOp_inferred__0/i__carry__1/O[1]
                         net (fo=6, routed)           0.817    18.102    u_impartitor/temp_reg[5][1]
    SLICE_X54Y5          LUT4 (Prop_lut4_I0_O)        0.303    18.405 r  u_impartitor/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    18.405    u_impartitor/i__carry__0_i_8__0_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.918 r  u_impartitor/geqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=2, routed)           0.879    19.797    u_reg_B/i___0_carry__0_i_8__2[0]
    SLICE_X55Y7          LUT2 (Prop_lut2_I0_O)        0.150    19.947 r  u_reg_B/i___0_carry__0_i_4__1/O
                         net (fo=19, routed)          1.487    21.434    u_impartitor/i__carry_i_1__3[0]
    SLICE_X52Y2          LUT5 (Prop_lut5_I2_O)        0.326    21.760 r  u_impartitor/i___0_carry__0_i_3__2/O
                         net (fo=2, routed)           0.946    22.706    u_impartitor/i___0_carry__0_i_3__2_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.124    22.830 r  u_impartitor/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    22.830    u_impartitor/i___0_carry__0_i_7_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.380 r  u_impartitor/minusOp_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.380    u_impartitor/minusOp_inferred__1/i___0_carry__0_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.602 r  u_impartitor/minusOp_inferred__1/i___0_carry__1/O[0]
                         net (fo=7, routed)           0.969    24.572    u_impartitor/temp_reg[6][0]
    SLICE_X51Y3          LUT4 (Prop_lut4_I2_O)        0.299    24.871 r  u_impartitor/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    24.871    u_impartitor/i__carry__0_i_7__1_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.421 r  u_impartitor/geqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=2, routed)           1.041    26.461    u_impartitor/geqOp6_in
    SLICE_X49Y1          LUT2 (Prop_lut2_I0_O)        0.150    26.611 r  u_impartitor/i___0_carry_i_1/O
                         net (fo=20, routed)          0.864    27.475    u_impartitor/temp_reg[3]
    SLICE_X48Y2          LUT5 (Prop_lut5_I2_O)        0.332    27.807 r  u_impartitor/i___0_carry__0_i_3__1/O
                         net (fo=2, routed)           0.582    28.389    u_impartitor/i___0_carry__0_i_3__1_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124    28.513 r  u_impartitor/i___0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    28.513    u_impartitor/i___0_carry__0_i_7__0_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.153 r  u_impartitor/minusOp_inferred__2/i___0_carry__0/O[3]
                         net (fo=6, routed)           1.306    30.459    u_impartitor/temp_reg[3]_0[3]
    SLICE_X48Y6          LUT4 (Prop_lut4_I0_O)        0.306    30.765 r  u_impartitor/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    30.765    u_impartitor/i__carry__0_i_8__2_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.297 r  u_impartitor/geqOp_inferred__3/i__carry__0/CO[3]
                         net (fo=2, routed)           0.967    32.264    u_impartitor/geqOp9_in
    SLICE_X49Y6          LUT2 (Prop_lut2_I0_O)        0.152    32.416 r  u_impartitor/i___0_carry_i_2__0/O
                         net (fo=20, routed)          1.331    33.747    u_impartitor/temp_reg[3]_1
    SLICE_X48Y3          LUT5 (Prop_lut5_I2_O)        0.326    34.073 r  u_impartitor/i___0_carry__0_i_2__0/O
                         net (fo=2, routed)           1.092    35.165    u_impartitor/i___0_carry__0_i_2__0_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I0_O)        0.124    35.289 r  u_impartitor/i___0_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    35.289    u_impartitor/i___0_carry__0_i_6__1_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    35.539 r  u_impartitor/minusOp_inferred__3/i___0_carry__0/O[2]
                         net (fo=7, routed)           1.452    36.991    u_impartitor/temp_reg[4][2]
    SLICE_X52Y5          LUT4 (Prop_lut4_I2_O)        0.301    37.292 r  u_impartitor/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000    37.292    u_impartitor/i__carry__0_i_8__3_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.805 r  u_impartitor/geqOp_inferred__4/i__carry__0/CO[3]
                         net (fo=2, routed)           1.133    38.938    u_impartitor/geqOp12_in
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124    39.062 r  u_impartitor/i___0_carry_i_4/O
                         net (fo=20, routed)          1.468    40.530    u_impartitor/temp_reg[3]_2
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.124    40.654 r  u_impartitor/i___0_carry_i_2/O
                         net (fo=2, routed)           0.828    41.482    u_impartitor/i___0_carry_i_2_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124    41.606 r  u_impartitor/i___0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    41.606    u_impartitor/i___0_carry_i_6__1_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.007 r  u_impartitor/minusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    42.007    u_impartitor/minusOp_inferred__4/i___0_carry_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.121 r  u_impartitor/minusOp_inferred__4/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.121    u_impartitor/minusOp_inferred__4/i___0_carry__0_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.235 r  u_impartitor/minusOp_inferred__4/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.235    u_impartitor/minusOp_inferred__4/i___0_carry__1_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.569 f  u_impartitor/minusOp_inferred__4/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.811    43.380    u_impartitor/minusOp_inferred__4/i___0_carry__2_n_6
    SLICE_X53Y7          LUT2 (Prop_lut2_I1_O)        0.303    43.683 r  u_impartitor/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    43.683    u_impartitor/i__carry__0_i_5__4_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.084 r  u_impartitor/geqOp_inferred__5/i__carry__0/CO[3]
                         net (fo=15, routed)          1.475    45.559    u_impartitor/geqOp15_in
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.152    45.711 r  u_impartitor/i__carry_i_1/O
                         net (fo=1, routed)           0.504    46.215    u_impartitor/r117_out
    SLICE_X52Y6          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.826    47.041 r  u_impartitor/minusOp_inferred__5/i__carry/O[2]
                         net (fo=5, routed)           1.479    48.520    u_impartitor/temp_reg[2]_0[2]
    SLICE_X53Y8          LUT4 (Prop_lut4_I2_O)        0.301    48.821 r  u_impartitor/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    48.821    u_impartitor/i__carry_i_7__5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.371 r  u_impartitor/geqOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    49.371    u_impartitor/geqOp_inferred__6/i__carry_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.485 r  u_impartitor/geqOp_inferred__6/i__carry__0/CO[3]
                         net (fo=9, routed)           1.736    51.221    u_impartitor/i__carry__0_i_8__5_0[0]
    SLICE_X57Y1          LUT6 (Prop_lut6_I4_O)        0.124    51.345 r  u_impartitor/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.797    52.143    u_reg_A/cat_OBUF[6]_inst_i_2_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.124    52.267 r  u_reg_A/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.128    53.395    u_unitate_control/cat_OBUF[1]_inst_i_1_5
    SLICE_X52Y0          LUT6 (Prop_lut6_I4_O)        0.124    53.519 r  u_unitate_control/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.823    54.342    u_unitate_control/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y1          LUT4 (Prop_lut4_I3_O)        0.124    54.466 r  u_unitate_control/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.758    57.223    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    60.734 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    60.734    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_reg_B/temp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.586ns  (logic 19.470ns (35.027%)  route 36.116ns (64.973%))
  Logic Levels:           52  (CARRY4=24 LUT1=1 LUT2=8 LUT4=7 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.571     5.092    u_reg_B/CLK
    SLICE_X49Y1          FDCE                                         r  u_reg_B/temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDCE (Prop_fdce_C_Q)         0.456     5.548 f  u_reg_B/temp_reg[7]/Q
                         net (fo=62, routed)          2.741     8.290    u_reg_B/temp_reg[7]_3[7]
    SLICE_X57Y3          LUT1 (Prop_lut1_I0_O)        0.124     8.414 r  u_reg_B/geqOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.414    u_impartitor/i__carry_i_12[3]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.815 r  u_impartitor/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.362    10.176    u_reg_B/CO[0]
    SLICE_X57Y6          LUT2 (Prop_lut2_I0_O)        0.150    10.326 r  u_reg_B/i__carry_i_8/O
                         net (fo=1, routed)           0.627    10.953    u_reg_B/u_impartitor/r1
    SLICE_X56Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    11.750 r  u_reg_B/i__carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.750    u_reg_B/i__carry_i_2_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.867 r  u_reg_B/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.867    u_reg_B/i__carry__0_i_1_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.086 r  u_reg_B/i__carry__1_i_1/O[0]
                         net (fo=4, routed)           0.873    12.959    u_reg_B/temp_reg[7]_0[8]
    SLICE_X57Y5          LUT4 (Prop_lut4_I3_O)        0.295    13.254 r  u_reg_B/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.254    u_impartitor/i__carry_i_6__11_0[0]
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.786 r  u_impartitor/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=19, routed)          1.596    15.382    u_reg_B/minusOp_inferred__0/i__carry[0]
    SLICE_X55Y2          LUT2 (Prop_lut2_I0_O)        0.150    15.532 r  u_reg_B/i__carry_i_1__0/O
                         net (fo=1, routed)           0.523    16.055    u_impartitor/r12_out
    SLICE_X55Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    16.837 r  u_impartitor/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.837    u_impartitor/minusOp_inferred__0/i__carry_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.951 r  u_impartitor/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.951    u_impartitor/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.285 r  u_impartitor/minusOp_inferred__0/i__carry__1/O[1]
                         net (fo=6, routed)           0.817    18.102    u_impartitor/temp_reg[5][1]
    SLICE_X54Y5          LUT4 (Prop_lut4_I0_O)        0.303    18.405 r  u_impartitor/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    18.405    u_impartitor/i__carry__0_i_8__0_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.918 r  u_impartitor/geqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=2, routed)           0.879    19.797    u_reg_B/i___0_carry__0_i_8__2[0]
    SLICE_X55Y7          LUT2 (Prop_lut2_I0_O)        0.150    19.947 r  u_reg_B/i___0_carry__0_i_4__1/O
                         net (fo=19, routed)          1.487    21.434    u_impartitor/i__carry_i_1__3[0]
    SLICE_X52Y2          LUT5 (Prop_lut5_I2_O)        0.326    21.760 r  u_impartitor/i___0_carry__0_i_3__2/O
                         net (fo=2, routed)           0.946    22.706    u_impartitor/i___0_carry__0_i_3__2_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.124    22.830 r  u_impartitor/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    22.830    u_impartitor/i___0_carry__0_i_7_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.380 r  u_impartitor/minusOp_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.380    u_impartitor/minusOp_inferred__1/i___0_carry__0_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.602 r  u_impartitor/minusOp_inferred__1/i___0_carry__1/O[0]
                         net (fo=7, routed)           0.969    24.572    u_impartitor/temp_reg[6][0]
    SLICE_X51Y3          LUT4 (Prop_lut4_I2_O)        0.299    24.871 r  u_impartitor/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    24.871    u_impartitor/i__carry__0_i_7__1_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.421 r  u_impartitor/geqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=2, routed)           1.041    26.461    u_impartitor/geqOp6_in
    SLICE_X49Y1          LUT2 (Prop_lut2_I0_O)        0.150    26.611 r  u_impartitor/i___0_carry_i_1/O
                         net (fo=20, routed)          0.864    27.475    u_impartitor/temp_reg[3]
    SLICE_X48Y2          LUT5 (Prop_lut5_I2_O)        0.332    27.807 r  u_impartitor/i___0_carry__0_i_3__1/O
                         net (fo=2, routed)           0.582    28.389    u_impartitor/i___0_carry__0_i_3__1_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124    28.513 r  u_impartitor/i___0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    28.513    u_impartitor/i___0_carry__0_i_7__0_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.153 r  u_impartitor/minusOp_inferred__2/i___0_carry__0/O[3]
                         net (fo=6, routed)           1.306    30.459    u_impartitor/temp_reg[3]_0[3]
    SLICE_X48Y6          LUT4 (Prop_lut4_I0_O)        0.306    30.765 r  u_impartitor/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    30.765    u_impartitor/i__carry__0_i_8__2_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.297 r  u_impartitor/geqOp_inferred__3/i__carry__0/CO[3]
                         net (fo=2, routed)           0.967    32.264    u_impartitor/geqOp9_in
    SLICE_X49Y6          LUT2 (Prop_lut2_I0_O)        0.152    32.416 r  u_impartitor/i___0_carry_i_2__0/O
                         net (fo=20, routed)          1.331    33.747    u_impartitor/temp_reg[3]_1
    SLICE_X48Y3          LUT5 (Prop_lut5_I2_O)        0.326    34.073 r  u_impartitor/i___0_carry__0_i_2__0/O
                         net (fo=2, routed)           1.092    35.165    u_impartitor/i___0_carry__0_i_2__0_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I0_O)        0.124    35.289 r  u_impartitor/i___0_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    35.289    u_impartitor/i___0_carry__0_i_6__1_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    35.539 r  u_impartitor/minusOp_inferred__3/i___0_carry__0/O[2]
                         net (fo=7, routed)           1.452    36.991    u_impartitor/temp_reg[4][2]
    SLICE_X52Y5          LUT4 (Prop_lut4_I2_O)        0.301    37.292 r  u_impartitor/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000    37.292    u_impartitor/i__carry__0_i_8__3_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.805 r  u_impartitor/geqOp_inferred__4/i__carry__0/CO[3]
                         net (fo=2, routed)           1.133    38.938    u_impartitor/geqOp12_in
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124    39.062 r  u_impartitor/i___0_carry_i_4/O
                         net (fo=20, routed)          1.468    40.530    u_impartitor/temp_reg[3]_2
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.124    40.654 r  u_impartitor/i___0_carry_i_2/O
                         net (fo=2, routed)           0.828    41.482    u_impartitor/i___0_carry_i_2_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124    41.606 r  u_impartitor/i___0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    41.606    u_impartitor/i___0_carry_i_6__1_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.007 r  u_impartitor/minusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    42.007    u_impartitor/minusOp_inferred__4/i___0_carry_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.121 r  u_impartitor/minusOp_inferred__4/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.121    u_impartitor/minusOp_inferred__4/i___0_carry__0_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.235 r  u_impartitor/minusOp_inferred__4/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.235    u_impartitor/minusOp_inferred__4/i___0_carry__1_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.569 f  u_impartitor/minusOp_inferred__4/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.811    43.380    u_impartitor/minusOp_inferred__4/i___0_carry__2_n_6
    SLICE_X53Y7          LUT2 (Prop_lut2_I1_O)        0.303    43.683 r  u_impartitor/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    43.683    u_impartitor/i__carry__0_i_5__4_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.084 r  u_impartitor/geqOp_inferred__5/i__carry__0/CO[3]
                         net (fo=15, routed)          1.475    45.559    u_impartitor/geqOp15_in
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.152    45.711 r  u_impartitor/i__carry_i_1/O
                         net (fo=1, routed)           0.504    46.215    u_impartitor/r117_out
    SLICE_X52Y6          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.826    47.041 r  u_impartitor/minusOp_inferred__5/i__carry/O[2]
                         net (fo=5, routed)           1.479    48.520    u_impartitor/temp_reg[2]_0[2]
    SLICE_X53Y8          LUT4 (Prop_lut4_I2_O)        0.301    48.821 r  u_impartitor/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    48.821    u_impartitor/i__carry_i_7__5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.371 r  u_impartitor/geqOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    49.371    u_impartitor/geqOp_inferred__6/i__carry_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.485 r  u_impartitor/geqOp_inferred__6/i__carry__0/CO[3]
                         net (fo=9, routed)           1.736    51.221    u_impartitor/i__carry__0_i_8__5_0[0]
    SLICE_X57Y1          LUT6 (Prop_lut6_I4_O)        0.124    51.345 r  u_impartitor/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.797    52.143    u_reg_A/cat_OBUF[6]_inst_i_2_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.124    52.267 r  u_reg_A/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.128    53.395    u_unitate_control/cat_OBUF[1]_inst_i_1_5
    SLICE_X52Y0          LUT6 (Prop_lut6_I4_O)        0.124    53.519 r  u_unitate_control/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.620    54.139    u_unitate_control/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I0_O)        0.150    54.289 r  u_unitate_control/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.681    56.970    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    60.678 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    60.678    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_reg_B/temp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.454ns  (logic 19.265ns (34.741%)  route 36.189ns (65.259%))
  Logic Levels:           52  (CARRY4=24 LUT1=1 LUT2=8 LUT4=7 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.571     5.092    u_reg_B/CLK
    SLICE_X49Y1          FDCE                                         r  u_reg_B/temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDCE (Prop_fdce_C_Q)         0.456     5.548 f  u_reg_B/temp_reg[7]/Q
                         net (fo=62, routed)          2.741     8.290    u_reg_B/temp_reg[7]_3[7]
    SLICE_X57Y3          LUT1 (Prop_lut1_I0_O)        0.124     8.414 r  u_reg_B/geqOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.414    u_impartitor/i__carry_i_12[3]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.815 r  u_impartitor/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.362    10.176    u_reg_B/CO[0]
    SLICE_X57Y6          LUT2 (Prop_lut2_I0_O)        0.150    10.326 r  u_reg_B/i__carry_i_8/O
                         net (fo=1, routed)           0.627    10.953    u_reg_B/u_impartitor/r1
    SLICE_X56Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    11.750 r  u_reg_B/i__carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.750    u_reg_B/i__carry_i_2_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.867 r  u_reg_B/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.867    u_reg_B/i__carry__0_i_1_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.086 r  u_reg_B/i__carry__1_i_1/O[0]
                         net (fo=4, routed)           0.873    12.959    u_reg_B/temp_reg[7]_0[8]
    SLICE_X57Y5          LUT4 (Prop_lut4_I3_O)        0.295    13.254 r  u_reg_B/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.254    u_impartitor/i__carry_i_6__11_0[0]
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.786 r  u_impartitor/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=19, routed)          1.596    15.382    u_reg_B/minusOp_inferred__0/i__carry[0]
    SLICE_X55Y2          LUT2 (Prop_lut2_I0_O)        0.150    15.532 r  u_reg_B/i__carry_i_1__0/O
                         net (fo=1, routed)           0.523    16.055    u_impartitor/r12_out
    SLICE_X55Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    16.837 r  u_impartitor/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.837    u_impartitor/minusOp_inferred__0/i__carry_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.951 r  u_impartitor/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.951    u_impartitor/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.285 r  u_impartitor/minusOp_inferred__0/i__carry__1/O[1]
                         net (fo=6, routed)           0.817    18.102    u_impartitor/temp_reg[5][1]
    SLICE_X54Y5          LUT4 (Prop_lut4_I0_O)        0.303    18.405 r  u_impartitor/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    18.405    u_impartitor/i__carry__0_i_8__0_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.918 r  u_impartitor/geqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=2, routed)           0.879    19.797    u_reg_B/i___0_carry__0_i_8__2[0]
    SLICE_X55Y7          LUT2 (Prop_lut2_I0_O)        0.150    19.947 r  u_reg_B/i___0_carry__0_i_4__1/O
                         net (fo=19, routed)          1.487    21.434    u_impartitor/i__carry_i_1__3[0]
    SLICE_X52Y2          LUT5 (Prop_lut5_I2_O)        0.326    21.760 r  u_impartitor/i___0_carry__0_i_3__2/O
                         net (fo=2, routed)           0.946    22.706    u_impartitor/i___0_carry__0_i_3__2_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.124    22.830 r  u_impartitor/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    22.830    u_impartitor/i___0_carry__0_i_7_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.380 r  u_impartitor/minusOp_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.380    u_impartitor/minusOp_inferred__1/i___0_carry__0_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.602 r  u_impartitor/minusOp_inferred__1/i___0_carry__1/O[0]
                         net (fo=7, routed)           0.969    24.572    u_impartitor/temp_reg[6][0]
    SLICE_X51Y3          LUT4 (Prop_lut4_I2_O)        0.299    24.871 r  u_impartitor/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    24.871    u_impartitor/i__carry__0_i_7__1_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.421 r  u_impartitor/geqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=2, routed)           1.041    26.461    u_impartitor/geqOp6_in
    SLICE_X49Y1          LUT2 (Prop_lut2_I0_O)        0.150    26.611 r  u_impartitor/i___0_carry_i_1/O
                         net (fo=20, routed)          0.864    27.475    u_impartitor/temp_reg[3]
    SLICE_X48Y2          LUT5 (Prop_lut5_I2_O)        0.332    27.807 r  u_impartitor/i___0_carry__0_i_3__1/O
                         net (fo=2, routed)           0.582    28.389    u_impartitor/i___0_carry__0_i_3__1_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124    28.513 r  u_impartitor/i___0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    28.513    u_impartitor/i___0_carry__0_i_7__0_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.153 r  u_impartitor/minusOp_inferred__2/i___0_carry__0/O[3]
                         net (fo=6, routed)           1.306    30.459    u_impartitor/temp_reg[3]_0[3]
    SLICE_X48Y6          LUT4 (Prop_lut4_I0_O)        0.306    30.765 r  u_impartitor/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    30.765    u_impartitor/i__carry__0_i_8__2_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.297 r  u_impartitor/geqOp_inferred__3/i__carry__0/CO[3]
                         net (fo=2, routed)           0.967    32.264    u_impartitor/geqOp9_in
    SLICE_X49Y6          LUT2 (Prop_lut2_I0_O)        0.152    32.416 r  u_impartitor/i___0_carry_i_2__0/O
                         net (fo=20, routed)          1.331    33.747    u_impartitor/temp_reg[3]_1
    SLICE_X48Y3          LUT5 (Prop_lut5_I2_O)        0.326    34.073 r  u_impartitor/i___0_carry__0_i_2__0/O
                         net (fo=2, routed)           1.092    35.165    u_impartitor/i___0_carry__0_i_2__0_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I0_O)        0.124    35.289 r  u_impartitor/i___0_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    35.289    u_impartitor/i___0_carry__0_i_6__1_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    35.539 r  u_impartitor/minusOp_inferred__3/i___0_carry__0/O[2]
                         net (fo=7, routed)           1.452    36.991    u_impartitor/temp_reg[4][2]
    SLICE_X52Y5          LUT4 (Prop_lut4_I2_O)        0.301    37.292 r  u_impartitor/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000    37.292    u_impartitor/i__carry__0_i_8__3_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.805 r  u_impartitor/geqOp_inferred__4/i__carry__0/CO[3]
                         net (fo=2, routed)           1.133    38.938    u_impartitor/geqOp12_in
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124    39.062 r  u_impartitor/i___0_carry_i_4/O
                         net (fo=20, routed)          1.468    40.530    u_impartitor/temp_reg[3]_2
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.124    40.654 r  u_impartitor/i___0_carry_i_2/O
                         net (fo=2, routed)           0.828    41.482    u_impartitor/i___0_carry_i_2_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124    41.606 r  u_impartitor/i___0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    41.606    u_impartitor/i___0_carry_i_6__1_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.007 r  u_impartitor/minusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    42.007    u_impartitor/minusOp_inferred__4/i___0_carry_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.121 r  u_impartitor/minusOp_inferred__4/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.121    u_impartitor/minusOp_inferred__4/i___0_carry__0_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.235 r  u_impartitor/minusOp_inferred__4/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.235    u_impartitor/minusOp_inferred__4/i___0_carry__1_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.569 f  u_impartitor/minusOp_inferred__4/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.811    43.380    u_impartitor/minusOp_inferred__4/i___0_carry__2_n_6
    SLICE_X53Y7          LUT2 (Prop_lut2_I1_O)        0.303    43.683 r  u_impartitor/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    43.683    u_impartitor/i__carry__0_i_5__4_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.084 r  u_impartitor/geqOp_inferred__5/i__carry__0/CO[3]
                         net (fo=15, routed)          1.475    45.559    u_impartitor/geqOp15_in
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.152    45.711 r  u_impartitor/i__carry_i_1/O
                         net (fo=1, routed)           0.504    46.215    u_impartitor/r117_out
    SLICE_X52Y6          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.826    47.041 r  u_impartitor/minusOp_inferred__5/i__carry/O[2]
                         net (fo=5, routed)           1.479    48.520    u_impartitor/temp_reg[2]_0[2]
    SLICE_X53Y8          LUT4 (Prop_lut4_I2_O)        0.301    48.821 r  u_impartitor/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    48.821    u_impartitor/i__carry_i_7__5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.371 r  u_impartitor/geqOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    49.371    u_impartitor/geqOp_inferred__6/i__carry_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.485 r  u_impartitor/geqOp_inferred__6/i__carry__0/CO[3]
                         net (fo=9, routed)           1.736    51.221    u_impartitor/i__carry__0_i_8__5_0[0]
    SLICE_X57Y1          LUT6 (Prop_lut6_I4_O)        0.124    51.345 r  u_impartitor/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.797    52.143    u_reg_A/cat_OBUF[6]_inst_i_2_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.124    52.267 r  u_reg_A/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.128    53.395    u_unitate_control/cat_OBUF[1]_inst_i_1_5
    SLICE_X52Y0          LUT6 (Prop_lut6_I4_O)        0.124    53.519 r  u_unitate_control/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.621    54.139    u_unitate_control/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y1          LUT4 (Prop_lut4_I0_O)        0.124    54.263 r  u_unitate_control/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.754    57.017    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    60.547 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    60.547    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_reg_B/temp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.441ns  (logic 19.272ns (34.761%)  route 36.169ns (65.239%))
  Logic Levels:           52  (CARRY4=24 LUT1=1 LUT2=8 LUT4=7 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.571     5.092    u_reg_B/CLK
    SLICE_X49Y1          FDCE                                         r  u_reg_B/temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDCE (Prop_fdce_C_Q)         0.456     5.548 f  u_reg_B/temp_reg[7]/Q
                         net (fo=62, routed)          2.741     8.290    u_reg_B/temp_reg[7]_3[7]
    SLICE_X57Y3          LUT1 (Prop_lut1_I0_O)        0.124     8.414 r  u_reg_B/geqOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.414    u_impartitor/i__carry_i_12[3]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.815 r  u_impartitor/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.362    10.176    u_reg_B/CO[0]
    SLICE_X57Y6          LUT2 (Prop_lut2_I0_O)        0.150    10.326 r  u_reg_B/i__carry_i_8/O
                         net (fo=1, routed)           0.627    10.953    u_reg_B/u_impartitor/r1
    SLICE_X56Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    11.750 r  u_reg_B/i__carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.750    u_reg_B/i__carry_i_2_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.867 r  u_reg_B/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.867    u_reg_B/i__carry__0_i_1_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.086 r  u_reg_B/i__carry__1_i_1/O[0]
                         net (fo=4, routed)           0.873    12.959    u_reg_B/temp_reg[7]_0[8]
    SLICE_X57Y5          LUT4 (Prop_lut4_I3_O)        0.295    13.254 r  u_reg_B/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.254    u_impartitor/i__carry_i_6__11_0[0]
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.786 r  u_impartitor/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=19, routed)          1.596    15.382    u_reg_B/minusOp_inferred__0/i__carry[0]
    SLICE_X55Y2          LUT2 (Prop_lut2_I0_O)        0.150    15.532 r  u_reg_B/i__carry_i_1__0/O
                         net (fo=1, routed)           0.523    16.055    u_impartitor/r12_out
    SLICE_X55Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    16.837 r  u_impartitor/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.837    u_impartitor/minusOp_inferred__0/i__carry_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.951 r  u_impartitor/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.951    u_impartitor/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.285 r  u_impartitor/minusOp_inferred__0/i__carry__1/O[1]
                         net (fo=6, routed)           0.817    18.102    u_impartitor/temp_reg[5][1]
    SLICE_X54Y5          LUT4 (Prop_lut4_I0_O)        0.303    18.405 r  u_impartitor/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    18.405    u_impartitor/i__carry__0_i_8__0_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.918 r  u_impartitor/geqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=2, routed)           0.879    19.797    u_reg_B/i___0_carry__0_i_8__2[0]
    SLICE_X55Y7          LUT2 (Prop_lut2_I0_O)        0.150    19.947 r  u_reg_B/i___0_carry__0_i_4__1/O
                         net (fo=19, routed)          1.487    21.434    u_impartitor/i__carry_i_1__3[0]
    SLICE_X52Y2          LUT5 (Prop_lut5_I2_O)        0.326    21.760 r  u_impartitor/i___0_carry__0_i_3__2/O
                         net (fo=2, routed)           0.946    22.706    u_impartitor/i___0_carry__0_i_3__2_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.124    22.830 r  u_impartitor/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    22.830    u_impartitor/i___0_carry__0_i_7_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.380 r  u_impartitor/minusOp_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.380    u_impartitor/minusOp_inferred__1/i___0_carry__0_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.602 r  u_impartitor/minusOp_inferred__1/i___0_carry__1/O[0]
                         net (fo=7, routed)           0.969    24.572    u_impartitor/temp_reg[6][0]
    SLICE_X51Y3          LUT4 (Prop_lut4_I2_O)        0.299    24.871 r  u_impartitor/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    24.871    u_impartitor/i__carry__0_i_7__1_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.421 r  u_impartitor/geqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=2, routed)           1.041    26.461    u_impartitor/geqOp6_in
    SLICE_X49Y1          LUT2 (Prop_lut2_I0_O)        0.150    26.611 r  u_impartitor/i___0_carry_i_1/O
                         net (fo=20, routed)          0.864    27.475    u_impartitor/temp_reg[3]
    SLICE_X48Y2          LUT5 (Prop_lut5_I2_O)        0.332    27.807 r  u_impartitor/i___0_carry__0_i_3__1/O
                         net (fo=2, routed)           0.582    28.389    u_impartitor/i___0_carry__0_i_3__1_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124    28.513 r  u_impartitor/i___0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    28.513    u_impartitor/i___0_carry__0_i_7__0_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.153 r  u_impartitor/minusOp_inferred__2/i___0_carry__0/O[3]
                         net (fo=6, routed)           1.306    30.459    u_impartitor/temp_reg[3]_0[3]
    SLICE_X48Y6          LUT4 (Prop_lut4_I0_O)        0.306    30.765 r  u_impartitor/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    30.765    u_impartitor/i__carry__0_i_8__2_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.297 r  u_impartitor/geqOp_inferred__3/i__carry__0/CO[3]
                         net (fo=2, routed)           0.967    32.264    u_impartitor/geqOp9_in
    SLICE_X49Y6          LUT2 (Prop_lut2_I0_O)        0.152    32.416 r  u_impartitor/i___0_carry_i_2__0/O
                         net (fo=20, routed)          1.331    33.747    u_impartitor/temp_reg[3]_1
    SLICE_X48Y3          LUT5 (Prop_lut5_I2_O)        0.326    34.073 r  u_impartitor/i___0_carry__0_i_2__0/O
                         net (fo=2, routed)           1.092    35.165    u_impartitor/i___0_carry__0_i_2__0_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I0_O)        0.124    35.289 r  u_impartitor/i___0_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    35.289    u_impartitor/i___0_carry__0_i_6__1_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    35.539 r  u_impartitor/minusOp_inferred__3/i___0_carry__0/O[2]
                         net (fo=7, routed)           1.452    36.991    u_impartitor/temp_reg[4][2]
    SLICE_X52Y5          LUT4 (Prop_lut4_I2_O)        0.301    37.292 r  u_impartitor/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000    37.292    u_impartitor/i__carry__0_i_8__3_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.805 r  u_impartitor/geqOp_inferred__4/i__carry__0/CO[3]
                         net (fo=2, routed)           1.133    38.938    u_impartitor/geqOp12_in
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124    39.062 r  u_impartitor/i___0_carry_i_4/O
                         net (fo=20, routed)          1.468    40.530    u_impartitor/temp_reg[3]_2
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.124    40.654 r  u_impartitor/i___0_carry_i_2/O
                         net (fo=2, routed)           0.828    41.482    u_impartitor/i___0_carry_i_2_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124    41.606 r  u_impartitor/i___0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    41.606    u_impartitor/i___0_carry_i_6__1_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.007 r  u_impartitor/minusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    42.007    u_impartitor/minusOp_inferred__4/i___0_carry_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.121 r  u_impartitor/minusOp_inferred__4/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.121    u_impartitor/minusOp_inferred__4/i___0_carry__0_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.235 r  u_impartitor/minusOp_inferred__4/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.235    u_impartitor/minusOp_inferred__4/i___0_carry__1_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.569 f  u_impartitor/minusOp_inferred__4/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.811    43.380    u_impartitor/minusOp_inferred__4/i___0_carry__2_n_6
    SLICE_X53Y7          LUT2 (Prop_lut2_I1_O)        0.303    43.683 r  u_impartitor/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    43.683    u_impartitor/i__carry__0_i_5__4_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.084 r  u_impartitor/geqOp_inferred__5/i__carry__0/CO[3]
                         net (fo=15, routed)          1.475    45.559    u_impartitor/geqOp15_in
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.152    45.711 r  u_impartitor/i__carry_i_1/O
                         net (fo=1, routed)           0.504    46.215    u_impartitor/r117_out
    SLICE_X52Y6          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.826    47.041 r  u_impartitor/minusOp_inferred__5/i__carry/O[2]
                         net (fo=5, routed)           1.479    48.520    u_impartitor/temp_reg[2]_0[2]
    SLICE_X53Y8          LUT4 (Prop_lut4_I2_O)        0.301    48.821 r  u_impartitor/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    48.821    u_impartitor/i__carry_i_7__5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.371 r  u_impartitor/geqOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    49.371    u_impartitor/geqOp_inferred__6/i__carry_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.485 r  u_impartitor/geqOp_inferred__6/i__carry__0/CO[3]
                         net (fo=9, routed)           1.736    51.221    u_impartitor/i__carry__0_i_8__5_0[0]
    SLICE_X57Y1          LUT6 (Prop_lut6_I4_O)        0.124    51.345 r  u_impartitor/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.797    52.143    u_reg_A/cat_OBUF[6]_inst_i_2_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.124    52.267 r  u_reg_A/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.128    53.395    u_unitate_control/cat_OBUF[1]_inst_i_1_5
    SLICE_X52Y0          LUT6 (Prop_lut6_I4_O)        0.124    53.519 r  u_unitate_control/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.620    54.139    u_unitate_control/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I2_O)        0.124    54.263 r  u_unitate_control/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.734    56.997    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    60.533 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    60.533    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_reg_B/temp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.101ns  (logic 19.256ns (34.947%)  route 35.845ns (65.053%))
  Logic Levels:           52  (CARRY4=24 LUT1=1 LUT2=8 LUT4=7 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.571     5.092    u_reg_B/CLK
    SLICE_X49Y1          FDCE                                         r  u_reg_B/temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDCE (Prop_fdce_C_Q)         0.456     5.548 f  u_reg_B/temp_reg[7]/Q
                         net (fo=62, routed)          2.741     8.290    u_reg_B/temp_reg[7]_3[7]
    SLICE_X57Y3          LUT1 (Prop_lut1_I0_O)        0.124     8.414 r  u_reg_B/geqOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.414    u_impartitor/i__carry_i_12[3]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.815 r  u_impartitor/geqOp_carry__0/CO[3]
                         net (fo=18, routed)          1.362    10.176    u_reg_B/CO[0]
    SLICE_X57Y6          LUT2 (Prop_lut2_I0_O)        0.150    10.326 r  u_reg_B/i__carry_i_8/O
                         net (fo=1, routed)           0.627    10.953    u_reg_B/u_impartitor/r1
    SLICE_X56Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.797    11.750 r  u_reg_B/i__carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.750    u_reg_B/i__carry_i_2_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.867 r  u_reg_B/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.867    u_reg_B/i__carry__0_i_1_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.086 r  u_reg_B/i__carry__1_i_1/O[0]
                         net (fo=4, routed)           0.873    12.959    u_reg_B/temp_reg[7]_0[8]
    SLICE_X57Y5          LUT4 (Prop_lut4_I3_O)        0.295    13.254 r  u_reg_B/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.254    u_impartitor/i__carry_i_6__11_0[0]
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.786 r  u_impartitor/geqOp_inferred__0/i__carry__0/CO[3]
                         net (fo=19, routed)          1.596    15.382    u_reg_B/minusOp_inferred__0/i__carry[0]
    SLICE_X55Y2          LUT2 (Prop_lut2_I0_O)        0.150    15.532 r  u_reg_B/i__carry_i_1__0/O
                         net (fo=1, routed)           0.523    16.055    u_impartitor/r12_out
    SLICE_X55Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    16.837 r  u_impartitor/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.837    u_impartitor/minusOp_inferred__0/i__carry_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.951 r  u_impartitor/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.951    u_impartitor/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.285 r  u_impartitor/minusOp_inferred__0/i__carry__1/O[1]
                         net (fo=6, routed)           0.817    18.102    u_impartitor/temp_reg[5][1]
    SLICE_X54Y5          LUT4 (Prop_lut4_I0_O)        0.303    18.405 r  u_impartitor/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    18.405    u_impartitor/i__carry__0_i_8__0_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.918 r  u_impartitor/geqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=2, routed)           0.879    19.797    u_reg_B/i___0_carry__0_i_8__2[0]
    SLICE_X55Y7          LUT2 (Prop_lut2_I0_O)        0.150    19.947 r  u_reg_B/i___0_carry__0_i_4__1/O
                         net (fo=19, routed)          1.487    21.434    u_impartitor/i__carry_i_1__3[0]
    SLICE_X52Y2          LUT5 (Prop_lut5_I2_O)        0.326    21.760 r  u_impartitor/i___0_carry__0_i_3__2/O
                         net (fo=2, routed)           0.946    22.706    u_impartitor/i___0_carry__0_i_3__2_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.124    22.830 r  u_impartitor/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    22.830    u_impartitor/i___0_carry__0_i_7_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.380 r  u_impartitor/minusOp_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.380    u_impartitor/minusOp_inferred__1/i___0_carry__0_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.602 r  u_impartitor/minusOp_inferred__1/i___0_carry__1/O[0]
                         net (fo=7, routed)           0.969    24.572    u_impartitor/temp_reg[6][0]
    SLICE_X51Y3          LUT4 (Prop_lut4_I2_O)        0.299    24.871 r  u_impartitor/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    24.871    u_impartitor/i__carry__0_i_7__1_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.421 r  u_impartitor/geqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=2, routed)           1.041    26.461    u_impartitor/geqOp6_in
    SLICE_X49Y1          LUT2 (Prop_lut2_I0_O)        0.150    26.611 r  u_impartitor/i___0_carry_i_1/O
                         net (fo=20, routed)          0.864    27.475    u_impartitor/temp_reg[3]
    SLICE_X48Y2          LUT5 (Prop_lut5_I2_O)        0.332    27.807 r  u_impartitor/i___0_carry__0_i_3__1/O
                         net (fo=2, routed)           0.582    28.389    u_impartitor/i___0_carry__0_i_3__1_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124    28.513 r  u_impartitor/i___0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    28.513    u_impartitor/i___0_carry__0_i_7__0_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.153 r  u_impartitor/minusOp_inferred__2/i___0_carry__0/O[3]
                         net (fo=6, routed)           1.306    30.459    u_impartitor/temp_reg[3]_0[3]
    SLICE_X48Y6          LUT4 (Prop_lut4_I0_O)        0.306    30.765 r  u_impartitor/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    30.765    u_impartitor/i__carry__0_i_8__2_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.297 r  u_impartitor/geqOp_inferred__3/i__carry__0/CO[3]
                         net (fo=2, routed)           0.967    32.264    u_impartitor/geqOp9_in
    SLICE_X49Y6          LUT2 (Prop_lut2_I0_O)        0.152    32.416 r  u_impartitor/i___0_carry_i_2__0/O
                         net (fo=20, routed)          1.331    33.747    u_impartitor/temp_reg[3]_1
    SLICE_X48Y3          LUT5 (Prop_lut5_I2_O)        0.326    34.073 r  u_impartitor/i___0_carry__0_i_2__0/O
                         net (fo=2, routed)           1.092    35.165    u_impartitor/i___0_carry__0_i_2__0_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I0_O)        0.124    35.289 r  u_impartitor/i___0_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    35.289    u_impartitor/i___0_carry__0_i_6__1_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    35.539 r  u_impartitor/minusOp_inferred__3/i___0_carry__0/O[2]
                         net (fo=7, routed)           1.452    36.991    u_impartitor/temp_reg[4][2]
    SLICE_X52Y5          LUT4 (Prop_lut4_I2_O)        0.301    37.292 r  u_impartitor/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000    37.292    u_impartitor/i__carry__0_i_8__3_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.805 r  u_impartitor/geqOp_inferred__4/i__carry__0/CO[3]
                         net (fo=2, routed)           1.133    38.938    u_impartitor/geqOp12_in
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124    39.062 r  u_impartitor/i___0_carry_i_4/O
                         net (fo=20, routed)          1.468    40.530    u_impartitor/temp_reg[3]_2
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.124    40.654 r  u_impartitor/i___0_carry_i_2/O
                         net (fo=2, routed)           0.828    41.482    u_impartitor/i___0_carry_i_2_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124    41.606 r  u_impartitor/i___0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    41.606    u_impartitor/i___0_carry_i_6__1_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.007 r  u_impartitor/minusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    42.007    u_impartitor/minusOp_inferred__4/i___0_carry_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.121 r  u_impartitor/minusOp_inferred__4/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.121    u_impartitor/minusOp_inferred__4/i___0_carry__0_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.235 r  u_impartitor/minusOp_inferred__4/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.235    u_impartitor/minusOp_inferred__4/i___0_carry__1_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.569 f  u_impartitor/minusOp_inferred__4/i___0_carry__2/O[1]
                         net (fo=3, routed)           0.811    43.380    u_impartitor/minusOp_inferred__4/i___0_carry__2_n_6
    SLICE_X53Y7          LUT2 (Prop_lut2_I1_O)        0.303    43.683 r  u_impartitor/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    43.683    u_impartitor/i__carry__0_i_5__4_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.084 r  u_impartitor/geqOp_inferred__5/i__carry__0/CO[3]
                         net (fo=15, routed)          1.475    45.559    u_impartitor/geqOp15_in
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.152    45.711 r  u_impartitor/i__carry_i_1/O
                         net (fo=1, routed)           0.504    46.215    u_impartitor/r117_out
    SLICE_X52Y6          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.826    47.041 r  u_impartitor/minusOp_inferred__5/i__carry/O[2]
                         net (fo=5, routed)           1.479    48.520    u_impartitor/temp_reg[2]_0[2]
    SLICE_X53Y8          LUT4 (Prop_lut4_I2_O)        0.301    48.821 r  u_impartitor/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    48.821    u_impartitor/i__carry_i_7__5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.371 r  u_impartitor/geqOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    49.371    u_impartitor/geqOp_inferred__6/i__carry_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.485 r  u_impartitor/geqOp_inferred__6/i__carry__0/CO[3]
                         net (fo=9, routed)           1.736    51.221    u_impartitor/i__carry__0_i_8__5_0[0]
    SLICE_X57Y1          LUT6 (Prop_lut6_I4_O)        0.124    51.345 r  u_impartitor/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.797    52.143    u_reg_A/cat_OBUF[6]_inst_i_2_0
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.124    52.267 r  u_reg_A/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.128    53.395    u_unitate_control/cat_OBUF[1]_inst_i_1_5
    SLICE_X52Y0          LUT6 (Prop_lut6_I4_O)        0.124    53.519 r  u_unitate_control/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.339    53.858    u_unitate_control/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I0_O)        0.124    53.982 r  u_unitate_control/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.691    56.673    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    60.193 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    60.193    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_afisor/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.573ns  (logic 4.141ns (48.302%)  route 4.432ns (51.698%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.571     5.092    u_afisor/CLK
    SLICE_X54Y3          FDRE                                         r  u_afisor/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  u_afisor/count_reg[15]/Q
                         net (fo=16, routed)          1.459     7.069    u_afisor/p_0_in[1]
    SLICE_X53Y0          LUT2 (Prop_lut2_I0_O)        0.124     7.193 r  u_afisor/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.973    10.167    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.666 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.666    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_afisor/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.471ns  (logic 4.402ns (51.967%)  route 4.069ns (48.033%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.571     5.092    u_afisor/CLK
    SLICE_X54Y3          FDRE                                         r  u_afisor/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDRE (Prop_fdre_C_Q)         0.518     5.610 f  u_afisor/count_reg[14]/Q
                         net (fo=16, routed)          1.107     6.718    u_afisor/p_0_in[0]
    SLICE_X50Y1          LUT2 (Prop_lut2_I0_O)        0.150     6.868 r  u_afisor/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.962     9.829    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    13.564 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.564    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_afisor/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.428ns  (logic 4.373ns (51.885%)  route 4.055ns (48.115%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.571     5.092    u_afisor/CLK
    SLICE_X54Y3          FDRE                                         r  u_afisor/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  u_afisor/count_reg[15]/Q
                         net (fo=16, routed)          1.216     6.827    u_afisor/p_0_in[1]
    SLICE_X58Y2          LUT2 (Prop_lut2_I1_O)        0.150     6.977 r  u_afisor/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.839     9.815    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    13.520 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.520    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_afisor/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.478ns (54.221%)  route 1.248ns (45.779%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.449    u_afisor/CLK
    SLICE_X54Y3          FDRE                                         r  u_afisor/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  u_afisor/count_reg[14]/Q
                         net (fo=16, routed)          0.420     2.033    u_afisor/p_0_in[0]
    SLICE_X58Y2          LUT2 (Prop_lut2_I0_O)        0.048     2.081 r  u_afisor/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.828     2.909    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     4.175 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.175    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_afisor/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.853ns  (logic 1.433ns (50.222%)  route 1.420ns (49.778%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.449    u_afisor/CLK
    SLICE_X54Y3          FDRE                                         r  u_afisor/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDRE (Prop_fdre_C_Q)         0.164     1.613 f  u_afisor/count_reg[15]/Q
                         net (fo=16, routed)          0.509     2.122    u_afisor/p_0_in[1]
    SLICE_X51Y1          LUT2 (Prop_lut2_I1_O)        0.045     2.167 r  u_afisor/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.912     3.078    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.302 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.302    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_unitate_control/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.861ns  (logic 1.497ns (52.315%)  route 1.364ns (47.685%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.450    u_unitate_control/CLK
    SLICE_X51Y2          FDCE                                         r  u_unitate_control/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.141     1.591 f  u_unitate_control/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.241     1.832    u_unitate_control/Q[2]
    SLICE_X51Y0          LUT6 (Prop_lut6_I0_O)        0.045     1.877 r  u_unitate_control/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.167     2.044    u_unitate_control/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I0_O)        0.045     2.089 r  u_unitate_control/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.133     2.222    u_unitate_control/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I0_O)        0.045     2.267 r  u_unitate_control/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.823     3.091    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.311 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.311    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_afisor/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.872ns  (logic 1.409ns (49.072%)  route 1.463ns (50.928%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.449    u_afisor/CLK
    SLICE_X54Y3          FDRE                                         r  u_afisor/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDRE (Prop_fdre_C_Q)         0.164     1.613 f  u_afisor/count_reg[14]/Q
                         net (fo=16, routed)          0.504     2.117    u_afisor/p_0_in[0]
    SLICE_X53Y0          LUT2 (Prop_lut2_I1_O)        0.045     2.162 r  u_afisor/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.958     3.121    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.321 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.321    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_afisor/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.888ns  (logic 1.495ns (51.771%)  route 1.393ns (48.229%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.449    u_afisor/CLK
    SLICE_X54Y3          FDRE                                         r  u_afisor/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDRE (Prop_fdre_C_Q)         0.164     1.613 f  u_afisor/count_reg[14]/Q
                         net (fo=16, routed)          0.443     2.056    u_afisor/p_0_in[0]
    SLICE_X50Y1          LUT2 (Prop_lut2_I0_O)        0.047     2.103 r  u_afisor/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.950     3.053    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     4.338 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.338    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_unitate_control/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.981ns  (logic 1.512ns (50.740%)  route 1.468ns (49.260%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.450    u_unitate_control/CLK
    SLICE_X51Y2          FDCE                                         r  u_unitate_control/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.141     1.591 f  u_unitate_control/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.241     1.832    u_unitate_control/Q[2]
    SLICE_X51Y0          LUT6 (Prop_lut6_I0_O)        0.045     1.877 r  u_unitate_control/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.167     2.044    u_unitate_control/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I0_O)        0.045     2.089 r  u_unitate_control/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.221     2.310    u_unitate_control/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I2_O)        0.045     2.355 r  u_unitate_control/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.839     3.194    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.431 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.431    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_unitate_control/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.993ns  (logic 1.549ns (51.747%)  route 1.444ns (48.253%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.450    u_unitate_control/CLK
    SLICE_X51Y2          FDCE                                         r  u_unitate_control/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.141     1.591 f  u_unitate_control/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.241     1.832    u_unitate_control/Q[2]
    SLICE_X51Y0          LUT6 (Prop_lut6_I0_O)        0.045     1.877 r  u_unitate_control/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.167     2.044    u_unitate_control/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I0_O)        0.045     2.089 r  u_unitate_control/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.221     2.310    u_unitate_control/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I0_O)        0.046     2.356 r  u_unitate_control/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.815     3.171    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.272     4.443 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.443    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_unitate_control/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.994ns  (logic 1.506ns (50.294%)  route 1.488ns (49.706%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.450    u_unitate_control/CLK
    SLICE_X51Y2          FDCE                                         r  u_unitate_control/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.141     1.591 f  u_unitate_control/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.241     1.832    u_unitate_control/Q[2]
    SLICE_X51Y0          LUT6 (Prop_lut6_I0_O)        0.045     1.877 r  u_unitate_control/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.167     2.044    u_unitate_control/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I0_O)        0.045     2.089 r  u_unitate_control/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.224     2.313    u_unitate_control/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y1          LUT4 (Prop_lut4_I0_O)        0.045     2.358 r  u_unitate_control/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.857     3.215    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.445 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.445    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_reg_A/temp_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.020ns  (logic 1.556ns (51.521%)  route 1.464ns (48.479%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.450    u_reg_A/CLK
    SLICE_X50Y0          FDCE                                         r  u_reg_A/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDCE (Prop_fdce_C_Q)         0.164     1.614 f  u_reg_A/temp_reg[6]/Q
                         net (fo=14, routed)          0.107     1.722    u_reg_A/Q[6]
    SLICE_X51Y0          LUT6 (Prop_lut6_I4_O)        0.045     1.767 f  u_reg_A/cat_OBUF[6]_inst_i_38/O
                         net (fo=4, routed)           0.138     1.904    u_reg_B/cat_OBUF[6]_inst_i_2
    SLICE_X51Y1          LUT6 (Prop_lut6_I3_O)        0.045     1.949 r  u_reg_B/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.206     2.156    u_reg_B/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I2_O)        0.045     2.201 r  u_reg_B/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.164     2.364    u_unitate_control/cat[1]
    SLICE_X53Y1          LUT4 (Prop_lut4_I2_O)        0.045     2.409 r  u_unitate_control/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.849     3.258    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.470 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.470    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_reg_A/temp_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.027ns  (logic 1.647ns (54.422%)  route 1.380ns (45.578%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.450    u_reg_A/CLK
    SLICE_X50Y0          FDCE                                         r  u_reg_A/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDCE (Prop_fdce_C_Q)         0.164     1.614 f  u_reg_A/temp_reg[6]/Q
                         net (fo=14, routed)          0.107     1.722    u_reg_A/Q[6]
    SLICE_X51Y0          LUT6 (Prop_lut6_I4_O)        0.045     1.767 f  u_reg_A/cat_OBUF[6]_inst_i_38/O
                         net (fo=4, routed)           0.138     1.904    u_reg_B/cat_OBUF[6]_inst_i_2
    SLICE_X51Y1          LUT6 (Prop_lut6_I3_O)        0.045     1.949 r  u_reg_B/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.206     2.156    u_reg_B/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I2_O)        0.045     2.201 r  u_reg_B/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.164     2.364    u_unitate_control/cat[1]
    SLICE_X53Y1          LUT4 (Prop_lut4_I1_O)        0.049     2.413 r  u_unitate_control/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.764     3.178    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.299     4.477 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.477    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_buton
                            (input port)
  Destination:            u_reg_B/temp_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.068ns  (logic 1.454ns (28.685%)  route 3.614ns (71.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_buton (IN)
                         net (fo=0)                   0.000     0.000    reset_buton
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_buton_IBUF_inst/O
                         net (fo=19, routed)          3.614     5.068    u_reg_B/AR[0]
    SLICE_X48Y2          FDCE                                         f  u_reg_B/temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.452     4.793    u_reg_B/CLK
    SLICE_X48Y2          FDCE                                         r  u_reg_B/temp_reg[1]/C

Slack:                    inf
  Source:                 reset_buton
                            (input port)
  Destination:            u_reg_B/temp_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.068ns  (logic 1.454ns (28.685%)  route 3.614ns (71.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_buton (IN)
                         net (fo=0)                   0.000     0.000    reset_buton
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_buton_IBUF_inst/O
                         net (fo=19, routed)          3.614     5.068    u_reg_B/AR[0]
    SLICE_X48Y2          FDCE                                         f  u_reg_B/temp_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.452     4.793    u_reg_B/CLK
    SLICE_X48Y2          FDCE                                         r  u_reg_B/temp_reg[5]/C

Slack:                    inf
  Source:                 reset_buton
                            (input port)
  Destination:            u_reg_B/temp_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.068ns  (logic 1.454ns (28.685%)  route 3.614ns (71.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_buton (IN)
                         net (fo=0)                   0.000     0.000    reset_buton
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_buton_IBUF_inst/O
                         net (fo=19, routed)          3.614     5.068    u_reg_B/AR[0]
    SLICE_X48Y2          FDCE                                         f  u_reg_B/temp_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.452     4.793    u_reg_B/CLK
    SLICE_X48Y2          FDCE                                         r  u_reg_B/temp_reg[6]/C

Slack:                    inf
  Source:                 reset_buton
                            (input port)
  Destination:            u_reg_A/temp_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 1.454ns (28.958%)  route 3.567ns (71.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_buton (IN)
                         net (fo=0)                   0.000     0.000    reset_buton
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_buton_IBUF_inst/O
                         net (fo=19, routed)          3.567     5.020    u_reg_A/AR[0]
    SLICE_X56Y1          FDCE                                         f  u_reg_A/temp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.454     4.795    u_reg_A/CLK
    SLICE_X56Y1          FDCE                                         r  u_reg_A/temp_reg[0]/C

Slack:                    inf
  Source:                 reset_buton
                            (input port)
  Destination:            u_reg_A/temp_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 1.454ns (28.958%)  route 3.567ns (71.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_buton (IN)
                         net (fo=0)                   0.000     0.000    reset_buton
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_buton_IBUF_inst/O
                         net (fo=19, routed)          3.567     5.020    u_reg_A/AR[0]
    SLICE_X56Y1          FDCE                                         f  u_reg_A/temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.454     4.795    u_reg_A/CLK
    SLICE_X56Y1          FDCE                                         r  u_reg_A/temp_reg[1]/C

Slack:                    inf
  Source:                 reset_buton
                            (input port)
  Destination:            u_reg_A/temp_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 1.454ns (28.958%)  route 3.567ns (71.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_buton (IN)
                         net (fo=0)                   0.000     0.000    reset_buton
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_buton_IBUF_inst/O
                         net (fo=19, routed)          3.567     5.020    u_reg_A/AR[0]
    SLICE_X56Y1          FDCE                                         f  u_reg_A/temp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.454     4.795    u_reg_A/CLK
    SLICE_X56Y1          FDCE                                         r  u_reg_A/temp_reg[2]/C

Slack:                    inf
  Source:                 reset_buton
                            (input port)
  Destination:            u_reg_B/temp_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.886ns  (logic 1.454ns (29.751%)  route 3.433ns (70.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_buton (IN)
                         net (fo=0)                   0.000     0.000    reset_buton
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_buton_IBUF_inst/O
                         net (fo=19, routed)          3.433     4.886    u_reg_B/AR[0]
    SLICE_X51Y3          FDCE                                         f  u_reg_B/temp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.452     4.793    u_reg_B/CLK
    SLICE_X51Y3          FDCE                                         r  u_reg_B/temp_reg[0]/C

Slack:                    inf
  Source:                 reset_buton
                            (input port)
  Destination:            u_reg_B/temp_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.886ns  (logic 1.454ns (29.751%)  route 3.433ns (70.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_buton (IN)
                         net (fo=0)                   0.000     0.000    reset_buton
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_buton_IBUF_inst/O
                         net (fo=19, routed)          3.433     4.886    u_reg_B/AR[0]
    SLICE_X51Y3          FDCE                                         f  u_reg_B/temp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.452     4.793    u_reg_B/CLK
    SLICE_X51Y3          FDCE                                         r  u_reg_B/temp_reg[2]/C

Slack:                    inf
  Source:                 numar[0]
                            (input port)
  Destination:            u_reg_A/temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.859ns  (logic 1.453ns (29.898%)  route 3.406ns (70.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  numar[0] (IN)
                         net (fo=0)                   0.000     0.000    numar[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  numar_IBUF[0]_inst/O
                         net (fo=3, routed)           3.406     4.859    u_reg_A/D[0]
    SLICE_X56Y1          FDCE                                         r  u_reg_A/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.454     4.795    u_reg_A/CLK
    SLICE_X56Y1          FDCE                                         r  u_reg_A/temp_reg[0]/C

Slack:                    inf
  Source:                 numar[2]
                            (input port)
  Destination:            u_reg_A/temp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.769ns  (logic 1.464ns (30.696%)  route 3.305ns (69.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  numar[2] (IN)
                         net (fo=0)                   0.000     0.000    numar[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  numar_IBUF[2]_inst/O
                         net (fo=3, routed)           3.305     4.769    u_reg_A/D[2]
    SLICE_X56Y1          FDCE                                         r  u_reg_A/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.454     4.795    u_reg_A/CLK
    SLICE_X56Y1          FDCE                                         r  u_reg_A/temp_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 numar[6]
                            (input port)
  Destination:            u_reg_B/temp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.218ns (17.362%)  route 1.037ns (82.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  numar[6] (IN)
                         net (fo=0)                   0.000     0.000    numar[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  numar_IBUF[6]_inst/O
                         net (fo=3, routed)           1.037     1.255    u_reg_B/D[6]
    SLICE_X48Y2          FDCE                                         r  u_reg_B/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     1.964    u_reg_B/CLK
    SLICE_X48Y2          FDCE                                         r  u_reg_B/temp_reg[6]/C

Slack:                    inf
  Source:                 numar[7]
                            (input port)
  Destination:            u_reg_B/temp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.227ns (17.434%)  route 1.075ns (82.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  numar[7] (IN)
                         net (fo=0)                   0.000     0.000    numar[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  numar_IBUF[7]_inst/O
                         net (fo=3, routed)           1.075     1.302    u_reg_B/D[7]
    SLICE_X49Y1          FDCE                                         r  u_reg_B/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     1.964    u_reg_B/CLK
    SLICE_X49Y1          FDCE                                         r  u_reg_B/temp_reg[7]/C

Slack:                    inf
  Source:                 numar[5]
                            (input port)
  Destination:            u_reg_B/temp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.352ns  (logic 0.234ns (17.312%)  route 1.118ns (82.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  numar[5] (IN)
                         net (fo=0)                   0.000     0.000    numar[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  numar_IBUF[5]_inst/O
                         net (fo=3, routed)           1.118     1.352    u_reg_B/D[5]
    SLICE_X48Y2          FDCE                                         r  u_reg_B/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     1.964    u_reg_B/CLK
    SLICE_X48Y2          FDCE                                         r  u_reg_B/temp_reg[5]/C

Slack:                    inf
  Source:                 numar[0]
                            (input port)
  Destination:            u_reg_B/temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.366ns  (logic 0.221ns (16.180%)  route 1.145ns (83.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  numar[0] (IN)
                         net (fo=0)                   0.000     0.000    numar[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  numar_IBUF[0]_inst/O
                         net (fo=3, routed)           1.145     1.366    u_reg_B/D[0]
    SLICE_X51Y3          FDCE                                         r  u_reg_B/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     1.964    u_reg_B/CLK
    SLICE_X51Y3          FDCE                                         r  u_reg_B/temp_reg[0]/C

Slack:                    inf
  Source:                 numar[2]
                            (input port)
  Destination:            u_reg_B/temp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.232ns (16.873%)  route 1.142ns (83.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  numar[2] (IN)
                         net (fo=0)                   0.000     0.000    numar[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  numar_IBUF[2]_inst/O
                         net (fo=3, routed)           1.142     1.374    u_reg_B/D[2]
    SLICE_X51Y3          FDCE                                         r  u_reg_B/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     1.964    u_reg_B/CLK
    SLICE_X51Y3          FDCE                                         r  u_reg_B/temp_reg[2]/C

Slack:                    inf
  Source:                 mem_btn
                            (input port)
  Destination:            u_debouncer/btn_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.219ns (15.945%)  route 1.156ns (84.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  mem_btn (IN)
                         net (fo=0)                   0.000     0.000    mem_btn
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mem_btn_IBUF_inst/O
                         net (fo=2, routed)           1.156     1.376    u_debouncer/mem_btn_IBUF
    SLICE_X46Y1          FDRE                                         r  u_debouncer/btn_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.835     1.962    u_debouncer/CLK
    SLICE_X46Y1          FDRE                                         r  u_debouncer/btn_prev_reg/C

Slack:                    inf
  Source:                 numar[7]
                            (input port)
  Destination:            u_reg_A/temp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.408ns  (logic 0.227ns (16.122%)  route 1.181ns (83.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  numar[7] (IN)
                         net (fo=0)                   0.000     0.000    numar[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  numar_IBUF[7]_inst/O
                         net (fo=3, routed)           1.181     1.408    u_reg_A/D[7]
    SLICE_X50Y1          FDCE                                         r  u_reg_A/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     1.965    u_reg_A/CLK
    SLICE_X50Y1          FDCE                                         r  u_reg_A/temp_reg[7]/C

Slack:                    inf
  Source:                 numar[1]
                            (input port)
  Destination:            u_reg_B/temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.429ns  (logic 0.229ns (16.047%)  route 1.200ns (83.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  numar[1] (IN)
                         net (fo=0)                   0.000     0.000    numar[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  numar_IBUF[1]_inst/O
                         net (fo=3, routed)           1.200     1.429    u_reg_B/D[1]
    SLICE_X48Y2          FDCE                                         r  u_reg_B/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     1.964    u_reg_B/CLK
    SLICE_X48Y2          FDCE                                         r  u_reg_B/temp_reg[1]/C

Slack:                    inf
  Source:                 numar[4]
                            (input port)
  Destination:            u_reg_B/temp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.219ns (15.214%)  route 1.220ns (84.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  numar[4] (IN)
                         net (fo=0)                   0.000     0.000    numar[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  numar_IBUF[4]_inst/O
                         net (fo=3, routed)           1.220     1.439    u_reg_B/D[4]
    SLICE_X53Y2          FDCE                                         r  u_reg_B/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     1.965    u_reg_B/CLK
    SLICE_X53Y2          FDCE                                         r  u_reg_B/temp_reg[4]/C

Slack:                    inf
  Source:                 numar[3]
                            (input port)
  Destination:            u_reg_B/temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.440ns  (logic 0.217ns (15.047%)  route 1.223ns (84.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  numar[3] (IN)
                         net (fo=0)                   0.000     0.000    numar[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  numar_IBUF[3]_inst/O
                         net (fo=3, routed)           1.223     1.440    u_reg_B/D[3]
    SLICE_X53Y2          FDCE                                         r  u_reg_B/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     1.965    u_reg_B/CLK
    SLICE_X53Y2          FDCE                                         r  u_reg_B/temp_reg[3]/C





