// Seed: 148529407
module module_0 (
    output tri0 id_0,
    input wand id_1,
    input tri1 id_2,
    output wand id_3,
    input tri1 id_4,
    output wand id_5,
    input tri1 id_6,
    input supply1 id_7,
    input wand id_8,
    output tri1 id_9,
    input tri1 id_10,
    input wire id_11,
    input tri0 id_12
);
  logic [-1 : 1  -  1] id_14;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input tri id_5,
    output tri id_6,
    inout uwire id_7,
    input supply0 id_8,
    output supply1 id_9,
    input tri0 id_10
);
  assign id_9 = 1 !=? -1;
  assign id_7 = id_7;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1,
      id_9,
      id_7,
      id_6,
      id_10,
      id_8,
      id_10,
      id_6,
      id_10,
      id_8,
      id_4
  );
endmodule
