In this thesis you will incrementally implement a simulator of a CPU with one or several cores with caches and memory. You will simulate CPU cycles (Fetch, Decode, Execute), interrupts, scheduling, MMUs, and a canonical I/O device.
Literature study.
Incremental implementation.
Gather metrics to generate plots for performance analysis.
GUI user interface in Fyne (Go framework) .