
331_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047a8  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002144  080048b8  080048b8  000058b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080069fc  080069fc  00008070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080069fc  080069fc  00008070  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080069fc  080069fc  00008070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080069fc  080069fc  000079fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a00  08006a00  00007a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08006a04  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000674  20000070  08006a74  00008070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006e4  08006a74  000086e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b87d  00000000  00000000  00008099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d20  00000000  00000000  00013916  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d70  00000000  00000000  00015638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a89  00000000  00000000  000163a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017dd7  00000000  00000000  00016e31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001059b  00000000  00000000  0002ec08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a968  00000000  00000000  0003f1a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c9b0b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f00  00000000  00000000  000c9b50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000cda50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	080048a0 	.word	0x080048a0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	080048a0 	.word	0x080048a0

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2uiz>:
 80008ec:	004a      	lsls	r2, r1, #1
 80008ee:	d211      	bcs.n	8000914 <__aeabi_d2uiz+0x28>
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008f4:	d211      	bcs.n	800091a <__aeabi_d2uiz+0x2e>
 80008f6:	d50d      	bpl.n	8000914 <__aeabi_d2uiz+0x28>
 80008f8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d40e      	bmi.n	8000920 <__aeabi_d2uiz+0x34>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	fa23 f002 	lsr.w	r0, r3, r2
 8000912:	4770      	bx	lr
 8000914:	f04f 0000 	mov.w	r0, #0
 8000918:	4770      	bx	lr
 800091a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800091e:	d102      	bne.n	8000926 <__aeabi_d2uiz+0x3a>
 8000920:	f04f 30ff 	mov.w	r0, #4294967295
 8000924:	4770      	bx	lr
 8000926:	f04f 0000 	mov.w	r0, #0
 800092a:	4770      	bx	lr

0800092c <main>:
/**
* @brief  The application entry point.
* @retval int
*/
int main(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
/* MCU Configuration--------------------------------------------------------*/
HAL_Init();
 8000930:	f000 fffe 	bl	8001930 <HAL_Init>
SystemClock_Config();
 8000934:	f000 f8ae 	bl	8000a94 <SystemClock_Config>
/* Initialize all configured peripherals */
MX_GPIO_Init();
 8000938:	f000 f9ca 	bl	8000cd0 <MX_GPIO_Init>
MX_I2C2_Init();
 800093c:	f000 f8f0 	bl	8000b20 <MX_I2C2_Init>
MX_TIM1_Init();
 8000940:	f000 f91c 	bl	8000b7c <MX_TIM1_Init>
MX_TIM2_Init();
 8000944:	f000 f96a 	bl	8000c1c <MX_TIM2_Init>
/* USER CODE BEGIN 2 */
// Start TIM1 for ultrasonic timing
HAL_TIM_Base_Start(&htim1);
 8000948:	4847      	ldr	r0, [pc, #284]	@ (8000a68 <main+0x13c>)
 800094a:	f002 fd25 	bl	8003398 <HAL_TIM_Base_Start>
// Start PWM for servo
HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800094e:	2104      	movs	r1, #4
 8000950:	4846      	ldr	r0, [pc, #280]	@ (8000a6c <main+0x140>)
 8000952:	f002 fdbb 	bl	80034cc <HAL_TIM_PWM_Start>
// Initialize TRIG pins LOW
HAL_GPIO_WritePin(TRIG_PORT_1, TRIG_PIN_1, GPIO_PIN_RESET);
 8000956:	2200      	movs	r2, #0
 8000958:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800095c:	4844      	ldr	r0, [pc, #272]	@ (8000a70 <main+0x144>)
 800095e:	f001 faec 	bl	8001f3a <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(TRIG_PORT_2, TRIG_PIN_2, GPIO_PIN_RESET);
 8000962:	2200      	movs	r2, #0
 8000964:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000968:	4842      	ldr	r0, [pc, #264]	@ (8000a74 <main+0x148>)
 800096a:	f001 fae6 	bl	8001f3a <HAL_GPIO_WritePin>
// Initialize servo to closed position
Servo_GotoAngle(BIN_CLOSED_ANGLE);
 800096e:	2000      	movs	r0, #0
 8000970:	f000 fa4e 	bl	8000e10 <Servo_GotoAngle>
HAL_Delay(SERVO_MOVE_DELAY);
 8000974:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000978:	f001 f83c 	bl	80019f4 <HAL_Delay>
lidIsOpen = 0;
 800097c:	4b3e      	ldr	r3, [pc, #248]	@ (8000a78 <main+0x14c>)
 800097e:	2200      	movs	r2, #0
 8000980:	701a      	strb	r2, [r3, #0]
binIsFull = 0;
 8000982:	4b3e      	ldr	r3, [pc, #248]	@ (8000a7c <main+0x150>)
 8000984:	2200      	movs	r2, #0
 8000986:	701a      	strb	r2, [r3, #0]
// Initialize OLED display
SSD1306_Init();
 8000988:	f000 fbae 	bl	80010e8 <SSD1306_Init>
SSD1306_GotoXY(0, 0);
 800098c:	2100      	movs	r1, #0
 800098e:	2000      	movs	r0, #0
 8000990:	f000 fd12 	bl	80013b8 <SSD1306_GotoXY>
SSD1306_Puts("Smart Bin", &Font_11x18, 1);
 8000994:	2201      	movs	r2, #1
 8000996:	493a      	ldr	r1, [pc, #232]	@ (8000a80 <main+0x154>)
 8000998:	483a      	ldr	r0, [pc, #232]	@ (8000a84 <main+0x158>)
 800099a:	f000 fda1 	bl	80014e0 <SSD1306_Puts>
SSD1306_GotoXY(0, 25);
 800099e:	2119      	movs	r1, #25
 80009a0:	2000      	movs	r0, #0
 80009a2:	f000 fd09 	bl	80013b8 <SSD1306_GotoXY>
SSD1306_Puts("Ready!", &Font_11x18, 1);
 80009a6:	2201      	movs	r2, #1
 80009a8:	4935      	ldr	r1, [pc, #212]	@ (8000a80 <main+0x154>)
 80009aa:	4837      	ldr	r0, [pc, #220]	@ (8000a88 <main+0x15c>)
 80009ac:	f000 fd98 	bl	80014e0 <SSD1306_Puts>
SSD1306_UpdateScreen();
 80009b0:	f000 fc5e 	bl	8001270 <SSD1306_UpdateScreen>
HAL_Delay(1000);
 80009b4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80009b8:	f001 f81c 	bl	80019f4 <HAL_Delay>
while (1)
{
  /* USER CODE END WHILE */
  /* USER CODE BEGIN 3 */
  // Read distance from sensor 2 (bin level measurement) FIRST
  distance_sensor2 = Read_Ultrasonic_Sensor2();
 80009bc:	f000 fac8 	bl	8000f50 <Read_Ultrasonic_Sensor2>
 80009c0:	4603      	mov	r3, r0
 80009c2:	461a      	mov	r2, r3
 80009c4:	4b31      	ldr	r3, [pc, #196]	@ (8000a8c <main+0x160>)
 80009c6:	801a      	strh	r2, [r3, #0]

  // Check if bin is full (≤3cm)
  if (distance_sensor2 > 0 && distance_sensor2 <= BIN_FULL_DISTANCE)
 80009c8:	4b30      	ldr	r3, [pc, #192]	@ (8000a8c <main+0x160>)
 80009ca:	881b      	ldrh	r3, [r3, #0]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d014      	beq.n	80009fa <main+0xce>
 80009d0:	4b2e      	ldr	r3, [pc, #184]	@ (8000a8c <main+0x160>)
 80009d2:	881b      	ldrh	r3, [r3, #0]
 80009d4:	2b03      	cmp	r3, #3
 80009d6:	d810      	bhi.n	80009fa <main+0xce>
  {
    binIsFull = 1;
 80009d8:	4b28      	ldr	r3, [pc, #160]	@ (8000a7c <main+0x150>)
 80009da:	2201      	movs	r2, #1
 80009dc:	701a      	strb	r2, [r3, #0]
    // If bin is full and lid is open, close it immediately
    if (lidIsOpen == 1)
 80009de:	4b26      	ldr	r3, [pc, #152]	@ (8000a78 <main+0x14c>)
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	2b01      	cmp	r3, #1
 80009e4:	d10c      	bne.n	8000a00 <main+0xd4>
    {
      Servo_CloseLid();
 80009e6:	f000 fa3e 	bl	8000e66 <Servo_CloseLid>
      lidIsOpen = 0;
 80009ea:	4b23      	ldr	r3, [pc, #140]	@ (8000a78 <main+0x14c>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	701a      	strb	r2, [r3, #0]
      HAL_Delay(SERVO_MOVE_DELAY);
 80009f0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80009f4:	f000 fffe 	bl	80019f4 <HAL_Delay>
    if (lidIsOpen == 1)
 80009f8:	e002      	b.n	8000a00 <main+0xd4>
    }
  }
  else
  {
    binIsFull = 0;
 80009fa:	4b20      	ldr	r3, [pc, #128]	@ (8000a7c <main+0x150>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	701a      	strb	r2, [r3, #0]
  }

  // Only process hand detection if bin is NOT full
  if (!binIsFull)
 8000a00:	4b1e      	ldr	r3, [pc, #120]	@ (8000a7c <main+0x150>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d128      	bne.n	8000a5a <main+0x12e>
  {
    // Read distance from sensor 1 (lid control)
    distance_sensor1 = Read_Ultrasonic_Sensor1();
 8000a08:	f000 fa34 	bl	8000e74 <Read_Ultrasonic_Sensor1>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	461a      	mov	r2, r3
 8000a10:	4b1f      	ldr	r3, [pc, #124]	@ (8000a90 <main+0x164>)
 8000a12:	801a      	strh	r2, [r3, #0]

    // Check if hand is near sensor 1 (within 5cm) to open/close lid
    if (distance_sensor1 > 0 && distance_sensor1 <= LID_OPEN_DISTANCE)
 8000a14:	4b1e      	ldr	r3, [pc, #120]	@ (8000a90 <main+0x164>)
 8000a16:	881b      	ldrh	r3, [r3, #0]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d011      	beq.n	8000a40 <main+0x114>
 8000a1c:	4b1c      	ldr	r3, [pc, #112]	@ (8000a90 <main+0x164>)
 8000a1e:	881b      	ldrh	r3, [r3, #0]
 8000a20:	2b05      	cmp	r3, #5
 8000a22:	d80d      	bhi.n	8000a40 <main+0x114>
    {
      // Object detected within 5cm range
      if (lidIsOpen == 0)
 8000a24:	4b14      	ldr	r3, [pc, #80]	@ (8000a78 <main+0x14c>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d116      	bne.n	8000a5a <main+0x12e>
      {
        // Lid is closed, open it
        Servo_OpenLid();
 8000a2c:	f000 fa14 	bl	8000e58 <Servo_OpenLid>
        lidIsOpen = 1;
 8000a30:	4b11      	ldr	r3, [pc, #68]	@ (8000a78 <main+0x14c>)
 8000a32:	2201      	movs	r2, #1
 8000a34:	701a      	strb	r2, [r3, #0]
        HAL_Delay(SERVO_MOVE_DELAY);  // Wait for servo to reach position
 8000a36:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a3a:	f000 ffdb 	bl	80019f4 <HAL_Delay>
      if (lidIsOpen == 0)
 8000a3e:	e00c      	b.n	8000a5a <main+0x12e>
      }
    }
    else
    {
      // No object detected or too far away (>5cm)
      if (lidIsOpen == 1)
 8000a40:	4b0d      	ldr	r3, [pc, #52]	@ (8000a78 <main+0x14c>)
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	2b01      	cmp	r3, #1
 8000a46:	d108      	bne.n	8000a5a <main+0x12e>
      {
        // Lid is open, close it
        Servo_CloseLid();
 8000a48:	f000 fa0d 	bl	8000e66 <Servo_CloseLid>
        lidIsOpen = 0;
 8000a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8000a78 <main+0x14c>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	701a      	strb	r2, [r3, #0]
        HAL_Delay(SERVO_MOVE_DELAY);  // Wait for servo to reach position
 8000a52:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a56:	f000 ffcd 	bl	80019f4 <HAL_Delay>
  }
  // If bin is full, servo remains locked at initial position (0°)
  // No servo movement commands are executed

  // Update OLED display with bin level
  Update_OLED_Display();
 8000a5a:	f000 faf1 	bl	8001040 <Update_OLED_Display>
  HAL_Delay(100);  // Update every 100ms
 8000a5e:	2064      	movs	r0, #100	@ 0x64
 8000a60:	f000 ffc8 	bl	80019f4 <HAL_Delay>
  distance_sensor2 = Read_Ultrasonic_Sensor2();
 8000a64:	e7aa      	b.n	80009bc <main+0x90>
 8000a66:	bf00      	nop
 8000a68:	200000e0 	.word	0x200000e0
 8000a6c:	20000128 	.word	0x20000128
 8000a70:	40010800 	.word	0x40010800
 8000a74:	40010c00 	.word	0x40010c00
 8000a78:	20000174 	.word	0x20000174
 8000a7c:	20000175 	.word	0x20000175
 8000a80:	20000000 	.word	0x20000000
 8000a84:	080048b8 	.word	0x080048b8
 8000a88:	080048c4 	.word	0x080048c4
 8000a8c:	20000172 	.word	0x20000172
 8000a90:	20000170 	.word	0x20000170

08000a94 <SystemClock_Config>:
/**
* @brief System Clock Configuration
* @retval None
*/
void SystemClock_Config(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b090      	sub	sp, #64	@ 0x40
 8000a98:	af00      	add	r7, sp, #0
RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a9a:	f107 0318 	add.w	r3, r7, #24
 8000a9e:	2228      	movs	r2, #40	@ 0x28
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f003 fa6e 	bl	8003f84 <memset>
RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aa8:	1d3b      	adds	r3, r7, #4
 8000aaa:	2200      	movs	r2, #0
 8000aac:	601a      	str	r2, [r3, #0]
 8000aae:	605a      	str	r2, [r3, #4]
 8000ab0:	609a      	str	r2, [r3, #8]
 8000ab2:	60da      	str	r2, [r3, #12]
 8000ab4:	611a      	str	r2, [r3, #16]
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	61bb      	str	r3, [r7, #24]
RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000aba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000abe:	61fb      	str	r3, [r7, #28]
RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	623b      	str	r3, [r7, #32]
RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ac8:	2302      	movs	r3, #2
 8000aca:	637b      	str	r3, [r7, #52]	@ 0x34
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000acc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ad0:	63bb      	str	r3, [r7, #56]	@ 0x38
RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000ad2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000ad6:	63fb      	str	r3, [r7, #60]	@ 0x3c
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ad8:	f107 0318 	add.w	r3, r7, #24
 8000adc:	4618      	mov	r0, r3
 8000ade:	f002 f80f 	bl	8002b00 <HAL_RCC_OscConfig>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <SystemClock_Config+0x58>
{
  Error_Handler();
 8000ae8:	f000 faf8 	bl	80010dc <Error_Handler>
}
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aec:	230f      	movs	r3, #15
 8000aee:	607b      	str	r3, [r7, #4]
                            |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000af0:	2302      	movs	r3, #2
 8000af2:	60bb      	str	r3, [r7, #8]
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000af4:	2300      	movs	r3, #0
 8000af6:	60fb      	str	r3, [r7, #12]
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000af8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000afc:	613b      	str	r3, [r7, #16]
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000afe:	2300      	movs	r3, #0
 8000b00:	617b      	str	r3, [r7, #20]
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b02:	1d3b      	adds	r3, r7, #4
 8000b04:	2102      	movs	r1, #2
 8000b06:	4618      	mov	r0, r3
 8000b08:	f002 fa7c 	bl	8003004 <HAL_RCC_ClockConfig>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <SystemClock_Config+0x82>
{
  Error_Handler();
 8000b12:	f000 fae3 	bl	80010dc <Error_Handler>
}
}
 8000b16:	bf00      	nop
 8000b18:	3740      	adds	r7, #64	@ 0x40
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
	...

08000b20 <MX_I2C2_Init>:
* @brief I2C2 Initialization Function
* @param None
* @retval None
*/
static void MX_I2C2_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
hi2c2.Instance = I2C2;
 8000b24:	4b12      	ldr	r3, [pc, #72]	@ (8000b70 <MX_I2C2_Init+0x50>)
 8000b26:	4a13      	ldr	r2, [pc, #76]	@ (8000b74 <MX_I2C2_Init+0x54>)
 8000b28:	601a      	str	r2, [r3, #0]
hi2c2.Init.ClockSpeed = 400000;
 8000b2a:	4b11      	ldr	r3, [pc, #68]	@ (8000b70 <MX_I2C2_Init+0x50>)
 8000b2c:	4a12      	ldr	r2, [pc, #72]	@ (8000b78 <MX_I2C2_Init+0x58>)
 8000b2e:	605a      	str	r2, [r3, #4]
hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b30:	4b0f      	ldr	r3, [pc, #60]	@ (8000b70 <MX_I2C2_Init+0x50>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	609a      	str	r2, [r3, #8]
hi2c2.Init.OwnAddress1 = 0;
 8000b36:	4b0e      	ldr	r3, [pc, #56]	@ (8000b70 <MX_I2C2_Init+0x50>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	60da      	str	r2, [r3, #12]
hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b70 <MX_I2C2_Init+0x50>)
 8000b3e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000b42:	611a      	str	r2, [r3, #16]
hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b44:	4b0a      	ldr	r3, [pc, #40]	@ (8000b70 <MX_I2C2_Init+0x50>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	615a      	str	r2, [r3, #20]
hi2c2.Init.OwnAddress2 = 0;
 8000b4a:	4b09      	ldr	r3, [pc, #36]	@ (8000b70 <MX_I2C2_Init+0x50>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	619a      	str	r2, [r3, #24]
hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b50:	4b07      	ldr	r3, [pc, #28]	@ (8000b70 <MX_I2C2_Init+0x50>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	61da      	str	r2, [r3, #28]
hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b56:	4b06      	ldr	r3, [pc, #24]	@ (8000b70 <MX_I2C2_Init+0x50>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	621a      	str	r2, [r3, #32]
if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b5c:	4804      	ldr	r0, [pc, #16]	@ (8000b70 <MX_I2C2_Init+0x50>)
 8000b5e:	f001 fa05 	bl	8001f6c <HAL_I2C_Init>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d001      	beq.n	8000b6c <MX_I2C2_Init+0x4c>
{
  Error_Handler();
 8000b68:	f000 fab8 	bl	80010dc <Error_Handler>
}
}
 8000b6c:	bf00      	nop
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	2000008c 	.word	0x2000008c
 8000b74:	40005800 	.word	0x40005800
 8000b78:	00061a80 	.word	0x00061a80

08000b7c <MX_TIM1_Init>:
* @brief TIM1 Initialization Function (for ultrasonic timing - 1µs resolution)
* @param None
* @retval None
*/
static void MX_TIM1_Init(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b086      	sub	sp, #24
 8000b80:	af00      	add	r7, sp, #0
TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b82:	f107 0308 	add.w	r3, r7, #8
 8000b86:	2200      	movs	r2, #0
 8000b88:	601a      	str	r2, [r3, #0]
 8000b8a:	605a      	str	r2, [r3, #4]
 8000b8c:	609a      	str	r2, [r3, #8]
 8000b8e:	60da      	str	r2, [r3, #12]
TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b90:	463b      	mov	r3, r7
 8000b92:	2200      	movs	r2, #0
 8000b94:	601a      	str	r2, [r3, #0]
 8000b96:	605a      	str	r2, [r3, #4]
htim1.Instance = TIM1;
 8000b98:	4b1e      	ldr	r3, [pc, #120]	@ (8000c14 <MX_TIM1_Init+0x98>)
 8000b9a:	4a1f      	ldr	r2, [pc, #124]	@ (8000c18 <MX_TIM1_Init+0x9c>)
 8000b9c:	601a      	str	r2, [r3, #0]
htim1.Init.Prescaler = 71;  // 72MHz / 72 = 1MHz (1µs per tick)
 8000b9e:	4b1d      	ldr	r3, [pc, #116]	@ (8000c14 <MX_TIM1_Init+0x98>)
 8000ba0:	2247      	movs	r2, #71	@ 0x47
 8000ba2:	605a      	str	r2, [r3, #4]
htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ba4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c14 <MX_TIM1_Init+0x98>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	609a      	str	r2, [r3, #8]
htim1.Init.Period = 65535;
 8000baa:	4b1a      	ldr	r3, [pc, #104]	@ (8000c14 <MX_TIM1_Init+0x98>)
 8000bac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000bb0:	60da      	str	r2, [r3, #12]
htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bb2:	4b18      	ldr	r3, [pc, #96]	@ (8000c14 <MX_TIM1_Init+0x98>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	611a      	str	r2, [r3, #16]
htim1.Init.RepetitionCounter = 0;
 8000bb8:	4b16      	ldr	r3, [pc, #88]	@ (8000c14 <MX_TIM1_Init+0x98>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	615a      	str	r2, [r3, #20]
htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bbe:	4b15      	ldr	r3, [pc, #84]	@ (8000c14 <MX_TIM1_Init+0x98>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	619a      	str	r2, [r3, #24]
if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000bc4:	4813      	ldr	r0, [pc, #76]	@ (8000c14 <MX_TIM1_Init+0x98>)
 8000bc6:	f002 fb97 	bl	80032f8 <HAL_TIM_Base_Init>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <MX_TIM1_Init+0x58>
{
  Error_Handler();
 8000bd0:	f000 fa84 	bl	80010dc <Error_Handler>
}
sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bd4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bd8:	60bb      	str	r3, [r7, #8]
if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000bda:	f107 0308 	add.w	r3, r7, #8
 8000bde:	4619      	mov	r1, r3
 8000be0:	480c      	ldr	r0, [pc, #48]	@ (8000c14 <MX_TIM1_Init+0x98>)
 8000be2:	f002 fdd7 	bl	8003794 <HAL_TIM_ConfigClockSource>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <MX_TIM1_Init+0x74>
{
  Error_Handler();
 8000bec:	f000 fa76 	bl	80010dc <Error_Handler>
}
sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	603b      	str	r3, [r7, #0]
sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	607b      	str	r3, [r7, #4]
if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000bf8:	463b      	mov	r3, r7
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	4805      	ldr	r0, [pc, #20]	@ (8000c14 <MX_TIM1_Init+0x98>)
 8000bfe:	f003 f941 	bl	8003e84 <HAL_TIMEx_MasterConfigSynchronization>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <MX_TIM1_Init+0x90>
{
  Error_Handler();
 8000c08:	f000 fa68 	bl	80010dc <Error_Handler>
}
}
 8000c0c:	bf00      	nop
 8000c0e:	3718      	adds	r7, #24
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	200000e0 	.word	0x200000e0
 8000c18:	40012c00 	.word	0x40012c00

08000c1c <MX_TIM2_Init>:
* @brief TIM2 Initialization Function (for servo PWM - 50Hz)
* @param None
* @retval None
*/
static void MX_TIM2_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b08a      	sub	sp, #40	@ 0x28
 8000c20:	af00      	add	r7, sp, #0
TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c22:	f107 0320 	add.w	r3, r7, #32
 8000c26:	2200      	movs	r2, #0
 8000c28:	601a      	str	r2, [r3, #0]
 8000c2a:	605a      	str	r2, [r3, #4]
TIM_OC_InitTypeDef sConfigOC = {0};
 8000c2c:	1d3b      	adds	r3, r7, #4
 8000c2e:	2200      	movs	r2, #0
 8000c30:	601a      	str	r2, [r3, #0]
 8000c32:	605a      	str	r2, [r3, #4]
 8000c34:	609a      	str	r2, [r3, #8]
 8000c36:	60da      	str	r2, [r3, #12]
 8000c38:	611a      	str	r2, [r3, #16]
 8000c3a:	615a      	str	r2, [r3, #20]
 8000c3c:	619a      	str	r2, [r3, #24]
htim2.Instance = TIM2;
 8000c3e:	4b23      	ldr	r3, [pc, #140]	@ (8000ccc <MX_TIM2_Init+0xb0>)
 8000c40:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c44:	601a      	str	r2, [r3, #0]
htim2.Init.Prescaler = 71;     // 72MHz / 72 = 1MHz (1µs per tick)
 8000c46:	4b21      	ldr	r3, [pc, #132]	@ (8000ccc <MX_TIM2_Init+0xb0>)
 8000c48:	2247      	movs	r2, #71	@ 0x47
 8000c4a:	605a      	str	r2, [r3, #4]
htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c4c:	4b1f      	ldr	r3, [pc, #124]	@ (8000ccc <MX_TIM2_Init+0xb0>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	609a      	str	r2, [r3, #8]
htim2.Init.Period = 19999;     // 20ms period (50Hz for servo)
 8000c52:	4b1e      	ldr	r3, [pc, #120]	@ (8000ccc <MX_TIM2_Init+0xb0>)
 8000c54:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000c58:	60da      	str	r2, [r3, #12]
htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000ccc <MX_TIM2_Init+0xb0>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	611a      	str	r2, [r3, #16]
htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c60:	4b1a      	ldr	r3, [pc, #104]	@ (8000ccc <MX_TIM2_Init+0xb0>)
 8000c62:	2280      	movs	r2, #128	@ 0x80
 8000c64:	619a      	str	r2, [r3, #24]
if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000c66:	4819      	ldr	r0, [pc, #100]	@ (8000ccc <MX_TIM2_Init+0xb0>)
 8000c68:	f002 fbe0 	bl	800342c <HAL_TIM_PWM_Init>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <MX_TIM2_Init+0x5a>
{
  Error_Handler();
 8000c72:	f000 fa33 	bl	80010dc <Error_Handler>
}
sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c76:	2300      	movs	r3, #0
 8000c78:	623b      	str	r3, [r7, #32]
sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	627b      	str	r3, [r7, #36]	@ 0x24
if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c7e:	f107 0320 	add.w	r3, r7, #32
 8000c82:	4619      	mov	r1, r3
 8000c84:	4811      	ldr	r0, [pc, #68]	@ (8000ccc <MX_TIM2_Init+0xb0>)
 8000c86:	f003 f8fd 	bl	8003e84 <HAL_TIMEx_MasterConfigSynchronization>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <MX_TIM2_Init+0x78>
{
  Error_Handler();
 8000c90:	f000 fa24 	bl	80010dc <Error_Handler>
}
sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c94:	2360      	movs	r3, #96	@ 0x60
 8000c96:	607b      	str	r3, [r7, #4]
sConfigOC.Pulse = SERVO_0_DEG;  // Start at closed position
 8000c98:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c9c:	60bb      	str	r3, [r7, #8]
sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	60fb      	str	r3, [r7, #12]
sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	617b      	str	r3, [r7, #20]
if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ca6:	1d3b      	adds	r3, r7, #4
 8000ca8:	2204      	movs	r2, #4
 8000caa:	4619      	mov	r1, r3
 8000cac:	4807      	ldr	r0, [pc, #28]	@ (8000ccc <MX_TIM2_Init+0xb0>)
 8000cae:	f002 fcaf 	bl	8003610 <HAL_TIM_PWM_ConfigChannel>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <MX_TIM2_Init+0xa0>
{
  Error_Handler();
 8000cb8:	f000 fa10 	bl	80010dc <Error_Handler>
}
HAL_TIM_MspPostInit(&htim2);
 8000cbc:	4803      	ldr	r0, [pc, #12]	@ (8000ccc <MX_TIM2_Init+0xb0>)
 8000cbe:	f000 fd79 	bl	80017b4 <HAL_TIM_MspPostInit>
}
 8000cc2:	bf00      	nop
 8000cc4:	3728      	adds	r7, #40	@ 0x28
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	20000128 	.word	0x20000128

08000cd0 <MX_GPIO_Init>:
* @brief GPIO Initialization Function
* @param None
* @retval None
*/
static void MX_GPIO_Init(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b088      	sub	sp, #32
 8000cd4:	af00      	add	r7, sp, #0
GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd6:	f107 0310 	add.w	r3, r7, #16
 8000cda:	2200      	movs	r2, #0
 8000cdc:	601a      	str	r2, [r3, #0]
 8000cde:	605a      	str	r2, [r3, #4]
 8000ce0:	609a      	str	r2, [r3, #8]
 8000ce2:	60da      	str	r2, [r3, #12]
/* GPIO Ports Clock Enable */
__HAL_RCC_GPIOD_CLK_ENABLE();
 8000ce4:	4b35      	ldr	r3, [pc, #212]	@ (8000dbc <MX_GPIO_Init+0xec>)
 8000ce6:	699b      	ldr	r3, [r3, #24]
 8000ce8:	4a34      	ldr	r2, [pc, #208]	@ (8000dbc <MX_GPIO_Init+0xec>)
 8000cea:	f043 0320 	orr.w	r3, r3, #32
 8000cee:	6193      	str	r3, [r2, #24]
 8000cf0:	4b32      	ldr	r3, [pc, #200]	@ (8000dbc <MX_GPIO_Init+0xec>)
 8000cf2:	699b      	ldr	r3, [r3, #24]
 8000cf4:	f003 0320 	and.w	r3, r3, #32
 8000cf8:	60fb      	str	r3, [r7, #12]
 8000cfa:	68fb      	ldr	r3, [r7, #12]
__HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfc:	4b2f      	ldr	r3, [pc, #188]	@ (8000dbc <MX_GPIO_Init+0xec>)
 8000cfe:	699b      	ldr	r3, [r3, #24]
 8000d00:	4a2e      	ldr	r2, [pc, #184]	@ (8000dbc <MX_GPIO_Init+0xec>)
 8000d02:	f043 0304 	orr.w	r3, r3, #4
 8000d06:	6193      	str	r3, [r2, #24]
 8000d08:	4b2c      	ldr	r3, [pc, #176]	@ (8000dbc <MX_GPIO_Init+0xec>)
 8000d0a:	699b      	ldr	r3, [r3, #24]
 8000d0c:	f003 0304 	and.w	r3, r3, #4
 8000d10:	60bb      	str	r3, [r7, #8]
 8000d12:	68bb      	ldr	r3, [r7, #8]
__HAL_RCC_GPIOB_CLK_ENABLE();
 8000d14:	4b29      	ldr	r3, [pc, #164]	@ (8000dbc <MX_GPIO_Init+0xec>)
 8000d16:	699b      	ldr	r3, [r3, #24]
 8000d18:	4a28      	ldr	r2, [pc, #160]	@ (8000dbc <MX_GPIO_Init+0xec>)
 8000d1a:	f043 0308 	orr.w	r3, r3, #8
 8000d1e:	6193      	str	r3, [r2, #24]
 8000d20:	4b26      	ldr	r3, [pc, #152]	@ (8000dbc <MX_GPIO_Init+0xec>)
 8000d22:	699b      	ldr	r3, [r3, #24]
 8000d24:	f003 0308 	and.w	r3, r3, #8
 8000d28:	607b      	str	r3, [r7, #4]
 8000d2a:	687b      	ldr	r3, [r7, #4]
/* Configure Sensor 1 pins (Port A) */
// TRIG pin (PA9) as output
HAL_GPIO_WritePin(TRIG_PORT_1, TRIG_PIN_1, GPIO_PIN_RESET);
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d32:	4823      	ldr	r0, [pc, #140]	@ (8000dc0 <MX_GPIO_Init+0xf0>)
 8000d34:	f001 f901 	bl	8001f3a <HAL_GPIO_WritePin>
GPIO_InitStruct.Pin = TRIG_PIN_1;
 8000d38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d3c:	613b      	str	r3, [r7, #16]
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	617b      	str	r3, [r7, #20]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d42:	2300      	movs	r3, #0
 8000d44:	61bb      	str	r3, [r7, #24]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d46:	2302      	movs	r3, #2
 8000d48:	61fb      	str	r3, [r7, #28]
HAL_GPIO_Init(TRIG_PORT_1, &GPIO_InitStruct);
 8000d4a:	f107 0310 	add.w	r3, r7, #16
 8000d4e:	4619      	mov	r1, r3
 8000d50:	481b      	ldr	r0, [pc, #108]	@ (8000dc0 <MX_GPIO_Init+0xf0>)
 8000d52:	f000 ff57 	bl	8001c04 <HAL_GPIO_Init>
// ECHO pin (PA8) as input
GPIO_InitStruct.Pin = ECHO_PIN_1;
 8000d56:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d5a:	613b      	str	r3, [r7, #16]
GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	617b      	str	r3, [r7, #20]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d60:	2300      	movs	r3, #0
 8000d62:	61bb      	str	r3, [r7, #24]
HAL_GPIO_Init(ECHO_PORT_1, &GPIO_InitStruct);
 8000d64:	f107 0310 	add.w	r3, r7, #16
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4815      	ldr	r0, [pc, #84]	@ (8000dc0 <MX_GPIO_Init+0xf0>)
 8000d6c:	f000 ff4a 	bl	8001c04 <HAL_GPIO_Init>
/* Configure Sensor 2 pins (Port B) */
// TRIG pin (PB9) as output
HAL_GPIO_WritePin(TRIG_PORT_2, TRIG_PIN_2, GPIO_PIN_RESET);
 8000d70:	2200      	movs	r2, #0
 8000d72:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d76:	4813      	ldr	r0, [pc, #76]	@ (8000dc4 <MX_GPIO_Init+0xf4>)
 8000d78:	f001 f8df 	bl	8001f3a <HAL_GPIO_WritePin>
GPIO_InitStruct.Pin = TRIG_PIN_2;
 8000d7c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d80:	613b      	str	r3, [r7, #16]
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d82:	2301      	movs	r3, #1
 8000d84:	617b      	str	r3, [r7, #20]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d86:	2300      	movs	r3, #0
 8000d88:	61bb      	str	r3, [r7, #24]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d8a:	2302      	movs	r3, #2
 8000d8c:	61fb      	str	r3, [r7, #28]
HAL_GPIO_Init(TRIG_PORT_2, &GPIO_InitStruct);
 8000d8e:	f107 0310 	add.w	r3, r7, #16
 8000d92:	4619      	mov	r1, r3
 8000d94:	480b      	ldr	r0, [pc, #44]	@ (8000dc4 <MX_GPIO_Init+0xf4>)
 8000d96:	f000 ff35 	bl	8001c04 <HAL_GPIO_Init>
// ECHO pin (PB8) as input
GPIO_InitStruct.Pin = ECHO_PIN_2;
 8000d9a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d9e:	613b      	str	r3, [r7, #16]
GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000da0:	2300      	movs	r3, #0
 8000da2:	617b      	str	r3, [r7, #20]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da4:	2300      	movs	r3, #0
 8000da6:	61bb      	str	r3, [r7, #24]
HAL_GPIO_Init(ECHO_PORT_2, &GPIO_InitStruct);
 8000da8:	f107 0310 	add.w	r3, r7, #16
 8000dac:	4619      	mov	r1, r3
 8000dae:	4805      	ldr	r0, [pc, #20]	@ (8000dc4 <MX_GPIO_Init+0xf4>)
 8000db0:	f000 ff28 	bl	8001c04 <HAL_GPIO_Init>
}
 8000db4:	bf00      	nop
 8000db6:	3720      	adds	r7, #32
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	40021000 	.word	0x40021000
 8000dc0:	40010800 	.word	0x40010800
 8000dc4:	40010c00 	.word	0x40010c00

08000dc8 <Servo_SetPulse_us>:
* @brief  Set servo pulse width in microseconds with safety limits
* @param  us: Pulse width in microseconds
* @retval None
*/
void Servo_SetPulse_us(uint16_t us)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	80fb      	strh	r3, [r7, #6]
 // Clamp to safe range
 if (us < SERVO_MIN_US) us = SERVO_MIN_US;
 8000dd2:	88fb      	ldrh	r3, [r7, #6]
 8000dd4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000dd8:	d202      	bcs.n	8000de0 <Servo_SetPulse_us+0x18>
 8000dda:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000dde:	80fb      	strh	r3, [r7, #6]
 if (us > SERVO_MAX_US) us = SERVO_MAX_US;
 8000de0:	88fb      	ldrh	r3, [r7, #6]
 8000de2:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d902      	bls.n	8000df0 <Servo_SetPulse_us+0x28>
 8000dea:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8000dee:	80fb      	strh	r3, [r7, #6]
 // With PSC=71 => 1 tick = 1us, so CCR = us
 __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, us);
 8000df0:	4b05      	ldr	r3, [pc, #20]	@ (8000e08 <Servo_SetPulse_us+0x40>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	88fa      	ldrh	r2, [r7, #6]
 8000df6:	639a      	str	r2, [r3, #56]	@ 0x38
 current_position = us;
 8000df8:	4a04      	ldr	r2, [pc, #16]	@ (8000e0c <Servo_SetPulse_us+0x44>)
 8000dfa:	88fb      	ldrh	r3, [r7, #6]
 8000dfc:	8013      	strh	r3, [r2, #0]
}
 8000dfe:	bf00      	nop
 8000e00:	370c      	adds	r7, #12
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bc80      	pop	{r7}
 8000e06:	4770      	bx	lr
 8000e08:	20000128 	.word	0x20000128
 8000e0c:	20000010 	.word	0x20000010

08000e10 <Servo_GotoAngle>:
* @brief  Move servo to specific angle (0-180 degrees)
* @param  angle: Target angle in degrees (0-180)
* @retval None
*/
void Servo_GotoAngle(uint8_t angle)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b084      	sub	sp, #16
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	4603      	mov	r3, r0
 8000e18:	71fb      	strb	r3, [r7, #7]
 // Clamp angle to 0-180
 if (angle > 180) angle = 180;
 8000e1a:	79fb      	ldrb	r3, [r7, #7]
 8000e1c:	2bb4      	cmp	r3, #180	@ 0xb4
 8000e1e:	d901      	bls.n	8000e24 <Servo_GotoAngle+0x14>
 8000e20:	23b4      	movs	r3, #180	@ 0xb4
 8000e22:	71fb      	strb	r3, [r7, #7]
 // Linear interpolation between 0° and 180°
 uint16_t pulse = SERVO_0_DEG + ((uint32_t)angle * (SERVO_180_DEG - SERVO_0_DEG) + 90) / 180;
 8000e24:	79fb      	ldrb	r3, [r7, #7]
 8000e26:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000e2a:	fb02 f303 	mul.w	r3, r2, r3
 8000e2e:	335a      	adds	r3, #90	@ 0x5a
 8000e30:	089b      	lsrs	r3, r3, #2
 8000e32:	4a08      	ldr	r2, [pc, #32]	@ (8000e54 <Servo_GotoAngle+0x44>)
 8000e34:	fba2 2303 	umull	r2, r3, r2, r3
 8000e38:	089b      	lsrs	r3, r3, #2
 8000e3a:	b29b      	uxth	r3, r3
 8000e3c:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000e40:	81fb      	strh	r3, [r7, #14]
 Servo_SetPulse_us(pulse);
 8000e42:	89fb      	ldrh	r3, [r7, #14]
 8000e44:	4618      	mov	r0, r3
 8000e46:	f7ff ffbf 	bl	8000dc8 <Servo_SetPulse_us>
}
 8000e4a:	bf00      	nop
 8000e4c:	3710      	adds	r7, #16
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	16c16c17 	.word	0x16c16c17

08000e58 <Servo_OpenLid>:
/**
* @brief  Open the lid by moving servo to 180 degrees
* @retval None
*/
void Servo_OpenLid(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
 Servo_GotoAngle(BIN_OPEN_ANGLE);
 8000e5c:	20b4      	movs	r0, #180	@ 0xb4
 8000e5e:	f7ff ffd7 	bl	8000e10 <Servo_GotoAngle>
}
 8000e62:	bf00      	nop
 8000e64:	bd80      	pop	{r7, pc}

08000e66 <Servo_CloseLid>:
/**
* @brief  Close the lid by moving servo to 0 degrees
* @retval None
*/
void Servo_CloseLid(void)
{
 8000e66:	b580      	push	{r7, lr}
 8000e68:	af00      	add	r7, sp, #0
 Servo_GotoAngle(BIN_CLOSED_ANGLE);
 8000e6a:	2000      	movs	r0, #0
 8000e6c:	f7ff ffd0 	bl	8000e10 <Servo_GotoAngle>
}
 8000e70:	bf00      	nop
 8000e72:	bd80      	pop	{r7, pc}

08000e74 <Read_Ultrasonic_Sensor1>:
/**
* @brief  Read distance from Sensor 1 (lid control)
* @retval Distance in centimeters
*/
uint16_t Read_Ultrasonic_Sensor1(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b086      	sub	sp, #24
 8000e78:	af00      	add	r7, sp, #0
uint32_t startTick, endTick, timeout;
// Send 10µs trigger pulse
HAL_GPIO_WritePin(TRIG_PORT_1, TRIG_PIN_1, GPIO_PIN_SET);
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e80:	482f      	ldr	r0, [pc, #188]	@ (8000f40 <Read_Ultrasonic_Sensor1+0xcc>)
 8000e82:	f001 f85a 	bl	8001f3a <HAL_GPIO_WritePin>
__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000e86:	4b2f      	ldr	r3, [pc, #188]	@ (8000f44 <Read_Ultrasonic_Sensor1+0xd0>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	625a      	str	r2, [r3, #36]	@ 0x24
while (__HAL_TIM_GET_COUNTER(&htim1) < 10);
 8000e8e:	bf00      	nop
 8000e90:	4b2c      	ldr	r3, [pc, #176]	@ (8000f44 <Read_Ultrasonic_Sensor1+0xd0>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e96:	2b09      	cmp	r3, #9
 8000e98:	d9fa      	bls.n	8000e90 <Read_Ultrasonic_Sensor1+0x1c>
HAL_GPIO_WritePin(TRIG_PORT_1, TRIG_PIN_1, GPIO_PIN_RESET);
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ea0:	4827      	ldr	r0, [pc, #156]	@ (8000f40 <Read_Ultrasonic_Sensor1+0xcc>)
 8000ea2:	f001 f84a 	bl	8001f3a <HAL_GPIO_WritePin>
// Wait for ECHO to go HIGH (with timeout)
timeout = HAL_GetTick();
 8000ea6:	f000 fd9b 	bl	80019e0 <HAL_GetTick>
 8000eaa:	6138      	str	r0, [r7, #16]
while (!HAL_GPIO_ReadPin(ECHO_PORT_1, ECHO_PIN_1))
 8000eac:	e008      	b.n	8000ec0 <Read_Ultrasonic_Sensor1+0x4c>
{
  if ((HAL_GetTick() - timeout) > 10)
 8000eae:	f000 fd97 	bl	80019e0 <HAL_GetTick>
 8000eb2:	4602      	mov	r2, r0
 8000eb4:	693b      	ldr	r3, [r7, #16]
 8000eb6:	1ad3      	subs	r3, r2, r3
 8000eb8:	2b0a      	cmp	r3, #10
 8000eba:	d901      	bls.n	8000ec0 <Read_Ultrasonic_Sensor1+0x4c>
    return 0;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	e03b      	b.n	8000f38 <Read_Ultrasonic_Sensor1+0xc4>
while (!HAL_GPIO_ReadPin(ECHO_PORT_1, ECHO_PIN_1))
 8000ec0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ec4:	481e      	ldr	r0, [pc, #120]	@ (8000f40 <Read_Ultrasonic_Sensor1+0xcc>)
 8000ec6:	f001 f821 	bl	8001f0c <HAL_GPIO_ReadPin>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d0ee      	beq.n	8000eae <Read_Ultrasonic_Sensor1+0x3a>
}
startTick = __HAL_TIM_GET_COUNTER(&htim1);
 8000ed0:	4b1c      	ldr	r3, [pc, #112]	@ (8000f44 <Read_Ultrasonic_Sensor1+0xd0>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ed6:	60fb      	str	r3, [r7, #12]
// Wait for ECHO to go LOW (with timeout)
timeout = HAL_GetTick();
 8000ed8:	f000 fd82 	bl	80019e0 <HAL_GetTick>
 8000edc:	6138      	str	r0, [r7, #16]
while (HAL_GPIO_ReadPin(ECHO_PORT_1, ECHO_PIN_1))
 8000ede:	e008      	b.n	8000ef2 <Read_Ultrasonic_Sensor1+0x7e>
{
  if ((HAL_GetTick() - timeout) > 50)
 8000ee0:	f000 fd7e 	bl	80019e0 <HAL_GetTick>
 8000ee4:	4602      	mov	r2, r0
 8000ee6:	693b      	ldr	r3, [r7, #16]
 8000ee8:	1ad3      	subs	r3, r2, r3
 8000eea:	2b32      	cmp	r3, #50	@ 0x32
 8000eec:	d901      	bls.n	8000ef2 <Read_Ultrasonic_Sensor1+0x7e>
    return 0;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	e022      	b.n	8000f38 <Read_Ultrasonic_Sensor1+0xc4>
while (HAL_GPIO_ReadPin(ECHO_PORT_1, ECHO_PIN_1))
 8000ef2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ef6:	4812      	ldr	r0, [pc, #72]	@ (8000f40 <Read_Ultrasonic_Sensor1+0xcc>)
 8000ef8:	f001 f808 	bl	8001f0c <HAL_GPIO_ReadPin>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d1ee      	bne.n	8000ee0 <Read_Ultrasonic_Sensor1+0x6c>
}
endTick = __HAL_TIM_GET_COUNTER(&htim1);
 8000f02:	4b10      	ldr	r3, [pc, #64]	@ (8000f44 <Read_Ultrasonic_Sensor1+0xd0>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f08:	60bb      	str	r3, [r7, #8]
// Calculate pulse width
uint32_t pulseWidth;
if (endTick >= startTick)
 8000f0a:	68ba      	ldr	r2, [r7, #8]
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	429a      	cmp	r2, r3
 8000f10:	d304      	bcc.n	8000f1c <Read_Ultrasonic_Sensor1+0xa8>
  pulseWidth = endTick - startTick;
 8000f12:	68ba      	ldr	r2, [r7, #8]
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	1ad3      	subs	r3, r2, r3
 8000f18:	617b      	str	r3, [r7, #20]
 8000f1a:	e006      	b.n	8000f2a <Read_Ultrasonic_Sensor1+0xb6>
else
  pulseWidth = (65535 - startTick) + endTick;
 8000f1c:	68ba      	ldr	r2, [r7, #8]
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000f26:	33ff      	adds	r3, #255	@ 0xff
 8000f28:	617b      	str	r3, [r7, #20]
// Convert to distance in cm
uint16_t dist = pulseWidth / 58;
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	4a06      	ldr	r2, [pc, #24]	@ (8000f48 <Read_Ultrasonic_Sensor1+0xd4>)
 8000f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8000f32:	095b      	lsrs	r3, r3, #5
 8000f34:	80fb      	strh	r3, [r7, #6]
return dist;
 8000f36:	88fb      	ldrh	r3, [r7, #6]
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	3718      	adds	r7, #24
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	40010800 	.word	0x40010800
 8000f44:	200000e0 	.word	0x200000e0
 8000f48:	8d3dcb09 	.word	0x8d3dcb09
 8000f4c:	00000000 	.word	0x00000000

08000f50 <Read_Ultrasonic_Sensor2>:
/**
* @brief  Read distance from Sensor 2 (bin level)
* @retval Distance in centimeters
*/
uint16_t Read_Ultrasonic_Sensor2(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
uint32_t Value1, Value2;
// Send 10µs trigger pulse
HAL_GPIO_WritePin(TRIG_PORT_2, TRIG_PIN_2, GPIO_PIN_SET);
 8000f56:	2201      	movs	r2, #1
 8000f58:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f5c:	4836      	ldr	r0, [pc, #216]	@ (8001038 <Read_Ultrasonic_Sensor2+0xe8>)
 8000f5e:	f000 ffec 	bl	8001f3a <HAL_GPIO_WritePin>
__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000f62:	4b36      	ldr	r3, [pc, #216]	@ (800103c <Read_Ultrasonic_Sensor2+0xec>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	2200      	movs	r2, #0
 8000f68:	625a      	str	r2, [r3, #36]	@ 0x24
while (__HAL_TIM_GET_COUNTER(&htim1) < 10);
 8000f6a:	bf00      	nop
 8000f6c:	4b33      	ldr	r3, [pc, #204]	@ (800103c <Read_Ultrasonic_Sensor2+0xec>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f72:	2b09      	cmp	r3, #9
 8000f74:	d9fa      	bls.n	8000f6c <Read_Ultrasonic_Sensor2+0x1c>
HAL_GPIO_WritePin(TRIG_PORT_2, TRIG_PIN_2, GPIO_PIN_RESET);
 8000f76:	2200      	movs	r2, #0
 8000f78:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f7c:	482e      	ldr	r0, [pc, #184]	@ (8001038 <Read_Ultrasonic_Sensor2+0xe8>)
 8000f7e:	f000 ffdc 	bl	8001f3a <HAL_GPIO_WritePin>
// Wait for ECHO to go HIGH
uint32_t timeout = HAL_GetTick();
 8000f82:	f000 fd2d 	bl	80019e0 <HAL_GetTick>
 8000f86:	60f8      	str	r0, [r7, #12]
while (!HAL_GPIO_ReadPin(ECHO_PORT_2, ECHO_PIN_2))
 8000f88:	e008      	b.n	8000f9c <Read_Ultrasonic_Sensor2+0x4c>
{
  if (HAL_GetTick() - timeout > 50)
 8000f8a:	f000 fd29 	bl	80019e0 <HAL_GetTick>
 8000f8e:	4602      	mov	r2, r0
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	1ad3      	subs	r3, r2, r3
 8000f94:	2b32      	cmp	r3, #50	@ 0x32
 8000f96:	d901      	bls.n	8000f9c <Read_Ultrasonic_Sensor2+0x4c>
    return 0;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	e042      	b.n	8001022 <Read_Ultrasonic_Sensor2+0xd2>
while (!HAL_GPIO_ReadPin(ECHO_PORT_2, ECHO_PIN_2))
 8000f9c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fa0:	4825      	ldr	r0, [pc, #148]	@ (8001038 <Read_Ultrasonic_Sensor2+0xe8>)
 8000fa2:	f000 ffb3 	bl	8001f0c <HAL_GPIO_ReadPin>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d0ee      	beq.n	8000f8a <Read_Ultrasonic_Sensor2+0x3a>
}
Value1 = __HAL_TIM_GET_COUNTER(&htim1);
 8000fac:	4b23      	ldr	r3, [pc, #140]	@ (800103c <Read_Ultrasonic_Sensor2+0xec>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fb2:	60bb      	str	r3, [r7, #8]
// Wait for ECHO to go LOW
timeout = HAL_GetTick();
 8000fb4:	f000 fd14 	bl	80019e0 <HAL_GetTick>
 8000fb8:	60f8      	str	r0, [r7, #12]
while (HAL_GPIO_ReadPin(ECHO_PORT_2, ECHO_PIN_2))
 8000fba:	e008      	b.n	8000fce <Read_Ultrasonic_Sensor2+0x7e>
{
  if (HAL_GetTick() - timeout > 50)
 8000fbc:	f000 fd10 	bl	80019e0 <HAL_GetTick>
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	1ad3      	subs	r3, r2, r3
 8000fc6:	2b32      	cmp	r3, #50	@ 0x32
 8000fc8:	d901      	bls.n	8000fce <Read_Ultrasonic_Sensor2+0x7e>
    return 0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	e029      	b.n	8001022 <Read_Ultrasonic_Sensor2+0xd2>
while (HAL_GPIO_ReadPin(ECHO_PORT_2, ECHO_PIN_2))
 8000fce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fd2:	4819      	ldr	r0, [pc, #100]	@ (8001038 <Read_Ultrasonic_Sensor2+0xe8>)
 8000fd4:	f000 ff9a 	bl	8001f0c <HAL_GPIO_ReadPin>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d1ee      	bne.n	8000fbc <Read_Ultrasonic_Sensor2+0x6c>
}
Value2 = __HAL_TIM_GET_COUNTER(&htim1);
 8000fde:	4b17      	ldr	r3, [pc, #92]	@ (800103c <Read_Ultrasonic_Sensor2+0xec>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fe4:	607b      	str	r3, [r7, #4]
// Calculate distance in cm
uint16_t dist = (Value2 - Value1) * 0.034 / 2;
 8000fe6:	687a      	ldr	r2, [r7, #4]
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	1ad3      	subs	r3, r2, r3
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff f9f1 	bl	80003d4 <__aeabi_ui2d>
 8000ff2:	a30f      	add	r3, pc, #60	@ (adr r3, 8001030 <Read_Ultrasonic_Sensor2+0xe0>)
 8000ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ff8:	f7ff fa66 	bl	80004c8 <__aeabi_dmul>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	460b      	mov	r3, r1
 8001000:	4610      	mov	r0, r2
 8001002:	4619      	mov	r1, r3
 8001004:	f04f 0200 	mov.w	r2, #0
 8001008:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800100c:	f7ff fb86 	bl	800071c <__aeabi_ddiv>
 8001010:	4602      	mov	r2, r0
 8001012:	460b      	mov	r3, r1
 8001014:	4610      	mov	r0, r2
 8001016:	4619      	mov	r1, r3
 8001018:	f7ff fc68 	bl	80008ec <__aeabi_d2uiz>
 800101c:	4603      	mov	r3, r0
 800101e:	807b      	strh	r3, [r7, #2]
return dist;
 8001020:	887b      	ldrh	r3, [r7, #2]
}
 8001022:	4618      	mov	r0, r3
 8001024:	3710      	adds	r7, #16
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	f3af 8000 	nop.w
 8001030:	b020c49c 	.word	0xb020c49c
 8001034:	3fa16872 	.word	0x3fa16872
 8001038:	40010c00 	.word	0x40010c00
 800103c:	200000e0 	.word	0x200000e0

08001040 <Update_OLED_Display>:
/**
* @brief  Update OLED display with bin level information
* @retval None
*/
void Update_OLED_Display(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001044:	2000      	movs	r0, #0
 8001046:	f000 f941 	bl	80012cc <SSD1306_Fill>
// Check if bin is full (distance ≤3 cm)
if (distance_sensor2 > 0 && distance_sensor2 <= BIN_FULL_DISTANCE)
 800104a:	4b1c      	ldr	r3, [pc, #112]	@ (80010bc <Update_OLED_Display+0x7c>)
 800104c:	881b      	ldrh	r3, [r3, #0]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d016      	beq.n	8001080 <Update_OLED_Display+0x40>
 8001052:	4b1a      	ldr	r3, [pc, #104]	@ (80010bc <Update_OLED_Display+0x7c>)
 8001054:	881b      	ldrh	r3, [r3, #0]
 8001056:	2b03      	cmp	r3, #3
 8001058:	d812      	bhi.n	8001080 <Update_OLED_Display+0x40>
{
  SSD1306_GotoXY(10, 10);
 800105a:	210a      	movs	r1, #10
 800105c:	200a      	movs	r0, #10
 800105e:	f000 f9ab 	bl	80013b8 <SSD1306_GotoXY>
  SSD1306_Puts("Bin is", &Font_11x18, 1);
 8001062:	2201      	movs	r2, #1
 8001064:	4916      	ldr	r1, [pc, #88]	@ (80010c0 <Update_OLED_Display+0x80>)
 8001066:	4817      	ldr	r0, [pc, #92]	@ (80010c4 <Update_OLED_Display+0x84>)
 8001068:	f000 fa3a 	bl	80014e0 <SSD1306_Puts>
  SSD1306_GotoXY(10, 35);
 800106c:	2123      	movs	r1, #35	@ 0x23
 800106e:	200a      	movs	r0, #10
 8001070:	f000 f9a2 	bl	80013b8 <SSD1306_GotoXY>
  SSD1306_Puts("Full!", &Font_16x26, 1);
 8001074:	2201      	movs	r2, #1
 8001076:	4914      	ldr	r1, [pc, #80]	@ (80010c8 <Update_OLED_Display+0x88>)
 8001078:	4814      	ldr	r0, [pc, #80]	@ (80010cc <Update_OLED_Display+0x8c>)
 800107a:	f000 fa31 	bl	80014e0 <SSD1306_Puts>
 800107e:	e018      	b.n	80010b2 <Update_OLED_Display+0x72>
}
else
{
  SSD1306_GotoXY(0, 0);
 8001080:	2100      	movs	r1, #0
 8001082:	2000      	movs	r0, #0
 8001084:	f000 f998 	bl	80013b8 <SSD1306_GotoXY>
  SSD1306_Puts("Distance:", &Font_11x18, 1);
 8001088:	2201      	movs	r2, #1
 800108a:	490d      	ldr	r1, [pc, #52]	@ (80010c0 <Update_OLED_Display+0x80>)
 800108c:	4810      	ldr	r0, [pc, #64]	@ (80010d0 <Update_OLED_Display+0x90>)
 800108e:	f000 fa27 	bl	80014e0 <SSD1306_Puts>
  sprintf(strCopy, "%d cm   ", distance_sensor2);
 8001092:	4b0a      	ldr	r3, [pc, #40]	@ (80010bc <Update_OLED_Display+0x7c>)
 8001094:	881b      	ldrh	r3, [r3, #0]
 8001096:	461a      	mov	r2, r3
 8001098:	490e      	ldr	r1, [pc, #56]	@ (80010d4 <Update_OLED_Display+0x94>)
 800109a:	480f      	ldr	r0, [pc, #60]	@ (80010d8 <Update_OLED_Display+0x98>)
 800109c:	f002 ff50 	bl	8003f40 <siprintf>
  SSD1306_GotoXY(0, 30);
 80010a0:	211e      	movs	r1, #30
 80010a2:	2000      	movs	r0, #0
 80010a4:	f000 f988 	bl	80013b8 <SSD1306_GotoXY>
  SSD1306_Puts(strCopy, &Font_16x26, 1);
 80010a8:	2201      	movs	r2, #1
 80010aa:	4907      	ldr	r1, [pc, #28]	@ (80010c8 <Update_OLED_Display+0x88>)
 80010ac:	480a      	ldr	r0, [pc, #40]	@ (80010d8 <Update_OLED_Display+0x98>)
 80010ae:	f000 fa17 	bl	80014e0 <SSD1306_Puts>
}
SSD1306_UpdateScreen();
 80010b2:	f000 f8dd 	bl	8001270 <SSD1306_UpdateScreen>
}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	20000172 	.word	0x20000172
 80010c0:	20000000 	.word	0x20000000
 80010c4:	080048cc 	.word	0x080048cc
 80010c8:	20000008 	.word	0x20000008
 80010cc:	080048d4 	.word	0x080048d4
 80010d0:	080048dc 	.word	0x080048dc
 80010d4:	080048e8 	.word	0x080048e8
 80010d8:	20000178 	.word	0x20000178

080010dc <Error_Handler>:
/**
* @brief  This function is executed in case of error occurrence.
* @retval None
*/
void Error_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010e0:	b672      	cpsid	i
}
 80010e2:	bf00      	nop
__disable_irq();
while (1)
 80010e4:	bf00      	nop
 80010e6:	e7fd      	b.n	80010e4 <Error_Handler+0x8>

080010e8 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80010ee:	f000 fa1d 	bl	800152c <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c2, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80010f2:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80010f6:	2201      	movs	r2, #1
 80010f8:	2178      	movs	r1, #120	@ 0x78
 80010fa:	485b      	ldr	r0, [pc, #364]	@ (8001268 <SSD1306_Init+0x180>)
 80010fc:	f001 f978 	bl	80023f0 <HAL_I2C_IsDeviceReady>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001106:	2300      	movs	r3, #0
 8001108:	e0a9      	b.n	800125e <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 800110a:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800110e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001110:	e002      	b.n	8001118 <SSD1306_Init+0x30>
		p--;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	3b01      	subs	r3, #1
 8001116:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d1f9      	bne.n	8001112 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800111e:	22ae      	movs	r2, #174	@ 0xae
 8001120:	2100      	movs	r1, #0
 8001122:	2078      	movs	r0, #120	@ 0x78
 8001124:	f000 fa7c 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8001128:	2220      	movs	r2, #32
 800112a:	2100      	movs	r1, #0
 800112c:	2078      	movs	r0, #120	@ 0x78
 800112e:	f000 fa77 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001132:	2210      	movs	r2, #16
 8001134:	2100      	movs	r1, #0
 8001136:	2078      	movs	r0, #120	@ 0x78
 8001138:	f000 fa72 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800113c:	22b0      	movs	r2, #176	@ 0xb0
 800113e:	2100      	movs	r1, #0
 8001140:	2078      	movs	r0, #120	@ 0x78
 8001142:	f000 fa6d 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001146:	22c8      	movs	r2, #200	@ 0xc8
 8001148:	2100      	movs	r1, #0
 800114a:	2078      	movs	r0, #120	@ 0x78
 800114c:	f000 fa68 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001150:	2200      	movs	r2, #0
 8001152:	2100      	movs	r1, #0
 8001154:	2078      	movs	r0, #120	@ 0x78
 8001156:	f000 fa63 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800115a:	2210      	movs	r2, #16
 800115c:	2100      	movs	r1, #0
 800115e:	2078      	movs	r0, #120	@ 0x78
 8001160:	f000 fa5e 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001164:	2240      	movs	r2, #64	@ 0x40
 8001166:	2100      	movs	r1, #0
 8001168:	2078      	movs	r0, #120	@ 0x78
 800116a:	f000 fa59 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800116e:	2281      	movs	r2, #129	@ 0x81
 8001170:	2100      	movs	r1, #0
 8001172:	2078      	movs	r0, #120	@ 0x78
 8001174:	f000 fa54 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001178:	22ff      	movs	r2, #255	@ 0xff
 800117a:	2100      	movs	r1, #0
 800117c:	2078      	movs	r0, #120	@ 0x78
 800117e:	f000 fa4f 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8001182:	22a1      	movs	r2, #161	@ 0xa1
 8001184:	2100      	movs	r1, #0
 8001186:	2078      	movs	r0, #120	@ 0x78
 8001188:	f000 fa4a 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 800118c:	22a6      	movs	r2, #166	@ 0xa6
 800118e:	2100      	movs	r1, #0
 8001190:	2078      	movs	r0, #120	@ 0x78
 8001192:	f000 fa45 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8001196:	22a8      	movs	r2, #168	@ 0xa8
 8001198:	2100      	movs	r1, #0
 800119a:	2078      	movs	r0, #120	@ 0x78
 800119c:	f000 fa40 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80011a0:	223f      	movs	r2, #63	@ 0x3f
 80011a2:	2100      	movs	r1, #0
 80011a4:	2078      	movs	r0, #120	@ 0x78
 80011a6:	f000 fa3b 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80011aa:	22a4      	movs	r2, #164	@ 0xa4
 80011ac:	2100      	movs	r1, #0
 80011ae:	2078      	movs	r0, #120	@ 0x78
 80011b0:	f000 fa36 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80011b4:	22d3      	movs	r2, #211	@ 0xd3
 80011b6:	2100      	movs	r1, #0
 80011b8:	2078      	movs	r0, #120	@ 0x78
 80011ba:	f000 fa31 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80011be:	2200      	movs	r2, #0
 80011c0:	2100      	movs	r1, #0
 80011c2:	2078      	movs	r0, #120	@ 0x78
 80011c4:	f000 fa2c 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80011c8:	22d5      	movs	r2, #213	@ 0xd5
 80011ca:	2100      	movs	r1, #0
 80011cc:	2078      	movs	r0, #120	@ 0x78
 80011ce:	f000 fa27 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80011d2:	22f0      	movs	r2, #240	@ 0xf0
 80011d4:	2100      	movs	r1, #0
 80011d6:	2078      	movs	r0, #120	@ 0x78
 80011d8:	f000 fa22 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80011dc:	22d9      	movs	r2, #217	@ 0xd9
 80011de:	2100      	movs	r1, #0
 80011e0:	2078      	movs	r0, #120	@ 0x78
 80011e2:	f000 fa1d 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80011e6:	2222      	movs	r2, #34	@ 0x22
 80011e8:	2100      	movs	r1, #0
 80011ea:	2078      	movs	r0, #120	@ 0x78
 80011ec:	f000 fa18 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80011f0:	22da      	movs	r2, #218	@ 0xda
 80011f2:	2100      	movs	r1, #0
 80011f4:	2078      	movs	r0, #120	@ 0x78
 80011f6:	f000 fa13 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80011fa:	2212      	movs	r2, #18
 80011fc:	2100      	movs	r1, #0
 80011fe:	2078      	movs	r0, #120	@ 0x78
 8001200:	f000 fa0e 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001204:	22db      	movs	r2, #219	@ 0xdb
 8001206:	2100      	movs	r1, #0
 8001208:	2078      	movs	r0, #120	@ 0x78
 800120a:	f000 fa09 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800120e:	2220      	movs	r2, #32
 8001210:	2100      	movs	r1, #0
 8001212:	2078      	movs	r0, #120	@ 0x78
 8001214:	f000 fa04 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001218:	228d      	movs	r2, #141	@ 0x8d
 800121a:	2100      	movs	r1, #0
 800121c:	2078      	movs	r0, #120	@ 0x78
 800121e:	f000 f9ff 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001222:	2214      	movs	r2, #20
 8001224:	2100      	movs	r1, #0
 8001226:	2078      	movs	r0, #120	@ 0x78
 8001228:	f000 f9fa 	bl	8001620 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 800122c:	22af      	movs	r2, #175	@ 0xaf
 800122e:	2100      	movs	r1, #0
 8001230:	2078      	movs	r0, #120	@ 0x78
 8001232:	f000 f9f5 	bl	8001620 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001236:	222e      	movs	r2, #46	@ 0x2e
 8001238:	2100      	movs	r1, #0
 800123a:	2078      	movs	r0, #120	@ 0x78
 800123c:	f000 f9f0 	bl	8001620 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001240:	2000      	movs	r0, #0
 8001242:	f000 f843 	bl	80012cc <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8001246:	f000 f813 	bl	8001270 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 800124a:	4b08      	ldr	r3, [pc, #32]	@ (800126c <SSD1306_Init+0x184>)
 800124c:	2200      	movs	r2, #0
 800124e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001250:	4b06      	ldr	r3, [pc, #24]	@ (800126c <SSD1306_Init+0x184>)
 8001252:	2200      	movs	r2, #0
 8001254:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001256:	4b05      	ldr	r3, [pc, #20]	@ (800126c <SSD1306_Init+0x184>)
 8001258:	2201      	movs	r2, #1
 800125a:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 800125c:	2301      	movs	r3, #1
}
 800125e:	4618      	mov	r0, r3
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	2000008c 	.word	0x2000008c
 800126c:	2000058c 	.word	0x2000058c

08001270 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8001276:	2300      	movs	r3, #0
 8001278:	71fb      	strb	r3, [r7, #7]
 800127a:	e01d      	b.n	80012b8 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 800127c:	79fb      	ldrb	r3, [r7, #7]
 800127e:	3b50      	subs	r3, #80	@ 0x50
 8001280:	b2db      	uxtb	r3, r3
 8001282:	461a      	mov	r2, r3
 8001284:	2100      	movs	r1, #0
 8001286:	2078      	movs	r0, #120	@ 0x78
 8001288:	f000 f9ca 	bl	8001620 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 800128c:	2200      	movs	r2, #0
 800128e:	2100      	movs	r1, #0
 8001290:	2078      	movs	r0, #120	@ 0x78
 8001292:	f000 f9c5 	bl	8001620 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8001296:	2210      	movs	r2, #16
 8001298:	2100      	movs	r1, #0
 800129a:	2078      	movs	r0, #120	@ 0x78
 800129c:	f000 f9c0 	bl	8001620 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80012a0:	79fb      	ldrb	r3, [r7, #7]
 80012a2:	01db      	lsls	r3, r3, #7
 80012a4:	4a08      	ldr	r2, [pc, #32]	@ (80012c8 <SSD1306_UpdateScreen+0x58>)
 80012a6:	441a      	add	r2, r3
 80012a8:	2380      	movs	r3, #128	@ 0x80
 80012aa:	2140      	movs	r1, #64	@ 0x40
 80012ac:	2078      	movs	r0, #120	@ 0x78
 80012ae:	f000 f951 	bl	8001554 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80012b2:	79fb      	ldrb	r3, [r7, #7]
 80012b4:	3301      	adds	r3, #1
 80012b6:	71fb      	strb	r3, [r7, #7]
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	2b07      	cmp	r3, #7
 80012bc:	d9de      	bls.n	800127c <SSD1306_UpdateScreen+0xc>
	}
}
 80012be:	bf00      	nop
 80012c0:	bf00      	nop
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	2000018c 	.word	0x2000018c

080012cc <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80012d6:	79fb      	ldrb	r3, [r7, #7]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d101      	bne.n	80012e0 <SSD1306_Fill+0x14>
 80012dc:	2300      	movs	r3, #0
 80012de:	e000      	b.n	80012e2 <SSD1306_Fill+0x16>
 80012e0:	23ff      	movs	r3, #255	@ 0xff
 80012e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012e6:	4619      	mov	r1, r3
 80012e8:	4803      	ldr	r0, [pc, #12]	@ (80012f8 <SSD1306_Fill+0x2c>)
 80012ea:	f002 fe4b 	bl	8003f84 <memset>
}
 80012ee:	bf00      	nop
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	2000018c 	.word	0x2000018c

080012fc <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
 8001306:	460b      	mov	r3, r1
 8001308:	80bb      	strh	r3, [r7, #4]
 800130a:	4613      	mov	r3, r2
 800130c:	70fb      	strb	r3, [r7, #3]
	if (
 800130e:	88fb      	ldrh	r3, [r7, #6]
 8001310:	2b7f      	cmp	r3, #127	@ 0x7f
 8001312:	d848      	bhi.n	80013a6 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001314:	88bb      	ldrh	r3, [r7, #4]
 8001316:	2b3f      	cmp	r3, #63	@ 0x3f
 8001318:	d845      	bhi.n	80013a6 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800131a:	4b25      	ldr	r3, [pc, #148]	@ (80013b0 <SSD1306_DrawPixel+0xb4>)
 800131c:	791b      	ldrb	r3, [r3, #4]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d006      	beq.n	8001330 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8001322:	78fb      	ldrb	r3, [r7, #3]
 8001324:	2b00      	cmp	r3, #0
 8001326:	bf0c      	ite	eq
 8001328:	2301      	moveq	r3, #1
 800132a:	2300      	movne	r3, #0
 800132c:	b2db      	uxtb	r3, r3
 800132e:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001330:	78fb      	ldrb	r3, [r7, #3]
 8001332:	2b01      	cmp	r3, #1
 8001334:	d11a      	bne.n	800136c <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001336:	88fa      	ldrh	r2, [r7, #6]
 8001338:	88bb      	ldrh	r3, [r7, #4]
 800133a:	08db      	lsrs	r3, r3, #3
 800133c:	b298      	uxth	r0, r3
 800133e:	4603      	mov	r3, r0
 8001340:	01db      	lsls	r3, r3, #7
 8001342:	4413      	add	r3, r2
 8001344:	4a1b      	ldr	r2, [pc, #108]	@ (80013b4 <SSD1306_DrawPixel+0xb8>)
 8001346:	5cd3      	ldrb	r3, [r2, r3]
 8001348:	b25a      	sxtb	r2, r3
 800134a:	88bb      	ldrh	r3, [r7, #4]
 800134c:	f003 0307 	and.w	r3, r3, #7
 8001350:	2101      	movs	r1, #1
 8001352:	fa01 f303 	lsl.w	r3, r1, r3
 8001356:	b25b      	sxtb	r3, r3
 8001358:	4313      	orrs	r3, r2
 800135a:	b259      	sxtb	r1, r3
 800135c:	88fa      	ldrh	r2, [r7, #6]
 800135e:	4603      	mov	r3, r0
 8001360:	01db      	lsls	r3, r3, #7
 8001362:	4413      	add	r3, r2
 8001364:	b2c9      	uxtb	r1, r1
 8001366:	4a13      	ldr	r2, [pc, #76]	@ (80013b4 <SSD1306_DrawPixel+0xb8>)
 8001368:	54d1      	strb	r1, [r2, r3]
 800136a:	e01d      	b.n	80013a8 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800136c:	88fa      	ldrh	r2, [r7, #6]
 800136e:	88bb      	ldrh	r3, [r7, #4]
 8001370:	08db      	lsrs	r3, r3, #3
 8001372:	b298      	uxth	r0, r3
 8001374:	4603      	mov	r3, r0
 8001376:	01db      	lsls	r3, r3, #7
 8001378:	4413      	add	r3, r2
 800137a:	4a0e      	ldr	r2, [pc, #56]	@ (80013b4 <SSD1306_DrawPixel+0xb8>)
 800137c:	5cd3      	ldrb	r3, [r2, r3]
 800137e:	b25a      	sxtb	r2, r3
 8001380:	88bb      	ldrh	r3, [r7, #4]
 8001382:	f003 0307 	and.w	r3, r3, #7
 8001386:	2101      	movs	r1, #1
 8001388:	fa01 f303 	lsl.w	r3, r1, r3
 800138c:	b25b      	sxtb	r3, r3
 800138e:	43db      	mvns	r3, r3
 8001390:	b25b      	sxtb	r3, r3
 8001392:	4013      	ands	r3, r2
 8001394:	b259      	sxtb	r1, r3
 8001396:	88fa      	ldrh	r2, [r7, #6]
 8001398:	4603      	mov	r3, r0
 800139a:	01db      	lsls	r3, r3, #7
 800139c:	4413      	add	r3, r2
 800139e:	b2c9      	uxtb	r1, r1
 80013a0:	4a04      	ldr	r2, [pc, #16]	@ (80013b4 <SSD1306_DrawPixel+0xb8>)
 80013a2:	54d1      	strb	r1, [r2, r3]
 80013a4:	e000      	b.n	80013a8 <SSD1306_DrawPixel+0xac>
		return;
 80013a6:	bf00      	nop
	}
}
 80013a8:	370c      	adds	r7, #12
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bc80      	pop	{r7}
 80013ae:	4770      	bx	lr
 80013b0:	2000058c 	.word	0x2000058c
 80013b4:	2000018c 	.word	0x2000018c

080013b8 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	4603      	mov	r3, r0
 80013c0:	460a      	mov	r2, r1
 80013c2:	80fb      	strh	r3, [r7, #6]
 80013c4:	4613      	mov	r3, r2
 80013c6:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80013c8:	4a05      	ldr	r2, [pc, #20]	@ (80013e0 <SSD1306_GotoXY+0x28>)
 80013ca:	88fb      	ldrh	r3, [r7, #6]
 80013cc:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80013ce:	4a04      	ldr	r2, [pc, #16]	@ (80013e0 <SSD1306_GotoXY+0x28>)
 80013d0:	88bb      	ldrh	r3, [r7, #4]
 80013d2:	8053      	strh	r3, [r2, #2]
}
 80013d4:	bf00      	nop
 80013d6:	370c      	adds	r7, #12
 80013d8:	46bd      	mov	sp, r7
 80013da:	bc80      	pop	{r7}
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	2000058c 	.word	0x2000058c

080013e4 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b086      	sub	sp, #24
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	6039      	str	r1, [r7, #0]
 80013ee:	71fb      	strb	r3, [r7, #7]
 80013f0:	4613      	mov	r3, r2
 80013f2:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80013f4:	4b39      	ldr	r3, [pc, #228]	@ (80014dc <SSD1306_Putc+0xf8>)
 80013f6:	881b      	ldrh	r3, [r3, #0]
 80013f8:	461a      	mov	r2, r3
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	4413      	add	r3, r2
	if (
 8001400:	2b7f      	cmp	r3, #127	@ 0x7f
 8001402:	dc07      	bgt.n	8001414 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001404:	4b35      	ldr	r3, [pc, #212]	@ (80014dc <SSD1306_Putc+0xf8>)
 8001406:	885b      	ldrh	r3, [r3, #2]
 8001408:	461a      	mov	r2, r3
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	785b      	ldrb	r3, [r3, #1]
 800140e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001410:	2b3f      	cmp	r3, #63	@ 0x3f
 8001412:	dd01      	ble.n	8001418 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001414:	2300      	movs	r3, #0
 8001416:	e05d      	b.n	80014d4 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001418:	2300      	movs	r3, #0
 800141a:	617b      	str	r3, [r7, #20]
 800141c:	e04b      	b.n	80014b6 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	685a      	ldr	r2, [r3, #4]
 8001422:	79fb      	ldrb	r3, [r7, #7]
 8001424:	3b20      	subs	r3, #32
 8001426:	6839      	ldr	r1, [r7, #0]
 8001428:	7849      	ldrb	r1, [r1, #1]
 800142a:	fb01 f303 	mul.w	r3, r1, r3
 800142e:	4619      	mov	r1, r3
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	440b      	add	r3, r1
 8001434:	005b      	lsls	r3, r3, #1
 8001436:	4413      	add	r3, r2
 8001438:	881b      	ldrh	r3, [r3, #0]
 800143a:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 800143c:	2300      	movs	r3, #0
 800143e:	613b      	str	r3, [r7, #16]
 8001440:	e030      	b.n	80014a4 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8001442:	68fa      	ldr	r2, [r7, #12]
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	fa02 f303 	lsl.w	r3, r2, r3
 800144a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800144e:	2b00      	cmp	r3, #0
 8001450:	d010      	beq.n	8001474 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001452:	4b22      	ldr	r3, [pc, #136]	@ (80014dc <SSD1306_Putc+0xf8>)
 8001454:	881a      	ldrh	r2, [r3, #0]
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	b29b      	uxth	r3, r3
 800145a:	4413      	add	r3, r2
 800145c:	b298      	uxth	r0, r3
 800145e:	4b1f      	ldr	r3, [pc, #124]	@ (80014dc <SSD1306_Putc+0xf8>)
 8001460:	885a      	ldrh	r2, [r3, #2]
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	b29b      	uxth	r3, r3
 8001466:	4413      	add	r3, r2
 8001468:	b29b      	uxth	r3, r3
 800146a:	79ba      	ldrb	r2, [r7, #6]
 800146c:	4619      	mov	r1, r3
 800146e:	f7ff ff45 	bl	80012fc <SSD1306_DrawPixel>
 8001472:	e014      	b.n	800149e <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001474:	4b19      	ldr	r3, [pc, #100]	@ (80014dc <SSD1306_Putc+0xf8>)
 8001476:	881a      	ldrh	r2, [r3, #0]
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	b29b      	uxth	r3, r3
 800147c:	4413      	add	r3, r2
 800147e:	b298      	uxth	r0, r3
 8001480:	4b16      	ldr	r3, [pc, #88]	@ (80014dc <SSD1306_Putc+0xf8>)
 8001482:	885a      	ldrh	r2, [r3, #2]
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	b29b      	uxth	r3, r3
 8001488:	4413      	add	r3, r2
 800148a:	b299      	uxth	r1, r3
 800148c:	79bb      	ldrb	r3, [r7, #6]
 800148e:	2b00      	cmp	r3, #0
 8001490:	bf0c      	ite	eq
 8001492:	2301      	moveq	r3, #1
 8001494:	2300      	movne	r3, #0
 8001496:	b2db      	uxtb	r3, r3
 8001498:	461a      	mov	r2, r3
 800149a:	f7ff ff2f 	bl	80012fc <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	3301      	adds	r3, #1
 80014a2:	613b      	str	r3, [r7, #16]
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	461a      	mov	r2, r3
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d3c8      	bcc.n	8001442 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	3301      	adds	r3, #1
 80014b4:	617b      	str	r3, [r7, #20]
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	785b      	ldrb	r3, [r3, #1]
 80014ba:	461a      	mov	r2, r3
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	4293      	cmp	r3, r2
 80014c0:	d3ad      	bcc.n	800141e <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80014c2:	4b06      	ldr	r3, [pc, #24]	@ (80014dc <SSD1306_Putc+0xf8>)
 80014c4:	881b      	ldrh	r3, [r3, #0]
 80014c6:	683a      	ldr	r2, [r7, #0]
 80014c8:	7812      	ldrb	r2, [r2, #0]
 80014ca:	4413      	add	r3, r2
 80014cc:	b29a      	uxth	r2, r3
 80014ce:	4b03      	ldr	r3, [pc, #12]	@ (80014dc <SSD1306_Putc+0xf8>)
 80014d0:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 80014d2:	79fb      	ldrb	r3, [r7, #7]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3718      	adds	r7, #24
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	2000058c 	.word	0x2000058c

080014e0 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b084      	sub	sp, #16
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	60f8      	str	r0, [r7, #12]
 80014e8:	60b9      	str	r1, [r7, #8]
 80014ea:	4613      	mov	r3, r2
 80014ec:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 80014ee:	e012      	b.n	8001516 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	79fa      	ldrb	r2, [r7, #7]
 80014f6:	68b9      	ldr	r1, [r7, #8]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff ff73 	bl	80013e4 <SSD1306_Putc>
 80014fe:	4603      	mov	r3, r0
 8001500:	461a      	mov	r2, r3
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	429a      	cmp	r2, r3
 8001508:	d002      	beq.n	8001510 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	e008      	b.n	8001522 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	3301      	adds	r3, #1
 8001514:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d1e8      	bne.n	80014f0 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	781b      	ldrb	r3, [r3, #0]
}
 8001522:	4618      	mov	r0, r3
 8001524:	3710      	adds	r7, #16
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
	...

0800152c <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001532:	4b07      	ldr	r3, [pc, #28]	@ (8001550 <ssd1306_I2C_Init+0x24>)
 8001534:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001536:	e002      	b.n	800153e <ssd1306_I2C_Init+0x12>
		p--;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	3b01      	subs	r3, #1
 800153c:	607b      	str	r3, [r7, #4]
	while(p>0)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d1f9      	bne.n	8001538 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c2);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001544:	bf00      	nop
 8001546:	bf00      	nop
 8001548:	370c      	adds	r7, #12
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr
 8001550:	0003d090 	.word	0x0003d090

08001554 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001554:	b590      	push	{r4, r7, lr}
 8001556:	b0c7      	sub	sp, #284	@ 0x11c
 8001558:	af02      	add	r7, sp, #8
 800155a:	4604      	mov	r4, r0
 800155c:	4608      	mov	r0, r1
 800155e:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8001562:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8001566:	600a      	str	r2, [r1, #0]
 8001568:	4619      	mov	r1, r3
 800156a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800156e:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001572:	4622      	mov	r2, r4
 8001574:	701a      	strb	r2, [r3, #0]
 8001576:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800157a:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 800157e:	4602      	mov	r2, r0
 8001580:	701a      	strb	r2, [r3, #0]
 8001582:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001586:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800158a:	460a      	mov	r2, r1
 800158c:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 800158e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001592:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001596:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800159a:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 800159e:	7812      	ldrb	r2, [r2, #0]
 80015a0:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 80015a2:	2300      	movs	r3, #0
 80015a4:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80015a8:	e015      	b.n	80015d6 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 80015aa:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80015ae:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80015b2:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 80015b6:	6812      	ldr	r2, [r2, #0]
 80015b8:	441a      	add	r2, r3
 80015ba:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80015be:	3301      	adds	r3, #1
 80015c0:	7811      	ldrb	r1, [r2, #0]
 80015c2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80015c6:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80015ca:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 80015cc:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80015d0:	3301      	adds	r3, #1
 80015d2:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80015d6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80015da:	b29b      	uxth	r3, r3
 80015dc:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80015e0:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80015e4:	8812      	ldrh	r2, [r2, #0]
 80015e6:	429a      	cmp	r2, r3
 80015e8:	d8df      	bhi.n	80015aa <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c2, address, dt, count+1, 10);
 80015ea:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80015ee:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	b299      	uxth	r1, r3
 80015f6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80015fa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80015fe:	881b      	ldrh	r3, [r3, #0]
 8001600:	3301      	adds	r3, #1
 8001602:	b29b      	uxth	r3, r3
 8001604:	f107 020c 	add.w	r2, r7, #12
 8001608:	200a      	movs	r0, #10
 800160a:	9000      	str	r0, [sp, #0]
 800160c:	4803      	ldr	r0, [pc, #12]	@ (800161c <ssd1306_I2C_WriteMulti+0xc8>)
 800160e:	f000 fdf1 	bl	80021f4 <HAL_I2C_Master_Transmit>
}
 8001612:	bf00      	nop
 8001614:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8001618:	46bd      	mov	sp, r7
 800161a:	bd90      	pop	{r4, r7, pc}
 800161c:	2000008c 	.word	0x2000008c

08001620 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001620:	b580      	push	{r7, lr}
 8001622:	b086      	sub	sp, #24
 8001624:	af02      	add	r7, sp, #8
 8001626:	4603      	mov	r3, r0
 8001628:	71fb      	strb	r3, [r7, #7]
 800162a:	460b      	mov	r3, r1
 800162c:	71bb      	strb	r3, [r7, #6]
 800162e:	4613      	mov	r3, r2
 8001630:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001632:	79bb      	ldrb	r3, [r7, #6]
 8001634:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001636:	797b      	ldrb	r3, [r7, #5]
 8001638:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c2, address, dt, 2, 10);
 800163a:	79fb      	ldrb	r3, [r7, #7]
 800163c:	b299      	uxth	r1, r3
 800163e:	f107 020c 	add.w	r2, r7, #12
 8001642:	230a      	movs	r3, #10
 8001644:	9300      	str	r3, [sp, #0]
 8001646:	2302      	movs	r3, #2
 8001648:	4803      	ldr	r0, [pc, #12]	@ (8001658 <ssd1306_I2C_Write+0x38>)
 800164a:	f000 fdd3 	bl	80021f4 <HAL_I2C_Master_Transmit>
}
 800164e:	bf00      	nop
 8001650:	3710      	adds	r7, #16
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	2000008c 	.word	0x2000008c

0800165c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800165c:	b480      	push	{r7}
 800165e:	b085      	sub	sp, #20
 8001660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001662:	4b15      	ldr	r3, [pc, #84]	@ (80016b8 <HAL_MspInit+0x5c>)
 8001664:	699b      	ldr	r3, [r3, #24]
 8001666:	4a14      	ldr	r2, [pc, #80]	@ (80016b8 <HAL_MspInit+0x5c>)
 8001668:	f043 0301 	orr.w	r3, r3, #1
 800166c:	6193      	str	r3, [r2, #24]
 800166e:	4b12      	ldr	r3, [pc, #72]	@ (80016b8 <HAL_MspInit+0x5c>)
 8001670:	699b      	ldr	r3, [r3, #24]
 8001672:	f003 0301 	and.w	r3, r3, #1
 8001676:	60bb      	str	r3, [r7, #8]
 8001678:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800167a:	4b0f      	ldr	r3, [pc, #60]	@ (80016b8 <HAL_MspInit+0x5c>)
 800167c:	69db      	ldr	r3, [r3, #28]
 800167e:	4a0e      	ldr	r2, [pc, #56]	@ (80016b8 <HAL_MspInit+0x5c>)
 8001680:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001684:	61d3      	str	r3, [r2, #28]
 8001686:	4b0c      	ldr	r3, [pc, #48]	@ (80016b8 <HAL_MspInit+0x5c>)
 8001688:	69db      	ldr	r3, [r3, #28]
 800168a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800168e:	607b      	str	r3, [r7, #4]
 8001690:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001692:	4b0a      	ldr	r3, [pc, #40]	@ (80016bc <HAL_MspInit+0x60>)
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	60fb      	str	r3, [r7, #12]
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800169e:	60fb      	str	r3, [r7, #12]
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	4a04      	ldr	r2, [pc, #16]	@ (80016bc <HAL_MspInit+0x60>)
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ae:	bf00      	nop
 80016b0:	3714      	adds	r7, #20
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bc80      	pop	{r7}
 80016b6:	4770      	bx	lr
 80016b8:	40021000 	.word	0x40021000
 80016bc:	40010000 	.word	0x40010000

080016c0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b088      	sub	sp, #32
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c8:	f107 0310 	add.w	r3, r7, #16
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	605a      	str	r2, [r3, #4]
 80016d2:	609a      	str	r2, [r3, #8]
 80016d4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a16      	ldr	r2, [pc, #88]	@ (8001734 <HAL_I2C_MspInit+0x74>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d124      	bne.n	800172a <HAL_I2C_MspInit+0x6a>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e0:	4b15      	ldr	r3, [pc, #84]	@ (8001738 <HAL_I2C_MspInit+0x78>)
 80016e2:	699b      	ldr	r3, [r3, #24]
 80016e4:	4a14      	ldr	r2, [pc, #80]	@ (8001738 <HAL_I2C_MspInit+0x78>)
 80016e6:	f043 0308 	orr.w	r3, r3, #8
 80016ea:	6193      	str	r3, [r2, #24]
 80016ec:	4b12      	ldr	r3, [pc, #72]	@ (8001738 <HAL_I2C_MspInit+0x78>)
 80016ee:	699b      	ldr	r3, [r3, #24]
 80016f0:	f003 0308 	and.w	r3, r3, #8
 80016f4:	60fb      	str	r3, [r7, #12]
 80016f6:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80016f8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80016fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016fe:	2312      	movs	r3, #18
 8001700:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001702:	2303      	movs	r3, #3
 8001704:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001706:	f107 0310 	add.w	r3, r7, #16
 800170a:	4619      	mov	r1, r3
 800170c:	480b      	ldr	r0, [pc, #44]	@ (800173c <HAL_I2C_MspInit+0x7c>)
 800170e:	f000 fa79 	bl	8001c04 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001712:	4b09      	ldr	r3, [pc, #36]	@ (8001738 <HAL_I2C_MspInit+0x78>)
 8001714:	69db      	ldr	r3, [r3, #28]
 8001716:	4a08      	ldr	r2, [pc, #32]	@ (8001738 <HAL_I2C_MspInit+0x78>)
 8001718:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800171c:	61d3      	str	r3, [r2, #28]
 800171e:	4b06      	ldr	r3, [pc, #24]	@ (8001738 <HAL_I2C_MspInit+0x78>)
 8001720:	69db      	ldr	r3, [r3, #28]
 8001722:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001726:	60bb      	str	r3, [r7, #8]
 8001728:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 800172a:	bf00      	nop
 800172c:	3720      	adds	r7, #32
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	40005800 	.word	0x40005800
 8001738:	40021000 	.word	0x40021000
 800173c:	40010c00 	.word	0x40010c00

08001740 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001740:	b480      	push	{r7}
 8001742:	b085      	sub	sp, #20
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a09      	ldr	r2, [pc, #36]	@ (8001774 <HAL_TIM_Base_MspInit+0x34>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d10b      	bne.n	800176a <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001752:	4b09      	ldr	r3, [pc, #36]	@ (8001778 <HAL_TIM_Base_MspInit+0x38>)
 8001754:	699b      	ldr	r3, [r3, #24]
 8001756:	4a08      	ldr	r2, [pc, #32]	@ (8001778 <HAL_TIM_Base_MspInit+0x38>)
 8001758:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800175c:	6193      	str	r3, [r2, #24]
 800175e:	4b06      	ldr	r3, [pc, #24]	@ (8001778 <HAL_TIM_Base_MspInit+0x38>)
 8001760:	699b      	ldr	r3, [r3, #24]
 8001762:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800176a:	bf00      	nop
 800176c:	3714      	adds	r7, #20
 800176e:	46bd      	mov	sp, r7
 8001770:	bc80      	pop	{r7}
 8001772:	4770      	bx	lr
 8001774:	40012c00 	.word	0x40012c00
 8001778:	40021000 	.word	0x40021000

0800177c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800177c:	b480      	push	{r7}
 800177e:	b085      	sub	sp, #20
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800178c:	d10b      	bne.n	80017a6 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800178e:	4b08      	ldr	r3, [pc, #32]	@ (80017b0 <HAL_TIM_PWM_MspInit+0x34>)
 8001790:	69db      	ldr	r3, [r3, #28]
 8001792:	4a07      	ldr	r2, [pc, #28]	@ (80017b0 <HAL_TIM_PWM_MspInit+0x34>)
 8001794:	f043 0301 	orr.w	r3, r3, #1
 8001798:	61d3      	str	r3, [r2, #28]
 800179a:	4b05      	ldr	r3, [pc, #20]	@ (80017b0 <HAL_TIM_PWM_MspInit+0x34>)
 800179c:	69db      	ldr	r3, [r3, #28]
 800179e:	f003 0301 	and.w	r3, r3, #1
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80017a6:	bf00      	nop
 80017a8:	3714      	adds	r7, #20
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr
 80017b0:	40021000 	.word	0x40021000

080017b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b088      	sub	sp, #32
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017bc:	f107 0310 	add.w	r3, r7, #16
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	605a      	str	r2, [r3, #4]
 80017c6:	609a      	str	r2, [r3, #8]
 80017c8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017d2:	d117      	bne.n	8001804 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d4:	4b0d      	ldr	r3, [pc, #52]	@ (800180c <HAL_TIM_MspPostInit+0x58>)
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	4a0c      	ldr	r2, [pc, #48]	@ (800180c <HAL_TIM_MspPostInit+0x58>)
 80017da:	f043 0304 	orr.w	r3, r3, #4
 80017de:	6193      	str	r3, [r2, #24]
 80017e0:	4b0a      	ldr	r3, [pc, #40]	@ (800180c <HAL_TIM_MspPostInit+0x58>)
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	f003 0304 	and.w	r3, r3, #4
 80017e8:	60fb      	str	r3, [r7, #12]
 80017ea:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80017ec:	2302      	movs	r3, #2
 80017ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f0:	2302      	movs	r3, #2
 80017f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f4:	2302      	movs	r3, #2
 80017f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f8:	f107 0310 	add.w	r3, r7, #16
 80017fc:	4619      	mov	r1, r3
 80017fe:	4804      	ldr	r0, [pc, #16]	@ (8001810 <HAL_TIM_MspPostInit+0x5c>)
 8001800:	f000 fa00 	bl	8001c04 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001804:	bf00      	nop
 8001806:	3720      	adds	r7, #32
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	40021000 	.word	0x40021000
 8001810:	40010800 	.word	0x40010800

08001814 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001818:	bf00      	nop
 800181a:	e7fd      	b.n	8001818 <NMI_Handler+0x4>

0800181c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001820:	bf00      	nop
 8001822:	e7fd      	b.n	8001820 <HardFault_Handler+0x4>

08001824 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001828:	bf00      	nop
 800182a:	e7fd      	b.n	8001828 <MemManage_Handler+0x4>

0800182c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001830:	bf00      	nop
 8001832:	e7fd      	b.n	8001830 <BusFault_Handler+0x4>

08001834 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001838:	bf00      	nop
 800183a:	e7fd      	b.n	8001838 <UsageFault_Handler+0x4>

0800183c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001840:	bf00      	nop
 8001842:	46bd      	mov	sp, r7
 8001844:	bc80      	pop	{r7}
 8001846:	4770      	bx	lr

08001848 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800184c:	bf00      	nop
 800184e:	46bd      	mov	sp, r7
 8001850:	bc80      	pop	{r7}
 8001852:	4770      	bx	lr

08001854 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001858:	bf00      	nop
 800185a:	46bd      	mov	sp, r7
 800185c:	bc80      	pop	{r7}
 800185e:	4770      	bx	lr

08001860 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001864:	f000 f8aa 	bl	80019bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001868:	bf00      	nop
 800186a:	bd80      	pop	{r7, pc}

0800186c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b086      	sub	sp, #24
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001874:	4a14      	ldr	r2, [pc, #80]	@ (80018c8 <_sbrk+0x5c>)
 8001876:	4b15      	ldr	r3, [pc, #84]	@ (80018cc <_sbrk+0x60>)
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001880:	4b13      	ldr	r3, [pc, #76]	@ (80018d0 <_sbrk+0x64>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d102      	bne.n	800188e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001888:	4b11      	ldr	r3, [pc, #68]	@ (80018d0 <_sbrk+0x64>)
 800188a:	4a12      	ldr	r2, [pc, #72]	@ (80018d4 <_sbrk+0x68>)
 800188c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800188e:	4b10      	ldr	r3, [pc, #64]	@ (80018d0 <_sbrk+0x64>)
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4413      	add	r3, r2
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	429a      	cmp	r2, r3
 800189a:	d207      	bcs.n	80018ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800189c:	f002 fb7a 	bl	8003f94 <__errno>
 80018a0:	4603      	mov	r3, r0
 80018a2:	220c      	movs	r2, #12
 80018a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018a6:	f04f 33ff 	mov.w	r3, #4294967295
 80018aa:	e009      	b.n	80018c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018ac:	4b08      	ldr	r3, [pc, #32]	@ (80018d0 <_sbrk+0x64>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018b2:	4b07      	ldr	r3, [pc, #28]	@ (80018d0 <_sbrk+0x64>)
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4413      	add	r3, r2
 80018ba:	4a05      	ldr	r2, [pc, #20]	@ (80018d0 <_sbrk+0x64>)
 80018bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018be:	68fb      	ldr	r3, [r7, #12]
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3718      	adds	r7, #24
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	20005000 	.word	0x20005000
 80018cc:	00000400 	.word	0x00000400
 80018d0:	20000594 	.word	0x20000594
 80018d4:	200006e8 	.word	0x200006e8

080018d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr

080018e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018e4:	f7ff fff8 	bl	80018d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018e8:	480b      	ldr	r0, [pc, #44]	@ (8001918 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80018ea:	490c      	ldr	r1, [pc, #48]	@ (800191c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80018ec:	4a0c      	ldr	r2, [pc, #48]	@ (8001920 <LoopFillZerobss+0x16>)
  movs r3, #0
 80018ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018f0:	e002      	b.n	80018f8 <LoopCopyDataInit>

080018f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018f6:	3304      	adds	r3, #4

080018f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018fc:	d3f9      	bcc.n	80018f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018fe:	4a09      	ldr	r2, [pc, #36]	@ (8001924 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001900:	4c09      	ldr	r4, [pc, #36]	@ (8001928 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001902:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001904:	e001      	b.n	800190a <LoopFillZerobss>

08001906 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001906:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001908:	3204      	adds	r2, #4

0800190a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800190a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800190c:	d3fb      	bcc.n	8001906 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800190e:	f002 fb47 	bl	8003fa0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001912:	f7ff f80b 	bl	800092c <main>
  bx lr
 8001916:	4770      	bx	lr
  ldr r0, =_sdata
 8001918:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800191c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001920:	08006a04 	.word	0x08006a04
  ldr r2, =_sbss
 8001924:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001928:	200006e4 	.word	0x200006e4

0800192c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800192c:	e7fe      	b.n	800192c <ADC1_2_IRQHandler>
	...

08001930 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001934:	4b08      	ldr	r3, [pc, #32]	@ (8001958 <HAL_Init+0x28>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a07      	ldr	r2, [pc, #28]	@ (8001958 <HAL_Init+0x28>)
 800193a:	f043 0310 	orr.w	r3, r3, #16
 800193e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001940:	2003      	movs	r0, #3
 8001942:	f000 f92b 	bl	8001b9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001946:	200f      	movs	r0, #15
 8001948:	f000 f808 	bl	800195c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800194c:	f7ff fe86 	bl	800165c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001950:	2300      	movs	r3, #0
}
 8001952:	4618      	mov	r0, r3
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40022000 	.word	0x40022000

0800195c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001964:	4b12      	ldr	r3, [pc, #72]	@ (80019b0 <HAL_InitTick+0x54>)
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	4b12      	ldr	r3, [pc, #72]	@ (80019b4 <HAL_InitTick+0x58>)
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	4619      	mov	r1, r3
 800196e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001972:	fbb3 f3f1 	udiv	r3, r3, r1
 8001976:	fbb2 f3f3 	udiv	r3, r2, r3
 800197a:	4618      	mov	r0, r3
 800197c:	f000 f935 	bl	8001bea <HAL_SYSTICK_Config>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e00e      	b.n	80019a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2b0f      	cmp	r3, #15
 800198e:	d80a      	bhi.n	80019a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001990:	2200      	movs	r2, #0
 8001992:	6879      	ldr	r1, [r7, #4]
 8001994:	f04f 30ff 	mov.w	r0, #4294967295
 8001998:	f000 f90b 	bl	8001bb2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800199c:	4a06      	ldr	r2, [pc, #24]	@ (80019b8 <HAL_InitTick+0x5c>)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019a2:	2300      	movs	r3, #0
 80019a4:	e000      	b.n	80019a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	3708      	adds	r7, #8
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	20000014 	.word	0x20000014
 80019b4:	2000001c 	.word	0x2000001c
 80019b8:	20000018 	.word	0x20000018

080019bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019c0:	4b05      	ldr	r3, [pc, #20]	@ (80019d8 <HAL_IncTick+0x1c>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	461a      	mov	r2, r3
 80019c6:	4b05      	ldr	r3, [pc, #20]	@ (80019dc <HAL_IncTick+0x20>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4413      	add	r3, r2
 80019cc:	4a03      	ldr	r2, [pc, #12]	@ (80019dc <HAL_IncTick+0x20>)
 80019ce:	6013      	str	r3, [r2, #0]
}
 80019d0:	bf00      	nop
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bc80      	pop	{r7}
 80019d6:	4770      	bx	lr
 80019d8:	2000001c 	.word	0x2000001c
 80019dc:	20000598 	.word	0x20000598

080019e0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  return uwTick;
 80019e4:	4b02      	ldr	r3, [pc, #8]	@ (80019f0 <HAL_GetTick+0x10>)
 80019e6:	681b      	ldr	r3, [r3, #0]
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bc80      	pop	{r7}
 80019ee:	4770      	bx	lr
 80019f0:	20000598 	.word	0x20000598

080019f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b084      	sub	sp, #16
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019fc:	f7ff fff0 	bl	80019e0 <HAL_GetTick>
 8001a00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a0c:	d005      	beq.n	8001a1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a0e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a38 <HAL_Delay+0x44>)
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	461a      	mov	r2, r3
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	4413      	add	r3, r2
 8001a18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a1a:	bf00      	nop
 8001a1c:	f7ff ffe0 	bl	80019e0 <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	68fa      	ldr	r2, [r7, #12]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d8f7      	bhi.n	8001a1c <HAL_Delay+0x28>
  {
  }
}
 8001a2c:	bf00      	nop
 8001a2e:	bf00      	nop
 8001a30:	3710      	adds	r7, #16
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	2000001c 	.word	0x2000001c

08001a3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b085      	sub	sp, #20
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	f003 0307 	and.w	r3, r3, #7
 8001a4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a80 <__NVIC_SetPriorityGrouping+0x44>)
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a52:	68ba      	ldr	r2, [r7, #8]
 8001a54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a58:	4013      	ands	r3, r2
 8001a5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a6e:	4a04      	ldr	r2, [pc, #16]	@ (8001a80 <__NVIC_SetPriorityGrouping+0x44>)
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	60d3      	str	r3, [r2, #12]
}
 8001a74:	bf00      	nop
 8001a76:	3714      	adds	r7, #20
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bc80      	pop	{r7}
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	e000ed00 	.word	0xe000ed00

08001a84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a88:	4b04      	ldr	r3, [pc, #16]	@ (8001a9c <__NVIC_GetPriorityGrouping+0x18>)
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	0a1b      	lsrs	r3, r3, #8
 8001a8e:	f003 0307 	and.w	r3, r3, #7
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bc80      	pop	{r7}
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	e000ed00 	.word	0xe000ed00

08001aa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	6039      	str	r1, [r7, #0]
 8001aaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	db0a      	blt.n	8001aca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	b2da      	uxtb	r2, r3
 8001ab8:	490c      	ldr	r1, [pc, #48]	@ (8001aec <__NVIC_SetPriority+0x4c>)
 8001aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001abe:	0112      	lsls	r2, r2, #4
 8001ac0:	b2d2      	uxtb	r2, r2
 8001ac2:	440b      	add	r3, r1
 8001ac4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ac8:	e00a      	b.n	8001ae0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	b2da      	uxtb	r2, r3
 8001ace:	4908      	ldr	r1, [pc, #32]	@ (8001af0 <__NVIC_SetPriority+0x50>)
 8001ad0:	79fb      	ldrb	r3, [r7, #7]
 8001ad2:	f003 030f 	and.w	r3, r3, #15
 8001ad6:	3b04      	subs	r3, #4
 8001ad8:	0112      	lsls	r2, r2, #4
 8001ada:	b2d2      	uxtb	r2, r2
 8001adc:	440b      	add	r3, r1
 8001ade:	761a      	strb	r2, [r3, #24]
}
 8001ae0:	bf00      	nop
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bc80      	pop	{r7}
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	e000e100 	.word	0xe000e100
 8001af0:	e000ed00 	.word	0xe000ed00

08001af4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b089      	sub	sp, #36	@ 0x24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	f003 0307 	and.w	r3, r3, #7
 8001b06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b08:	69fb      	ldr	r3, [r7, #28]
 8001b0a:	f1c3 0307 	rsb	r3, r3, #7
 8001b0e:	2b04      	cmp	r3, #4
 8001b10:	bf28      	it	cs
 8001b12:	2304      	movcs	r3, #4
 8001b14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	3304      	adds	r3, #4
 8001b1a:	2b06      	cmp	r3, #6
 8001b1c:	d902      	bls.n	8001b24 <NVIC_EncodePriority+0x30>
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	3b03      	subs	r3, #3
 8001b22:	e000      	b.n	8001b26 <NVIC_EncodePriority+0x32>
 8001b24:	2300      	movs	r3, #0
 8001b26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b28:	f04f 32ff 	mov.w	r2, #4294967295
 8001b2c:	69bb      	ldr	r3, [r7, #24]
 8001b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b32:	43da      	mvns	r2, r3
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	401a      	ands	r2, r3
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	fa01 f303 	lsl.w	r3, r1, r3
 8001b46:	43d9      	mvns	r1, r3
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b4c:	4313      	orrs	r3, r2
         );
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3724      	adds	r7, #36	@ 0x24
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bc80      	pop	{r7}
 8001b56:	4770      	bx	lr

08001b58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	3b01      	subs	r3, #1
 8001b64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b68:	d301      	bcc.n	8001b6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e00f      	b.n	8001b8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b98 <SysTick_Config+0x40>)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	3b01      	subs	r3, #1
 8001b74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b76:	210f      	movs	r1, #15
 8001b78:	f04f 30ff 	mov.w	r0, #4294967295
 8001b7c:	f7ff ff90 	bl	8001aa0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b80:	4b05      	ldr	r3, [pc, #20]	@ (8001b98 <SysTick_Config+0x40>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b86:	4b04      	ldr	r3, [pc, #16]	@ (8001b98 <SysTick_Config+0x40>)
 8001b88:	2207      	movs	r2, #7
 8001b8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	e000e010 	.word	0xe000e010

08001b9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f7ff ff49 	bl	8001a3c <__NVIC_SetPriorityGrouping>
}
 8001baa:	bf00      	nop
 8001bac:	3708      	adds	r7, #8
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}

08001bb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b086      	sub	sp, #24
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	4603      	mov	r3, r0
 8001bba:	60b9      	str	r1, [r7, #8]
 8001bbc:	607a      	str	r2, [r7, #4]
 8001bbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bc4:	f7ff ff5e 	bl	8001a84 <__NVIC_GetPriorityGrouping>
 8001bc8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bca:	687a      	ldr	r2, [r7, #4]
 8001bcc:	68b9      	ldr	r1, [r7, #8]
 8001bce:	6978      	ldr	r0, [r7, #20]
 8001bd0:	f7ff ff90 	bl	8001af4 <NVIC_EncodePriority>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bda:	4611      	mov	r1, r2
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7ff ff5f 	bl	8001aa0 <__NVIC_SetPriority>
}
 8001be2:	bf00      	nop
 8001be4:	3718      	adds	r7, #24
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}

08001bea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bea:	b580      	push	{r7, lr}
 8001bec:	b082      	sub	sp, #8
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f7ff ffb0 	bl	8001b58 <SysTick_Config>
 8001bf8:	4603      	mov	r3, r0
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
	...

08001c04 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b08b      	sub	sp, #44	@ 0x2c
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c12:	2300      	movs	r3, #0
 8001c14:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c16:	e169      	b.n	8001eec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c18:	2201      	movs	r2, #1
 8001c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	69fa      	ldr	r2, [r7, #28]
 8001c28:	4013      	ands	r3, r2
 8001c2a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c2c:	69ba      	ldr	r2, [r7, #24]
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	f040 8158 	bne.w	8001ee6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	4a9a      	ldr	r2, [pc, #616]	@ (8001ea4 <HAL_GPIO_Init+0x2a0>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d05e      	beq.n	8001cfe <HAL_GPIO_Init+0xfa>
 8001c40:	4a98      	ldr	r2, [pc, #608]	@ (8001ea4 <HAL_GPIO_Init+0x2a0>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d875      	bhi.n	8001d32 <HAL_GPIO_Init+0x12e>
 8001c46:	4a98      	ldr	r2, [pc, #608]	@ (8001ea8 <HAL_GPIO_Init+0x2a4>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d058      	beq.n	8001cfe <HAL_GPIO_Init+0xfa>
 8001c4c:	4a96      	ldr	r2, [pc, #600]	@ (8001ea8 <HAL_GPIO_Init+0x2a4>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d86f      	bhi.n	8001d32 <HAL_GPIO_Init+0x12e>
 8001c52:	4a96      	ldr	r2, [pc, #600]	@ (8001eac <HAL_GPIO_Init+0x2a8>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d052      	beq.n	8001cfe <HAL_GPIO_Init+0xfa>
 8001c58:	4a94      	ldr	r2, [pc, #592]	@ (8001eac <HAL_GPIO_Init+0x2a8>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d869      	bhi.n	8001d32 <HAL_GPIO_Init+0x12e>
 8001c5e:	4a94      	ldr	r2, [pc, #592]	@ (8001eb0 <HAL_GPIO_Init+0x2ac>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d04c      	beq.n	8001cfe <HAL_GPIO_Init+0xfa>
 8001c64:	4a92      	ldr	r2, [pc, #584]	@ (8001eb0 <HAL_GPIO_Init+0x2ac>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d863      	bhi.n	8001d32 <HAL_GPIO_Init+0x12e>
 8001c6a:	4a92      	ldr	r2, [pc, #584]	@ (8001eb4 <HAL_GPIO_Init+0x2b0>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d046      	beq.n	8001cfe <HAL_GPIO_Init+0xfa>
 8001c70:	4a90      	ldr	r2, [pc, #576]	@ (8001eb4 <HAL_GPIO_Init+0x2b0>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d85d      	bhi.n	8001d32 <HAL_GPIO_Init+0x12e>
 8001c76:	2b12      	cmp	r3, #18
 8001c78:	d82a      	bhi.n	8001cd0 <HAL_GPIO_Init+0xcc>
 8001c7a:	2b12      	cmp	r3, #18
 8001c7c:	d859      	bhi.n	8001d32 <HAL_GPIO_Init+0x12e>
 8001c7e:	a201      	add	r2, pc, #4	@ (adr r2, 8001c84 <HAL_GPIO_Init+0x80>)
 8001c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c84:	08001cff 	.word	0x08001cff
 8001c88:	08001cd9 	.word	0x08001cd9
 8001c8c:	08001ceb 	.word	0x08001ceb
 8001c90:	08001d2d 	.word	0x08001d2d
 8001c94:	08001d33 	.word	0x08001d33
 8001c98:	08001d33 	.word	0x08001d33
 8001c9c:	08001d33 	.word	0x08001d33
 8001ca0:	08001d33 	.word	0x08001d33
 8001ca4:	08001d33 	.word	0x08001d33
 8001ca8:	08001d33 	.word	0x08001d33
 8001cac:	08001d33 	.word	0x08001d33
 8001cb0:	08001d33 	.word	0x08001d33
 8001cb4:	08001d33 	.word	0x08001d33
 8001cb8:	08001d33 	.word	0x08001d33
 8001cbc:	08001d33 	.word	0x08001d33
 8001cc0:	08001d33 	.word	0x08001d33
 8001cc4:	08001d33 	.word	0x08001d33
 8001cc8:	08001ce1 	.word	0x08001ce1
 8001ccc:	08001cf5 	.word	0x08001cf5
 8001cd0:	4a79      	ldr	r2, [pc, #484]	@ (8001eb8 <HAL_GPIO_Init+0x2b4>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d013      	beq.n	8001cfe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001cd6:	e02c      	b.n	8001d32 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	623b      	str	r3, [r7, #32]
          break;
 8001cde:	e029      	b.n	8001d34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	3304      	adds	r3, #4
 8001ce6:	623b      	str	r3, [r7, #32]
          break;
 8001ce8:	e024      	b.n	8001d34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	68db      	ldr	r3, [r3, #12]
 8001cee:	3308      	adds	r3, #8
 8001cf0:	623b      	str	r3, [r7, #32]
          break;
 8001cf2:	e01f      	b.n	8001d34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	330c      	adds	r3, #12
 8001cfa:	623b      	str	r3, [r7, #32]
          break;
 8001cfc:	e01a      	b.n	8001d34 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d102      	bne.n	8001d0c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d06:	2304      	movs	r3, #4
 8001d08:	623b      	str	r3, [r7, #32]
          break;
 8001d0a:	e013      	b.n	8001d34 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d105      	bne.n	8001d20 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d14:	2308      	movs	r3, #8
 8001d16:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	69fa      	ldr	r2, [r7, #28]
 8001d1c:	611a      	str	r2, [r3, #16]
          break;
 8001d1e:	e009      	b.n	8001d34 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d20:	2308      	movs	r3, #8
 8001d22:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	69fa      	ldr	r2, [r7, #28]
 8001d28:	615a      	str	r2, [r3, #20]
          break;
 8001d2a:	e003      	b.n	8001d34 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	623b      	str	r3, [r7, #32]
          break;
 8001d30:	e000      	b.n	8001d34 <HAL_GPIO_Init+0x130>
          break;
 8001d32:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d34:	69bb      	ldr	r3, [r7, #24]
 8001d36:	2bff      	cmp	r3, #255	@ 0xff
 8001d38:	d801      	bhi.n	8001d3e <HAL_GPIO_Init+0x13a>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	e001      	b.n	8001d42 <HAL_GPIO_Init+0x13e>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	3304      	adds	r3, #4
 8001d42:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	2bff      	cmp	r3, #255	@ 0xff
 8001d48:	d802      	bhi.n	8001d50 <HAL_GPIO_Init+0x14c>
 8001d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	e002      	b.n	8001d56 <HAL_GPIO_Init+0x152>
 8001d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d52:	3b08      	subs	r3, #8
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	210f      	movs	r1, #15
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	fa01 f303 	lsl.w	r3, r1, r3
 8001d64:	43db      	mvns	r3, r3
 8001d66:	401a      	ands	r2, r3
 8001d68:	6a39      	ldr	r1, [r7, #32]
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d70:	431a      	orrs	r2, r3
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	f000 80b1 	beq.w	8001ee6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d84:	4b4d      	ldr	r3, [pc, #308]	@ (8001ebc <HAL_GPIO_Init+0x2b8>)
 8001d86:	699b      	ldr	r3, [r3, #24]
 8001d88:	4a4c      	ldr	r2, [pc, #304]	@ (8001ebc <HAL_GPIO_Init+0x2b8>)
 8001d8a:	f043 0301 	orr.w	r3, r3, #1
 8001d8e:	6193      	str	r3, [r2, #24]
 8001d90:	4b4a      	ldr	r3, [pc, #296]	@ (8001ebc <HAL_GPIO_Init+0x2b8>)
 8001d92:	699b      	ldr	r3, [r3, #24]
 8001d94:	f003 0301 	and.w	r3, r3, #1
 8001d98:	60bb      	str	r3, [r7, #8]
 8001d9a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d9c:	4a48      	ldr	r2, [pc, #288]	@ (8001ec0 <HAL_GPIO_Init+0x2bc>)
 8001d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001da0:	089b      	lsrs	r3, r3, #2
 8001da2:	3302      	adds	r3, #2
 8001da4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001da8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dac:	f003 0303 	and.w	r3, r3, #3
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	220f      	movs	r2, #15
 8001db4:	fa02 f303 	lsl.w	r3, r2, r3
 8001db8:	43db      	mvns	r3, r3
 8001dba:	68fa      	ldr	r2, [r7, #12]
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	4a40      	ldr	r2, [pc, #256]	@ (8001ec4 <HAL_GPIO_Init+0x2c0>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d013      	beq.n	8001df0 <HAL_GPIO_Init+0x1ec>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	4a3f      	ldr	r2, [pc, #252]	@ (8001ec8 <HAL_GPIO_Init+0x2c4>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d00d      	beq.n	8001dec <HAL_GPIO_Init+0x1e8>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	4a3e      	ldr	r2, [pc, #248]	@ (8001ecc <HAL_GPIO_Init+0x2c8>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d007      	beq.n	8001de8 <HAL_GPIO_Init+0x1e4>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	4a3d      	ldr	r2, [pc, #244]	@ (8001ed0 <HAL_GPIO_Init+0x2cc>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d101      	bne.n	8001de4 <HAL_GPIO_Init+0x1e0>
 8001de0:	2303      	movs	r3, #3
 8001de2:	e006      	b.n	8001df2 <HAL_GPIO_Init+0x1ee>
 8001de4:	2304      	movs	r3, #4
 8001de6:	e004      	b.n	8001df2 <HAL_GPIO_Init+0x1ee>
 8001de8:	2302      	movs	r3, #2
 8001dea:	e002      	b.n	8001df2 <HAL_GPIO_Init+0x1ee>
 8001dec:	2301      	movs	r3, #1
 8001dee:	e000      	b.n	8001df2 <HAL_GPIO_Init+0x1ee>
 8001df0:	2300      	movs	r3, #0
 8001df2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001df4:	f002 0203 	and.w	r2, r2, #3
 8001df8:	0092      	lsls	r2, r2, #2
 8001dfa:	4093      	lsls	r3, r2
 8001dfc:	68fa      	ldr	r2, [r7, #12]
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e02:	492f      	ldr	r1, [pc, #188]	@ (8001ec0 <HAL_GPIO_Init+0x2bc>)
 8001e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e06:	089b      	lsrs	r3, r3, #2
 8001e08:	3302      	adds	r3, #2
 8001e0a:	68fa      	ldr	r2, [r7, #12]
 8001e0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d006      	beq.n	8001e2a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e1c:	4b2d      	ldr	r3, [pc, #180]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e1e:	689a      	ldr	r2, [r3, #8]
 8001e20:	492c      	ldr	r1, [pc, #176]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e22:	69bb      	ldr	r3, [r7, #24]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	608b      	str	r3, [r1, #8]
 8001e28:	e006      	b.n	8001e38 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e2a:	4b2a      	ldr	r3, [pc, #168]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e2c:	689a      	ldr	r2, [r3, #8]
 8001e2e:	69bb      	ldr	r3, [r7, #24]
 8001e30:	43db      	mvns	r3, r3
 8001e32:	4928      	ldr	r1, [pc, #160]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e34:	4013      	ands	r3, r2
 8001e36:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d006      	beq.n	8001e52 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e44:	4b23      	ldr	r3, [pc, #140]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e46:	68da      	ldr	r2, [r3, #12]
 8001e48:	4922      	ldr	r1, [pc, #136]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e4a:	69bb      	ldr	r3, [r7, #24]
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	60cb      	str	r3, [r1, #12]
 8001e50:	e006      	b.n	8001e60 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e52:	4b20      	ldr	r3, [pc, #128]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e54:	68da      	ldr	r2, [r3, #12]
 8001e56:	69bb      	ldr	r3, [r7, #24]
 8001e58:	43db      	mvns	r3, r3
 8001e5a:	491e      	ldr	r1, [pc, #120]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d006      	beq.n	8001e7a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e6c:	4b19      	ldr	r3, [pc, #100]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e6e:	685a      	ldr	r2, [r3, #4]
 8001e70:	4918      	ldr	r1, [pc, #96]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e72:	69bb      	ldr	r3, [r7, #24]
 8001e74:	4313      	orrs	r3, r2
 8001e76:	604b      	str	r3, [r1, #4]
 8001e78:	e006      	b.n	8001e88 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e7a:	4b16      	ldr	r3, [pc, #88]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e7c:	685a      	ldr	r2, [r3, #4]
 8001e7e:	69bb      	ldr	r3, [r7, #24]
 8001e80:	43db      	mvns	r3, r3
 8001e82:	4914      	ldr	r1, [pc, #80]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e84:	4013      	ands	r3, r2
 8001e86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d021      	beq.n	8001ed8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e94:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	490e      	ldr	r1, [pc, #56]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e9a:	69bb      	ldr	r3, [r7, #24]
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	600b      	str	r3, [r1, #0]
 8001ea0:	e021      	b.n	8001ee6 <HAL_GPIO_Init+0x2e2>
 8001ea2:	bf00      	nop
 8001ea4:	10320000 	.word	0x10320000
 8001ea8:	10310000 	.word	0x10310000
 8001eac:	10220000 	.word	0x10220000
 8001eb0:	10210000 	.word	0x10210000
 8001eb4:	10120000 	.word	0x10120000
 8001eb8:	10110000 	.word	0x10110000
 8001ebc:	40021000 	.word	0x40021000
 8001ec0:	40010000 	.word	0x40010000
 8001ec4:	40010800 	.word	0x40010800
 8001ec8:	40010c00 	.word	0x40010c00
 8001ecc:	40011000 	.word	0x40011000
 8001ed0:	40011400 	.word	0x40011400
 8001ed4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8001f08 <HAL_GPIO_Init+0x304>)
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	69bb      	ldr	r3, [r7, #24]
 8001ede:	43db      	mvns	r3, r3
 8001ee0:	4909      	ldr	r1, [pc, #36]	@ (8001f08 <HAL_GPIO_Init+0x304>)
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee8:	3301      	adds	r3, #1
 8001eea:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	f47f ae8e 	bne.w	8001c18 <HAL_GPIO_Init+0x14>
  }
}
 8001efc:	bf00      	nop
 8001efe:	bf00      	nop
 8001f00:	372c      	adds	r7, #44	@ 0x2c
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bc80      	pop	{r7}
 8001f06:	4770      	bx	lr
 8001f08:	40010400 	.word	0x40010400

08001f0c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b085      	sub	sp, #20
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	460b      	mov	r3, r1
 8001f16:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	689a      	ldr	r2, [r3, #8]
 8001f1c:	887b      	ldrh	r3, [r7, #2]
 8001f1e:	4013      	ands	r3, r2
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d002      	beq.n	8001f2a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001f24:	2301      	movs	r3, #1
 8001f26:	73fb      	strb	r3, [r7, #15]
 8001f28:	e001      	b.n	8001f2e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3714      	adds	r7, #20
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bc80      	pop	{r7}
 8001f38:	4770      	bx	lr

08001f3a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f3a:	b480      	push	{r7}
 8001f3c:	b083      	sub	sp, #12
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	6078      	str	r0, [r7, #4]
 8001f42:	460b      	mov	r3, r1
 8001f44:	807b      	strh	r3, [r7, #2]
 8001f46:	4613      	mov	r3, r2
 8001f48:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f4a:	787b      	ldrb	r3, [r7, #1]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d003      	beq.n	8001f58 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f50:	887a      	ldrh	r2, [r7, #2]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f56:	e003      	b.n	8001f60 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f58:	887b      	ldrh	r3, [r7, #2]
 8001f5a:	041a      	lsls	r2, r3, #16
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	611a      	str	r2, [r3, #16]
}
 8001f60:	bf00      	nop
 8001f62:	370c      	adds	r7, #12
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bc80      	pop	{r7}
 8001f68:	4770      	bx	lr
	...

08001f6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d101      	bne.n	8001f7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e12b      	b.n	80021d6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d106      	bne.n	8001f98 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001f92:	6878      	ldr	r0, [r7, #4]
 8001f94:	f7ff fb94 	bl	80016c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2224      	movs	r2, #36	@ 0x24
 8001f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f022 0201 	bic.w	r2, r2, #1
 8001fae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001fbe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001fce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001fd0:	f001 f960 	bl	8003294 <HAL_RCC_GetPCLK1Freq>
 8001fd4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	4a81      	ldr	r2, [pc, #516]	@ (80021e0 <HAL_I2C_Init+0x274>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d807      	bhi.n	8001ff0 <HAL_I2C_Init+0x84>
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	4a80      	ldr	r2, [pc, #512]	@ (80021e4 <HAL_I2C_Init+0x278>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	bf94      	ite	ls
 8001fe8:	2301      	movls	r3, #1
 8001fea:	2300      	movhi	r3, #0
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	e006      	b.n	8001ffe <HAL_I2C_Init+0x92>
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	4a7d      	ldr	r2, [pc, #500]	@ (80021e8 <HAL_I2C_Init+0x27c>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	bf94      	ite	ls
 8001ff8:	2301      	movls	r3, #1
 8001ffa:	2300      	movhi	r3, #0
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e0e7      	b.n	80021d6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	4a78      	ldr	r2, [pc, #480]	@ (80021ec <HAL_I2C_Init+0x280>)
 800200a:	fba2 2303 	umull	r2, r3, r2, r3
 800200e:	0c9b      	lsrs	r3, r3, #18
 8002010:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	68ba      	ldr	r2, [r7, #8]
 8002022:	430a      	orrs	r2, r1
 8002024:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	6a1b      	ldr	r3, [r3, #32]
 800202c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	4a6a      	ldr	r2, [pc, #424]	@ (80021e0 <HAL_I2C_Init+0x274>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d802      	bhi.n	8002040 <HAL_I2C_Init+0xd4>
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	3301      	adds	r3, #1
 800203e:	e009      	b.n	8002054 <HAL_I2C_Init+0xe8>
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002046:	fb02 f303 	mul.w	r3, r2, r3
 800204a:	4a69      	ldr	r2, [pc, #420]	@ (80021f0 <HAL_I2C_Init+0x284>)
 800204c:	fba2 2303 	umull	r2, r3, r2, r3
 8002050:	099b      	lsrs	r3, r3, #6
 8002052:	3301      	adds	r3, #1
 8002054:	687a      	ldr	r2, [r7, #4]
 8002056:	6812      	ldr	r2, [r2, #0]
 8002058:	430b      	orrs	r3, r1
 800205a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	69db      	ldr	r3, [r3, #28]
 8002062:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002066:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	495c      	ldr	r1, [pc, #368]	@ (80021e0 <HAL_I2C_Init+0x274>)
 8002070:	428b      	cmp	r3, r1
 8002072:	d819      	bhi.n	80020a8 <HAL_I2C_Init+0x13c>
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	1e59      	subs	r1, r3, #1
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	005b      	lsls	r3, r3, #1
 800207e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002082:	1c59      	adds	r1, r3, #1
 8002084:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002088:	400b      	ands	r3, r1
 800208a:	2b00      	cmp	r3, #0
 800208c:	d00a      	beq.n	80020a4 <HAL_I2C_Init+0x138>
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	1e59      	subs	r1, r3, #1
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	fbb1 f3f3 	udiv	r3, r1, r3
 800209c:	3301      	adds	r3, #1
 800209e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020a2:	e051      	b.n	8002148 <HAL_I2C_Init+0x1dc>
 80020a4:	2304      	movs	r3, #4
 80020a6:	e04f      	b.n	8002148 <HAL_I2C_Init+0x1dc>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d111      	bne.n	80020d4 <HAL_I2C_Init+0x168>
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	1e58      	subs	r0, r3, #1
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6859      	ldr	r1, [r3, #4]
 80020b8:	460b      	mov	r3, r1
 80020ba:	005b      	lsls	r3, r3, #1
 80020bc:	440b      	add	r3, r1
 80020be:	fbb0 f3f3 	udiv	r3, r0, r3
 80020c2:	3301      	adds	r3, #1
 80020c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	bf0c      	ite	eq
 80020cc:	2301      	moveq	r3, #1
 80020ce:	2300      	movne	r3, #0
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	e012      	b.n	80020fa <HAL_I2C_Init+0x18e>
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	1e58      	subs	r0, r3, #1
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6859      	ldr	r1, [r3, #4]
 80020dc:	460b      	mov	r3, r1
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	440b      	add	r3, r1
 80020e2:	0099      	lsls	r1, r3, #2
 80020e4:	440b      	add	r3, r1
 80020e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80020ea:	3301      	adds	r3, #1
 80020ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	bf0c      	ite	eq
 80020f4:	2301      	moveq	r3, #1
 80020f6:	2300      	movne	r3, #0
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <HAL_I2C_Init+0x196>
 80020fe:	2301      	movs	r3, #1
 8002100:	e022      	b.n	8002148 <HAL_I2C_Init+0x1dc>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d10e      	bne.n	8002128 <HAL_I2C_Init+0x1bc>
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	1e58      	subs	r0, r3, #1
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6859      	ldr	r1, [r3, #4]
 8002112:	460b      	mov	r3, r1
 8002114:	005b      	lsls	r3, r3, #1
 8002116:	440b      	add	r3, r1
 8002118:	fbb0 f3f3 	udiv	r3, r0, r3
 800211c:	3301      	adds	r3, #1
 800211e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002122:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002126:	e00f      	b.n	8002148 <HAL_I2C_Init+0x1dc>
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	1e58      	subs	r0, r3, #1
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6859      	ldr	r1, [r3, #4]
 8002130:	460b      	mov	r3, r1
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	440b      	add	r3, r1
 8002136:	0099      	lsls	r1, r3, #2
 8002138:	440b      	add	r3, r1
 800213a:	fbb0 f3f3 	udiv	r3, r0, r3
 800213e:	3301      	adds	r3, #1
 8002140:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002144:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002148:	6879      	ldr	r1, [r7, #4]
 800214a:	6809      	ldr	r1, [r1, #0]
 800214c:	4313      	orrs	r3, r2
 800214e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	69da      	ldr	r2, [r3, #28]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6a1b      	ldr	r3, [r3, #32]
 8002162:	431a      	orrs	r2, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	430a      	orrs	r2, r1
 800216a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002176:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800217a:	687a      	ldr	r2, [r7, #4]
 800217c:	6911      	ldr	r1, [r2, #16]
 800217e:	687a      	ldr	r2, [r7, #4]
 8002180:	68d2      	ldr	r2, [r2, #12]
 8002182:	4311      	orrs	r1, r2
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	6812      	ldr	r2, [r2, #0]
 8002188:	430b      	orrs	r3, r1
 800218a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	68db      	ldr	r3, [r3, #12]
 8002192:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	695a      	ldr	r2, [r3, #20]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	699b      	ldr	r3, [r3, #24]
 800219e:	431a      	orrs	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	430a      	orrs	r2, r1
 80021a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f042 0201 	orr.w	r2, r2, #1
 80021b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2220      	movs	r2, #32
 80021c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2200      	movs	r2, #0
 80021ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2200      	movs	r2, #0
 80021d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80021d4:	2300      	movs	r3, #0
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3710      	adds	r7, #16
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	000186a0 	.word	0x000186a0
 80021e4:	001e847f 	.word	0x001e847f
 80021e8:	003d08ff 	.word	0x003d08ff
 80021ec:	431bde83 	.word	0x431bde83
 80021f0:	10624dd3 	.word	0x10624dd3

080021f4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b088      	sub	sp, #32
 80021f8:	af02      	add	r7, sp, #8
 80021fa:	60f8      	str	r0, [r7, #12]
 80021fc:	607a      	str	r2, [r7, #4]
 80021fe:	461a      	mov	r2, r3
 8002200:	460b      	mov	r3, r1
 8002202:	817b      	strh	r3, [r7, #10]
 8002204:	4613      	mov	r3, r2
 8002206:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002208:	f7ff fbea 	bl	80019e0 <HAL_GetTick>
 800220c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002214:	b2db      	uxtb	r3, r3
 8002216:	2b20      	cmp	r3, #32
 8002218:	f040 80e0 	bne.w	80023dc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	9300      	str	r3, [sp, #0]
 8002220:	2319      	movs	r3, #25
 8002222:	2201      	movs	r2, #1
 8002224:	4970      	ldr	r1, [pc, #448]	@ (80023e8 <HAL_I2C_Master_Transmit+0x1f4>)
 8002226:	68f8      	ldr	r0, [r7, #12]
 8002228:	f000 fa92 	bl	8002750 <I2C_WaitOnFlagUntilTimeout>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002232:	2302      	movs	r3, #2
 8002234:	e0d3      	b.n	80023de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800223c:	2b01      	cmp	r3, #1
 800223e:	d101      	bne.n	8002244 <HAL_I2C_Master_Transmit+0x50>
 8002240:	2302      	movs	r3, #2
 8002242:	e0cc      	b.n	80023de <HAL_I2C_Master_Transmit+0x1ea>
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2201      	movs	r2, #1
 8002248:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0301 	and.w	r3, r3, #1
 8002256:	2b01      	cmp	r3, #1
 8002258:	d007      	beq.n	800226a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f042 0201 	orr.w	r2, r2, #1
 8002268:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002278:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2221      	movs	r2, #33	@ 0x21
 800227e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2210      	movs	r2, #16
 8002286:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2200      	movs	r2, #0
 800228e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	893a      	ldrh	r2, [r7, #8]
 800229a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022a0:	b29a      	uxth	r2, r3
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	4a50      	ldr	r2, [pc, #320]	@ (80023ec <HAL_I2C_Master_Transmit+0x1f8>)
 80022aa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80022ac:	8979      	ldrh	r1, [r7, #10]
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	6a3a      	ldr	r2, [r7, #32]
 80022b2:	68f8      	ldr	r0, [r7, #12]
 80022b4:	f000 f9ca 	bl	800264c <I2C_MasterRequestWrite>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e08d      	b.n	80023de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022c2:	2300      	movs	r3, #0
 80022c4:	613b      	str	r3, [r7, #16]
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	695b      	ldr	r3, [r3, #20]
 80022cc:	613b      	str	r3, [r7, #16]
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	699b      	ldr	r3, [r3, #24]
 80022d4:	613b      	str	r3, [r7, #16]
 80022d6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80022d8:	e066      	b.n	80023a8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022da:	697a      	ldr	r2, [r7, #20]
 80022dc:	6a39      	ldr	r1, [r7, #32]
 80022de:	68f8      	ldr	r0, [r7, #12]
 80022e0:	f000 fb50 	bl	8002984 <I2C_WaitOnTXEFlagUntilTimeout>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d00d      	beq.n	8002306 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ee:	2b04      	cmp	r3, #4
 80022f0:	d107      	bne.n	8002302 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002300:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e06b      	b.n	80023de <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800230a:	781a      	ldrb	r2, [r3, #0]
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002316:	1c5a      	adds	r2, r3, #1
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002320:	b29b      	uxth	r3, r3
 8002322:	3b01      	subs	r3, #1
 8002324:	b29a      	uxth	r2, r3
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800232e:	3b01      	subs	r3, #1
 8002330:	b29a      	uxth	r2, r3
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	695b      	ldr	r3, [r3, #20]
 800233c:	f003 0304 	and.w	r3, r3, #4
 8002340:	2b04      	cmp	r3, #4
 8002342:	d11b      	bne.n	800237c <HAL_I2C_Master_Transmit+0x188>
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002348:	2b00      	cmp	r3, #0
 800234a:	d017      	beq.n	800237c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002350:	781a      	ldrb	r2, [r3, #0]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800235c:	1c5a      	adds	r2, r3, #1
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002366:	b29b      	uxth	r3, r3
 8002368:	3b01      	subs	r3, #1
 800236a:	b29a      	uxth	r2, r3
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002374:	3b01      	subs	r3, #1
 8002376:	b29a      	uxth	r2, r3
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800237c:	697a      	ldr	r2, [r7, #20]
 800237e:	6a39      	ldr	r1, [r7, #32]
 8002380:	68f8      	ldr	r0, [r7, #12]
 8002382:	f000 fb47 	bl	8002a14 <I2C_WaitOnBTFFlagUntilTimeout>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d00d      	beq.n	80023a8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002390:	2b04      	cmp	r3, #4
 8002392:	d107      	bne.n	80023a4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80023a2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	e01a      	b.n	80023de <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d194      	bne.n	80022da <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80023be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2220      	movs	r2, #32
 80023c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2200      	movs	r2, #0
 80023cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2200      	movs	r2, #0
 80023d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80023d8:	2300      	movs	r3, #0
 80023da:	e000      	b.n	80023de <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80023dc:	2302      	movs	r3, #2
  }
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3718      	adds	r7, #24
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	00100002 	.word	0x00100002
 80023ec:	ffff0000 	.word	0xffff0000

080023f0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b08a      	sub	sp, #40	@ 0x28
 80023f4:	af02      	add	r7, sp, #8
 80023f6:	60f8      	str	r0, [r7, #12]
 80023f8:	607a      	str	r2, [r7, #4]
 80023fa:	603b      	str	r3, [r7, #0]
 80023fc:	460b      	mov	r3, r1
 80023fe:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002400:	f7ff faee 	bl	80019e0 <HAL_GetTick>
 8002404:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002406:	2300      	movs	r3, #0
 8002408:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002410:	b2db      	uxtb	r3, r3
 8002412:	2b20      	cmp	r3, #32
 8002414:	f040 8111 	bne.w	800263a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	9300      	str	r3, [sp, #0]
 800241c:	2319      	movs	r3, #25
 800241e:	2201      	movs	r2, #1
 8002420:	4988      	ldr	r1, [pc, #544]	@ (8002644 <HAL_I2C_IsDeviceReady+0x254>)
 8002422:	68f8      	ldr	r0, [r7, #12]
 8002424:	f000 f994 	bl	8002750 <I2C_WaitOnFlagUntilTimeout>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d001      	beq.n	8002432 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800242e:	2302      	movs	r3, #2
 8002430:	e104      	b.n	800263c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002438:	2b01      	cmp	r3, #1
 800243a:	d101      	bne.n	8002440 <HAL_I2C_IsDeviceReady+0x50>
 800243c:	2302      	movs	r3, #2
 800243e:	e0fd      	b.n	800263c <HAL_I2C_IsDeviceReady+0x24c>
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2201      	movs	r2, #1
 8002444:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 0301 	and.w	r3, r3, #1
 8002452:	2b01      	cmp	r3, #1
 8002454:	d007      	beq.n	8002466 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f042 0201 	orr.w	r2, r2, #1
 8002464:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002474:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2224      	movs	r2, #36	@ 0x24
 800247a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2200      	movs	r2, #0
 8002482:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	4a70      	ldr	r2, [pc, #448]	@ (8002648 <HAL_I2C_IsDeviceReady+0x258>)
 8002488:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002498:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	9300      	str	r3, [sp, #0]
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	2200      	movs	r2, #0
 80024a2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80024a6:	68f8      	ldr	r0, [r7, #12]
 80024a8:	f000 f952 	bl	8002750 <I2C_WaitOnFlagUntilTimeout>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d00d      	beq.n	80024ce <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80024c0:	d103      	bne.n	80024ca <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024c8:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e0b6      	b.n	800263c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80024ce:	897b      	ldrh	r3, [r7, #10]
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	461a      	mov	r2, r3
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80024dc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80024de:	f7ff fa7f 	bl	80019e0 <HAL_GetTick>
 80024e2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	695b      	ldr	r3, [r3, #20]
 80024ea:	f003 0302 	and.w	r3, r3, #2
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	bf0c      	ite	eq
 80024f2:	2301      	moveq	r3, #1
 80024f4:	2300      	movne	r3, #0
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	695b      	ldr	r3, [r3, #20]
 8002500:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002504:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002508:	bf0c      	ite	eq
 800250a:	2301      	moveq	r3, #1
 800250c:	2300      	movne	r3, #0
 800250e:	b2db      	uxtb	r3, r3
 8002510:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002512:	e025      	b.n	8002560 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002514:	f7ff fa64 	bl	80019e0 <HAL_GetTick>
 8002518:	4602      	mov	r2, r0
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	1ad3      	subs	r3, r2, r3
 800251e:	683a      	ldr	r2, [r7, #0]
 8002520:	429a      	cmp	r2, r3
 8002522:	d302      	bcc.n	800252a <HAL_I2C_IsDeviceReady+0x13a>
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d103      	bne.n	8002532 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	22a0      	movs	r2, #160	@ 0xa0
 800252e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	695b      	ldr	r3, [r3, #20]
 8002538:	f003 0302 	and.w	r3, r3, #2
 800253c:	2b02      	cmp	r3, #2
 800253e:	bf0c      	ite	eq
 8002540:	2301      	moveq	r3, #1
 8002542:	2300      	movne	r3, #0
 8002544:	b2db      	uxtb	r3, r3
 8002546:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	695b      	ldr	r3, [r3, #20]
 800254e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002552:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002556:	bf0c      	ite	eq
 8002558:	2301      	moveq	r3, #1
 800255a:	2300      	movne	r3, #0
 800255c:	b2db      	uxtb	r3, r3
 800255e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002566:	b2db      	uxtb	r3, r3
 8002568:	2ba0      	cmp	r3, #160	@ 0xa0
 800256a:	d005      	beq.n	8002578 <HAL_I2C_IsDeviceReady+0x188>
 800256c:	7dfb      	ldrb	r3, [r7, #23]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d102      	bne.n	8002578 <HAL_I2C_IsDeviceReady+0x188>
 8002572:	7dbb      	ldrb	r3, [r7, #22]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d0cd      	beq.n	8002514 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2220      	movs	r2, #32
 800257c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	695b      	ldr	r3, [r3, #20]
 8002586:	f003 0302 	and.w	r3, r3, #2
 800258a:	2b02      	cmp	r3, #2
 800258c:	d129      	bne.n	80025e2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800259c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800259e:	2300      	movs	r3, #0
 80025a0:	613b      	str	r3, [r7, #16]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	695b      	ldr	r3, [r3, #20]
 80025a8:	613b      	str	r3, [r7, #16]
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	699b      	ldr	r3, [r3, #24]
 80025b0:	613b      	str	r3, [r7, #16]
 80025b2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	9300      	str	r3, [sp, #0]
 80025b8:	2319      	movs	r3, #25
 80025ba:	2201      	movs	r2, #1
 80025bc:	4921      	ldr	r1, [pc, #132]	@ (8002644 <HAL_I2C_IsDeviceReady+0x254>)
 80025be:	68f8      	ldr	r0, [r7, #12]
 80025c0:	f000 f8c6 	bl	8002750 <I2C_WaitOnFlagUntilTimeout>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e036      	b.n	800263c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2220      	movs	r2, #32
 80025d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80025de:	2300      	movs	r3, #0
 80025e0:	e02c      	b.n	800263c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025f0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80025fa:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80025fc:	69fb      	ldr	r3, [r7, #28]
 80025fe:	9300      	str	r3, [sp, #0]
 8002600:	2319      	movs	r3, #25
 8002602:	2201      	movs	r2, #1
 8002604:	490f      	ldr	r1, [pc, #60]	@ (8002644 <HAL_I2C_IsDeviceReady+0x254>)
 8002606:	68f8      	ldr	r0, [r7, #12]
 8002608:	f000 f8a2 	bl	8002750 <I2C_WaitOnFlagUntilTimeout>
 800260c:	4603      	mov	r3, r0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d001      	beq.n	8002616 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e012      	b.n	800263c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	3301      	adds	r3, #1
 800261a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800261c:	69ba      	ldr	r2, [r7, #24]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	429a      	cmp	r2, r3
 8002622:	f4ff af32 	bcc.w	800248a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	2220      	movs	r2, #32
 800262a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e000      	b.n	800263c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800263a:	2302      	movs	r3, #2
  }
}
 800263c:	4618      	mov	r0, r3
 800263e:	3720      	adds	r7, #32
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	00100002 	.word	0x00100002
 8002648:	ffff0000 	.word	0xffff0000

0800264c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b088      	sub	sp, #32
 8002650:	af02      	add	r7, sp, #8
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	607a      	str	r2, [r7, #4]
 8002656:	603b      	str	r3, [r7, #0]
 8002658:	460b      	mov	r3, r1
 800265a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002660:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	2b08      	cmp	r3, #8
 8002666:	d006      	beq.n	8002676 <I2C_MasterRequestWrite+0x2a>
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	2b01      	cmp	r3, #1
 800266c:	d003      	beq.n	8002676 <I2C_MasterRequestWrite+0x2a>
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002674:	d108      	bne.n	8002688 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002684:	601a      	str	r2, [r3, #0]
 8002686:	e00b      	b.n	80026a0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268c:	2b12      	cmp	r3, #18
 800268e:	d107      	bne.n	80026a0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800269e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	9300      	str	r3, [sp, #0]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2200      	movs	r2, #0
 80026a8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80026ac:	68f8      	ldr	r0, [r7, #12]
 80026ae:	f000 f84f 	bl	8002750 <I2C_WaitOnFlagUntilTimeout>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d00d      	beq.n	80026d4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80026c6:	d103      	bne.n	80026d0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80026ce:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80026d0:	2303      	movs	r3, #3
 80026d2:	e035      	b.n	8002740 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	691b      	ldr	r3, [r3, #16]
 80026d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80026dc:	d108      	bne.n	80026f0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80026de:	897b      	ldrh	r3, [r7, #10]
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	461a      	mov	r2, r3
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80026ec:	611a      	str	r2, [r3, #16]
 80026ee:	e01b      	b.n	8002728 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80026f0:	897b      	ldrh	r3, [r7, #10]
 80026f2:	11db      	asrs	r3, r3, #7
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	f003 0306 	and.w	r3, r3, #6
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	f063 030f 	orn	r3, r3, #15
 8002700:	b2da      	uxtb	r2, r3
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	687a      	ldr	r2, [r7, #4]
 800270c:	490e      	ldr	r1, [pc, #56]	@ (8002748 <I2C_MasterRequestWrite+0xfc>)
 800270e:	68f8      	ldr	r0, [r7, #12]
 8002710:	f000 f898 	bl	8002844 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e010      	b.n	8002740 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800271e:	897b      	ldrh	r3, [r7, #10]
 8002720:	b2da      	uxtb	r2, r3
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	4907      	ldr	r1, [pc, #28]	@ (800274c <I2C_MasterRequestWrite+0x100>)
 800272e:	68f8      	ldr	r0, [r7, #12]
 8002730:	f000 f888 	bl	8002844 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d001      	beq.n	800273e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e000      	b.n	8002740 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800273e:	2300      	movs	r3, #0
}
 8002740:	4618      	mov	r0, r3
 8002742:	3718      	adds	r7, #24
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	00010008 	.word	0x00010008
 800274c:	00010002 	.word	0x00010002

08002750 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	60f8      	str	r0, [r7, #12]
 8002758:	60b9      	str	r1, [r7, #8]
 800275a:	603b      	str	r3, [r7, #0]
 800275c:	4613      	mov	r3, r2
 800275e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002760:	e048      	b.n	80027f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002768:	d044      	beq.n	80027f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800276a:	f7ff f939 	bl	80019e0 <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	683a      	ldr	r2, [r7, #0]
 8002776:	429a      	cmp	r2, r3
 8002778:	d302      	bcc.n	8002780 <I2C_WaitOnFlagUntilTimeout+0x30>
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d139      	bne.n	80027f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	0c1b      	lsrs	r3, r3, #16
 8002784:	b2db      	uxtb	r3, r3
 8002786:	2b01      	cmp	r3, #1
 8002788:	d10d      	bne.n	80027a6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	695b      	ldr	r3, [r3, #20]
 8002790:	43da      	mvns	r2, r3
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	4013      	ands	r3, r2
 8002796:	b29b      	uxth	r3, r3
 8002798:	2b00      	cmp	r3, #0
 800279a:	bf0c      	ite	eq
 800279c:	2301      	moveq	r3, #1
 800279e:	2300      	movne	r3, #0
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	461a      	mov	r2, r3
 80027a4:	e00c      	b.n	80027c0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	699b      	ldr	r3, [r3, #24]
 80027ac:	43da      	mvns	r2, r3
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	4013      	ands	r3, r2
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	bf0c      	ite	eq
 80027b8:	2301      	moveq	r3, #1
 80027ba:	2300      	movne	r3, #0
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	461a      	mov	r2, r3
 80027c0:	79fb      	ldrb	r3, [r7, #7]
 80027c2:	429a      	cmp	r2, r3
 80027c4:	d116      	bne.n	80027f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2200      	movs	r2, #0
 80027ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2220      	movs	r2, #32
 80027d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e0:	f043 0220 	orr.w	r2, r3, #32
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2200      	movs	r2, #0
 80027ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e023      	b.n	800283c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	0c1b      	lsrs	r3, r3, #16
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d10d      	bne.n	800281a <I2C_WaitOnFlagUntilTimeout+0xca>
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	695b      	ldr	r3, [r3, #20]
 8002804:	43da      	mvns	r2, r3
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	4013      	ands	r3, r2
 800280a:	b29b      	uxth	r3, r3
 800280c:	2b00      	cmp	r3, #0
 800280e:	bf0c      	ite	eq
 8002810:	2301      	moveq	r3, #1
 8002812:	2300      	movne	r3, #0
 8002814:	b2db      	uxtb	r3, r3
 8002816:	461a      	mov	r2, r3
 8002818:	e00c      	b.n	8002834 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	699b      	ldr	r3, [r3, #24]
 8002820:	43da      	mvns	r2, r3
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	4013      	ands	r3, r2
 8002826:	b29b      	uxth	r3, r3
 8002828:	2b00      	cmp	r3, #0
 800282a:	bf0c      	ite	eq
 800282c:	2301      	moveq	r3, #1
 800282e:	2300      	movne	r3, #0
 8002830:	b2db      	uxtb	r3, r3
 8002832:	461a      	mov	r2, r3
 8002834:	79fb      	ldrb	r3, [r7, #7]
 8002836:	429a      	cmp	r2, r3
 8002838:	d093      	beq.n	8002762 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800283a:	2300      	movs	r3, #0
}
 800283c:	4618      	mov	r0, r3
 800283e:	3710      	adds	r7, #16
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}

08002844 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
 8002850:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002852:	e071      	b.n	8002938 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	695b      	ldr	r3, [r3, #20]
 800285a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800285e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002862:	d123      	bne.n	80028ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002872:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800287c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2200      	movs	r2, #0
 8002882:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2220      	movs	r2, #32
 8002888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2200      	movs	r2, #0
 8002890:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002898:	f043 0204 	orr.w	r2, r3, #4
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2200      	movs	r2, #0
 80028a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e067      	b.n	800297c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028b2:	d041      	beq.n	8002938 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028b4:	f7ff f894 	bl	80019e0 <HAL_GetTick>
 80028b8:	4602      	mov	r2, r0
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	687a      	ldr	r2, [r7, #4]
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d302      	bcc.n	80028ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d136      	bne.n	8002938 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	0c1b      	lsrs	r3, r3, #16
 80028ce:	b2db      	uxtb	r3, r3
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d10c      	bne.n	80028ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	695b      	ldr	r3, [r3, #20]
 80028da:	43da      	mvns	r2, r3
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	4013      	ands	r3, r2
 80028e0:	b29b      	uxth	r3, r3
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	bf14      	ite	ne
 80028e6:	2301      	movne	r3, #1
 80028e8:	2300      	moveq	r3, #0
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	e00b      	b.n	8002906 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	699b      	ldr	r3, [r3, #24]
 80028f4:	43da      	mvns	r2, r3
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	4013      	ands	r3, r2
 80028fa:	b29b      	uxth	r3, r3
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	bf14      	ite	ne
 8002900:	2301      	movne	r3, #1
 8002902:	2300      	moveq	r3, #0
 8002904:	b2db      	uxtb	r3, r3
 8002906:	2b00      	cmp	r3, #0
 8002908:	d016      	beq.n	8002938 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2200      	movs	r2, #0
 800290e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2220      	movs	r2, #32
 8002914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2200      	movs	r2, #0
 800291c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002924:	f043 0220 	orr.w	r2, r3, #32
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2200      	movs	r2, #0
 8002930:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e021      	b.n	800297c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	0c1b      	lsrs	r3, r3, #16
 800293c:	b2db      	uxtb	r3, r3
 800293e:	2b01      	cmp	r3, #1
 8002940:	d10c      	bne.n	800295c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	695b      	ldr	r3, [r3, #20]
 8002948:	43da      	mvns	r2, r3
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	4013      	ands	r3, r2
 800294e:	b29b      	uxth	r3, r3
 8002950:	2b00      	cmp	r3, #0
 8002952:	bf14      	ite	ne
 8002954:	2301      	movne	r3, #1
 8002956:	2300      	moveq	r3, #0
 8002958:	b2db      	uxtb	r3, r3
 800295a:	e00b      	b.n	8002974 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	699b      	ldr	r3, [r3, #24]
 8002962:	43da      	mvns	r2, r3
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	4013      	ands	r3, r2
 8002968:	b29b      	uxth	r3, r3
 800296a:	2b00      	cmp	r3, #0
 800296c:	bf14      	ite	ne
 800296e:	2301      	movne	r3, #1
 8002970:	2300      	moveq	r3, #0
 8002972:	b2db      	uxtb	r3, r3
 8002974:	2b00      	cmp	r3, #0
 8002976:	f47f af6d 	bne.w	8002854 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800297a:	2300      	movs	r3, #0
}
 800297c:	4618      	mov	r0, r3
 800297e:	3710      	adds	r7, #16
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}

08002984 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	60b9      	str	r1, [r7, #8]
 800298e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002990:	e034      	b.n	80029fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002992:	68f8      	ldr	r0, [r7, #12]
 8002994:	f000 f886 	bl	8002aa4 <I2C_IsAcknowledgeFailed>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e034      	b.n	8002a0c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029a8:	d028      	beq.n	80029fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029aa:	f7ff f819 	bl	80019e0 <HAL_GetTick>
 80029ae:	4602      	mov	r2, r0
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	68ba      	ldr	r2, [r7, #8]
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d302      	bcc.n	80029c0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d11d      	bne.n	80029fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	695b      	ldr	r3, [r3, #20]
 80029c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029ca:	2b80      	cmp	r3, #128	@ 0x80
 80029cc:	d016      	beq.n	80029fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2200      	movs	r2, #0
 80029d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	2220      	movs	r2, #32
 80029d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2200      	movs	r2, #0
 80029e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e8:	f043 0220 	orr.w	r2, r3, #32
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	2200      	movs	r2, #0
 80029f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e007      	b.n	8002a0c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	695b      	ldr	r3, [r3, #20]
 8002a02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a06:	2b80      	cmp	r3, #128	@ 0x80
 8002a08:	d1c3      	bne.n	8002992 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002a0a:	2300      	movs	r3, #0
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3710      	adds	r7, #16
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}

08002a14 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b084      	sub	sp, #16
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	60f8      	str	r0, [r7, #12]
 8002a1c:	60b9      	str	r1, [r7, #8]
 8002a1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a20:	e034      	b.n	8002a8c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002a22:	68f8      	ldr	r0, [r7, #12]
 8002a24:	f000 f83e 	bl	8002aa4 <I2C_IsAcknowledgeFailed>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d001      	beq.n	8002a32 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e034      	b.n	8002a9c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a38:	d028      	beq.n	8002a8c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a3a:	f7fe ffd1 	bl	80019e0 <HAL_GetTick>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	68ba      	ldr	r2, [r7, #8]
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d302      	bcc.n	8002a50 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d11d      	bne.n	8002a8c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	695b      	ldr	r3, [r3, #20]
 8002a56:	f003 0304 	and.w	r3, r3, #4
 8002a5a:	2b04      	cmp	r3, #4
 8002a5c:	d016      	beq.n	8002a8c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2200      	movs	r2, #0
 8002a62:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2220      	movs	r2, #32
 8002a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a78:	f043 0220 	orr.w	r2, r3, #32
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2200      	movs	r2, #0
 8002a84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e007      	b.n	8002a9c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	695b      	ldr	r3, [r3, #20]
 8002a92:	f003 0304 	and.w	r3, r3, #4
 8002a96:	2b04      	cmp	r3, #4
 8002a98:	d1c3      	bne.n	8002a22 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002a9a:	2300      	movs	r3, #0
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3710      	adds	r7, #16
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	695b      	ldr	r3, [r3, #20]
 8002ab2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ab6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002aba:	d11b      	bne.n	8002af4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002ac4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2220      	movs	r2, #32
 8002ad0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae0:	f043 0204 	orr.w	r2, r3, #4
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2200      	movs	r2, #0
 8002aec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	e000      	b.n	8002af6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002af4:	2300      	movs	r3, #0
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	370c      	adds	r7, #12
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bc80      	pop	{r7}
 8002afe:	4770      	bx	lr

08002b00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b086      	sub	sp, #24
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d101      	bne.n	8002b12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e272      	b.n	8002ff8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	f000 8087 	beq.w	8002c2e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b20:	4b92      	ldr	r3, [pc, #584]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	f003 030c 	and.w	r3, r3, #12
 8002b28:	2b04      	cmp	r3, #4
 8002b2a:	d00c      	beq.n	8002b46 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002b2c:	4b8f      	ldr	r3, [pc, #572]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f003 030c 	and.w	r3, r3, #12
 8002b34:	2b08      	cmp	r3, #8
 8002b36:	d112      	bne.n	8002b5e <HAL_RCC_OscConfig+0x5e>
 8002b38:	4b8c      	ldr	r3, [pc, #560]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b44:	d10b      	bne.n	8002b5e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b46:	4b89      	ldr	r3, [pc, #548]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d06c      	beq.n	8002c2c <HAL_RCC_OscConfig+0x12c>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d168      	bne.n	8002c2c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e24c      	b.n	8002ff8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b66:	d106      	bne.n	8002b76 <HAL_RCC_OscConfig+0x76>
 8002b68:	4b80      	ldr	r3, [pc, #512]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a7f      	ldr	r2, [pc, #508]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002b6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b72:	6013      	str	r3, [r2, #0]
 8002b74:	e02e      	b.n	8002bd4 <HAL_RCC_OscConfig+0xd4>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d10c      	bne.n	8002b98 <HAL_RCC_OscConfig+0x98>
 8002b7e:	4b7b      	ldr	r3, [pc, #492]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a7a      	ldr	r2, [pc, #488]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002b84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b88:	6013      	str	r3, [r2, #0]
 8002b8a:	4b78      	ldr	r3, [pc, #480]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a77      	ldr	r2, [pc, #476]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002b90:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b94:	6013      	str	r3, [r2, #0]
 8002b96:	e01d      	b.n	8002bd4 <HAL_RCC_OscConfig+0xd4>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ba0:	d10c      	bne.n	8002bbc <HAL_RCC_OscConfig+0xbc>
 8002ba2:	4b72      	ldr	r3, [pc, #456]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a71      	ldr	r2, [pc, #452]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002ba8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bac:	6013      	str	r3, [r2, #0]
 8002bae:	4b6f      	ldr	r3, [pc, #444]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a6e      	ldr	r2, [pc, #440]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002bb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bb8:	6013      	str	r3, [r2, #0]
 8002bba:	e00b      	b.n	8002bd4 <HAL_RCC_OscConfig+0xd4>
 8002bbc:	4b6b      	ldr	r3, [pc, #428]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a6a      	ldr	r2, [pc, #424]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002bc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bc6:	6013      	str	r3, [r2, #0]
 8002bc8:	4b68      	ldr	r3, [pc, #416]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a67      	ldr	r2, [pc, #412]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002bce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bd2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d013      	beq.n	8002c04 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bdc:	f7fe ff00 	bl	80019e0 <HAL_GetTick>
 8002be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002be2:	e008      	b.n	8002bf6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002be4:	f7fe fefc 	bl	80019e0 <HAL_GetTick>
 8002be8:	4602      	mov	r2, r0
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	2b64      	cmp	r3, #100	@ 0x64
 8002bf0:	d901      	bls.n	8002bf6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e200      	b.n	8002ff8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bf6:	4b5d      	ldr	r3, [pc, #372]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d0f0      	beq.n	8002be4 <HAL_RCC_OscConfig+0xe4>
 8002c02:	e014      	b.n	8002c2e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c04:	f7fe feec 	bl	80019e0 <HAL_GetTick>
 8002c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c0a:	e008      	b.n	8002c1e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c0c:	f7fe fee8 	bl	80019e0 <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	2b64      	cmp	r3, #100	@ 0x64
 8002c18:	d901      	bls.n	8002c1e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e1ec      	b.n	8002ff8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c1e:	4b53      	ldr	r3, [pc, #332]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d1f0      	bne.n	8002c0c <HAL_RCC_OscConfig+0x10c>
 8002c2a:	e000      	b.n	8002c2e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0302 	and.w	r3, r3, #2
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d063      	beq.n	8002d02 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c3a:	4b4c      	ldr	r3, [pc, #304]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f003 030c 	and.w	r3, r3, #12
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d00b      	beq.n	8002c5e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002c46:	4b49      	ldr	r3, [pc, #292]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f003 030c 	and.w	r3, r3, #12
 8002c4e:	2b08      	cmp	r3, #8
 8002c50:	d11c      	bne.n	8002c8c <HAL_RCC_OscConfig+0x18c>
 8002c52:	4b46      	ldr	r3, [pc, #280]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d116      	bne.n	8002c8c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c5e:	4b43      	ldr	r3, [pc, #268]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0302 	and.w	r3, r3, #2
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d005      	beq.n	8002c76 <HAL_RCC_OscConfig+0x176>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	691b      	ldr	r3, [r3, #16]
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d001      	beq.n	8002c76 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e1c0      	b.n	8002ff8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c76:	4b3d      	ldr	r3, [pc, #244]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	695b      	ldr	r3, [r3, #20]
 8002c82:	00db      	lsls	r3, r3, #3
 8002c84:	4939      	ldr	r1, [pc, #228]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002c86:	4313      	orrs	r3, r2
 8002c88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c8a:	e03a      	b.n	8002d02 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	691b      	ldr	r3, [r3, #16]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d020      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c94:	4b36      	ldr	r3, [pc, #216]	@ (8002d70 <HAL_RCC_OscConfig+0x270>)
 8002c96:	2201      	movs	r2, #1
 8002c98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c9a:	f7fe fea1 	bl	80019e0 <HAL_GetTick>
 8002c9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ca0:	e008      	b.n	8002cb4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ca2:	f7fe fe9d 	bl	80019e0 <HAL_GetTick>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	1ad3      	subs	r3, r2, r3
 8002cac:	2b02      	cmp	r3, #2
 8002cae:	d901      	bls.n	8002cb4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002cb0:	2303      	movs	r3, #3
 8002cb2:	e1a1      	b.n	8002ff8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cb4:	4b2d      	ldr	r3, [pc, #180]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0302 	and.w	r3, r3, #2
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d0f0      	beq.n	8002ca2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cc0:	4b2a      	ldr	r3, [pc, #168]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	695b      	ldr	r3, [r3, #20]
 8002ccc:	00db      	lsls	r3, r3, #3
 8002cce:	4927      	ldr	r1, [pc, #156]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	600b      	str	r3, [r1, #0]
 8002cd4:	e015      	b.n	8002d02 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cd6:	4b26      	ldr	r3, [pc, #152]	@ (8002d70 <HAL_RCC_OscConfig+0x270>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cdc:	f7fe fe80 	bl	80019e0 <HAL_GetTick>
 8002ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ce2:	e008      	b.n	8002cf6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ce4:	f7fe fe7c 	bl	80019e0 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e180      	b.n	8002ff8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cf6:	4b1d      	ldr	r3, [pc, #116]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0302 	and.w	r3, r3, #2
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d1f0      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0308 	and.w	r3, r3, #8
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d03a      	beq.n	8002d84 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	699b      	ldr	r3, [r3, #24]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d019      	beq.n	8002d4a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d16:	4b17      	ldr	r3, [pc, #92]	@ (8002d74 <HAL_RCC_OscConfig+0x274>)
 8002d18:	2201      	movs	r2, #1
 8002d1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d1c:	f7fe fe60 	bl	80019e0 <HAL_GetTick>
 8002d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d22:	e008      	b.n	8002d36 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d24:	f7fe fe5c 	bl	80019e0 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d901      	bls.n	8002d36 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e160      	b.n	8002ff8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d36:	4b0d      	ldr	r3, [pc, #52]	@ (8002d6c <HAL_RCC_OscConfig+0x26c>)
 8002d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d3a:	f003 0302 	and.w	r3, r3, #2
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d0f0      	beq.n	8002d24 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002d42:	2001      	movs	r0, #1
 8002d44:	f000 faba 	bl	80032bc <RCC_Delay>
 8002d48:	e01c      	b.n	8002d84 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d4a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d74 <HAL_RCC_OscConfig+0x274>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d50:	f7fe fe46 	bl	80019e0 <HAL_GetTick>
 8002d54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d56:	e00f      	b.n	8002d78 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d58:	f7fe fe42 	bl	80019e0 <HAL_GetTick>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	2b02      	cmp	r3, #2
 8002d64:	d908      	bls.n	8002d78 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002d66:	2303      	movs	r3, #3
 8002d68:	e146      	b.n	8002ff8 <HAL_RCC_OscConfig+0x4f8>
 8002d6a:	bf00      	nop
 8002d6c:	40021000 	.word	0x40021000
 8002d70:	42420000 	.word	0x42420000
 8002d74:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d78:	4b92      	ldr	r3, [pc, #584]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d7c:	f003 0302 	and.w	r3, r3, #2
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d1e9      	bne.n	8002d58 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0304 	and.w	r3, r3, #4
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	f000 80a6 	beq.w	8002ede <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d92:	2300      	movs	r3, #0
 8002d94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d96:	4b8b      	ldr	r3, [pc, #556]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002d98:	69db      	ldr	r3, [r3, #28]
 8002d9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d10d      	bne.n	8002dbe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002da2:	4b88      	ldr	r3, [pc, #544]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002da4:	69db      	ldr	r3, [r3, #28]
 8002da6:	4a87      	ldr	r2, [pc, #540]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002da8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002dac:	61d3      	str	r3, [r2, #28]
 8002dae:	4b85      	ldr	r3, [pc, #532]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002db0:	69db      	ldr	r3, [r3, #28]
 8002db2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002db6:	60bb      	str	r3, [r7, #8]
 8002db8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dbe:	4b82      	ldr	r3, [pc, #520]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c8>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d118      	bne.n	8002dfc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dca:	4b7f      	ldr	r3, [pc, #508]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c8>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a7e      	ldr	r2, [pc, #504]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c8>)
 8002dd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dd6:	f7fe fe03 	bl	80019e0 <HAL_GetTick>
 8002dda:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ddc:	e008      	b.n	8002df0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dde:	f7fe fdff 	bl	80019e0 <HAL_GetTick>
 8002de2:	4602      	mov	r2, r0
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	1ad3      	subs	r3, r2, r3
 8002de8:	2b64      	cmp	r3, #100	@ 0x64
 8002dea:	d901      	bls.n	8002df0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002dec:	2303      	movs	r3, #3
 8002dee:	e103      	b.n	8002ff8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002df0:	4b75      	ldr	r3, [pc, #468]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c8>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d0f0      	beq.n	8002dde <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	68db      	ldr	r3, [r3, #12]
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d106      	bne.n	8002e12 <HAL_RCC_OscConfig+0x312>
 8002e04:	4b6f      	ldr	r3, [pc, #444]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002e06:	6a1b      	ldr	r3, [r3, #32]
 8002e08:	4a6e      	ldr	r2, [pc, #440]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002e0a:	f043 0301 	orr.w	r3, r3, #1
 8002e0e:	6213      	str	r3, [r2, #32]
 8002e10:	e02d      	b.n	8002e6e <HAL_RCC_OscConfig+0x36e>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	68db      	ldr	r3, [r3, #12]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d10c      	bne.n	8002e34 <HAL_RCC_OscConfig+0x334>
 8002e1a:	4b6a      	ldr	r3, [pc, #424]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002e1c:	6a1b      	ldr	r3, [r3, #32]
 8002e1e:	4a69      	ldr	r2, [pc, #420]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002e20:	f023 0301 	bic.w	r3, r3, #1
 8002e24:	6213      	str	r3, [r2, #32]
 8002e26:	4b67      	ldr	r3, [pc, #412]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002e28:	6a1b      	ldr	r3, [r3, #32]
 8002e2a:	4a66      	ldr	r2, [pc, #408]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002e2c:	f023 0304 	bic.w	r3, r3, #4
 8002e30:	6213      	str	r3, [r2, #32]
 8002e32:	e01c      	b.n	8002e6e <HAL_RCC_OscConfig+0x36e>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	2b05      	cmp	r3, #5
 8002e3a:	d10c      	bne.n	8002e56 <HAL_RCC_OscConfig+0x356>
 8002e3c:	4b61      	ldr	r3, [pc, #388]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002e3e:	6a1b      	ldr	r3, [r3, #32]
 8002e40:	4a60      	ldr	r2, [pc, #384]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002e42:	f043 0304 	orr.w	r3, r3, #4
 8002e46:	6213      	str	r3, [r2, #32]
 8002e48:	4b5e      	ldr	r3, [pc, #376]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002e4a:	6a1b      	ldr	r3, [r3, #32]
 8002e4c:	4a5d      	ldr	r2, [pc, #372]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002e4e:	f043 0301 	orr.w	r3, r3, #1
 8002e52:	6213      	str	r3, [r2, #32]
 8002e54:	e00b      	b.n	8002e6e <HAL_RCC_OscConfig+0x36e>
 8002e56:	4b5b      	ldr	r3, [pc, #364]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002e58:	6a1b      	ldr	r3, [r3, #32]
 8002e5a:	4a5a      	ldr	r2, [pc, #360]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002e5c:	f023 0301 	bic.w	r3, r3, #1
 8002e60:	6213      	str	r3, [r2, #32]
 8002e62:	4b58      	ldr	r3, [pc, #352]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002e64:	6a1b      	ldr	r3, [r3, #32]
 8002e66:	4a57      	ldr	r2, [pc, #348]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002e68:	f023 0304 	bic.w	r3, r3, #4
 8002e6c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	68db      	ldr	r3, [r3, #12]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d015      	beq.n	8002ea2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e76:	f7fe fdb3 	bl	80019e0 <HAL_GetTick>
 8002e7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e7c:	e00a      	b.n	8002e94 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e7e:	f7fe fdaf 	bl	80019e0 <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d901      	bls.n	8002e94 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002e90:	2303      	movs	r3, #3
 8002e92:	e0b1      	b.n	8002ff8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e94:	4b4b      	ldr	r3, [pc, #300]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002e96:	6a1b      	ldr	r3, [r3, #32]
 8002e98:	f003 0302 	and.w	r3, r3, #2
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d0ee      	beq.n	8002e7e <HAL_RCC_OscConfig+0x37e>
 8002ea0:	e014      	b.n	8002ecc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ea2:	f7fe fd9d 	bl	80019e0 <HAL_GetTick>
 8002ea6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ea8:	e00a      	b.n	8002ec0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eaa:	f7fe fd99 	bl	80019e0 <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d901      	bls.n	8002ec0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e09b      	b.n	8002ff8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ec0:	4b40      	ldr	r3, [pc, #256]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002ec2:	6a1b      	ldr	r3, [r3, #32]
 8002ec4:	f003 0302 	and.w	r3, r3, #2
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d1ee      	bne.n	8002eaa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ecc:	7dfb      	ldrb	r3, [r7, #23]
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d105      	bne.n	8002ede <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ed2:	4b3c      	ldr	r3, [pc, #240]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002ed4:	69db      	ldr	r3, [r3, #28]
 8002ed6:	4a3b      	ldr	r2, [pc, #236]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002ed8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002edc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	69db      	ldr	r3, [r3, #28]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	f000 8087 	beq.w	8002ff6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ee8:	4b36      	ldr	r3, [pc, #216]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f003 030c 	and.w	r3, r3, #12
 8002ef0:	2b08      	cmp	r3, #8
 8002ef2:	d061      	beq.n	8002fb8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	69db      	ldr	r3, [r3, #28]
 8002ef8:	2b02      	cmp	r3, #2
 8002efa:	d146      	bne.n	8002f8a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002efc:	4b33      	ldr	r3, [pc, #204]	@ (8002fcc <HAL_RCC_OscConfig+0x4cc>)
 8002efe:	2200      	movs	r2, #0
 8002f00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f02:	f7fe fd6d 	bl	80019e0 <HAL_GetTick>
 8002f06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f08:	e008      	b.n	8002f1c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f0a:	f7fe fd69 	bl	80019e0 <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d901      	bls.n	8002f1c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	e06d      	b.n	8002ff8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f1c:	4b29      	ldr	r3, [pc, #164]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d1f0      	bne.n	8002f0a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6a1b      	ldr	r3, [r3, #32]
 8002f2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f30:	d108      	bne.n	8002f44 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002f32:	4b24      	ldr	r3, [pc, #144]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	4921      	ldr	r1, [pc, #132]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002f40:	4313      	orrs	r3, r2
 8002f42:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f44:	4b1f      	ldr	r3, [pc, #124]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6a19      	ldr	r1, [r3, #32]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f54:	430b      	orrs	r3, r1
 8002f56:	491b      	ldr	r1, [pc, #108]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f5c:	4b1b      	ldr	r3, [pc, #108]	@ (8002fcc <HAL_RCC_OscConfig+0x4cc>)
 8002f5e:	2201      	movs	r2, #1
 8002f60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f62:	f7fe fd3d 	bl	80019e0 <HAL_GetTick>
 8002f66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f68:	e008      	b.n	8002f7c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f6a:	f7fe fd39 	bl	80019e0 <HAL_GetTick>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	d901      	bls.n	8002f7c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002f78:	2303      	movs	r3, #3
 8002f7a:	e03d      	b.n	8002ff8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f7c:	4b11      	ldr	r3, [pc, #68]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d0f0      	beq.n	8002f6a <HAL_RCC_OscConfig+0x46a>
 8002f88:	e035      	b.n	8002ff6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f8a:	4b10      	ldr	r3, [pc, #64]	@ (8002fcc <HAL_RCC_OscConfig+0x4cc>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f90:	f7fe fd26 	bl	80019e0 <HAL_GetTick>
 8002f94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f96:	e008      	b.n	8002faa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f98:	f7fe fd22 	bl	80019e0 <HAL_GetTick>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	1ad3      	subs	r3, r2, r3
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d901      	bls.n	8002faa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002fa6:	2303      	movs	r3, #3
 8002fa8:	e026      	b.n	8002ff8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002faa:	4b06      	ldr	r3, [pc, #24]	@ (8002fc4 <HAL_RCC_OscConfig+0x4c4>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d1f0      	bne.n	8002f98 <HAL_RCC_OscConfig+0x498>
 8002fb6:	e01e      	b.n	8002ff6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	69db      	ldr	r3, [r3, #28]
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d107      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e019      	b.n	8002ff8 <HAL_RCC_OscConfig+0x4f8>
 8002fc4:	40021000 	.word	0x40021000
 8002fc8:	40007000 	.word	0x40007000
 8002fcc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002fd0:	4b0b      	ldr	r3, [pc, #44]	@ (8003000 <HAL_RCC_OscConfig+0x500>)
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6a1b      	ldr	r3, [r3, #32]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d106      	bne.n	8002ff2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d001      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e000      	b.n	8002ff8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002ff6:	2300      	movs	r3, #0
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3718      	adds	r7, #24
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	40021000 	.word	0x40021000

08003004 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b084      	sub	sp, #16
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d101      	bne.n	8003018 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e0d0      	b.n	80031ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003018:	4b6a      	ldr	r3, [pc, #424]	@ (80031c4 <HAL_RCC_ClockConfig+0x1c0>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0307 	and.w	r3, r3, #7
 8003020:	683a      	ldr	r2, [r7, #0]
 8003022:	429a      	cmp	r2, r3
 8003024:	d910      	bls.n	8003048 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003026:	4b67      	ldr	r3, [pc, #412]	@ (80031c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f023 0207 	bic.w	r2, r3, #7
 800302e:	4965      	ldr	r1, [pc, #404]	@ (80031c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	4313      	orrs	r3, r2
 8003034:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003036:	4b63      	ldr	r3, [pc, #396]	@ (80031c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0307 	and.w	r3, r3, #7
 800303e:	683a      	ldr	r2, [r7, #0]
 8003040:	429a      	cmp	r2, r3
 8003042:	d001      	beq.n	8003048 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	e0b8      	b.n	80031ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 0302 	and.w	r3, r3, #2
 8003050:	2b00      	cmp	r3, #0
 8003052:	d020      	beq.n	8003096 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0304 	and.w	r3, r3, #4
 800305c:	2b00      	cmp	r3, #0
 800305e:	d005      	beq.n	800306c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003060:	4b59      	ldr	r3, [pc, #356]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	4a58      	ldr	r2, [pc, #352]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003066:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800306a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 0308 	and.w	r3, r3, #8
 8003074:	2b00      	cmp	r3, #0
 8003076:	d005      	beq.n	8003084 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003078:	4b53      	ldr	r3, [pc, #332]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	4a52      	ldr	r2, [pc, #328]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 800307e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003082:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003084:	4b50      	ldr	r3, [pc, #320]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	494d      	ldr	r1, [pc, #308]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003092:	4313      	orrs	r3, r2
 8003094:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0301 	and.w	r3, r3, #1
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d040      	beq.n	8003124 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d107      	bne.n	80030ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030aa:	4b47      	ldr	r3, [pc, #284]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d115      	bne.n	80030e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e07f      	b.n	80031ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	2b02      	cmp	r3, #2
 80030c0:	d107      	bne.n	80030d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030c2:	4b41      	ldr	r3, [pc, #260]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d109      	bne.n	80030e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e073      	b.n	80031ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030d2:	4b3d      	ldr	r3, [pc, #244]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0302 	and.w	r3, r3, #2
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d101      	bne.n	80030e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e06b      	b.n	80031ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030e2:	4b39      	ldr	r3, [pc, #228]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	f023 0203 	bic.w	r2, r3, #3
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	4936      	ldr	r1, [pc, #216]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 80030f0:	4313      	orrs	r3, r2
 80030f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030f4:	f7fe fc74 	bl	80019e0 <HAL_GetTick>
 80030f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030fa:	e00a      	b.n	8003112 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030fc:	f7fe fc70 	bl	80019e0 <HAL_GetTick>
 8003100:	4602      	mov	r2, r0
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	f241 3288 	movw	r2, #5000	@ 0x1388
 800310a:	4293      	cmp	r3, r2
 800310c:	d901      	bls.n	8003112 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e053      	b.n	80031ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003112:	4b2d      	ldr	r3, [pc, #180]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	f003 020c 	and.w	r2, r3, #12
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	429a      	cmp	r2, r3
 8003122:	d1eb      	bne.n	80030fc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003124:	4b27      	ldr	r3, [pc, #156]	@ (80031c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 0307 	and.w	r3, r3, #7
 800312c:	683a      	ldr	r2, [r7, #0]
 800312e:	429a      	cmp	r2, r3
 8003130:	d210      	bcs.n	8003154 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003132:	4b24      	ldr	r3, [pc, #144]	@ (80031c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f023 0207 	bic.w	r2, r3, #7
 800313a:	4922      	ldr	r1, [pc, #136]	@ (80031c4 <HAL_RCC_ClockConfig+0x1c0>)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	4313      	orrs	r3, r2
 8003140:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003142:	4b20      	ldr	r3, [pc, #128]	@ (80031c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0307 	and.w	r3, r3, #7
 800314a:	683a      	ldr	r2, [r7, #0]
 800314c:	429a      	cmp	r2, r3
 800314e:	d001      	beq.n	8003154 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	e032      	b.n	80031ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 0304 	and.w	r3, r3, #4
 800315c:	2b00      	cmp	r3, #0
 800315e:	d008      	beq.n	8003172 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003160:	4b19      	ldr	r3, [pc, #100]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	4916      	ldr	r1, [pc, #88]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 800316e:	4313      	orrs	r3, r2
 8003170:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0308 	and.w	r3, r3, #8
 800317a:	2b00      	cmp	r3, #0
 800317c:	d009      	beq.n	8003192 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800317e:	4b12      	ldr	r3, [pc, #72]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	691b      	ldr	r3, [r3, #16]
 800318a:	00db      	lsls	r3, r3, #3
 800318c:	490e      	ldr	r1, [pc, #56]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 800318e:	4313      	orrs	r3, r2
 8003190:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003192:	f000 f821 	bl	80031d8 <HAL_RCC_GetSysClockFreq>
 8003196:	4602      	mov	r2, r0
 8003198:	4b0b      	ldr	r3, [pc, #44]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	091b      	lsrs	r3, r3, #4
 800319e:	f003 030f 	and.w	r3, r3, #15
 80031a2:	490a      	ldr	r1, [pc, #40]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 80031a4:	5ccb      	ldrb	r3, [r1, r3]
 80031a6:	fa22 f303 	lsr.w	r3, r2, r3
 80031aa:	4a09      	ldr	r2, [pc, #36]	@ (80031d0 <HAL_RCC_ClockConfig+0x1cc>)
 80031ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80031ae:	4b09      	ldr	r3, [pc, #36]	@ (80031d4 <HAL_RCC_ClockConfig+0x1d0>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7fe fbd2 	bl	800195c <HAL_InitTick>

  return HAL_OK;
 80031b8:	2300      	movs	r3, #0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3710      	adds	r7, #16
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	40022000 	.word	0x40022000
 80031c8:	40021000 	.word	0x40021000
 80031cc:	0800699c 	.word	0x0800699c
 80031d0:	20000014 	.word	0x20000014
 80031d4:	20000018 	.word	0x20000018

080031d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031d8:	b480      	push	{r7}
 80031da:	b087      	sub	sp, #28
 80031dc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80031de:	2300      	movs	r3, #0
 80031e0:	60fb      	str	r3, [r7, #12]
 80031e2:	2300      	movs	r3, #0
 80031e4:	60bb      	str	r3, [r7, #8]
 80031e6:	2300      	movs	r3, #0
 80031e8:	617b      	str	r3, [r7, #20]
 80031ea:	2300      	movs	r3, #0
 80031ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80031ee:	2300      	movs	r3, #0
 80031f0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80031f2:	4b1e      	ldr	r3, [pc, #120]	@ (800326c <HAL_RCC_GetSysClockFreq+0x94>)
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	f003 030c 	and.w	r3, r3, #12
 80031fe:	2b04      	cmp	r3, #4
 8003200:	d002      	beq.n	8003208 <HAL_RCC_GetSysClockFreq+0x30>
 8003202:	2b08      	cmp	r3, #8
 8003204:	d003      	beq.n	800320e <HAL_RCC_GetSysClockFreq+0x36>
 8003206:	e027      	b.n	8003258 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003208:	4b19      	ldr	r3, [pc, #100]	@ (8003270 <HAL_RCC_GetSysClockFreq+0x98>)
 800320a:	613b      	str	r3, [r7, #16]
      break;
 800320c:	e027      	b.n	800325e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	0c9b      	lsrs	r3, r3, #18
 8003212:	f003 030f 	and.w	r3, r3, #15
 8003216:	4a17      	ldr	r2, [pc, #92]	@ (8003274 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003218:	5cd3      	ldrb	r3, [r2, r3]
 800321a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d010      	beq.n	8003248 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003226:	4b11      	ldr	r3, [pc, #68]	@ (800326c <HAL_RCC_GetSysClockFreq+0x94>)
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	0c5b      	lsrs	r3, r3, #17
 800322c:	f003 0301 	and.w	r3, r3, #1
 8003230:	4a11      	ldr	r2, [pc, #68]	@ (8003278 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003232:	5cd3      	ldrb	r3, [r2, r3]
 8003234:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a0d      	ldr	r2, [pc, #52]	@ (8003270 <HAL_RCC_GetSysClockFreq+0x98>)
 800323a:	fb03 f202 	mul.w	r2, r3, r2
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	fbb2 f3f3 	udiv	r3, r2, r3
 8003244:	617b      	str	r3, [r7, #20]
 8003246:	e004      	b.n	8003252 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	4a0c      	ldr	r2, [pc, #48]	@ (800327c <HAL_RCC_GetSysClockFreq+0xa4>)
 800324c:	fb02 f303 	mul.w	r3, r2, r3
 8003250:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	613b      	str	r3, [r7, #16]
      break;
 8003256:	e002      	b.n	800325e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003258:	4b05      	ldr	r3, [pc, #20]	@ (8003270 <HAL_RCC_GetSysClockFreq+0x98>)
 800325a:	613b      	str	r3, [r7, #16]
      break;
 800325c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800325e:	693b      	ldr	r3, [r7, #16]
}
 8003260:	4618      	mov	r0, r3
 8003262:	371c      	adds	r7, #28
 8003264:	46bd      	mov	sp, r7
 8003266:	bc80      	pop	{r7}
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	40021000 	.word	0x40021000
 8003270:	007a1200 	.word	0x007a1200
 8003274:	080069b4 	.word	0x080069b4
 8003278:	080069c4 	.word	0x080069c4
 800327c:	003d0900 	.word	0x003d0900

08003280 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003280:	b480      	push	{r7}
 8003282:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003284:	4b02      	ldr	r3, [pc, #8]	@ (8003290 <HAL_RCC_GetHCLKFreq+0x10>)
 8003286:	681b      	ldr	r3, [r3, #0]
}
 8003288:	4618      	mov	r0, r3
 800328a:	46bd      	mov	sp, r7
 800328c:	bc80      	pop	{r7}
 800328e:	4770      	bx	lr
 8003290:	20000014 	.word	0x20000014

08003294 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003298:	f7ff fff2 	bl	8003280 <HAL_RCC_GetHCLKFreq>
 800329c:	4602      	mov	r2, r0
 800329e:	4b05      	ldr	r3, [pc, #20]	@ (80032b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	0a1b      	lsrs	r3, r3, #8
 80032a4:	f003 0307 	and.w	r3, r3, #7
 80032a8:	4903      	ldr	r1, [pc, #12]	@ (80032b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032aa:	5ccb      	ldrb	r3, [r1, r3]
 80032ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	40021000 	.word	0x40021000
 80032b8:	080069ac 	.word	0x080069ac

080032bc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80032bc:	b480      	push	{r7}
 80032be:	b085      	sub	sp, #20
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80032c4:	4b0a      	ldr	r3, [pc, #40]	@ (80032f0 <RCC_Delay+0x34>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a0a      	ldr	r2, [pc, #40]	@ (80032f4 <RCC_Delay+0x38>)
 80032ca:	fba2 2303 	umull	r2, r3, r2, r3
 80032ce:	0a5b      	lsrs	r3, r3, #9
 80032d0:	687a      	ldr	r2, [r7, #4]
 80032d2:	fb02 f303 	mul.w	r3, r2, r3
 80032d6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80032d8:	bf00      	nop
  }
  while (Delay --);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	1e5a      	subs	r2, r3, #1
 80032de:	60fa      	str	r2, [r7, #12]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d1f9      	bne.n	80032d8 <RCC_Delay+0x1c>
}
 80032e4:	bf00      	nop
 80032e6:	bf00      	nop
 80032e8:	3714      	adds	r7, #20
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bc80      	pop	{r7}
 80032ee:	4770      	bx	lr
 80032f0:	20000014 	.word	0x20000014
 80032f4:	10624dd3 	.word	0x10624dd3

080032f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d101      	bne.n	800330a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e041      	b.n	800338e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003310:	b2db      	uxtb	r3, r3
 8003312:	2b00      	cmp	r3, #0
 8003314:	d106      	bne.n	8003324 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2200      	movs	r2, #0
 800331a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f7fe fa0e 	bl	8001740 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2202      	movs	r2, #2
 8003328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	3304      	adds	r3, #4
 8003334:	4619      	mov	r1, r3
 8003336:	4610      	mov	r0, r2
 8003338:	f000 faf4 	bl	8003924 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2201      	movs	r2, #1
 8003340:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2201      	movs	r2, #1
 8003348:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2201      	movs	r2, #1
 8003350:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2201      	movs	r2, #1
 8003358:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2201      	movs	r2, #1
 8003360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2201      	movs	r2, #1
 8003378:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800338c:	2300      	movs	r3, #0
}
 800338e:	4618      	mov	r0, r3
 8003390:	3708      	adds	r7, #8
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
	...

08003398 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003398:	b480      	push	{r7}
 800339a:	b085      	sub	sp, #20
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d001      	beq.n	80033b0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e032      	b.n	8003416 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2202      	movs	r2, #2
 80033b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a18      	ldr	r2, [pc, #96]	@ (8003420 <HAL_TIM_Base_Start+0x88>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d00e      	beq.n	80033e0 <HAL_TIM_Base_Start+0x48>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033ca:	d009      	beq.n	80033e0 <HAL_TIM_Base_Start+0x48>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a14      	ldr	r2, [pc, #80]	@ (8003424 <HAL_TIM_Base_Start+0x8c>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d004      	beq.n	80033e0 <HAL_TIM_Base_Start+0x48>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a13      	ldr	r2, [pc, #76]	@ (8003428 <HAL_TIM_Base_Start+0x90>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d111      	bne.n	8003404 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	f003 0307 	and.w	r3, r3, #7
 80033ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2b06      	cmp	r3, #6
 80033f0:	d010      	beq.n	8003414 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f042 0201 	orr.w	r2, r2, #1
 8003400:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003402:	e007      	b.n	8003414 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f042 0201 	orr.w	r2, r2, #1
 8003412:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003414:	2300      	movs	r3, #0
}
 8003416:	4618      	mov	r0, r3
 8003418:	3714      	adds	r7, #20
 800341a:	46bd      	mov	sp, r7
 800341c:	bc80      	pop	{r7}
 800341e:	4770      	bx	lr
 8003420:	40012c00 	.word	0x40012c00
 8003424:	40000400 	.word	0x40000400
 8003428:	40000800 	.word	0x40000800

0800342c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d101      	bne.n	800343e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e041      	b.n	80034c2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003444:	b2db      	uxtb	r3, r3
 8003446:	2b00      	cmp	r3, #0
 8003448:	d106      	bne.n	8003458 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f7fe f992 	bl	800177c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2202      	movs	r2, #2
 800345c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	3304      	adds	r3, #4
 8003468:	4619      	mov	r1, r3
 800346a:	4610      	mov	r0, r2
 800346c:	f000 fa5a 	bl	8003924 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2201      	movs	r2, #1
 800347c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2201      	movs	r2, #1
 8003484:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2201      	movs	r2, #1
 800348c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2201      	movs	r2, #1
 800349c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2201      	movs	r2, #1
 80034a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2201      	movs	r2, #1
 80034ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2201      	movs	r2, #1
 80034b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80034c0:	2300      	movs	r3, #0
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3708      	adds	r7, #8
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
	...

080034cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
 80034d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d109      	bne.n	80034f0 <HAL_TIM_PWM_Start+0x24>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80034e2:	b2db      	uxtb	r3, r3
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	bf14      	ite	ne
 80034e8:	2301      	movne	r3, #1
 80034ea:	2300      	moveq	r3, #0
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	e022      	b.n	8003536 <HAL_TIM_PWM_Start+0x6a>
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	2b04      	cmp	r3, #4
 80034f4:	d109      	bne.n	800350a <HAL_TIM_PWM_Start+0x3e>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	2b01      	cmp	r3, #1
 8003500:	bf14      	ite	ne
 8003502:	2301      	movne	r3, #1
 8003504:	2300      	moveq	r3, #0
 8003506:	b2db      	uxtb	r3, r3
 8003508:	e015      	b.n	8003536 <HAL_TIM_PWM_Start+0x6a>
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	2b08      	cmp	r3, #8
 800350e:	d109      	bne.n	8003524 <HAL_TIM_PWM_Start+0x58>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003516:	b2db      	uxtb	r3, r3
 8003518:	2b01      	cmp	r3, #1
 800351a:	bf14      	ite	ne
 800351c:	2301      	movne	r3, #1
 800351e:	2300      	moveq	r3, #0
 8003520:	b2db      	uxtb	r3, r3
 8003522:	e008      	b.n	8003536 <HAL_TIM_PWM_Start+0x6a>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800352a:	b2db      	uxtb	r3, r3
 800352c:	2b01      	cmp	r3, #1
 800352e:	bf14      	ite	ne
 8003530:	2301      	movne	r3, #1
 8003532:	2300      	moveq	r3, #0
 8003534:	b2db      	uxtb	r3, r3
 8003536:	2b00      	cmp	r3, #0
 8003538:	d001      	beq.n	800353e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e05e      	b.n	80035fc <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d104      	bne.n	800354e <HAL_TIM_PWM_Start+0x82>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2202      	movs	r2, #2
 8003548:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800354c:	e013      	b.n	8003576 <HAL_TIM_PWM_Start+0xaa>
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	2b04      	cmp	r3, #4
 8003552:	d104      	bne.n	800355e <HAL_TIM_PWM_Start+0x92>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2202      	movs	r2, #2
 8003558:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800355c:	e00b      	b.n	8003576 <HAL_TIM_PWM_Start+0xaa>
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	2b08      	cmp	r3, #8
 8003562:	d104      	bne.n	800356e <HAL_TIM_PWM_Start+0xa2>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2202      	movs	r2, #2
 8003568:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800356c:	e003      	b.n	8003576 <HAL_TIM_PWM_Start+0xaa>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2202      	movs	r2, #2
 8003572:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	2201      	movs	r2, #1
 800357c:	6839      	ldr	r1, [r7, #0]
 800357e:	4618      	mov	r0, r3
 8003580:	f000 fc5c 	bl	8003e3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a1e      	ldr	r2, [pc, #120]	@ (8003604 <HAL_TIM_PWM_Start+0x138>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d107      	bne.n	800359e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800359c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a18      	ldr	r2, [pc, #96]	@ (8003604 <HAL_TIM_PWM_Start+0x138>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d00e      	beq.n	80035c6 <HAL_TIM_PWM_Start+0xfa>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035b0:	d009      	beq.n	80035c6 <HAL_TIM_PWM_Start+0xfa>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a14      	ldr	r2, [pc, #80]	@ (8003608 <HAL_TIM_PWM_Start+0x13c>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d004      	beq.n	80035c6 <HAL_TIM_PWM_Start+0xfa>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a12      	ldr	r2, [pc, #72]	@ (800360c <HAL_TIM_PWM_Start+0x140>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d111      	bne.n	80035ea <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	f003 0307 	and.w	r3, r3, #7
 80035d0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2b06      	cmp	r3, #6
 80035d6:	d010      	beq.n	80035fa <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f042 0201 	orr.w	r2, r2, #1
 80035e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035e8:	e007      	b.n	80035fa <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f042 0201 	orr.w	r2, r2, #1
 80035f8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80035fa:	2300      	movs	r3, #0
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3710      	adds	r7, #16
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}
 8003604:	40012c00 	.word	0x40012c00
 8003608:	40000400 	.word	0x40000400
 800360c:	40000800 	.word	0x40000800

08003610 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b086      	sub	sp, #24
 8003614:	af00      	add	r7, sp, #0
 8003616:	60f8      	str	r0, [r7, #12]
 8003618:	60b9      	str	r1, [r7, #8]
 800361a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800361c:	2300      	movs	r3, #0
 800361e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003626:	2b01      	cmp	r3, #1
 8003628:	d101      	bne.n	800362e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800362a:	2302      	movs	r3, #2
 800362c:	e0ae      	b.n	800378c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2201      	movs	r2, #1
 8003632:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2b0c      	cmp	r3, #12
 800363a:	f200 809f 	bhi.w	800377c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800363e:	a201      	add	r2, pc, #4	@ (adr r2, 8003644 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003644:	08003679 	.word	0x08003679
 8003648:	0800377d 	.word	0x0800377d
 800364c:	0800377d 	.word	0x0800377d
 8003650:	0800377d 	.word	0x0800377d
 8003654:	080036b9 	.word	0x080036b9
 8003658:	0800377d 	.word	0x0800377d
 800365c:	0800377d 	.word	0x0800377d
 8003660:	0800377d 	.word	0x0800377d
 8003664:	080036fb 	.word	0x080036fb
 8003668:	0800377d 	.word	0x0800377d
 800366c:	0800377d 	.word	0x0800377d
 8003670:	0800377d 	.word	0x0800377d
 8003674:	0800373b 	.word	0x0800373b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	68b9      	ldr	r1, [r7, #8]
 800367e:	4618      	mov	r0, r3
 8003680:	f000 f9be 	bl	8003a00 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	699a      	ldr	r2, [r3, #24]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f042 0208 	orr.w	r2, r2, #8
 8003692:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	699a      	ldr	r2, [r3, #24]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f022 0204 	bic.w	r2, r2, #4
 80036a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	6999      	ldr	r1, [r3, #24]
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	691a      	ldr	r2, [r3, #16]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	430a      	orrs	r2, r1
 80036b4:	619a      	str	r2, [r3, #24]
      break;
 80036b6:	e064      	b.n	8003782 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	68b9      	ldr	r1, [r7, #8]
 80036be:	4618      	mov	r0, r3
 80036c0:	f000 fa04 	bl	8003acc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	699a      	ldr	r2, [r3, #24]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	699a      	ldr	r2, [r3, #24]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	6999      	ldr	r1, [r3, #24]
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	691b      	ldr	r3, [r3, #16]
 80036ee:	021a      	lsls	r2, r3, #8
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	430a      	orrs	r2, r1
 80036f6:	619a      	str	r2, [r3, #24]
      break;
 80036f8:	e043      	b.n	8003782 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	68b9      	ldr	r1, [r7, #8]
 8003700:	4618      	mov	r0, r3
 8003702:	f000 fa4d 	bl	8003ba0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	69da      	ldr	r2, [r3, #28]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f042 0208 	orr.w	r2, r2, #8
 8003714:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	69da      	ldr	r2, [r3, #28]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f022 0204 	bic.w	r2, r2, #4
 8003724:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	69d9      	ldr	r1, [r3, #28]
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	691a      	ldr	r2, [r3, #16]
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	430a      	orrs	r2, r1
 8003736:	61da      	str	r2, [r3, #28]
      break;
 8003738:	e023      	b.n	8003782 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	68b9      	ldr	r1, [r7, #8]
 8003740:	4618      	mov	r0, r3
 8003742:	f000 fa97 	bl	8003c74 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	69da      	ldr	r2, [r3, #28]
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003754:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	69da      	ldr	r2, [r3, #28]
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003764:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	69d9      	ldr	r1, [r3, #28]
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	691b      	ldr	r3, [r3, #16]
 8003770:	021a      	lsls	r2, r3, #8
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	430a      	orrs	r2, r1
 8003778:	61da      	str	r2, [r3, #28]
      break;
 800377a:	e002      	b.n	8003782 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	75fb      	strb	r3, [r7, #23]
      break;
 8003780:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800378a:	7dfb      	ldrb	r3, [r7, #23]
}
 800378c:	4618      	mov	r0, r3
 800378e:	3718      	adds	r7, #24
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}

08003794 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800379e:	2300      	movs	r3, #0
 80037a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d101      	bne.n	80037b0 <HAL_TIM_ConfigClockSource+0x1c>
 80037ac:	2302      	movs	r3, #2
 80037ae:	e0b4      	b.n	800391a <HAL_TIM_ConfigClockSource+0x186>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2202      	movs	r2, #2
 80037bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80037ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80037d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	68ba      	ldr	r2, [r7, #8]
 80037de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037e8:	d03e      	beq.n	8003868 <HAL_TIM_ConfigClockSource+0xd4>
 80037ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037ee:	f200 8087 	bhi.w	8003900 <HAL_TIM_ConfigClockSource+0x16c>
 80037f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037f6:	f000 8086 	beq.w	8003906 <HAL_TIM_ConfigClockSource+0x172>
 80037fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037fe:	d87f      	bhi.n	8003900 <HAL_TIM_ConfigClockSource+0x16c>
 8003800:	2b70      	cmp	r3, #112	@ 0x70
 8003802:	d01a      	beq.n	800383a <HAL_TIM_ConfigClockSource+0xa6>
 8003804:	2b70      	cmp	r3, #112	@ 0x70
 8003806:	d87b      	bhi.n	8003900 <HAL_TIM_ConfigClockSource+0x16c>
 8003808:	2b60      	cmp	r3, #96	@ 0x60
 800380a:	d050      	beq.n	80038ae <HAL_TIM_ConfigClockSource+0x11a>
 800380c:	2b60      	cmp	r3, #96	@ 0x60
 800380e:	d877      	bhi.n	8003900 <HAL_TIM_ConfigClockSource+0x16c>
 8003810:	2b50      	cmp	r3, #80	@ 0x50
 8003812:	d03c      	beq.n	800388e <HAL_TIM_ConfigClockSource+0xfa>
 8003814:	2b50      	cmp	r3, #80	@ 0x50
 8003816:	d873      	bhi.n	8003900 <HAL_TIM_ConfigClockSource+0x16c>
 8003818:	2b40      	cmp	r3, #64	@ 0x40
 800381a:	d058      	beq.n	80038ce <HAL_TIM_ConfigClockSource+0x13a>
 800381c:	2b40      	cmp	r3, #64	@ 0x40
 800381e:	d86f      	bhi.n	8003900 <HAL_TIM_ConfigClockSource+0x16c>
 8003820:	2b30      	cmp	r3, #48	@ 0x30
 8003822:	d064      	beq.n	80038ee <HAL_TIM_ConfigClockSource+0x15a>
 8003824:	2b30      	cmp	r3, #48	@ 0x30
 8003826:	d86b      	bhi.n	8003900 <HAL_TIM_ConfigClockSource+0x16c>
 8003828:	2b20      	cmp	r3, #32
 800382a:	d060      	beq.n	80038ee <HAL_TIM_ConfigClockSource+0x15a>
 800382c:	2b20      	cmp	r3, #32
 800382e:	d867      	bhi.n	8003900 <HAL_TIM_ConfigClockSource+0x16c>
 8003830:	2b00      	cmp	r3, #0
 8003832:	d05c      	beq.n	80038ee <HAL_TIM_ConfigClockSource+0x15a>
 8003834:	2b10      	cmp	r3, #16
 8003836:	d05a      	beq.n	80038ee <HAL_TIM_ConfigClockSource+0x15a>
 8003838:	e062      	b.n	8003900 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800384a:	f000 fad8 	bl	8003dfe <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800385c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	68ba      	ldr	r2, [r7, #8]
 8003864:	609a      	str	r2, [r3, #8]
      break;
 8003866:	e04f      	b.n	8003908 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003878:	f000 fac1 	bl	8003dfe <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	689a      	ldr	r2, [r3, #8]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800388a:	609a      	str	r2, [r3, #8]
      break;
 800388c:	e03c      	b.n	8003908 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800389a:	461a      	mov	r2, r3
 800389c:	f000 fa38 	bl	8003d10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2150      	movs	r1, #80	@ 0x50
 80038a6:	4618      	mov	r0, r3
 80038a8:	f000 fa8f 	bl	8003dca <TIM_ITRx_SetConfig>
      break;
 80038ac:	e02c      	b.n	8003908 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80038ba:	461a      	mov	r2, r3
 80038bc:	f000 fa56 	bl	8003d6c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	2160      	movs	r1, #96	@ 0x60
 80038c6:	4618      	mov	r0, r3
 80038c8:	f000 fa7f 	bl	8003dca <TIM_ITRx_SetConfig>
      break;
 80038cc:	e01c      	b.n	8003908 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038da:	461a      	mov	r2, r3
 80038dc:	f000 fa18 	bl	8003d10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	2140      	movs	r1, #64	@ 0x40
 80038e6:	4618      	mov	r0, r3
 80038e8:	f000 fa6f 	bl	8003dca <TIM_ITRx_SetConfig>
      break;
 80038ec:	e00c      	b.n	8003908 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4619      	mov	r1, r3
 80038f8:	4610      	mov	r0, r2
 80038fa:	f000 fa66 	bl	8003dca <TIM_ITRx_SetConfig>
      break;
 80038fe:	e003      	b.n	8003908 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	73fb      	strb	r3, [r7, #15]
      break;
 8003904:	e000      	b.n	8003908 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003906:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003918:	7bfb      	ldrb	r3, [r7, #15]
}
 800391a:	4618      	mov	r0, r3
 800391c:	3710      	adds	r7, #16
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
	...

08003924 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003924:	b480      	push	{r7}
 8003926:	b085      	sub	sp, #20
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
 800392c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	4a2f      	ldr	r2, [pc, #188]	@ (80039f4 <TIM_Base_SetConfig+0xd0>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d00b      	beq.n	8003954 <TIM_Base_SetConfig+0x30>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003942:	d007      	beq.n	8003954 <TIM_Base_SetConfig+0x30>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	4a2c      	ldr	r2, [pc, #176]	@ (80039f8 <TIM_Base_SetConfig+0xd4>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d003      	beq.n	8003954 <TIM_Base_SetConfig+0x30>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4a2b      	ldr	r2, [pc, #172]	@ (80039fc <TIM_Base_SetConfig+0xd8>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d108      	bne.n	8003966 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800395a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	4313      	orrs	r3, r2
 8003964:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a22      	ldr	r2, [pc, #136]	@ (80039f4 <TIM_Base_SetConfig+0xd0>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d00b      	beq.n	8003986 <TIM_Base_SetConfig+0x62>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003974:	d007      	beq.n	8003986 <TIM_Base_SetConfig+0x62>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4a1f      	ldr	r2, [pc, #124]	@ (80039f8 <TIM_Base_SetConfig+0xd4>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d003      	beq.n	8003986 <TIM_Base_SetConfig+0x62>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a1e      	ldr	r2, [pc, #120]	@ (80039fc <TIM_Base_SetConfig+0xd8>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d108      	bne.n	8003998 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800398c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	68db      	ldr	r3, [r3, #12]
 8003992:	68fa      	ldr	r2, [r7, #12]
 8003994:	4313      	orrs	r3, r2
 8003996:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	695b      	ldr	r3, [r3, #20]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	68fa      	ldr	r2, [r7, #12]
 80039aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	689a      	ldr	r2, [r3, #8]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	4a0d      	ldr	r2, [pc, #52]	@ (80039f4 <TIM_Base_SetConfig+0xd0>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d103      	bne.n	80039cc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	691a      	ldr	r2, [r3, #16]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2201      	movs	r2, #1
 80039d0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	691b      	ldr	r3, [r3, #16]
 80039d6:	f003 0301 	and.w	r3, r3, #1
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d005      	beq.n	80039ea <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	691b      	ldr	r3, [r3, #16]
 80039e2:	f023 0201 	bic.w	r2, r3, #1
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	611a      	str	r2, [r3, #16]
  }
}
 80039ea:	bf00      	nop
 80039ec:	3714      	adds	r7, #20
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bc80      	pop	{r7}
 80039f2:	4770      	bx	lr
 80039f4:	40012c00 	.word	0x40012c00
 80039f8:	40000400 	.word	0x40000400
 80039fc:	40000800 	.word	0x40000800

08003a00 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b087      	sub	sp, #28
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a1b      	ldr	r3, [r3, #32]
 8003a0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6a1b      	ldr	r3, [r3, #32]
 8003a14:	f023 0201 	bic.w	r2, r3, #1
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	699b      	ldr	r3, [r3, #24]
 8003a26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	f023 0303 	bic.w	r3, r3, #3
 8003a36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68fa      	ldr	r2, [r7, #12]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	f023 0302 	bic.w	r3, r3, #2
 8003a48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	697a      	ldr	r2, [r7, #20]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	4a1c      	ldr	r2, [pc, #112]	@ (8003ac8 <TIM_OC1_SetConfig+0xc8>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d10c      	bne.n	8003a76 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	f023 0308 	bic.w	r3, r3, #8
 8003a62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	697a      	ldr	r2, [r7, #20]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	f023 0304 	bic.w	r3, r3, #4
 8003a74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	4a13      	ldr	r2, [pc, #76]	@ (8003ac8 <TIM_OC1_SetConfig+0xc8>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d111      	bne.n	8003aa2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003a8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	693a      	ldr	r2, [r7, #16]
 8003a94:	4313      	orrs	r3, r2
 8003a96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	699b      	ldr	r3, [r3, #24]
 8003a9c:	693a      	ldr	r2, [r7, #16]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	693a      	ldr	r2, [r7, #16]
 8003aa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	68fa      	ldr	r2, [r7, #12]
 8003aac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	685a      	ldr	r2, [r3, #4]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	697a      	ldr	r2, [r7, #20]
 8003aba:	621a      	str	r2, [r3, #32]
}
 8003abc:	bf00      	nop
 8003abe:	371c      	adds	r7, #28
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bc80      	pop	{r7}
 8003ac4:	4770      	bx	lr
 8003ac6:	bf00      	nop
 8003ac8:	40012c00 	.word	0x40012c00

08003acc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b087      	sub	sp, #28
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a1b      	ldr	r3, [r3, #32]
 8003ada:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a1b      	ldr	r3, [r3, #32]
 8003ae0:	f023 0210 	bic.w	r2, r3, #16
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	699b      	ldr	r3, [r3, #24]
 8003af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003afa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	021b      	lsls	r3, r3, #8
 8003b0a:	68fa      	ldr	r2, [r7, #12]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	f023 0320 	bic.w	r3, r3, #32
 8003b16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	011b      	lsls	r3, r3, #4
 8003b1e:	697a      	ldr	r2, [r7, #20]
 8003b20:	4313      	orrs	r3, r2
 8003b22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	4a1d      	ldr	r2, [pc, #116]	@ (8003b9c <TIM_OC2_SetConfig+0xd0>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d10d      	bne.n	8003b48 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	011b      	lsls	r3, r3, #4
 8003b3a:	697a      	ldr	r2, [r7, #20]
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b46:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	4a14      	ldr	r2, [pc, #80]	@ (8003b9c <TIM_OC2_SetConfig+0xd0>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d113      	bne.n	8003b78 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003b56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	009b      	lsls	r3, r3, #2
 8003b66:	693a      	ldr	r2, [r7, #16]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	699b      	ldr	r3, [r3, #24]
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	693a      	ldr	r2, [r7, #16]
 8003b74:	4313      	orrs	r3, r2
 8003b76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	693a      	ldr	r2, [r7, #16]
 8003b7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	68fa      	ldr	r2, [r7, #12]
 8003b82:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685a      	ldr	r2, [r3, #4]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	697a      	ldr	r2, [r7, #20]
 8003b90:	621a      	str	r2, [r3, #32]
}
 8003b92:	bf00      	nop
 8003b94:	371c      	adds	r7, #28
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bc80      	pop	{r7}
 8003b9a:	4770      	bx	lr
 8003b9c:	40012c00 	.word	0x40012c00

08003ba0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b087      	sub	sp, #28
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a1b      	ldr	r3, [r3, #32]
 8003bae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a1b      	ldr	r3, [r3, #32]
 8003bb4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	69db      	ldr	r3, [r3, #28]
 8003bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f023 0303 	bic.w	r3, r3, #3
 8003bd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003be8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	021b      	lsls	r3, r3, #8
 8003bf0:	697a      	ldr	r2, [r7, #20]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a1d      	ldr	r2, [pc, #116]	@ (8003c70 <TIM_OC3_SetConfig+0xd0>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d10d      	bne.n	8003c1a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003c04:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	68db      	ldr	r3, [r3, #12]
 8003c0a:	021b      	lsls	r3, r3, #8
 8003c0c:	697a      	ldr	r2, [r7, #20]
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003c18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	4a14      	ldr	r2, [pc, #80]	@ (8003c70 <TIM_OC3_SetConfig+0xd0>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d113      	bne.n	8003c4a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003c28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	695b      	ldr	r3, [r3, #20]
 8003c36:	011b      	lsls	r3, r3, #4
 8003c38:	693a      	ldr	r2, [r7, #16]
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	699b      	ldr	r3, [r3, #24]
 8003c42:	011b      	lsls	r3, r3, #4
 8003c44:	693a      	ldr	r2, [r7, #16]
 8003c46:	4313      	orrs	r3, r2
 8003c48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	693a      	ldr	r2, [r7, #16]
 8003c4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	68fa      	ldr	r2, [r7, #12]
 8003c54:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	685a      	ldr	r2, [r3, #4]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	697a      	ldr	r2, [r7, #20]
 8003c62:	621a      	str	r2, [r3, #32]
}
 8003c64:	bf00      	nop
 8003c66:	371c      	adds	r7, #28
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bc80      	pop	{r7}
 8003c6c:	4770      	bx	lr
 8003c6e:	bf00      	nop
 8003c70:	40012c00 	.word	0x40012c00

08003c74 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b087      	sub	sp, #28
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a1b      	ldr	r3, [r3, #32]
 8003c82:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6a1b      	ldr	r3, [r3, #32]
 8003c88:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	69db      	ldr	r3, [r3, #28]
 8003c9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ca2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003caa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	021b      	lsls	r3, r3, #8
 8003cb2:	68fa      	ldr	r2, [r7, #12]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003cbe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	031b      	lsls	r3, r3, #12
 8003cc6:	693a      	ldr	r2, [r7, #16]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	4a0f      	ldr	r2, [pc, #60]	@ (8003d0c <TIM_OC4_SetConfig+0x98>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d109      	bne.n	8003ce8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003cda:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	695b      	ldr	r3, [r3, #20]
 8003ce0:	019b      	lsls	r3, r3, #6
 8003ce2:	697a      	ldr	r2, [r7, #20]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	697a      	ldr	r2, [r7, #20]
 8003cec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	68fa      	ldr	r2, [r7, #12]
 8003cf2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	685a      	ldr	r2, [r3, #4]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	693a      	ldr	r2, [r7, #16]
 8003d00:	621a      	str	r2, [r3, #32]
}
 8003d02:	bf00      	nop
 8003d04:	371c      	adds	r7, #28
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bc80      	pop	{r7}
 8003d0a:	4770      	bx	lr
 8003d0c:	40012c00 	.word	0x40012c00

08003d10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b087      	sub	sp, #28
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	60b9      	str	r1, [r7, #8]
 8003d1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	6a1b      	ldr	r3, [r3, #32]
 8003d20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6a1b      	ldr	r3, [r3, #32]
 8003d26:	f023 0201 	bic.w	r2, r3, #1
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	699b      	ldr	r3, [r3, #24]
 8003d32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	011b      	lsls	r3, r3, #4
 8003d40:	693a      	ldr	r2, [r7, #16]
 8003d42:	4313      	orrs	r3, r2
 8003d44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	f023 030a 	bic.w	r3, r3, #10
 8003d4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d4e:	697a      	ldr	r2, [r7, #20]
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	4313      	orrs	r3, r2
 8003d54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	693a      	ldr	r2, [r7, #16]
 8003d5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	697a      	ldr	r2, [r7, #20]
 8003d60:	621a      	str	r2, [r3, #32]
}
 8003d62:	bf00      	nop
 8003d64:	371c      	adds	r7, #28
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bc80      	pop	{r7}
 8003d6a:	4770      	bx	lr

08003d6c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b087      	sub	sp, #28
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	60b9      	str	r1, [r7, #8]
 8003d76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6a1b      	ldr	r3, [r3, #32]
 8003d7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	6a1b      	ldr	r3, [r3, #32]
 8003d82:	f023 0210 	bic.w	r2, r3, #16
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	699b      	ldr	r3, [r3, #24]
 8003d8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003d96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	031b      	lsls	r3, r3, #12
 8003d9c:	693a      	ldr	r2, [r7, #16]
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003da8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	011b      	lsls	r3, r3, #4
 8003dae:	697a      	ldr	r2, [r7, #20]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	693a      	ldr	r2, [r7, #16]
 8003db8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	697a      	ldr	r2, [r7, #20]
 8003dbe:	621a      	str	r2, [r3, #32]
}
 8003dc0:	bf00      	nop
 8003dc2:	371c      	adds	r7, #28
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bc80      	pop	{r7}
 8003dc8:	4770      	bx	lr

08003dca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003dca:	b480      	push	{r7}
 8003dcc:	b085      	sub	sp, #20
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	6078      	str	r0, [r7, #4]
 8003dd2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003de0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003de2:	683a      	ldr	r2, [r7, #0]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	f043 0307 	orr.w	r3, r3, #7
 8003dec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	68fa      	ldr	r2, [r7, #12]
 8003df2:	609a      	str	r2, [r3, #8]
}
 8003df4:	bf00      	nop
 8003df6:	3714      	adds	r7, #20
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bc80      	pop	{r7}
 8003dfc:	4770      	bx	lr

08003dfe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003dfe:	b480      	push	{r7}
 8003e00:	b087      	sub	sp, #28
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	60f8      	str	r0, [r7, #12]
 8003e06:	60b9      	str	r1, [r7, #8]
 8003e08:	607a      	str	r2, [r7, #4]
 8003e0a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e18:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	021a      	lsls	r2, r3, #8
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	431a      	orrs	r2, r3
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	697a      	ldr	r2, [r7, #20]
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	697a      	ldr	r2, [r7, #20]
 8003e30:	609a      	str	r2, [r3, #8]
}
 8003e32:	bf00      	nop
 8003e34:	371c      	adds	r7, #28
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bc80      	pop	{r7}
 8003e3a:	4770      	bx	lr

08003e3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b087      	sub	sp, #28
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	60f8      	str	r0, [r7, #12]
 8003e44:	60b9      	str	r1, [r7, #8]
 8003e46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	f003 031f 	and.w	r3, r3, #31
 8003e4e:	2201      	movs	r2, #1
 8003e50:	fa02 f303 	lsl.w	r3, r2, r3
 8003e54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6a1a      	ldr	r2, [r3, #32]
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	43db      	mvns	r3, r3
 8003e5e:	401a      	ands	r2, r3
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	6a1a      	ldr	r2, [r3, #32]
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	f003 031f 	and.w	r3, r3, #31
 8003e6e:	6879      	ldr	r1, [r7, #4]
 8003e70:	fa01 f303 	lsl.w	r3, r1, r3
 8003e74:	431a      	orrs	r2, r3
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	621a      	str	r2, [r3, #32]
}
 8003e7a:	bf00      	nop
 8003e7c:	371c      	adds	r7, #28
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bc80      	pop	{r7}
 8003e82:	4770      	bx	lr

08003e84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b085      	sub	sp, #20
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
 8003e8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d101      	bne.n	8003e9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e98:	2302      	movs	r3, #2
 8003e9a:	e046      	b.n	8003f2a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2202      	movs	r2, #2
 8003ea8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ec2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	68fa      	ldr	r2, [r7, #12]
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	68fa      	ldr	r2, [r7, #12]
 8003ed4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a16      	ldr	r2, [pc, #88]	@ (8003f34 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d00e      	beq.n	8003efe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ee8:	d009      	beq.n	8003efe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a12      	ldr	r2, [pc, #72]	@ (8003f38 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d004      	beq.n	8003efe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a10      	ldr	r2, [pc, #64]	@ (8003f3c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d10c      	bne.n	8003f18 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	68ba      	ldr	r2, [r7, #8]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	68ba      	ldr	r2, [r7, #8]
 8003f16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003f28:	2300      	movs	r3, #0
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3714      	adds	r7, #20
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bc80      	pop	{r7}
 8003f32:	4770      	bx	lr
 8003f34:	40012c00 	.word	0x40012c00
 8003f38:	40000400 	.word	0x40000400
 8003f3c:	40000800 	.word	0x40000800

08003f40 <siprintf>:
 8003f40:	b40e      	push	{r1, r2, r3}
 8003f42:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003f46:	b510      	push	{r4, lr}
 8003f48:	2400      	movs	r4, #0
 8003f4a:	b09d      	sub	sp, #116	@ 0x74
 8003f4c:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003f4e:	9002      	str	r0, [sp, #8]
 8003f50:	9006      	str	r0, [sp, #24]
 8003f52:	9107      	str	r1, [sp, #28]
 8003f54:	9104      	str	r1, [sp, #16]
 8003f56:	4809      	ldr	r0, [pc, #36]	@ (8003f7c <siprintf+0x3c>)
 8003f58:	4909      	ldr	r1, [pc, #36]	@ (8003f80 <siprintf+0x40>)
 8003f5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8003f5e:	9105      	str	r1, [sp, #20]
 8003f60:	6800      	ldr	r0, [r0, #0]
 8003f62:	a902      	add	r1, sp, #8
 8003f64:	9301      	str	r3, [sp, #4]
 8003f66:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003f68:	f000 f992 	bl	8004290 <_svfiprintf_r>
 8003f6c:	9b02      	ldr	r3, [sp, #8]
 8003f6e:	701c      	strb	r4, [r3, #0]
 8003f70:	b01d      	add	sp, #116	@ 0x74
 8003f72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f76:	b003      	add	sp, #12
 8003f78:	4770      	bx	lr
 8003f7a:	bf00      	nop
 8003f7c:	20000020 	.word	0x20000020
 8003f80:	ffff0208 	.word	0xffff0208

08003f84 <memset>:
 8003f84:	4603      	mov	r3, r0
 8003f86:	4402      	add	r2, r0
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d100      	bne.n	8003f8e <memset+0xa>
 8003f8c:	4770      	bx	lr
 8003f8e:	f803 1b01 	strb.w	r1, [r3], #1
 8003f92:	e7f9      	b.n	8003f88 <memset+0x4>

08003f94 <__errno>:
 8003f94:	4b01      	ldr	r3, [pc, #4]	@ (8003f9c <__errno+0x8>)
 8003f96:	6818      	ldr	r0, [r3, #0]
 8003f98:	4770      	bx	lr
 8003f9a:	bf00      	nop
 8003f9c:	20000020 	.word	0x20000020

08003fa0 <__libc_init_array>:
 8003fa0:	b570      	push	{r4, r5, r6, lr}
 8003fa2:	2600      	movs	r6, #0
 8003fa4:	4d0c      	ldr	r5, [pc, #48]	@ (8003fd8 <__libc_init_array+0x38>)
 8003fa6:	4c0d      	ldr	r4, [pc, #52]	@ (8003fdc <__libc_init_array+0x3c>)
 8003fa8:	1b64      	subs	r4, r4, r5
 8003faa:	10a4      	asrs	r4, r4, #2
 8003fac:	42a6      	cmp	r6, r4
 8003fae:	d109      	bne.n	8003fc4 <__libc_init_array+0x24>
 8003fb0:	f000 fc76 	bl	80048a0 <_init>
 8003fb4:	2600      	movs	r6, #0
 8003fb6:	4d0a      	ldr	r5, [pc, #40]	@ (8003fe0 <__libc_init_array+0x40>)
 8003fb8:	4c0a      	ldr	r4, [pc, #40]	@ (8003fe4 <__libc_init_array+0x44>)
 8003fba:	1b64      	subs	r4, r4, r5
 8003fbc:	10a4      	asrs	r4, r4, #2
 8003fbe:	42a6      	cmp	r6, r4
 8003fc0:	d105      	bne.n	8003fce <__libc_init_array+0x2e>
 8003fc2:	bd70      	pop	{r4, r5, r6, pc}
 8003fc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fc8:	4798      	blx	r3
 8003fca:	3601      	adds	r6, #1
 8003fcc:	e7ee      	b.n	8003fac <__libc_init_array+0xc>
 8003fce:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fd2:	4798      	blx	r3
 8003fd4:	3601      	adds	r6, #1
 8003fd6:	e7f2      	b.n	8003fbe <__libc_init_array+0x1e>
 8003fd8:	080069fc 	.word	0x080069fc
 8003fdc:	080069fc 	.word	0x080069fc
 8003fe0:	080069fc 	.word	0x080069fc
 8003fe4:	08006a00 	.word	0x08006a00

08003fe8 <__retarget_lock_acquire_recursive>:
 8003fe8:	4770      	bx	lr

08003fea <__retarget_lock_release_recursive>:
 8003fea:	4770      	bx	lr

08003fec <_free_r>:
 8003fec:	b538      	push	{r3, r4, r5, lr}
 8003fee:	4605      	mov	r5, r0
 8003ff0:	2900      	cmp	r1, #0
 8003ff2:	d040      	beq.n	8004076 <_free_r+0x8a>
 8003ff4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ff8:	1f0c      	subs	r4, r1, #4
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	bfb8      	it	lt
 8003ffe:	18e4      	addlt	r4, r4, r3
 8004000:	f000 f8de 	bl	80041c0 <__malloc_lock>
 8004004:	4a1c      	ldr	r2, [pc, #112]	@ (8004078 <_free_r+0x8c>)
 8004006:	6813      	ldr	r3, [r2, #0]
 8004008:	b933      	cbnz	r3, 8004018 <_free_r+0x2c>
 800400a:	6063      	str	r3, [r4, #4]
 800400c:	6014      	str	r4, [r2, #0]
 800400e:	4628      	mov	r0, r5
 8004010:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004014:	f000 b8da 	b.w	80041cc <__malloc_unlock>
 8004018:	42a3      	cmp	r3, r4
 800401a:	d908      	bls.n	800402e <_free_r+0x42>
 800401c:	6820      	ldr	r0, [r4, #0]
 800401e:	1821      	adds	r1, r4, r0
 8004020:	428b      	cmp	r3, r1
 8004022:	bf01      	itttt	eq
 8004024:	6819      	ldreq	r1, [r3, #0]
 8004026:	685b      	ldreq	r3, [r3, #4]
 8004028:	1809      	addeq	r1, r1, r0
 800402a:	6021      	streq	r1, [r4, #0]
 800402c:	e7ed      	b.n	800400a <_free_r+0x1e>
 800402e:	461a      	mov	r2, r3
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	b10b      	cbz	r3, 8004038 <_free_r+0x4c>
 8004034:	42a3      	cmp	r3, r4
 8004036:	d9fa      	bls.n	800402e <_free_r+0x42>
 8004038:	6811      	ldr	r1, [r2, #0]
 800403a:	1850      	adds	r0, r2, r1
 800403c:	42a0      	cmp	r0, r4
 800403e:	d10b      	bne.n	8004058 <_free_r+0x6c>
 8004040:	6820      	ldr	r0, [r4, #0]
 8004042:	4401      	add	r1, r0
 8004044:	1850      	adds	r0, r2, r1
 8004046:	4283      	cmp	r3, r0
 8004048:	6011      	str	r1, [r2, #0]
 800404a:	d1e0      	bne.n	800400e <_free_r+0x22>
 800404c:	6818      	ldr	r0, [r3, #0]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	4408      	add	r0, r1
 8004052:	6010      	str	r0, [r2, #0]
 8004054:	6053      	str	r3, [r2, #4]
 8004056:	e7da      	b.n	800400e <_free_r+0x22>
 8004058:	d902      	bls.n	8004060 <_free_r+0x74>
 800405a:	230c      	movs	r3, #12
 800405c:	602b      	str	r3, [r5, #0]
 800405e:	e7d6      	b.n	800400e <_free_r+0x22>
 8004060:	6820      	ldr	r0, [r4, #0]
 8004062:	1821      	adds	r1, r4, r0
 8004064:	428b      	cmp	r3, r1
 8004066:	bf01      	itttt	eq
 8004068:	6819      	ldreq	r1, [r3, #0]
 800406a:	685b      	ldreq	r3, [r3, #4]
 800406c:	1809      	addeq	r1, r1, r0
 800406e:	6021      	streq	r1, [r4, #0]
 8004070:	6063      	str	r3, [r4, #4]
 8004072:	6054      	str	r4, [r2, #4]
 8004074:	e7cb      	b.n	800400e <_free_r+0x22>
 8004076:	bd38      	pop	{r3, r4, r5, pc}
 8004078:	200006e0 	.word	0x200006e0

0800407c <sbrk_aligned>:
 800407c:	b570      	push	{r4, r5, r6, lr}
 800407e:	4e0f      	ldr	r6, [pc, #60]	@ (80040bc <sbrk_aligned+0x40>)
 8004080:	460c      	mov	r4, r1
 8004082:	6831      	ldr	r1, [r6, #0]
 8004084:	4605      	mov	r5, r0
 8004086:	b911      	cbnz	r1, 800408e <sbrk_aligned+0x12>
 8004088:	f000 fba8 	bl	80047dc <_sbrk_r>
 800408c:	6030      	str	r0, [r6, #0]
 800408e:	4621      	mov	r1, r4
 8004090:	4628      	mov	r0, r5
 8004092:	f000 fba3 	bl	80047dc <_sbrk_r>
 8004096:	1c43      	adds	r3, r0, #1
 8004098:	d103      	bne.n	80040a2 <sbrk_aligned+0x26>
 800409a:	f04f 34ff 	mov.w	r4, #4294967295
 800409e:	4620      	mov	r0, r4
 80040a0:	bd70      	pop	{r4, r5, r6, pc}
 80040a2:	1cc4      	adds	r4, r0, #3
 80040a4:	f024 0403 	bic.w	r4, r4, #3
 80040a8:	42a0      	cmp	r0, r4
 80040aa:	d0f8      	beq.n	800409e <sbrk_aligned+0x22>
 80040ac:	1a21      	subs	r1, r4, r0
 80040ae:	4628      	mov	r0, r5
 80040b0:	f000 fb94 	bl	80047dc <_sbrk_r>
 80040b4:	3001      	adds	r0, #1
 80040b6:	d1f2      	bne.n	800409e <sbrk_aligned+0x22>
 80040b8:	e7ef      	b.n	800409a <sbrk_aligned+0x1e>
 80040ba:	bf00      	nop
 80040bc:	200006dc 	.word	0x200006dc

080040c0 <_malloc_r>:
 80040c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80040c4:	1ccd      	adds	r5, r1, #3
 80040c6:	f025 0503 	bic.w	r5, r5, #3
 80040ca:	3508      	adds	r5, #8
 80040cc:	2d0c      	cmp	r5, #12
 80040ce:	bf38      	it	cc
 80040d0:	250c      	movcc	r5, #12
 80040d2:	2d00      	cmp	r5, #0
 80040d4:	4606      	mov	r6, r0
 80040d6:	db01      	blt.n	80040dc <_malloc_r+0x1c>
 80040d8:	42a9      	cmp	r1, r5
 80040da:	d904      	bls.n	80040e6 <_malloc_r+0x26>
 80040dc:	230c      	movs	r3, #12
 80040de:	6033      	str	r3, [r6, #0]
 80040e0:	2000      	movs	r0, #0
 80040e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80040e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80041bc <_malloc_r+0xfc>
 80040ea:	f000 f869 	bl	80041c0 <__malloc_lock>
 80040ee:	f8d8 3000 	ldr.w	r3, [r8]
 80040f2:	461c      	mov	r4, r3
 80040f4:	bb44      	cbnz	r4, 8004148 <_malloc_r+0x88>
 80040f6:	4629      	mov	r1, r5
 80040f8:	4630      	mov	r0, r6
 80040fa:	f7ff ffbf 	bl	800407c <sbrk_aligned>
 80040fe:	1c43      	adds	r3, r0, #1
 8004100:	4604      	mov	r4, r0
 8004102:	d158      	bne.n	80041b6 <_malloc_r+0xf6>
 8004104:	f8d8 4000 	ldr.w	r4, [r8]
 8004108:	4627      	mov	r7, r4
 800410a:	2f00      	cmp	r7, #0
 800410c:	d143      	bne.n	8004196 <_malloc_r+0xd6>
 800410e:	2c00      	cmp	r4, #0
 8004110:	d04b      	beq.n	80041aa <_malloc_r+0xea>
 8004112:	6823      	ldr	r3, [r4, #0]
 8004114:	4639      	mov	r1, r7
 8004116:	4630      	mov	r0, r6
 8004118:	eb04 0903 	add.w	r9, r4, r3
 800411c:	f000 fb5e 	bl	80047dc <_sbrk_r>
 8004120:	4581      	cmp	r9, r0
 8004122:	d142      	bne.n	80041aa <_malloc_r+0xea>
 8004124:	6821      	ldr	r1, [r4, #0]
 8004126:	4630      	mov	r0, r6
 8004128:	1a6d      	subs	r5, r5, r1
 800412a:	4629      	mov	r1, r5
 800412c:	f7ff ffa6 	bl	800407c <sbrk_aligned>
 8004130:	3001      	adds	r0, #1
 8004132:	d03a      	beq.n	80041aa <_malloc_r+0xea>
 8004134:	6823      	ldr	r3, [r4, #0]
 8004136:	442b      	add	r3, r5
 8004138:	6023      	str	r3, [r4, #0]
 800413a:	f8d8 3000 	ldr.w	r3, [r8]
 800413e:	685a      	ldr	r2, [r3, #4]
 8004140:	bb62      	cbnz	r2, 800419c <_malloc_r+0xdc>
 8004142:	f8c8 7000 	str.w	r7, [r8]
 8004146:	e00f      	b.n	8004168 <_malloc_r+0xa8>
 8004148:	6822      	ldr	r2, [r4, #0]
 800414a:	1b52      	subs	r2, r2, r5
 800414c:	d420      	bmi.n	8004190 <_malloc_r+0xd0>
 800414e:	2a0b      	cmp	r2, #11
 8004150:	d917      	bls.n	8004182 <_malloc_r+0xc2>
 8004152:	1961      	adds	r1, r4, r5
 8004154:	42a3      	cmp	r3, r4
 8004156:	6025      	str	r5, [r4, #0]
 8004158:	bf18      	it	ne
 800415a:	6059      	strne	r1, [r3, #4]
 800415c:	6863      	ldr	r3, [r4, #4]
 800415e:	bf08      	it	eq
 8004160:	f8c8 1000 	streq.w	r1, [r8]
 8004164:	5162      	str	r2, [r4, r5]
 8004166:	604b      	str	r3, [r1, #4]
 8004168:	4630      	mov	r0, r6
 800416a:	f000 f82f 	bl	80041cc <__malloc_unlock>
 800416e:	f104 000b 	add.w	r0, r4, #11
 8004172:	1d23      	adds	r3, r4, #4
 8004174:	f020 0007 	bic.w	r0, r0, #7
 8004178:	1ac2      	subs	r2, r0, r3
 800417a:	bf1c      	itt	ne
 800417c:	1a1b      	subne	r3, r3, r0
 800417e:	50a3      	strne	r3, [r4, r2]
 8004180:	e7af      	b.n	80040e2 <_malloc_r+0x22>
 8004182:	6862      	ldr	r2, [r4, #4]
 8004184:	42a3      	cmp	r3, r4
 8004186:	bf0c      	ite	eq
 8004188:	f8c8 2000 	streq.w	r2, [r8]
 800418c:	605a      	strne	r2, [r3, #4]
 800418e:	e7eb      	b.n	8004168 <_malloc_r+0xa8>
 8004190:	4623      	mov	r3, r4
 8004192:	6864      	ldr	r4, [r4, #4]
 8004194:	e7ae      	b.n	80040f4 <_malloc_r+0x34>
 8004196:	463c      	mov	r4, r7
 8004198:	687f      	ldr	r7, [r7, #4]
 800419a:	e7b6      	b.n	800410a <_malloc_r+0x4a>
 800419c:	461a      	mov	r2, r3
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	42a3      	cmp	r3, r4
 80041a2:	d1fb      	bne.n	800419c <_malloc_r+0xdc>
 80041a4:	2300      	movs	r3, #0
 80041a6:	6053      	str	r3, [r2, #4]
 80041a8:	e7de      	b.n	8004168 <_malloc_r+0xa8>
 80041aa:	230c      	movs	r3, #12
 80041ac:	4630      	mov	r0, r6
 80041ae:	6033      	str	r3, [r6, #0]
 80041b0:	f000 f80c 	bl	80041cc <__malloc_unlock>
 80041b4:	e794      	b.n	80040e0 <_malloc_r+0x20>
 80041b6:	6005      	str	r5, [r0, #0]
 80041b8:	e7d6      	b.n	8004168 <_malloc_r+0xa8>
 80041ba:	bf00      	nop
 80041bc:	200006e0 	.word	0x200006e0

080041c0 <__malloc_lock>:
 80041c0:	4801      	ldr	r0, [pc, #4]	@ (80041c8 <__malloc_lock+0x8>)
 80041c2:	f7ff bf11 	b.w	8003fe8 <__retarget_lock_acquire_recursive>
 80041c6:	bf00      	nop
 80041c8:	200006d8 	.word	0x200006d8

080041cc <__malloc_unlock>:
 80041cc:	4801      	ldr	r0, [pc, #4]	@ (80041d4 <__malloc_unlock+0x8>)
 80041ce:	f7ff bf0c 	b.w	8003fea <__retarget_lock_release_recursive>
 80041d2:	bf00      	nop
 80041d4:	200006d8 	.word	0x200006d8

080041d8 <__ssputs_r>:
 80041d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041dc:	461f      	mov	r7, r3
 80041de:	688e      	ldr	r6, [r1, #8]
 80041e0:	4682      	mov	sl, r0
 80041e2:	42be      	cmp	r6, r7
 80041e4:	460c      	mov	r4, r1
 80041e6:	4690      	mov	r8, r2
 80041e8:	680b      	ldr	r3, [r1, #0]
 80041ea:	d82d      	bhi.n	8004248 <__ssputs_r+0x70>
 80041ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80041f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80041f4:	d026      	beq.n	8004244 <__ssputs_r+0x6c>
 80041f6:	6965      	ldr	r5, [r4, #20]
 80041f8:	6909      	ldr	r1, [r1, #16]
 80041fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80041fe:	eba3 0901 	sub.w	r9, r3, r1
 8004202:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004206:	1c7b      	adds	r3, r7, #1
 8004208:	444b      	add	r3, r9
 800420a:	106d      	asrs	r5, r5, #1
 800420c:	429d      	cmp	r5, r3
 800420e:	bf38      	it	cc
 8004210:	461d      	movcc	r5, r3
 8004212:	0553      	lsls	r3, r2, #21
 8004214:	d527      	bpl.n	8004266 <__ssputs_r+0x8e>
 8004216:	4629      	mov	r1, r5
 8004218:	f7ff ff52 	bl	80040c0 <_malloc_r>
 800421c:	4606      	mov	r6, r0
 800421e:	b360      	cbz	r0, 800427a <__ssputs_r+0xa2>
 8004220:	464a      	mov	r2, r9
 8004222:	6921      	ldr	r1, [r4, #16]
 8004224:	f000 faf8 	bl	8004818 <memcpy>
 8004228:	89a3      	ldrh	r3, [r4, #12]
 800422a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800422e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004232:	81a3      	strh	r3, [r4, #12]
 8004234:	6126      	str	r6, [r4, #16]
 8004236:	444e      	add	r6, r9
 8004238:	6026      	str	r6, [r4, #0]
 800423a:	463e      	mov	r6, r7
 800423c:	6165      	str	r5, [r4, #20]
 800423e:	eba5 0509 	sub.w	r5, r5, r9
 8004242:	60a5      	str	r5, [r4, #8]
 8004244:	42be      	cmp	r6, r7
 8004246:	d900      	bls.n	800424a <__ssputs_r+0x72>
 8004248:	463e      	mov	r6, r7
 800424a:	4632      	mov	r2, r6
 800424c:	4641      	mov	r1, r8
 800424e:	6820      	ldr	r0, [r4, #0]
 8004250:	f000 faaa 	bl	80047a8 <memmove>
 8004254:	2000      	movs	r0, #0
 8004256:	68a3      	ldr	r3, [r4, #8]
 8004258:	1b9b      	subs	r3, r3, r6
 800425a:	60a3      	str	r3, [r4, #8]
 800425c:	6823      	ldr	r3, [r4, #0]
 800425e:	4433      	add	r3, r6
 8004260:	6023      	str	r3, [r4, #0]
 8004262:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004266:	462a      	mov	r2, r5
 8004268:	f000 fae4 	bl	8004834 <_realloc_r>
 800426c:	4606      	mov	r6, r0
 800426e:	2800      	cmp	r0, #0
 8004270:	d1e0      	bne.n	8004234 <__ssputs_r+0x5c>
 8004272:	4650      	mov	r0, sl
 8004274:	6921      	ldr	r1, [r4, #16]
 8004276:	f7ff feb9 	bl	8003fec <_free_r>
 800427a:	230c      	movs	r3, #12
 800427c:	f8ca 3000 	str.w	r3, [sl]
 8004280:	89a3      	ldrh	r3, [r4, #12]
 8004282:	f04f 30ff 	mov.w	r0, #4294967295
 8004286:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800428a:	81a3      	strh	r3, [r4, #12]
 800428c:	e7e9      	b.n	8004262 <__ssputs_r+0x8a>
	...

08004290 <_svfiprintf_r>:
 8004290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004294:	4698      	mov	r8, r3
 8004296:	898b      	ldrh	r3, [r1, #12]
 8004298:	4607      	mov	r7, r0
 800429a:	061b      	lsls	r3, r3, #24
 800429c:	460d      	mov	r5, r1
 800429e:	4614      	mov	r4, r2
 80042a0:	b09d      	sub	sp, #116	@ 0x74
 80042a2:	d510      	bpl.n	80042c6 <_svfiprintf_r+0x36>
 80042a4:	690b      	ldr	r3, [r1, #16]
 80042a6:	b973      	cbnz	r3, 80042c6 <_svfiprintf_r+0x36>
 80042a8:	2140      	movs	r1, #64	@ 0x40
 80042aa:	f7ff ff09 	bl	80040c0 <_malloc_r>
 80042ae:	6028      	str	r0, [r5, #0]
 80042b0:	6128      	str	r0, [r5, #16]
 80042b2:	b930      	cbnz	r0, 80042c2 <_svfiprintf_r+0x32>
 80042b4:	230c      	movs	r3, #12
 80042b6:	603b      	str	r3, [r7, #0]
 80042b8:	f04f 30ff 	mov.w	r0, #4294967295
 80042bc:	b01d      	add	sp, #116	@ 0x74
 80042be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042c2:	2340      	movs	r3, #64	@ 0x40
 80042c4:	616b      	str	r3, [r5, #20]
 80042c6:	2300      	movs	r3, #0
 80042c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80042ca:	2320      	movs	r3, #32
 80042cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80042d0:	2330      	movs	r3, #48	@ 0x30
 80042d2:	f04f 0901 	mov.w	r9, #1
 80042d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80042da:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004474 <_svfiprintf_r+0x1e4>
 80042de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80042e2:	4623      	mov	r3, r4
 80042e4:	469a      	mov	sl, r3
 80042e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80042ea:	b10a      	cbz	r2, 80042f0 <_svfiprintf_r+0x60>
 80042ec:	2a25      	cmp	r2, #37	@ 0x25
 80042ee:	d1f9      	bne.n	80042e4 <_svfiprintf_r+0x54>
 80042f0:	ebba 0b04 	subs.w	fp, sl, r4
 80042f4:	d00b      	beq.n	800430e <_svfiprintf_r+0x7e>
 80042f6:	465b      	mov	r3, fp
 80042f8:	4622      	mov	r2, r4
 80042fa:	4629      	mov	r1, r5
 80042fc:	4638      	mov	r0, r7
 80042fe:	f7ff ff6b 	bl	80041d8 <__ssputs_r>
 8004302:	3001      	adds	r0, #1
 8004304:	f000 80a7 	beq.w	8004456 <_svfiprintf_r+0x1c6>
 8004308:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800430a:	445a      	add	r2, fp
 800430c:	9209      	str	r2, [sp, #36]	@ 0x24
 800430e:	f89a 3000 	ldrb.w	r3, [sl]
 8004312:	2b00      	cmp	r3, #0
 8004314:	f000 809f 	beq.w	8004456 <_svfiprintf_r+0x1c6>
 8004318:	2300      	movs	r3, #0
 800431a:	f04f 32ff 	mov.w	r2, #4294967295
 800431e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004322:	f10a 0a01 	add.w	sl, sl, #1
 8004326:	9304      	str	r3, [sp, #16]
 8004328:	9307      	str	r3, [sp, #28]
 800432a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800432e:	931a      	str	r3, [sp, #104]	@ 0x68
 8004330:	4654      	mov	r4, sl
 8004332:	2205      	movs	r2, #5
 8004334:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004338:	484e      	ldr	r0, [pc, #312]	@ (8004474 <_svfiprintf_r+0x1e4>)
 800433a:	f000 fa5f 	bl	80047fc <memchr>
 800433e:	9a04      	ldr	r2, [sp, #16]
 8004340:	b9d8      	cbnz	r0, 800437a <_svfiprintf_r+0xea>
 8004342:	06d0      	lsls	r0, r2, #27
 8004344:	bf44      	itt	mi
 8004346:	2320      	movmi	r3, #32
 8004348:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800434c:	0711      	lsls	r1, r2, #28
 800434e:	bf44      	itt	mi
 8004350:	232b      	movmi	r3, #43	@ 0x2b
 8004352:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004356:	f89a 3000 	ldrb.w	r3, [sl]
 800435a:	2b2a      	cmp	r3, #42	@ 0x2a
 800435c:	d015      	beq.n	800438a <_svfiprintf_r+0xfa>
 800435e:	4654      	mov	r4, sl
 8004360:	2000      	movs	r0, #0
 8004362:	f04f 0c0a 	mov.w	ip, #10
 8004366:	9a07      	ldr	r2, [sp, #28]
 8004368:	4621      	mov	r1, r4
 800436a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800436e:	3b30      	subs	r3, #48	@ 0x30
 8004370:	2b09      	cmp	r3, #9
 8004372:	d94b      	bls.n	800440c <_svfiprintf_r+0x17c>
 8004374:	b1b0      	cbz	r0, 80043a4 <_svfiprintf_r+0x114>
 8004376:	9207      	str	r2, [sp, #28]
 8004378:	e014      	b.n	80043a4 <_svfiprintf_r+0x114>
 800437a:	eba0 0308 	sub.w	r3, r0, r8
 800437e:	fa09 f303 	lsl.w	r3, r9, r3
 8004382:	4313      	orrs	r3, r2
 8004384:	46a2      	mov	sl, r4
 8004386:	9304      	str	r3, [sp, #16]
 8004388:	e7d2      	b.n	8004330 <_svfiprintf_r+0xa0>
 800438a:	9b03      	ldr	r3, [sp, #12]
 800438c:	1d19      	adds	r1, r3, #4
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	9103      	str	r1, [sp, #12]
 8004392:	2b00      	cmp	r3, #0
 8004394:	bfbb      	ittet	lt
 8004396:	425b      	neglt	r3, r3
 8004398:	f042 0202 	orrlt.w	r2, r2, #2
 800439c:	9307      	strge	r3, [sp, #28]
 800439e:	9307      	strlt	r3, [sp, #28]
 80043a0:	bfb8      	it	lt
 80043a2:	9204      	strlt	r2, [sp, #16]
 80043a4:	7823      	ldrb	r3, [r4, #0]
 80043a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80043a8:	d10a      	bne.n	80043c0 <_svfiprintf_r+0x130>
 80043aa:	7863      	ldrb	r3, [r4, #1]
 80043ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80043ae:	d132      	bne.n	8004416 <_svfiprintf_r+0x186>
 80043b0:	9b03      	ldr	r3, [sp, #12]
 80043b2:	3402      	adds	r4, #2
 80043b4:	1d1a      	adds	r2, r3, #4
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	9203      	str	r2, [sp, #12]
 80043ba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80043be:	9305      	str	r3, [sp, #20]
 80043c0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004478 <_svfiprintf_r+0x1e8>
 80043c4:	2203      	movs	r2, #3
 80043c6:	4650      	mov	r0, sl
 80043c8:	7821      	ldrb	r1, [r4, #0]
 80043ca:	f000 fa17 	bl	80047fc <memchr>
 80043ce:	b138      	cbz	r0, 80043e0 <_svfiprintf_r+0x150>
 80043d0:	2240      	movs	r2, #64	@ 0x40
 80043d2:	9b04      	ldr	r3, [sp, #16]
 80043d4:	eba0 000a 	sub.w	r0, r0, sl
 80043d8:	4082      	lsls	r2, r0
 80043da:	4313      	orrs	r3, r2
 80043dc:	3401      	adds	r4, #1
 80043de:	9304      	str	r3, [sp, #16]
 80043e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043e4:	2206      	movs	r2, #6
 80043e6:	4825      	ldr	r0, [pc, #148]	@ (800447c <_svfiprintf_r+0x1ec>)
 80043e8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80043ec:	f000 fa06 	bl	80047fc <memchr>
 80043f0:	2800      	cmp	r0, #0
 80043f2:	d036      	beq.n	8004462 <_svfiprintf_r+0x1d2>
 80043f4:	4b22      	ldr	r3, [pc, #136]	@ (8004480 <_svfiprintf_r+0x1f0>)
 80043f6:	bb1b      	cbnz	r3, 8004440 <_svfiprintf_r+0x1b0>
 80043f8:	9b03      	ldr	r3, [sp, #12]
 80043fa:	3307      	adds	r3, #7
 80043fc:	f023 0307 	bic.w	r3, r3, #7
 8004400:	3308      	adds	r3, #8
 8004402:	9303      	str	r3, [sp, #12]
 8004404:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004406:	4433      	add	r3, r6
 8004408:	9309      	str	r3, [sp, #36]	@ 0x24
 800440a:	e76a      	b.n	80042e2 <_svfiprintf_r+0x52>
 800440c:	460c      	mov	r4, r1
 800440e:	2001      	movs	r0, #1
 8004410:	fb0c 3202 	mla	r2, ip, r2, r3
 8004414:	e7a8      	b.n	8004368 <_svfiprintf_r+0xd8>
 8004416:	2300      	movs	r3, #0
 8004418:	f04f 0c0a 	mov.w	ip, #10
 800441c:	4619      	mov	r1, r3
 800441e:	3401      	adds	r4, #1
 8004420:	9305      	str	r3, [sp, #20]
 8004422:	4620      	mov	r0, r4
 8004424:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004428:	3a30      	subs	r2, #48	@ 0x30
 800442a:	2a09      	cmp	r2, #9
 800442c:	d903      	bls.n	8004436 <_svfiprintf_r+0x1a6>
 800442e:	2b00      	cmp	r3, #0
 8004430:	d0c6      	beq.n	80043c0 <_svfiprintf_r+0x130>
 8004432:	9105      	str	r1, [sp, #20]
 8004434:	e7c4      	b.n	80043c0 <_svfiprintf_r+0x130>
 8004436:	4604      	mov	r4, r0
 8004438:	2301      	movs	r3, #1
 800443a:	fb0c 2101 	mla	r1, ip, r1, r2
 800443e:	e7f0      	b.n	8004422 <_svfiprintf_r+0x192>
 8004440:	ab03      	add	r3, sp, #12
 8004442:	9300      	str	r3, [sp, #0]
 8004444:	462a      	mov	r2, r5
 8004446:	4638      	mov	r0, r7
 8004448:	4b0e      	ldr	r3, [pc, #56]	@ (8004484 <_svfiprintf_r+0x1f4>)
 800444a:	a904      	add	r1, sp, #16
 800444c:	f3af 8000 	nop.w
 8004450:	1c42      	adds	r2, r0, #1
 8004452:	4606      	mov	r6, r0
 8004454:	d1d6      	bne.n	8004404 <_svfiprintf_r+0x174>
 8004456:	89ab      	ldrh	r3, [r5, #12]
 8004458:	065b      	lsls	r3, r3, #25
 800445a:	f53f af2d 	bmi.w	80042b8 <_svfiprintf_r+0x28>
 800445e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004460:	e72c      	b.n	80042bc <_svfiprintf_r+0x2c>
 8004462:	ab03      	add	r3, sp, #12
 8004464:	9300      	str	r3, [sp, #0]
 8004466:	462a      	mov	r2, r5
 8004468:	4638      	mov	r0, r7
 800446a:	4b06      	ldr	r3, [pc, #24]	@ (8004484 <_svfiprintf_r+0x1f4>)
 800446c:	a904      	add	r1, sp, #16
 800446e:	f000 f87d 	bl	800456c <_printf_i>
 8004472:	e7ed      	b.n	8004450 <_svfiprintf_r+0x1c0>
 8004474:	080069c6 	.word	0x080069c6
 8004478:	080069cc 	.word	0x080069cc
 800447c:	080069d0 	.word	0x080069d0
 8004480:	00000000 	.word	0x00000000
 8004484:	080041d9 	.word	0x080041d9

08004488 <_printf_common>:
 8004488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800448c:	4616      	mov	r6, r2
 800448e:	4698      	mov	r8, r3
 8004490:	688a      	ldr	r2, [r1, #8]
 8004492:	690b      	ldr	r3, [r1, #16]
 8004494:	4607      	mov	r7, r0
 8004496:	4293      	cmp	r3, r2
 8004498:	bfb8      	it	lt
 800449a:	4613      	movlt	r3, r2
 800449c:	6033      	str	r3, [r6, #0]
 800449e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80044a2:	460c      	mov	r4, r1
 80044a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80044a8:	b10a      	cbz	r2, 80044ae <_printf_common+0x26>
 80044aa:	3301      	adds	r3, #1
 80044ac:	6033      	str	r3, [r6, #0]
 80044ae:	6823      	ldr	r3, [r4, #0]
 80044b0:	0699      	lsls	r1, r3, #26
 80044b2:	bf42      	ittt	mi
 80044b4:	6833      	ldrmi	r3, [r6, #0]
 80044b6:	3302      	addmi	r3, #2
 80044b8:	6033      	strmi	r3, [r6, #0]
 80044ba:	6825      	ldr	r5, [r4, #0]
 80044bc:	f015 0506 	ands.w	r5, r5, #6
 80044c0:	d106      	bne.n	80044d0 <_printf_common+0x48>
 80044c2:	f104 0a19 	add.w	sl, r4, #25
 80044c6:	68e3      	ldr	r3, [r4, #12]
 80044c8:	6832      	ldr	r2, [r6, #0]
 80044ca:	1a9b      	subs	r3, r3, r2
 80044cc:	42ab      	cmp	r3, r5
 80044ce:	dc2b      	bgt.n	8004528 <_printf_common+0xa0>
 80044d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80044d4:	6822      	ldr	r2, [r4, #0]
 80044d6:	3b00      	subs	r3, #0
 80044d8:	bf18      	it	ne
 80044da:	2301      	movne	r3, #1
 80044dc:	0692      	lsls	r2, r2, #26
 80044de:	d430      	bmi.n	8004542 <_printf_common+0xba>
 80044e0:	4641      	mov	r1, r8
 80044e2:	4638      	mov	r0, r7
 80044e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80044e8:	47c8      	blx	r9
 80044ea:	3001      	adds	r0, #1
 80044ec:	d023      	beq.n	8004536 <_printf_common+0xae>
 80044ee:	6823      	ldr	r3, [r4, #0]
 80044f0:	6922      	ldr	r2, [r4, #16]
 80044f2:	f003 0306 	and.w	r3, r3, #6
 80044f6:	2b04      	cmp	r3, #4
 80044f8:	bf14      	ite	ne
 80044fa:	2500      	movne	r5, #0
 80044fc:	6833      	ldreq	r3, [r6, #0]
 80044fe:	f04f 0600 	mov.w	r6, #0
 8004502:	bf08      	it	eq
 8004504:	68e5      	ldreq	r5, [r4, #12]
 8004506:	f104 041a 	add.w	r4, r4, #26
 800450a:	bf08      	it	eq
 800450c:	1aed      	subeq	r5, r5, r3
 800450e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004512:	bf08      	it	eq
 8004514:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004518:	4293      	cmp	r3, r2
 800451a:	bfc4      	itt	gt
 800451c:	1a9b      	subgt	r3, r3, r2
 800451e:	18ed      	addgt	r5, r5, r3
 8004520:	42b5      	cmp	r5, r6
 8004522:	d11a      	bne.n	800455a <_printf_common+0xd2>
 8004524:	2000      	movs	r0, #0
 8004526:	e008      	b.n	800453a <_printf_common+0xb2>
 8004528:	2301      	movs	r3, #1
 800452a:	4652      	mov	r2, sl
 800452c:	4641      	mov	r1, r8
 800452e:	4638      	mov	r0, r7
 8004530:	47c8      	blx	r9
 8004532:	3001      	adds	r0, #1
 8004534:	d103      	bne.n	800453e <_printf_common+0xb6>
 8004536:	f04f 30ff 	mov.w	r0, #4294967295
 800453a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800453e:	3501      	adds	r5, #1
 8004540:	e7c1      	b.n	80044c6 <_printf_common+0x3e>
 8004542:	2030      	movs	r0, #48	@ 0x30
 8004544:	18e1      	adds	r1, r4, r3
 8004546:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800454a:	1c5a      	adds	r2, r3, #1
 800454c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004550:	4422      	add	r2, r4
 8004552:	3302      	adds	r3, #2
 8004554:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004558:	e7c2      	b.n	80044e0 <_printf_common+0x58>
 800455a:	2301      	movs	r3, #1
 800455c:	4622      	mov	r2, r4
 800455e:	4641      	mov	r1, r8
 8004560:	4638      	mov	r0, r7
 8004562:	47c8      	blx	r9
 8004564:	3001      	adds	r0, #1
 8004566:	d0e6      	beq.n	8004536 <_printf_common+0xae>
 8004568:	3601      	adds	r6, #1
 800456a:	e7d9      	b.n	8004520 <_printf_common+0x98>

0800456c <_printf_i>:
 800456c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004570:	7e0f      	ldrb	r7, [r1, #24]
 8004572:	4691      	mov	r9, r2
 8004574:	2f78      	cmp	r7, #120	@ 0x78
 8004576:	4680      	mov	r8, r0
 8004578:	460c      	mov	r4, r1
 800457a:	469a      	mov	sl, r3
 800457c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800457e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004582:	d807      	bhi.n	8004594 <_printf_i+0x28>
 8004584:	2f62      	cmp	r7, #98	@ 0x62
 8004586:	d80a      	bhi.n	800459e <_printf_i+0x32>
 8004588:	2f00      	cmp	r7, #0
 800458a:	f000 80d1 	beq.w	8004730 <_printf_i+0x1c4>
 800458e:	2f58      	cmp	r7, #88	@ 0x58
 8004590:	f000 80b8 	beq.w	8004704 <_printf_i+0x198>
 8004594:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004598:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800459c:	e03a      	b.n	8004614 <_printf_i+0xa8>
 800459e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80045a2:	2b15      	cmp	r3, #21
 80045a4:	d8f6      	bhi.n	8004594 <_printf_i+0x28>
 80045a6:	a101      	add	r1, pc, #4	@ (adr r1, 80045ac <_printf_i+0x40>)
 80045a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80045ac:	08004605 	.word	0x08004605
 80045b0:	08004619 	.word	0x08004619
 80045b4:	08004595 	.word	0x08004595
 80045b8:	08004595 	.word	0x08004595
 80045bc:	08004595 	.word	0x08004595
 80045c0:	08004595 	.word	0x08004595
 80045c4:	08004619 	.word	0x08004619
 80045c8:	08004595 	.word	0x08004595
 80045cc:	08004595 	.word	0x08004595
 80045d0:	08004595 	.word	0x08004595
 80045d4:	08004595 	.word	0x08004595
 80045d8:	08004717 	.word	0x08004717
 80045dc:	08004643 	.word	0x08004643
 80045e0:	080046d1 	.word	0x080046d1
 80045e4:	08004595 	.word	0x08004595
 80045e8:	08004595 	.word	0x08004595
 80045ec:	08004739 	.word	0x08004739
 80045f0:	08004595 	.word	0x08004595
 80045f4:	08004643 	.word	0x08004643
 80045f8:	08004595 	.word	0x08004595
 80045fc:	08004595 	.word	0x08004595
 8004600:	080046d9 	.word	0x080046d9
 8004604:	6833      	ldr	r3, [r6, #0]
 8004606:	1d1a      	adds	r2, r3, #4
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	6032      	str	r2, [r6, #0]
 800460c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004610:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004614:	2301      	movs	r3, #1
 8004616:	e09c      	b.n	8004752 <_printf_i+0x1e6>
 8004618:	6833      	ldr	r3, [r6, #0]
 800461a:	6820      	ldr	r0, [r4, #0]
 800461c:	1d19      	adds	r1, r3, #4
 800461e:	6031      	str	r1, [r6, #0]
 8004620:	0606      	lsls	r6, r0, #24
 8004622:	d501      	bpl.n	8004628 <_printf_i+0xbc>
 8004624:	681d      	ldr	r5, [r3, #0]
 8004626:	e003      	b.n	8004630 <_printf_i+0xc4>
 8004628:	0645      	lsls	r5, r0, #25
 800462a:	d5fb      	bpl.n	8004624 <_printf_i+0xb8>
 800462c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004630:	2d00      	cmp	r5, #0
 8004632:	da03      	bge.n	800463c <_printf_i+0xd0>
 8004634:	232d      	movs	r3, #45	@ 0x2d
 8004636:	426d      	negs	r5, r5
 8004638:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800463c:	230a      	movs	r3, #10
 800463e:	4858      	ldr	r0, [pc, #352]	@ (80047a0 <_printf_i+0x234>)
 8004640:	e011      	b.n	8004666 <_printf_i+0xfa>
 8004642:	6821      	ldr	r1, [r4, #0]
 8004644:	6833      	ldr	r3, [r6, #0]
 8004646:	0608      	lsls	r0, r1, #24
 8004648:	f853 5b04 	ldr.w	r5, [r3], #4
 800464c:	d402      	bmi.n	8004654 <_printf_i+0xe8>
 800464e:	0649      	lsls	r1, r1, #25
 8004650:	bf48      	it	mi
 8004652:	b2ad      	uxthmi	r5, r5
 8004654:	2f6f      	cmp	r7, #111	@ 0x6f
 8004656:	6033      	str	r3, [r6, #0]
 8004658:	bf14      	ite	ne
 800465a:	230a      	movne	r3, #10
 800465c:	2308      	moveq	r3, #8
 800465e:	4850      	ldr	r0, [pc, #320]	@ (80047a0 <_printf_i+0x234>)
 8004660:	2100      	movs	r1, #0
 8004662:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004666:	6866      	ldr	r6, [r4, #4]
 8004668:	2e00      	cmp	r6, #0
 800466a:	60a6      	str	r6, [r4, #8]
 800466c:	db05      	blt.n	800467a <_printf_i+0x10e>
 800466e:	6821      	ldr	r1, [r4, #0]
 8004670:	432e      	orrs	r6, r5
 8004672:	f021 0104 	bic.w	r1, r1, #4
 8004676:	6021      	str	r1, [r4, #0]
 8004678:	d04b      	beq.n	8004712 <_printf_i+0x1a6>
 800467a:	4616      	mov	r6, r2
 800467c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004680:	fb03 5711 	mls	r7, r3, r1, r5
 8004684:	5dc7      	ldrb	r7, [r0, r7]
 8004686:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800468a:	462f      	mov	r7, r5
 800468c:	42bb      	cmp	r3, r7
 800468e:	460d      	mov	r5, r1
 8004690:	d9f4      	bls.n	800467c <_printf_i+0x110>
 8004692:	2b08      	cmp	r3, #8
 8004694:	d10b      	bne.n	80046ae <_printf_i+0x142>
 8004696:	6823      	ldr	r3, [r4, #0]
 8004698:	07df      	lsls	r7, r3, #31
 800469a:	d508      	bpl.n	80046ae <_printf_i+0x142>
 800469c:	6923      	ldr	r3, [r4, #16]
 800469e:	6861      	ldr	r1, [r4, #4]
 80046a0:	4299      	cmp	r1, r3
 80046a2:	bfde      	ittt	le
 80046a4:	2330      	movle	r3, #48	@ 0x30
 80046a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80046aa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80046ae:	1b92      	subs	r2, r2, r6
 80046b0:	6122      	str	r2, [r4, #16]
 80046b2:	464b      	mov	r3, r9
 80046b4:	4621      	mov	r1, r4
 80046b6:	4640      	mov	r0, r8
 80046b8:	f8cd a000 	str.w	sl, [sp]
 80046bc:	aa03      	add	r2, sp, #12
 80046be:	f7ff fee3 	bl	8004488 <_printf_common>
 80046c2:	3001      	adds	r0, #1
 80046c4:	d14a      	bne.n	800475c <_printf_i+0x1f0>
 80046c6:	f04f 30ff 	mov.w	r0, #4294967295
 80046ca:	b004      	add	sp, #16
 80046cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046d0:	6823      	ldr	r3, [r4, #0]
 80046d2:	f043 0320 	orr.w	r3, r3, #32
 80046d6:	6023      	str	r3, [r4, #0]
 80046d8:	2778      	movs	r7, #120	@ 0x78
 80046da:	4832      	ldr	r0, [pc, #200]	@ (80047a4 <_printf_i+0x238>)
 80046dc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80046e0:	6823      	ldr	r3, [r4, #0]
 80046e2:	6831      	ldr	r1, [r6, #0]
 80046e4:	061f      	lsls	r7, r3, #24
 80046e6:	f851 5b04 	ldr.w	r5, [r1], #4
 80046ea:	d402      	bmi.n	80046f2 <_printf_i+0x186>
 80046ec:	065f      	lsls	r7, r3, #25
 80046ee:	bf48      	it	mi
 80046f0:	b2ad      	uxthmi	r5, r5
 80046f2:	6031      	str	r1, [r6, #0]
 80046f4:	07d9      	lsls	r1, r3, #31
 80046f6:	bf44      	itt	mi
 80046f8:	f043 0320 	orrmi.w	r3, r3, #32
 80046fc:	6023      	strmi	r3, [r4, #0]
 80046fe:	b11d      	cbz	r5, 8004708 <_printf_i+0x19c>
 8004700:	2310      	movs	r3, #16
 8004702:	e7ad      	b.n	8004660 <_printf_i+0xf4>
 8004704:	4826      	ldr	r0, [pc, #152]	@ (80047a0 <_printf_i+0x234>)
 8004706:	e7e9      	b.n	80046dc <_printf_i+0x170>
 8004708:	6823      	ldr	r3, [r4, #0]
 800470a:	f023 0320 	bic.w	r3, r3, #32
 800470e:	6023      	str	r3, [r4, #0]
 8004710:	e7f6      	b.n	8004700 <_printf_i+0x194>
 8004712:	4616      	mov	r6, r2
 8004714:	e7bd      	b.n	8004692 <_printf_i+0x126>
 8004716:	6833      	ldr	r3, [r6, #0]
 8004718:	6825      	ldr	r5, [r4, #0]
 800471a:	1d18      	adds	r0, r3, #4
 800471c:	6961      	ldr	r1, [r4, #20]
 800471e:	6030      	str	r0, [r6, #0]
 8004720:	062e      	lsls	r6, r5, #24
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	d501      	bpl.n	800472a <_printf_i+0x1be>
 8004726:	6019      	str	r1, [r3, #0]
 8004728:	e002      	b.n	8004730 <_printf_i+0x1c4>
 800472a:	0668      	lsls	r0, r5, #25
 800472c:	d5fb      	bpl.n	8004726 <_printf_i+0x1ba>
 800472e:	8019      	strh	r1, [r3, #0]
 8004730:	2300      	movs	r3, #0
 8004732:	4616      	mov	r6, r2
 8004734:	6123      	str	r3, [r4, #16]
 8004736:	e7bc      	b.n	80046b2 <_printf_i+0x146>
 8004738:	6833      	ldr	r3, [r6, #0]
 800473a:	2100      	movs	r1, #0
 800473c:	1d1a      	adds	r2, r3, #4
 800473e:	6032      	str	r2, [r6, #0]
 8004740:	681e      	ldr	r6, [r3, #0]
 8004742:	6862      	ldr	r2, [r4, #4]
 8004744:	4630      	mov	r0, r6
 8004746:	f000 f859 	bl	80047fc <memchr>
 800474a:	b108      	cbz	r0, 8004750 <_printf_i+0x1e4>
 800474c:	1b80      	subs	r0, r0, r6
 800474e:	6060      	str	r0, [r4, #4]
 8004750:	6863      	ldr	r3, [r4, #4]
 8004752:	6123      	str	r3, [r4, #16]
 8004754:	2300      	movs	r3, #0
 8004756:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800475a:	e7aa      	b.n	80046b2 <_printf_i+0x146>
 800475c:	4632      	mov	r2, r6
 800475e:	4649      	mov	r1, r9
 8004760:	4640      	mov	r0, r8
 8004762:	6923      	ldr	r3, [r4, #16]
 8004764:	47d0      	blx	sl
 8004766:	3001      	adds	r0, #1
 8004768:	d0ad      	beq.n	80046c6 <_printf_i+0x15a>
 800476a:	6823      	ldr	r3, [r4, #0]
 800476c:	079b      	lsls	r3, r3, #30
 800476e:	d413      	bmi.n	8004798 <_printf_i+0x22c>
 8004770:	68e0      	ldr	r0, [r4, #12]
 8004772:	9b03      	ldr	r3, [sp, #12]
 8004774:	4298      	cmp	r0, r3
 8004776:	bfb8      	it	lt
 8004778:	4618      	movlt	r0, r3
 800477a:	e7a6      	b.n	80046ca <_printf_i+0x15e>
 800477c:	2301      	movs	r3, #1
 800477e:	4632      	mov	r2, r6
 8004780:	4649      	mov	r1, r9
 8004782:	4640      	mov	r0, r8
 8004784:	47d0      	blx	sl
 8004786:	3001      	adds	r0, #1
 8004788:	d09d      	beq.n	80046c6 <_printf_i+0x15a>
 800478a:	3501      	adds	r5, #1
 800478c:	68e3      	ldr	r3, [r4, #12]
 800478e:	9903      	ldr	r1, [sp, #12]
 8004790:	1a5b      	subs	r3, r3, r1
 8004792:	42ab      	cmp	r3, r5
 8004794:	dcf2      	bgt.n	800477c <_printf_i+0x210>
 8004796:	e7eb      	b.n	8004770 <_printf_i+0x204>
 8004798:	2500      	movs	r5, #0
 800479a:	f104 0619 	add.w	r6, r4, #25
 800479e:	e7f5      	b.n	800478c <_printf_i+0x220>
 80047a0:	080069d7 	.word	0x080069d7
 80047a4:	080069e8 	.word	0x080069e8

080047a8 <memmove>:
 80047a8:	4288      	cmp	r0, r1
 80047aa:	b510      	push	{r4, lr}
 80047ac:	eb01 0402 	add.w	r4, r1, r2
 80047b0:	d902      	bls.n	80047b8 <memmove+0x10>
 80047b2:	4284      	cmp	r4, r0
 80047b4:	4623      	mov	r3, r4
 80047b6:	d807      	bhi.n	80047c8 <memmove+0x20>
 80047b8:	1e43      	subs	r3, r0, #1
 80047ba:	42a1      	cmp	r1, r4
 80047bc:	d008      	beq.n	80047d0 <memmove+0x28>
 80047be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80047c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80047c6:	e7f8      	b.n	80047ba <memmove+0x12>
 80047c8:	4601      	mov	r1, r0
 80047ca:	4402      	add	r2, r0
 80047cc:	428a      	cmp	r2, r1
 80047ce:	d100      	bne.n	80047d2 <memmove+0x2a>
 80047d0:	bd10      	pop	{r4, pc}
 80047d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80047d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80047da:	e7f7      	b.n	80047cc <memmove+0x24>

080047dc <_sbrk_r>:
 80047dc:	b538      	push	{r3, r4, r5, lr}
 80047de:	2300      	movs	r3, #0
 80047e0:	4d05      	ldr	r5, [pc, #20]	@ (80047f8 <_sbrk_r+0x1c>)
 80047e2:	4604      	mov	r4, r0
 80047e4:	4608      	mov	r0, r1
 80047e6:	602b      	str	r3, [r5, #0]
 80047e8:	f7fd f840 	bl	800186c <_sbrk>
 80047ec:	1c43      	adds	r3, r0, #1
 80047ee:	d102      	bne.n	80047f6 <_sbrk_r+0x1a>
 80047f0:	682b      	ldr	r3, [r5, #0]
 80047f2:	b103      	cbz	r3, 80047f6 <_sbrk_r+0x1a>
 80047f4:	6023      	str	r3, [r4, #0]
 80047f6:	bd38      	pop	{r3, r4, r5, pc}
 80047f8:	200006d4 	.word	0x200006d4

080047fc <memchr>:
 80047fc:	4603      	mov	r3, r0
 80047fe:	b510      	push	{r4, lr}
 8004800:	b2c9      	uxtb	r1, r1
 8004802:	4402      	add	r2, r0
 8004804:	4293      	cmp	r3, r2
 8004806:	4618      	mov	r0, r3
 8004808:	d101      	bne.n	800480e <memchr+0x12>
 800480a:	2000      	movs	r0, #0
 800480c:	e003      	b.n	8004816 <memchr+0x1a>
 800480e:	7804      	ldrb	r4, [r0, #0]
 8004810:	3301      	adds	r3, #1
 8004812:	428c      	cmp	r4, r1
 8004814:	d1f6      	bne.n	8004804 <memchr+0x8>
 8004816:	bd10      	pop	{r4, pc}

08004818 <memcpy>:
 8004818:	440a      	add	r2, r1
 800481a:	4291      	cmp	r1, r2
 800481c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004820:	d100      	bne.n	8004824 <memcpy+0xc>
 8004822:	4770      	bx	lr
 8004824:	b510      	push	{r4, lr}
 8004826:	f811 4b01 	ldrb.w	r4, [r1], #1
 800482a:	4291      	cmp	r1, r2
 800482c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004830:	d1f9      	bne.n	8004826 <memcpy+0xe>
 8004832:	bd10      	pop	{r4, pc}

08004834 <_realloc_r>:
 8004834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004838:	4607      	mov	r7, r0
 800483a:	4614      	mov	r4, r2
 800483c:	460d      	mov	r5, r1
 800483e:	b921      	cbnz	r1, 800484a <_realloc_r+0x16>
 8004840:	4611      	mov	r1, r2
 8004842:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004846:	f7ff bc3b 	b.w	80040c0 <_malloc_r>
 800484a:	b92a      	cbnz	r2, 8004858 <_realloc_r+0x24>
 800484c:	f7ff fbce 	bl	8003fec <_free_r>
 8004850:	4625      	mov	r5, r4
 8004852:	4628      	mov	r0, r5
 8004854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004858:	f000 f81a 	bl	8004890 <_malloc_usable_size_r>
 800485c:	4284      	cmp	r4, r0
 800485e:	4606      	mov	r6, r0
 8004860:	d802      	bhi.n	8004868 <_realloc_r+0x34>
 8004862:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004866:	d8f4      	bhi.n	8004852 <_realloc_r+0x1e>
 8004868:	4621      	mov	r1, r4
 800486a:	4638      	mov	r0, r7
 800486c:	f7ff fc28 	bl	80040c0 <_malloc_r>
 8004870:	4680      	mov	r8, r0
 8004872:	b908      	cbnz	r0, 8004878 <_realloc_r+0x44>
 8004874:	4645      	mov	r5, r8
 8004876:	e7ec      	b.n	8004852 <_realloc_r+0x1e>
 8004878:	42b4      	cmp	r4, r6
 800487a:	4622      	mov	r2, r4
 800487c:	4629      	mov	r1, r5
 800487e:	bf28      	it	cs
 8004880:	4632      	movcs	r2, r6
 8004882:	f7ff ffc9 	bl	8004818 <memcpy>
 8004886:	4629      	mov	r1, r5
 8004888:	4638      	mov	r0, r7
 800488a:	f7ff fbaf 	bl	8003fec <_free_r>
 800488e:	e7f1      	b.n	8004874 <_realloc_r+0x40>

08004890 <_malloc_usable_size_r>:
 8004890:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004894:	1f18      	subs	r0, r3, #4
 8004896:	2b00      	cmp	r3, #0
 8004898:	bfbc      	itt	lt
 800489a:	580b      	ldrlt	r3, [r1, r0]
 800489c:	18c0      	addlt	r0, r0, r3
 800489e:	4770      	bx	lr

080048a0 <_init>:
 80048a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048a2:	bf00      	nop
 80048a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048a6:	bc08      	pop	{r3}
 80048a8:	469e      	mov	lr, r3
 80048aa:	4770      	bx	lr

080048ac <_fini>:
 80048ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048ae:	bf00      	nop
 80048b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048b2:	bc08      	pop	{r3}
 80048b4:	469e      	mov	lr, r3
 80048b6:	4770      	bx	lr
