// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

#include "ipq5018.dtsi"
#include "ipq5018-ess.dtsi"
#include "ipq5018-nss.dtsi"

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/leds/common.h>

/ {

	aliases {
		led-boot = &led_system_blue;
		led-failsafe = &led_system_red;
		led-running = &led_system_blue;
		led-upgrade = &led_system_red;
		serial0 = &blsp1_uart1;
	};

	keys {
		compatible = "gpio-keys";

		wps-button {
			label = "wps";
			gpios = <&tlmm 27 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_WPS_BUTTON>;
		};

		reset-button {
			label = "reset";
			gpios = <&tlmm 28 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};
	};

	leds {
		compatible = "pwm-leds";

		led_system_red: system-red {
			color = <LED_COLOR_ID_RED>;
			function = LED_FUNCTION_POWER;
			pwms = <&pwm 3 1250000>;
			max-brightness = <255>;
		};

		green {
			color = <LED_COLOR_ID_GREEN>;
			function = LED_FUNCTION_POWER;
			pwms = <&pwm 0 1250000>;
			max-brightness = <255>;
		};

		led_system_blue: system-blue {
			color = <LED_COLOR_ID_BLUE>;
			function = LED_FUNCTION_POWER;
			pwms = <&pwm 1 1250000>;
			max-brightness = <255>;
		};
	};
};

&sleep_clk {
	clock-frequency = <32000>;
};

&xo_board_clk {
	clock-div = <4>;
	clock-mult = <1>;
};

&blsp1_uart1 {
	status = "okay";

	pinctrl-0 = <&serial_0_pins>;
	pinctrl-names = "default";
};

&crypto {
	status = "okay";
};

&cryptobam {
	status = "okay";
};

&prng {
	status = "okay";
};

&pwm {
	status = "okay";

	#pwm-cells = <2>;
	pinctrl-0 = <&pwm_pins>;
	pinctrl-names = "default";
};

&qpic_nand {
	status = "okay";

	pinctrl-0 = <&qpic_pins>;
	pinctrl-names = "default";

	nand@0 {
		compatible = "spi-nand";
		reg = <0>;
		nand-ecc-engine = <&qpic_nand>;
		nand-ecc-strength = <4>;
		nand-ecc-step-size = <512>;
		nand-bus-width = <8>;

		partitions {
			compatible = "qcom,smem-part";

			partition-devinfo {
				label = "devinfo";
				read-only;

				nvmem-layout {
					compatible = "ascii-eq-delim-env";
					#address-cells = <1>;
					#size-cells = <1>;

					hw_mac_addr: hw_mac_addr {
						compatible = "mac-base";
						#nvmem-cell-cells = <1>;
					};
				};
			};
		};
	};
};

&tlmm {
	pwm_pins: pwm-pins {
		mux_1 {
			pins = "gpio1";
			function = "pwm1";
			drive-strength = <8>;
		};

		mux_2 {
			pins = "gpio30";
			function = "pwm3";
			drive-strength = <8>;
		};

		mux_3 {
			pins = "gpio46";
			function = "pwm0";
			drive-strength = <8>;
		};
	};
};

&dp1 {
	status = "okay";
};

&dp2 {
	status = "okay";

	nvmem-cells = <&hw_mac_addr 0>;
	nvmem-cell-names = "mac-address";

	fixed-link {
		speed = <1000>;
		full-duplex;
	};
};

&mdio1 {
	status = "okay";

	pinctrl-0 = <&mdio1_pins>;
	pinctrl-names = "default";
	reset-gpios = <&tlmm 39 GPIO_ACTIVE_LOW>;

	qca8337_1: ethernet-phy@1 {
		reg = <1>;
	};

	qca8337_2: ethernet-phy@2 {
		reg = <2>;
	};

	qca8337_3: ethernet-phy@3 {
		reg = <3>;
	};

	qca8337_4: ethernet-phy@4 {
		reg = <4>;
	};

	qca8337: ethernet-switch@17 {
		compatible = "qca,qca8337";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <17>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@2 {
				reg = <2>;
				label = "wan";
				phy-handle = <&qca8337_1>;
			};

			port@3 {
				reg = <3>;
				label = "lan3";
				phy-handle = <&qca8337_2>;
			};

			port@4 {
				reg = <4>;
				label = "lan2";
				phy-handle = <&qca8337_3>;
			};

			port@5 {
				reg = <5>;
				label = "lan1";
				phy-handle = <&qca8337_4>;
			};

			port@6 {
				reg = <6>;
				label = "cpu";
				phy-mode = "sgmii";
				ethernet = <&dp2>;
				qca,sgmii-enable-pll;

				fixed-link {
					speed = <1000>;
					full-duplex;
				};
			};
		};
	};
};
