Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8da7d137b62f457c9aaf144d8307b548 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot T_p4t_File_behav xil_defaultlib.T_p4t_File -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture a_p4 of entity xil_defaultlib.p4 [p4_default]
Compiling architecture behavior of entity xil_defaultlib.t_p4t_file
Built simulation snapshot T_p4t_File_behav
