###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID eecs2420p06.engin.umich.edu)
#  Generated on:      Sun Mar 26 20:38:19 2023
#  Design:            PE_POOL_top
#  Command:           report_timing -max_paths 1000 > ${REPORT_PATH}/full_setup_timing.rpt
###############################################################
Path 1: MET Setup Check with Pin clk_r_REG276_S1/CK 
Endpoint:   clk_r_REG276_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.250
= Slack Time                    0.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.166 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.233 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.323 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.455 | 
     | U1363                 | B v -> Y ^  | NOR2BX2TR  | 0.384 |   0.788 |    0.839 | 
     | PLACEDFE_OFC153_n967  | A ^ -> Y ^  | BUFX4TR    | 0.201 |   0.989 |    1.040 | 
     | PLACEDFE_OFC154_n967  | A ^ -> Y ^  | BUFX3TR    | 0.148 |   1.136 |    1.187 | 
     | U1381                 | A1 ^ -> Y ^ | AO22X1TR   | 0.114 |   1.250 |    1.301 | 
     | clk_r_REG276_S1       | D ^         | DFFQX1TR   | 0.000 |   1.250 |    1.301 | 
     +-------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG94_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG94_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG454_S1/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.254
= Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                 |              |             |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG454_S1                                 | CK ^         |             |       |   0.011 |    0.065 | 
     | clk_r_REG454_S1                                 | CK ^ -> Q v  | DFFQX4TR    | 0.312 |   0.323 |    0.377 | 
     | U402                                            | A v -> Y ^   | CLKINVX2TR  | 0.036 |   0.359 |    0.412 | 
     | U401                                            | AN ^ -> Y ^  | NAND2BX1TR  | 0.086 |   0.445 |    0.499 | 
     | U435                                            | B0 ^ -> Y v  | OAI2BB1X2TR | 0.054 |   0.499 |    0.553 | 
     | U412                                            | B v -> Y v   | XNOR2X1TR   | 0.121 |   0.619 |    0.673 | 
     | U411                                            | B0 v -> Y v  | AO21X2TR    | 0.152 |   0.772 |    0.825 | 
     | U454                                            | AN v -> Y v  | NAND2BX1TR  | 0.107 |   0.879 |    0.933 | 
     | U662                                            | A0N v -> Y v | OAI2BB1X1TR | 0.128 |   1.007 |    1.061 | 
     | U610                                            | B0 v -> Y ^  | OAI21X1TR   | 0.056 |   1.062 |    1.116 | 
     | U609                                            | B0 ^ -> Y v  | OAI2BB1X1TR | 0.057 |   1.120 |    1.174 | 
     | U405                                            | B v -> Y v   | OR2X4TR     | 0.097 |   1.216 |    1.270 | 
     | U1088                                           | A v -> Y ^   | NAND2X1TR   | 0.038 |   1.254 |    1.308 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG94_S3 | D ^          | DFFQX1TR    | 0.000 |   1.254 |    1.308 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin clk_r_REG15_S3/CK 
Endpoint:   clk_r_REG15_S3/D  (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG131_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.269
= Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                 |             |            |       |  Time   |   Time   | 
     |-----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG131_S3 | CK ^        |            |       |   0.013 |    0.067 | 
     | clk_r_REG131_S3 | CK ^ -> Q v | DFFQX1TR   | 0.296 |   0.309 |    0.363 | 
     | U1131           | A v -> CO v | AFHCINX2TR | 0.204 |   0.513 |    0.567 | 
     | U630            | A0 v -> Y ^ | AOI21X1TR  | 0.154 |   0.667 |    0.721 | 
     | U629            | A0 ^ -> Y v | OAI21X1TR  | 0.076 |   0.743 |    0.797 | 
     | U635            | A0 v -> Y ^ | AOI21X1TR  | 0.123 |   0.866 |    0.920 | 
     | U633            | A ^ -> Y ^  | XNOR2X1TR  | 0.091 |   0.957 |    1.011 | 
     | U85             | A ^ -> Y v  | NOR2X1TR   | 0.059 |   1.016 |    1.070 | 
     | U601            | A v -> Y v  | AND2X2TR   | 0.093 |   1.109 |    1.163 | 
     | U347            | A1 v -> Y v | AO22X1TR   | 0.160 |   1.269 |    1.323 | 
     | clk_r_REG15_S3  | D v         | DFFQX1TR   | 0.000 |   1.269 |    1.323 | 
     +-------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin clk_r_REG179_S3/CK 
Endpoint:   clk_r_REG179_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG548_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.115
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  1.241
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                 |             |             |       |  Time   |   Time   | 
     |-----------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG548_S1 | CK ^        |             |       |   0.006 |    0.061 | 
     | clk_r_REG548_S1 | CK ^ -> Q ^ | DFFHQX1TR   | 0.288 |   0.294 |    0.349 | 
     | U671            | B ^ -> Y v  | NAND2X1TR   | 0.063 |   0.357 |    0.412 | 
     | U672            | B0 v -> Y ^ | OAI2BB1X2TR | 0.109 |   0.466 |    0.521 | 
     | U371            | B ^ -> Y v  | XNOR2X1TR   | 0.100 |   0.566 |    0.621 | 
     | U370            | B0 v -> Y ^ | OAI22X2TR   | 0.123 |   0.689 |    0.744 | 
     | U608            | B ^ -> S v  | ADDFX2TR    | 0.294 |   0.983 |    1.038 | 
     | U118            | A v -> Y v  | OR2X4TR     | 0.105 |   1.088 |    1.143 | 
     | U1106           | A v -> Y ^  | NAND2X1TR   | 0.047 |   1.135 |    1.190 | 
     | U1107           | B ^ -> Y ^  | XNOR2X1TR   | 0.105 |   1.241 |    1.295 | 
     | clk_r_REG179_S3 | D ^         | DFFQX1TR    | 0.000 |   1.241 |    1.295 | 
     +--------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG72_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG72_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG346_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.258
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                 |             |            |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG346_S2                                 | CK ^        |            |       |   0.012 |    0.066 | 
     | clk_r_REG346_S2                                 | CK ^ -> Q v | DFFQX1TR   | 0.283 |   0.295 |    0.349 | 
     | U852                                            | B1 v -> Y v | AO22X2TR   | 0.238 |   0.533 |    0.587 | 
     | U1014                                           | AN v -> Y v | NAND2BX1TR | 0.142 |   0.674 |    0.729 | 
     | U1015                                           | B1 v -> Y ^ | OAI22X2TR  | 0.123 |   0.798 |    0.852 | 
     | U1021                                           | B ^ -> CO ^ | CMPR22X2TR | 0.102 |   0.900 |    0.955 | 
     | U522                                            | B ^ -> S v  | CMPR32X2TR | 0.292 |   1.192 |    1.247 | 
     | U333                                            | A v -> Y ^  | NOR2X1TR   | 0.066 |   1.258 |    1.313 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG72_S3 | D ^         | DFFQX1TR   | 0.000 |   1.258 |    1.313 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin clk_r_REG274_S1/CK 
Endpoint:   clk_r_REG274_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  1.247
= Slack Time                    0.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.170 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.237 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.328 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.459 | 
     | U1363                 | B v -> Y ^  | NOR2BX2TR  | 0.384 |   0.788 |    0.843 | 
     | PLACEDFE_OFC153_n967  | A ^ -> Y ^  | BUFX4TR    | 0.201 |   0.989 |    1.044 | 
     | PLACEDFE_OFC154_n967  | A ^ -> Y ^  | BUFX3TR    | 0.148 |   1.136 |    1.192 | 
     | U1379                 | A1 ^ -> Y ^ | AO22X1TR   | 0.110 |   1.247 |    1.302 | 
     | clk_r_REG274_S1       | D ^         | DFFQX1TR   | 0.000 |   1.247 |    1.302 | 
     +-------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG121_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG121_S3/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG365_S2/Q                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.246
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | clk_r_REG365_S2                                  | CK ^         |            |       |   0.006 |    0.062 | 
     | clk_r_REG365_S2                                  | CK ^ -> Q v  | DFFQX1TR   | 0.275 |   0.282 |    0.337 | 
     | U779                                             | B1 v -> Y v  | AO22X2TR   | 0.233 |   0.515 |    0.570 | 
     | U480                                             | AN v -> Y v  | NAND2BX1TR | 0.146 |   0.660 |    0.716 | 
     | U369                                             | B1 v -> Y ^  | OAI22X2TR  | 0.126 |   0.786 |    0.842 | 
     | U368                                             | B ^ -> CO ^  | CMPR22X2TR | 0.100 |   0.886 |    0.942 | 
     | U1102                                            | CI ^ -> CO ^ | ADDFX2TR   | 0.144 |   1.030 |    1.086 | 
     | U1103                                            | CI ^ -> S v  | ADDFHX2TR  | 0.155 |   1.185 |    1.241 | 
     | U584                                             | A v -> Y ^   | NOR2X1TR   | 0.061 |   1.246 |    1.301 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG121_S3 | D ^          | DFFQX1TR   | 0.000 |   1.246 |    1.301 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG80_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG80_S3/D  (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG430_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.253
= Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG430_S2 | CK ^        |            |       |   0.011 |    0.066 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG430_S2 | CK ^ -> Q ^ | DFFQX2TR   | 0.375 |   0.385 |    0.441 | 
     | U845                                             | B ^ -> Y ^  | XNOR2X2TR  | 0.189 |   0.574 |    0.630 | 
     | U846                                             | B ^ -> Y v  | NAND2X2TR  | 0.088 |   0.662 |    0.718 | 
     | U418                                             | A0 v -> Y ^ | OAI22X1TR  | 0.175 |   0.837 |    0.892 | 
     | U524                                             | B ^ -> Y ^  | OR2X1TR    | 0.140 |   0.977 |    1.032 | 
     | U1079                                            | A ^ -> CO ^ | ADDFHX2TR  | 0.203 |   1.179 |    1.235 | 
     | U655                                             | AN ^ -> Y ^ | NAND2BX1TR | 0.073 |   1.253 |    1.308 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG80_S3  | D ^         | DFFQX1TR   | 0.000 |   1.253 |    1.308 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG37_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG37_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG329_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.065
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.346
- Arrival Time                  1.291
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                 |             |            |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG329_S2                                 | CK ^        |            |       |   0.016 |    0.072 | 
     | clk_r_REG329_S2                                 | CK ^ -> Q v | DFFQX1TR   | 0.305 |   0.321 |    0.377 | 
     | U707                                            | A1 v -> Y v | AO22X4TR   | 0.167 |   0.489 |    0.545 | 
     | U476                                            | AN v -> Y v | NAND2BX1TR | 0.148 |   0.637 |    0.693 | 
     | U738                                            | B1 v -> Y ^ | OAI22X4TR  | 0.107 |   0.744 |    0.799 | 
     | U875                                            | B ^ -> S ^  | CMPR22X2TR | 0.072 |   0.815 |    0.871 | 
     | U923                                            | CI ^ -> S v | ADDFHX2TR  | 0.150 |   0.965 |    1.021 | 
     | U877                                            | B v -> Y ^  | NAND2X1TR  | 0.103 |   1.068 |    1.124 | 
     | U926                                            | A ^ -> Y v  | INVX2TR    | 0.033 |   1.101 |    1.157 | 
     | U686                                            | B0 v -> Y ^ | AOI21X2TR  | 0.070 |   1.171 |    1.227 | 
     | U927                                            | B0 ^ -> Y v | OAI21X2TR  | 0.054 |   1.224 |    1.280 | 
     | U929                                            | A0 v -> Y ^ | AOI21X2TR  | 0.066 |   1.291 |    1.346 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG37_S3 | D ^         | DFFHQX2TR  | 0.000 |   1.291 |    1.346 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin clk_r_REG502_S1/CK 
Endpoint:   clk_r_REG502_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.256
= Slack Time                    0.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.170 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.237 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.328 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.460 | 
     | U234                  | B v -> Y ^  | NOR2BX2TR  | 0.165 |   0.568 |    0.624 | 
     | PLACEDFE_OFC95_n949   | A ^ -> Y ^  | BUFX3TR    | 0.236 |   0.804 |    0.860 | 
     | PLACEDFE_OFC96_n949   | A ^ -> Y v  | INVX2TR    | 0.076 |   0.880 |    0.936 | 
     | PLACEDFE_OFC98_n949   | A v -> Y ^  | INVX2TR    | 0.213 |   1.094 |    1.149 | 
     | U1247                 | A1 ^ -> Y ^ | AO22X1TR   | 0.163 |   1.256 |    1.312 | 
     | clk_r_REG502_S1       | D ^         | DFFQX1TR   | 0.000 |   1.256 |    1.312 | 
     +-------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG160_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG160_S3/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG454_S1/Q                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.247
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG454_S1                                  | CK ^        |           |       |   0.011 |    0.067 | 
     | clk_r_REG454_S1                                  | CK ^ -> Q v | DFFQX4TR  | 0.312 |   0.323 |    0.379 | 
     | U202                                             | A0 v -> Y v | AO22X2TR  | 0.185 |   0.508 |    0.564 | 
     | U932                                             | B v -> Y ^  | XNOR2X1TR | 0.170 |   0.677 |    0.734 | 
     | U937                                             | B1 ^ -> Y v | OAI22X2TR | 0.083 |   0.761 |    0.817 | 
     | U517                                             | B v -> S v  | ADDHX1TR  | 0.089 |   0.850 |    0.906 | 
     | U943                                             | A v -> Y v  | OR2X2TR   | 0.115 |   0.965 |    1.022 | 
     | U945                                             | A1 v -> Y ^ | AOI21X1TR | 0.148 |   1.114 |    1.170 | 
     | U239                                             | A ^ -> Y v  | INVX2TR   | 0.041 |   1.154 |    1.210 | 
     | U1093                                            | A0 v -> Y ^ | AOI21X1TR | 0.092 |   1.247 |    1.303 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG160_S3 | D ^         | DFFQX1TR  | 0.000 |   1.247 |    1.303 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin clk_r_REG239_S1/CK 
Endpoint:   clk_r_REG239_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  1.250
= Slack Time                    0.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.171 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.238 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.329 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.460 | 
     | U1363                 | B v -> Y ^  | NOR2BX2TR  | 0.384 |   0.788 |    0.844 | 
     | PLACEDFE_OFC153_n967  | A ^ -> Y ^  | BUFX4TR    | 0.201 |   0.989 |    1.045 | 
     | PLACEDFE_OFC154_n967  | A ^ -> Y ^  | BUFX3TR    | 0.148 |   1.136 |    1.193 | 
     | U1400                 | A1 ^ -> Y ^ | AO22X1TR   | 0.114 |   1.250 |    1.307 | 
     | clk_r_REG239_S1       | D ^         | DFFQX1TR   | 0.000 |   1.250 |    1.307 | 
     +-------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG43_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG43_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG329_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.099
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.256
= Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                 |             |            |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG329_S2                                 | CK ^        |            |       |   0.016 |    0.073 | 
     | clk_r_REG329_S2                                 | CK ^ -> Q v | DFFQX1TR   | 0.305 |   0.321 |    0.378 | 
     | U707                                            | A1 v -> Y v | AO22X4TR   | 0.167 |   0.489 |    0.545 | 
     | U476                                            | AN v -> Y v | NAND2BX1TR | 0.148 |   0.637 |    0.693 | 
     | U738                                            | B1 v -> Y ^ | OAI22X4TR  | 0.107 |   0.744 |    0.800 | 
     | U875                                            | B ^ -> S ^  | CMPR22X2TR | 0.072 |   0.815 |    0.872 | 
     | U923                                            | CI ^ -> S v | ADDFHX2TR  | 0.150 |   0.965 |    1.022 | 
     | U877                                            | B v -> Y ^  | NAND2X1TR  | 0.103 |   1.068 |    1.125 | 
     | U926                                            | A ^ -> Y v  | INVX2TR    | 0.033 |   1.101 |    1.157 | 
     | U686                                            | B0 v -> Y ^ | AOI21X2TR  | 0.070 |   1.171 |    1.227 | 
     | U927                                            | B0 ^ -> Y v | OAI21X2TR  | 0.054 |   1.224 |    1.281 | 
     | U1046                                           | A v -> Y ^  | INVX2TR    | 0.031 |   1.256 |    1.312 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG43_S3 | D ^         | DFFQX1TR   | 0.000 |   1.256 |    1.312 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin clk_r_REG267_S1/CK 
Endpoint:   clk_r_REG267_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.256
= Slack Time                    0.057
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.172 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.239 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.329 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.461 | 
     | U1363                 | B v -> Y ^  | NOR2BX2TR  | 0.384 |   0.788 |    0.845 | 
     | PLACEDFE_OFC153_n967  | A ^ -> Y ^  | BUFX4TR    | 0.201 |   0.989 |    1.046 | 
     | PLACEDFE_OFC154_n967  | A ^ -> Y ^  | BUFX3TR    | 0.148 |   1.136 |    1.193 | 
     | U1371                 | A1 ^ -> Y ^ | AO22X1TR   | 0.120 |   1.256 |    1.313 | 
     | clk_r_REG267_S1       | D ^         | DFFQX1TR   | 0.000 |   1.256 |    1.313 | 
     +-------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG93_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG93_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG454_S1/Q                                 (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.246
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                 |             |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG454_S1                                 | CK ^        |             |       |   0.011 |    0.068 | 
     | clk_r_REG454_S1                                 | CK ^ -> Q ^ | DFFQX4TR    | 0.298 |   0.309 |    0.366 | 
     | U402                                            | A ^ -> Y v  | CLKINVX2TR  | 0.034 |   0.343 |    0.401 | 
     | U401                                            | AN v -> Y v | NAND2BX1TR  | 0.107 |   0.450 |    0.507 | 
     | U435                                            | B0 v -> Y ^ | OAI2BB1X2TR | 0.078 |   0.528 |    0.585 | 
     | U412                                            | B ^ -> Y ^  | XNOR2X1TR   | 0.144 |   0.672 |    0.729 | 
     | U774                                            | B0 ^ -> Y v | OAI22X2TR   | 0.079 |   0.750 |    0.808 | 
     | U917                                            | A v -> CO v | ADDFHX2TR   | 0.226 |   0.977 |    1.034 | 
     | U236                                            | A v -> CO v | ADDFHX2TR   | 0.200 |   1.176 |    1.234 | 
     | U294                                            | A v -> Y ^  | NOR2X1TR    | 0.070 |   1.246 |    1.303 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG93_S3 | D ^         | DFFQX1TR    | 0.000 |   1.246 |    1.303 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin clk_r_REG70_S3/CK 
Endpoint:   clk_r_REG70_S3/D  (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG453_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.078
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.338
- Arrival Time                  1.281
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +--------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                 |             |             |       |  Time   |   Time   | 
     |-----------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG453_S1 | CK ^        |             |       |   0.016 |    0.073 | 
     | clk_r_REG453_S1 | CK ^ -> Q v | DFFQX4TR    | 0.306 |   0.322 |    0.379 | 
     | U636            | B v -> Y ^  | NAND2X1TR   | 0.085 |   0.407 |    0.465 | 
     | U637            | B0 ^ -> Y v | OAI2BB1X2TR | 0.078 |   0.486 |    0.543 | 
     | U857            | B v -> Y v  | XNOR2X1TR   | 0.132 |   0.618 |    0.675 | 
     | U1018           | B0 v -> Y ^ | OAI22X1TR   | 0.163 |   0.781 |    0.838 | 
     | U649            | B ^ -> Y ^  | XOR2X1TR    | 0.132 |   0.913 |    0.971 | 
     | U639            | A ^ -> Y ^  | XNOR2X2TR   | 0.102 |   1.015 |    1.072 | 
     | U638            | A ^ -> Y v  | NAND2X1TR   | 0.081 |   1.096 |    1.153 | 
     | U67             | A v -> Y v  | AND2X2TR    | 0.093 |   1.189 |    1.246 | 
     | U299            | B v -> Y v  | XNOR2X1TR   | 0.092 |   1.281 |    1.338 | 
     | clk_r_REG70_S3  | D v         | DFFHQX8TR   | 0.000 |   1.281 |    1.338 | 
     +--------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG78_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG78_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG215_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.246
= Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG215_S2                                 | CK ^        |           |       |   0.015 |    0.073 | 
     | clk_r_REG215_S2                                 | CK ^ -> Q v | DFFQX1TR  | 0.301 |   0.316 |    0.374 | 
     | U836                                            | A1 v -> Y v | AO22X2TR  | 0.198 |   0.514 |    0.571 | 
     | U683                                            | B v -> Y v  | XNOR2X1TR | 0.134 |   0.648 |    0.705 | 
     | U114                                            | A1 v -> Y ^ | OAI22X1TR | 0.177 |   0.824 |    0.882 | 
     | U1007                                           | A ^ -> CO ^ | ADDFHX2TR | 0.216 |   1.041 |    1.098 | 
     | U1079                                           | CI ^ -> S v | ADDFHX2TR | 0.136 |   1.176 |    1.233 | 
     | U581                                            | A v -> Y ^  | NOR2X1TR  | 0.070 |   1.246 |    1.304 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG78_S3 | D ^         | DFFQX1TR  | 0.000 |   1.246 |    1.304 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin clk_r_REG387_S2/CK 
Endpoint:   clk_r_REG387_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.063
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.347
- Arrival Time                  1.289
= Slack Time                    0.058
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.174 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.252 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.327 | 
     | U503                                 | B v -> Y ^              | NOR3BX1TR  | 0.118 |   0.387 |    0.445 | 
     | PLACEDFE_OFC109_n1080                | A ^ -> Y ^              | BUFX3TR    | 0.227 |   0.614 |    0.672 | 
     | PLACEDFE_OFC111_n1080                | A ^ -> Y ^              | CLKBUFX2TR | 0.335 |   0.950 |    1.008 | 
     | U1558                                | B0 ^ -> Y v             | AOI22X1TR  | 0.098 |   1.047 |    1.106 | 
     | U1559                                | D v -> Y ^              | NAND4X1TR  | 0.153 |   1.200 |    1.258 | 
     | U1560                                | B ^ -> Y ^              | AND2X2TR   | 0.088 |   1.288 |    1.347 | 
     | clk_r_REG387_S2                      | D ^                     | DFFHQX2TR  | 0.000 |   1.289 |    1.347 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin clk_r_REG449_S2/CK 
Endpoint:   clk_r_REG449_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.079
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.268
= Slack Time                    0.058
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.175 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.252 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.327 | 
     | U503                                 | B v -> Y ^              | NOR3BX1TR  | 0.118 |   0.387 |    0.445 | 
     | PLACEDFE_OFC109_n1080                | A ^ -> Y ^              | BUFX3TR    | 0.227 |   0.614 |    0.673 | 
     | PLACEDFE_OFC111_n1080                | A ^ -> Y ^              | CLKBUFX2TR | 0.335 |   0.950 |    1.008 | 
     | U1534                                | B0 ^ -> Y v             | AOI22X1TR  | 0.101 |   1.051 |    1.109 | 
     | U1535                                | D v -> Y ^              | NAND4X1TR  | 0.134 |   1.185 |    1.244 | 
     | U1536                                | B ^ -> Y ^              | AND2X2TR   | 0.083 |   1.268 |    1.327 | 
     | clk_r_REG449_S2                      | D ^                     | DFFHQX1TR  | 0.000 |   1.268 |    1.327 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin clk_r_REG245_S1/CK 
Endpoint:   clk_r_REG245_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.254
= Slack Time                    0.059
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.173 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.240 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.331 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.463 | 
     | U1363                 | B v -> Y ^  | NOR2BX2TR  | 0.384 |   0.788 |    0.847 | 
     | PLACEDFE_OFC153_n967  | A ^ -> Y ^  | BUFX4TR    | 0.201 |   0.989 |    1.048 | 
     | PLACEDFE_OFC154_n967  | A ^ -> Y ^  | BUFX3TR    | 0.148 |   1.136 |    1.195 | 
     | U1384                 | A1 ^ -> Y ^ | AO22X1TR   | 0.117 |   1.254 |    1.312 | 
     | clk_r_REG245_S1       | D ^         | DFFQX1TR   | 0.000 |   1.254 |    1.312 | 
     +-------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin clk_r_REG54_S1/CK 
Endpoint:   clk_r_REG54_S1/D      (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.267
= Slack Time                    0.062
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +-----------------------------------------------------------------------------------+ 
     |    Instance    |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                |                         |           |       |  Time   |   Time   | 
     |----------------+-------------------------+-----------+-------+---------+----------| 
     |                | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.203 | 
     | U1136          | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.460 | 
     | U1170          | B ^ -> Y v              | NAND2X2TR | 0.126 |   0.524 |    0.586 | 
     | U1174          | A1 v -> Y ^             | OAI21X1TR | 0.452 |   0.975 |    1.037 | 
     | U565           | A ^ -> Y v              | INVX4TR   | 0.073 |   1.049 |    1.110 | 
     | U247           | B0 v -> Y v             | AO22X1TR  | 0.218 |   1.267 |    1.328 | 
     | clk_r_REG54_S1 | D v                     | DFFQX1TR  | 0.000 |   1.267 |    1.328 | 
     +-----------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG73_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG73_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG346_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.252
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                 |             |            |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG346_S2                                 | CK ^        |            |       |   0.012 |    0.074 | 
     | clk_r_REG346_S2                                 | CK ^ -> Q v | DFFQX1TR   | 0.283 |   0.295 |    0.356 | 
     | U852                                            | B1 v -> Y v | AO22X2TR   | 0.238 |   0.533 |    0.594 | 
     | U1014                                           | AN v -> Y v | NAND2BX1TR | 0.142 |   0.674 |    0.736 | 
     | U1015                                           | B1 v -> Y ^ | OAI22X2TR  | 0.123 |   0.798 |    0.860 | 
     | U1021                                           | B ^ -> CO ^ | CMPR22X2TR | 0.102 |   0.900 |    0.962 | 
     | U522                                            | B ^ -> S v  | CMPR32X2TR | 0.292 |   1.192 |    1.254 | 
     | U1022                                           | A v -> Y ^  | NAND2X1TR  | 0.061 |   1.252 |    1.314 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG73_S3 | D ^         | DFFQX1TR   | 0.000 |   1.252 |    1.314 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG49_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG49_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG461_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.110
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  1.237
= Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG461_S2                                 | CK ^        |           |       |   0.010 |    0.073 | 
     | clk_r_REG461_S2                                 | CK ^ -> Q v | DFFQX1TR  | 0.285 |   0.295 |    0.358 | 
     | U726                                            | B1 v -> Y v | AO22X2TR  | 0.201 |   0.497 |    0.559 | 
     | U488                                            | B v -> Y ^  | XNOR2X1TR | 0.196 |   0.692 |    0.755 | 
     | U819                                            | B1 ^ -> Y v | OAI22X4TR | 0.074 |   0.766 |    0.828 | 
     | U646                                            | B v -> Y ^  | XOR2X1TR  | 0.130 |   0.896 |    0.959 | 
     | U645                                            | A ^ -> Y ^  | XNOR2X4TR | 0.094 |   0.990 |    1.053 | 
     | U409                                            | B ^ -> Y ^  | XOR2X4TR  | 0.090 |   1.081 |    1.143 | 
     | U408                                            | A ^ -> Y ^  | XOR2X4TR  | 0.064 |   1.145 |    1.208 | 
     | U331                                            | B ^ -> Y ^  | XOR2X1TR  | 0.092 |   1.237 |    1.299 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG49_S3 | D ^         | DFFQX1TR  | 0.000 |   1.237 |    1.299 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin clk_r_REG269_S1/CK 
Endpoint:   clk_r_REG269_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.252
= Slack Time                    0.063
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.177 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.244 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.335 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.466 | 
     | U1363                 | B v -> Y ^  | NOR2BX2TR  | 0.384 |   0.788 |    0.850 | 
     | PLACEDFE_OFC153_n967  | A ^ -> Y ^  | BUFX4TR    | 0.201 |   0.989 |    1.051 | 
     | PLACEDFE_OFC154_n967  | A ^ -> Y ^  | BUFX3TR    | 0.148 |   1.136 |    1.199 | 
     | U1373                 | A1 ^ -> Y ^ | AO22X1TR   | 0.115 |   1.252 |    1.314 | 
     | clk_r_REG269_S1       | D ^         | DFFQX1TR   | 0.000 |   1.252 |    1.314 | 
     +-------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin clk_r_REG159_S3/CK 
Endpoint:   clk_r_REG159_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG454_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  1.233
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG454_S1 | CK ^        |           |       |   0.011 |    0.074 | 
     | clk_r_REG454_S1 | CK ^ -> Q v | DFFQX4TR  | 0.312 |   0.323 |    0.386 | 
     | U202            | A0 v -> Y v | AO22X2TR  | 0.185 |   0.508 |    0.571 | 
     | U932            | B v -> Y ^  | XNOR2X1TR | 0.170 |   0.677 |    0.740 | 
     | U937            | B1 ^ -> Y v | OAI22X2TR | 0.083 |   0.761 |    0.824 | 
     | U517            | B v -> S v  | ADDHX1TR  | 0.089 |   0.850 |    0.913 | 
     | U943            | A v -> Y v  | OR2X2TR   | 0.115 |   0.965 |    1.028 | 
     | U945            | A1 v -> Y ^ | AOI21X1TR | 0.148 |   1.114 |    1.177 | 
     | U239            | A ^ -> Y v  | INVX2TR   | 0.041 |   1.154 |    1.217 | 
     | U1091           | A v -> Y ^  | XNOR2X1TR | 0.079 |   1.233 |    1.296 | 
     | clk_r_REG159_S3 | D ^         | DFFQX1TR  | 0.000 |   1.233 |    1.296 | 
     +------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin clk_r_REG320_S1/CK 
Endpoint:   clk_r_REG320_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  1.239
= Slack Time                    0.063
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.178 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.245 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.335 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.467 | 
     | U1401                 | B v -> Y ^  | NOR2BX2TR  | 0.312 |   0.716 |    0.779 | 
     | PLACEDFE_OFC150_n971  | A ^ -> Y ^  | BUFX3TR    | 0.217 |   0.933 |    0.996 | 
     | PLACEDFE_OFC151_n971  | A ^ -> Y ^  | BUFX3TR    | 0.186 |   1.119 |    1.182 | 
     | U1419                 | A1 ^ -> Y ^ | AO22X1TR   | 0.120 |   1.239 |    1.302 | 
     | clk_r_REG320_S1       | D ^         | DFFQX1TR   | 0.000 |   1.239 |    1.302 | 
     +-------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG76_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG76_S3/D  (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG430_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  1.241
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG430_S2 | CK ^        |           |       |   0.011 |    0.074 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG430_S2 | CK ^ -> Q ^ | DFFQX2TR  | 0.375 |   0.385 |    0.449 | 
     | U845                                             | B ^ -> Y ^  | XNOR2X2TR | 0.189 |   0.574 |    0.638 | 
     | U846                                             | B ^ -> Y v  | NAND2X2TR | 0.088 |   0.662 |    0.726 | 
     | U418                                             | A0 v -> Y ^ | OAI22X1TR | 0.175 |   0.837 |    0.900 | 
     | U622                                             | A ^ -> Y ^  | XNOR2X1TR | 0.141 |   0.978 |    1.041 | 
     | U379                                             | B ^ -> Y ^  | XOR2X1TR  | 0.113 |   1.091 |    1.154 | 
     | U621                                             | B ^ -> Y v  | XOR2X1TR  | 0.082 |   1.172 |    1.236 | 
     | U858                                             | A v -> Y ^  | NOR2X1TR  | 0.069 |   1.241 |    1.305 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG76_S3  | D ^         | DFFQX1TR  | 0.000 |   1.241 |    1.305 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin clk_r_REG128_S1/CK 
Endpoint:   clk_r_REG128_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG450_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.246
= Slack Time                    0.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +---------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                              |             |             |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG450_S1              | CK ^        |             |       |   0.011 |    0.075 | 
     | clk_r_REG450_S1              | CK ^ -> Q v | DFFHQX1TR   | 0.154 |   0.165 |    0.229 | 
     | PLACEDFE_DBTC0_n2195         | A v -> Y ^  | INVX2TR     | 0.117 |   0.282 |    0.346 | 
     | PLACEDFE_OFC0_FE_DBTN0_n2195 | A ^ -> Y ^  | BUFX3TR     | 0.165 |   0.447 |    0.511 | 
     | U812                         | B ^ -> Y v  | NOR2BX1TR   | 0.055 |   0.502 |    0.566 | 
     | U813                         | AN v -> Y v | NOR2BX1TR   | 0.118 |   0.620 |    0.684 | 
     | U859                         | B v -> S v  | ADDFX2TR    | 0.268 |   0.888 |    0.952 | 
     | U860                         | A v -> Y ^  | NOR2X1TR    | 0.111 |   0.998 |    1.063 | 
     | U84                          | A ^ -> Y v  | INVX2TR     | 0.032 |   1.030 |    1.094 | 
     | U862                         | A v -> Y ^  | NAND2X2TR   | 0.042 |   1.072 |    1.136 | 
     | U361                         | A ^ -> Y v  | CLKXOR2X2TR | 0.173 |   1.245 |    1.309 | 
     | clk_r_REG128_S1              | D v         | DFFQX1TR    | 0.001 |   1.246 |    1.310 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin clk_r_REG203_S1/CK 
Endpoint:   clk_r_REG203_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.321
- Arrival Time                  1.257
= Slack Time                    0.064
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.198 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.269 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.363 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.524 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.510 |    0.574 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.871 | 
     | PLACEDFE_OFC123_n963  | A v -> Y v  | CLKBUFX2TR | 0.251 |   1.058 |    1.122 | 
     | U1352                 | A1 v -> Y v | AO22X1TR   | 0.199 |   1.257 |    1.321 | 
     | clk_r_REG203_S1       | D v         | DFFQX1TR   | 0.000 |   1.257 |    1.321 | 
     +-------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin clk_r_REG266_S1/CK 
Endpoint:   clk_r_REG266_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.249
= Slack Time                    0.065
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.179 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.246 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.337 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.469 | 
     | U1363                 | B v -> Y ^  | NOR2BX2TR  | 0.384 |   0.788 |    0.853 | 
     | PLACEDFE_OFC153_n967  | A ^ -> Y ^  | BUFX4TR    | 0.201 |   0.989 |    1.054 | 
     | PLACEDFE_OFC154_n967  | A ^ -> Y ^  | BUFX3TR    | 0.148 |   1.136 |    1.201 | 
     | U1370                 | A1 ^ -> Y ^ | AO22X1TR   | 0.112 |   1.249 |    1.313 | 
     | clk_r_REG266_S1       | D ^         | DFFQX1TR   | 0.000 |   1.249 |    1.313 | 
     +-------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG88_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG88_S3/D  (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG438_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  1.240
= Slack Time                    0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG438_S2 | CK ^        |           |       |   0.010 |    0.075 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG438_S2 | CK ^ -> Q ^ | DFFQX4TR  | 0.334 |   0.345 |    0.410 | 
     | U760                                             | B ^ -> Y ^  | XNOR2X4TR | 0.198 |   0.543 |    0.608 | 
     | U761                                             | A ^ -> Y v  | NAND2X4TR | 0.105 |   0.648 |    0.713 | 
     | U298                                             | A0 v -> Y ^ | OAI22X1TR | 0.152 |   0.800 |    0.865 | 
     | U773                                             | CI ^ -> S v | ADDFHX4TR | 0.161 |   0.961 |    1.026 | 
     | U400                                             | CI v -> S ^ | ADDFHX2TR | 0.151 |   1.112 |    1.177 | 
     | U65                                              | A ^ -> Y v  | NAND2X1TR | 0.040 |   1.152 |    1.217 | 
     | U388                                             | A1 v -> Y ^ | OAI21X1TR | 0.087 |   1.240 |    1.305 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG88_S3  | D ^         | DFFQX1TR  | 0.000 |   1.240 |    1.305 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin clk_r_REG42_S1/CK 
Endpoint:   clk_r_REG42_S1/D                                   (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG119_S3/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.083
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.333
- Arrival Time                  1.267
= Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                  |             |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG119_S3 | CK ^        |             |       |   0.011 |    0.077 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG119_S3 | CK ^ -> Q v | DFFQX1TR    | 0.303 |   0.314 |    0.380 | 
     | U950                                             | A1 v -> Y v | OA21XLTR    | 0.189 |   0.504 |    0.570 | 
     | U355                                             | B0 v -> Y ^ | OAI21X1TR   | 0.061 |   0.565 |    0.631 | 
     | U351                                             | A ^ -> Y ^  | XNOR2X1TR   | 0.095 |   0.660 |    0.725 | 
     | U673                                             | AN ^ -> Y ^ | NOR2BX1TR   | 0.102 |   0.762 |    0.828 | 
     | U430                                             | AN ^ -> Y ^ | NOR2BX1TR   | 0.115 |   0.877 |    0.943 | 
     | U438                                             | A ^ -> Y v  | CLKXOR2X2TR | 0.146 |   1.024 |    1.089 | 
     | U440                                             | B v -> Y v  | XOR2X4TR    | 0.090 |   1.113 |    1.179 | 
     | U421                                             | A v -> Y v  | XOR2X4TR    | 0.071 |   1.185 |    1.251 | 
     | U420                                             | B v -> Y v  | XOR2X4TR    | 0.082 |   1.267 |    1.333 | 
     | clk_r_REG42_S1                                   | D v         | DFFHQX1TR   | 0.000 |   1.267 |    1.333 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin clk_r_REG331_S1/CK 
Endpoint:   clk_r_REG331_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.257
= Slack Time                    0.066
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.207 | 
     | U1136           | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.464 | 
     | U1170           | B ^ -> Y v              | NAND2X2TR | 0.126 |   0.524 |    0.590 | 
     | U1174           | A1 v -> Y ^             | OAI21X1TR | 0.452 |   0.976 |    1.042 | 
     | U565            | A ^ -> Y v              | INVX4TR   | 0.073 |   1.049 |    1.115 | 
     | U575            | B0 v -> Y v             | AO22X1TR  | 0.208 |   1.257 |    1.323 | 
     | clk_r_REG331_S1 | D v                     | DFFQX1TR  | 0.000 |   1.257 |    1.323 | 
     +------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin clk_r_REG125_S2/CK 
Endpoint:   clk_r_REG125_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.115
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.291
- Arrival Time                  1.224
= Slack Time                    0.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.183 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.260 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.335 | 
     | U503                                 | B v -> Y ^              | NOR3BX1TR  | 0.118 |   0.387 |    0.453 | 
     | PLACEDFE_OFC109_n1080                | A ^ -> Y ^              | BUFX3TR    | 0.227 |   0.614 |    0.681 | 
     | PLACEDFE_OFC111_n1080                | A ^ -> Y ^              | CLKBUFX2TR | 0.335 |   0.950 |    1.016 | 
     | U1763                                | B0 ^ -> Y v             | AOI22X1TR  | 0.122 |   1.071 |    1.138 | 
     | U1764                                | D v -> Y ^              | NAND4X1TR  | 0.153 |   1.224 |    1.291 | 
     | clk_r_REG125_S2                      | D ^                     | DFFQX1TR   | 0.000 |   1.224 |    1.291 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin clk_r_REG109_S1/CK 
Endpoint:   clk_r_REG109_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  1.235
= Slack Time                    0.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.181 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.248 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.339 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.470 | 
     | U1250                 | B v -> Y ^  | NOR2BX1TR  | 0.171 |   0.575 |    0.642 | 
     | PLACEDFE_OFC132_n955  | A ^ -> Y ^  | BUFX3TR    | 0.243 |   0.819 |    0.885 | 
     | PLACEDFE_OFC133_n955  | A ^ -> Y v  | CLKINVX2TR | 0.103 |   0.921 |    0.988 | 
     | PLACEDFE_OFC135_n955  | A v -> Y ^  | CLKINVX2TR | 0.183 |   1.104 |    1.171 | 
     | U1266                 | A1 ^ -> Y ^ | AO22X1TR   | 0.131 |   1.235 |    1.302 | 
     | clk_r_REG109_S1       | D ^         | DFFQX1TR   | 0.000 |   1.235 |    1.302 | 
     +-------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin clk_r_REG265_S1/CK 
Endpoint:   clk_r_REG265_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.247
= Slack Time                    0.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.181 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.248 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.339 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.471 | 
     | U1363                 | B v -> Y ^  | NOR2BX2TR  | 0.384 |   0.788 |    0.855 | 
     | PLACEDFE_OFC153_n967  | A ^ -> Y ^  | BUFX4TR    | 0.201 |   0.989 |    1.056 | 
     | PLACEDFE_OFC154_n967  | A ^ -> Y ^  | BUFX3TR    | 0.148 |   1.136 |    1.203 | 
     | U1369                 | A1 ^ -> Y ^ | AO22X1TR   | 0.111 |   1.247 |    1.314 | 
     | clk_r_REG265_S1       | D ^         | DFFQX1TR   | 0.000 |   1.247 |    1.314 | 
     +-------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin clk_r_REG293_S1/CK 
Endpoint:   clk_r_REG293_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.329
- Arrival Time                  1.261
= Slack Time                    0.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.209 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.466 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.506 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.585 | 
     | U1190                    | A1 v -> Y ^             | OAI21X1TR | 0.449 |   0.966 |    1.033 | 
     | PLACEDFE_OFC90_n918      | A ^ -> Y v              | INVX4TR   | 0.071 |   1.036 |    1.104 | 
     | U1426                    | B0 v -> Y v             | AO22X1TR  | 0.225 |   1.261 |    1.328 | 
     | clk_r_REG293_S1          | D v                     | DFFQX2TR  | 0.000 |   1.261 |    1.329 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG77_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG77_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG430_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.255
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG430_S2 | CK ^        |           |       |   0.011 |    0.078 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG430_S2 | CK ^ -> Q ^ | DFFQX2TR  | 0.375 |   0.385 |    0.453 | 
     | U845                                             | B ^ -> Y ^  | XNOR2X2TR | 0.189 |   0.574 |    0.642 | 
     | U846                                             | B ^ -> Y v  | NAND2X2TR | 0.088 |   0.662 |    0.730 | 
     | U418                                             | A0 v -> Y ^ | OAI22X1TR | 0.175 |   0.837 |    0.905 | 
     | U622                                             | A ^ -> Y ^  | XNOR2X1TR | 0.141 |   0.978 |    1.046 | 
     | U379                                             | B ^ -> Y ^  | XOR2X1TR  | 0.113 |   1.091 |    1.158 | 
     | U621                                             | B ^ -> Y ^  | XOR2X1TR  | 0.123 |   1.214 |    1.282 | 
     | U328                                             | B ^ -> Y v  | NAND2X1TR | 0.042 |   1.255 |    1.323 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG77_S3  | D v         | DFFQX1TR  | 0.000 |   1.255 |    1.323 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin clk_r_REG149_S1/CK 
Endpoint:   clk_r_REG149_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.257
= Slack Time                    0.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.209 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.466 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.506 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.585 | 
     | U123                     | A1 v -> Y ^             | OAI21X1TR | 0.444 |   0.961 |    1.029 | 
     | PLACEDFE_OFC64_n923      | A ^ -> Y v              | INVX4TR   | 0.075 |   1.037 |    1.104 | 
     | U250                     | B0 v -> Y v             | AO22X1TR  | 0.220 |   1.257 |    1.324 | 
     | clk_r_REG149_S1          | D v                     | DFFQX2TR  | 0.000 |   1.257 |    1.324 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin clk_r_REG464_S1/CK 
Endpoint:   clk_r_REG464_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.329
- Arrival Time                  1.261
= Slack Time                    0.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.209 | 
     | U1136           | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.466 | 
     | U1170           | B ^ -> Y v              | NAND2X2TR | 0.126 |   0.524 |    0.592 | 
     | U1174           | A1 v -> Y ^             | OAI21X1TR | 0.452 |   0.976 |    1.043 | 
     | U565            | A ^ -> Y v              | INVX4TR   | 0.073 |   1.049 |    1.117 | 
     | U244            | B0 v -> Y v             | AO22X1TR  | 0.212 |   1.261 |    1.329 | 
     | clk_r_REG464_S1 | D v                     | DFFQX1TR  | 0.000 |   1.261 |    1.329 | 
     +------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin clk_r_REG287_S1/CK 
Endpoint:   clk_r_REG287_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.329
- Arrival Time                  1.260
= Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.210 | 
     | U1136           | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.467 | 
     | U1170           | B ^ -> Y v              | NAND2X2TR | 0.126 |   0.524 |    0.593 | 
     | U1174           | A1 v -> Y ^             | OAI21X1TR | 0.452 |   0.976 |    1.044 | 
     | U565            | A ^ -> Y v              | INVX4TR   | 0.073 |   1.049 |    1.118 | 
     | U573            | B0 v -> Y v             | AO22X1TR  | 0.211 |   1.260 |    1.329 | 
     | clk_r_REG287_S1 | D v                     | DFFQX1TR  | 0.000 |   1.260 |    1.329 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin clk_r_REG198_S1/CK 
Endpoint:   clk_r_REG198_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.257
= Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.202 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.274 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.368 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.529 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.509 |    0.579 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.876 | 
     | PLACEDFE_OFC124_n963  | A v -> Y ^  | CLKINVX2TR | 0.148 |   0.955 |    1.024 | 
     | PLACEDFE_OFC125_n963  | A ^ -> Y v  | CLKINVX2TR | 0.113 |   1.068 |    1.137 | 
     | U1346                 | A1 v -> Y v | AO22X1TR   | 0.189 |   1.257 |    1.326 | 
     | clk_r_REG198_S1       | D v         | DFFQX1TR   | 0.000 |   1.257 |    1.326 | 
     +-------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin clk_r_REG309_S1/CK 
Endpoint:   clk_r_REG309_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.246
= Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.184 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.181 |    0.251 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.341 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.473 | 
     | U1401                 | B v -> Y ^  | NOR2BX2TR  | 0.312 |   0.716 |    0.785 | 
     | PLACEDFE_OFC150_n971  | A ^ -> Y ^  | BUFX3TR    | 0.217 |   0.933 |    1.002 | 
     | PLACEDFE_OFC151_n971  | A ^ -> Y ^  | BUFX3TR    | 0.186 |   1.119 |    1.188 | 
     | U1407                 | A1 ^ -> Y ^ | AO22X1TR   | 0.127 |   1.246 |    1.315 | 
     | clk_r_REG309_S1       | D ^         | DFFQX1TR   | 0.000 |   1.246 |    1.315 | 
     +-------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin clk_r_REG243_S1/CK 
Endpoint:   clk_r_REG243_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.329
- Arrival Time                  1.259
= Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.211 | 
     | U1136           | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.468 | 
     | U1170           | B ^ -> Y v              | NAND2X2TR | 0.126 |   0.524 |    0.593 | 
     | U1174           | A1 v -> Y ^             | OAI21X1TR | 0.452 |   0.975 |    1.045 | 
     | U565            | A ^ -> Y v              | INVX4TR   | 0.073 |   1.049 |    1.118 | 
     | U571            | B0 v -> Y v             | AO22X1TR  | 0.211 |   1.259 |    1.329 | 
     | clk_r_REG243_S1 | D v                     | DFFQX1TR  | 0.000 |   1.259 |    1.329 | 
     +------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin clk_r_REG313_S1/CK 
Endpoint:   clk_r_REG313_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.246
= Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.184 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.251 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.342 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.474 | 
     | U1401                 | B v -> Y ^  | NOR2BX2TR  | 0.312 |   0.716 |    0.786 | 
     | PLACEDFE_OFC150_n971  | A ^ -> Y ^  | BUFX3TR    | 0.217 |   0.933 |    1.003 | 
     | PLACEDFE_OFC151_n971  | A ^ -> Y ^  | BUFX3TR    | 0.186 |   1.119 |    1.189 | 
     | U1411                 | A1 ^ -> Y ^ | AO22X1TR   | 0.127 |   1.246 |    1.316 | 
     | clk_r_REG313_S1       | D ^         | DFFQX1TR   | 0.000 |   1.246 |    1.316 | 
     +-------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin clk_r_REG283_S1/CK 
Endpoint:   clk_r_REG283_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  1.237
= Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.185 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.252 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.343 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.474 | 
     | U1401                 | B v -> Y ^  | NOR2BX2TR  | 0.312 |   0.716 |    0.786 | 
     | PLACEDFE_OFC150_n971  | A ^ -> Y ^  | BUFX3TR    | 0.217 |   0.933 |    1.003 | 
     | PLACEDFE_OFC151_n971  | A ^ -> Y ^  | BUFX3TR    | 0.186 |   1.119 |    1.189 | 
     | U1438                 | A1 ^ -> Y ^ | AO22X1TR   | 0.118 |   1.237 |    1.307 | 
     | clk_r_REG283_S1       | D ^         | DFFQX1TR   | 0.000 |   1.237 |    1.307 | 
     +-------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin clk_r_REG273_S1/CK 
Endpoint:   clk_r_REG273_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.244
= Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.185 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.252 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.343 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.474 | 
     | U1363                 | B v -> Y ^  | NOR2BX2TR  | 0.384 |   0.788 |    0.858 | 
     | PLACEDFE_OFC153_n967  | A ^ -> Y ^  | BUFX4TR    | 0.201 |   0.989 |    1.059 | 
     | PLACEDFE_OFC154_n967  | A ^ -> Y ^  | BUFX3TR    | 0.148 |   1.136 |    1.207 | 
     | U1378                 | A1 ^ -> Y ^ | AO22X1TR   | 0.107 |   1.244 |    1.314 | 
     | clk_r_REG273_S1       | D ^         | DFFQX1TR   | 0.000 |   1.244 |    1.314 | 
     +-------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin clk_r_REG289_S1/CK 
Endpoint:   clk_r_REG289_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.242
= Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.185 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.252 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.343 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.475 | 
     | U1401                 | B v -> Y ^  | NOR2BX2TR  | 0.312 |   0.716 |    0.787 | 
     | PLACEDFE_OFC150_n971  | A ^ -> Y ^  | BUFX3TR    | 0.217 |   0.933 |    1.004 | 
     | PLACEDFE_OFC151_n971  | A ^ -> Y ^  | BUFX3TR    | 0.186 |   1.119 |    1.190 | 
     | U1422                 | A1 ^ -> Y ^ | AO22X1TR   | 0.123 |   1.242 |    1.313 | 
     | clk_r_REG289_S1       | D ^         | DFFQX1TR   | 0.000 |   1.242 |    1.313 | 
     +-------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin clk_r_REG290_S1/CK 
Endpoint:   clk_r_REG290_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.242
= Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.186 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.181 |    0.253 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.343 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.475 | 
     | U1401                 | B v -> Y ^  | NOR2BX2TR  | 0.312 |   0.716 |    0.787 | 
     | PLACEDFE_OFC150_n971  | A ^ -> Y ^  | BUFX3TR    | 0.217 |   0.933 |    1.004 | 
     | PLACEDFE_OFC151_n971  | A ^ -> Y ^  | BUFX3TR    | 0.186 |   1.119 |    1.190 | 
     | U1423                 | A1 ^ -> Y ^ | AO22X1TR   | 0.122 |   1.242 |    1.313 | 
     | clk_r_REG290_S1       | D ^         | DFFQX1TR   | 0.000 |   1.242 |    1.313 | 
     +-------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_R_0_clk_r_
REG113_S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_R_0_clk_r_REG113_S3/D (^) checked 
with  leading edge of 'clk'
Beginpoint: clk_r_REG365_S2/Q                                      (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  1.234
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG365_S2                                    | CK ^        |            |       |   0.006 |    0.078 | 
     | clk_r_REG365_S2                                    | CK ^ -> Q v | DFFQX1TR   | 0.275 |   0.282 |    0.353 | 
     | U779                                               | B1 v -> Y v | AO22X2TR   | 0.233 |   0.515 |    0.586 | 
     | U480                                               | AN v -> Y v | NAND2BX1TR | 0.146 |   0.660 |    0.731 | 
     | U369                                               | B1 v -> Y ^ | OAI22X2TR  | 0.126 |   0.786 |    0.857 | 
     | U368                                               | B ^ -> S ^  | CMPR22X2TR | 0.082 |   0.868 |    0.939 | 
     | U417                                               | A ^ -> S ^  | ADDFHX2TR  | 0.205 |   1.073 |    1.144 | 
     | U72                                                | A ^ -> Y ^  | OR2X4TR    | 0.069 |   1.142 |    1.214 | 
     | U301                                               | A ^ -> Y v  | INVX2TR    | 0.020 |   1.163 |    1.234 | 
     | U51                                                | B v -> Y ^  | NOR2X1TR   | 0.071 |   1.234 |    1.305 | 
     | PE_top0_buff_mult_arr0_mult_x_24_R_0_clk_r_REG113_ | D ^         | DFFQX1TR   | 0.000 |   1.234 |    1.305 | 
     | S3                                                 |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 51: MET Setup Check with Pin clk_r_REG194_S2/CK 
Endpoint:   clk_r_REG194_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  1.225
= Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.187 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.265 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.340 | 
     | U503                                 | B v -> Y ^              | NOR3BX1TR  | 0.118 |   0.387 |    0.458 | 
     | PLACEDFE_OFC109_n1080                | A ^ -> Y ^              | BUFX3TR    | 0.227 |   0.614 |    0.685 | 
     | PLACEDFE_OFC111_n1080                | A ^ -> Y ^              | CLKBUFX2TR | 0.335 |   0.950 |    1.021 | 
     | U1650                                | B0 ^ -> Y v             | AOI22X1TR  | 0.112 |   1.061 |    1.133 | 
     | U1651                                | D v -> Y ^              | NAND4X1TR  | 0.163 |   1.225 |    1.296 | 
     | clk_r_REG194_S2                      | D ^                     | DFFQX1TR   | 0.000 |   1.225 |    1.296 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 52: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG90_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG90_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG454_S1/Q                                 (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.236
= Slack Time                    0.071
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                 |             |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG454_S1                                 | CK ^        |             |       |   0.011 |    0.082 | 
     | clk_r_REG454_S1                                 | CK ^ -> Q ^ | DFFQX4TR    | 0.298 |   0.309 |    0.380 | 
     | U402                                            | A ^ -> Y v  | CLKINVX2TR  | 0.034 |   0.343 |    0.415 | 
     | U401                                            | AN v -> Y v | NAND2BX1TR  | 0.107 |   0.450 |    0.521 | 
     | U435                                            | B0 v -> Y ^ | OAI2BB1X2TR | 0.078 |   0.528 |    0.599 | 
     | U412                                            | B ^ -> Y ^  | XNOR2X1TR   | 0.144 |   0.672 |    0.743 | 
     | U774                                            | B0 ^ -> Y v | OAI22X2TR   | 0.079 |   0.750 |    0.822 | 
     | U917                                            | A v -> CO v | ADDFHX2TR   | 0.226 |   0.977 |    1.048 | 
     | U336                                            | A v -> S v  | ADDFHX2TR   | 0.194 |   1.171 |    1.242 | 
     | U335                                            | B v -> Y ^  | NOR2X1TR    | 0.066 |   1.236 |    1.308 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG90_S3 | D ^         | DFFQX1TR    | 0.000 |   1.236 |    1.308 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 53: MET Setup Check with Pin clk_r_REG323_S2/CK 
Endpoint:   clk_r_REG323_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.232
= Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.127
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                     |                         |             |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                     | pe_in_pk_rdb_addr__0_ v |             |       |   0.128 |    0.199 | 
     | PLACEDFE_OFC93_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.100 |   0.227 |    0.299 | 
     | PLACEDFE_OFC94_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR     | 0.043 |   0.270 |    0.341 | 
     | U506                                | A v -> Y v              | AND2X1TR    | 0.102 |   0.372 |    0.443 | 
     | U1530                               | B v -> Y v              | CLKAND2X3TR | 0.211 |   0.583 |    0.654 | 
     | PLACEDFE_OFC136_n1098               | A v -> Y ^              | CLKINVX2TR  | 0.112 |   0.694 |    0.766 | 
     | PLACEDFE_OFC137_n1098               | A ^ -> Y v              | CLKINVX6TR  | 0.089 |   0.783 |    0.854 | 
     | PLACEDFE_OFC139_n1098               | A v -> Y v              | CLKBUFX2TR  | 0.177 |   0.960 |    1.031 | 
     | U1781                               | A0 v -> Y ^             | AOI22X1TR   | 0.166 |   1.127 |    1.198 | 
     | U1784                               | B ^ -> Y v              | NAND4X1TR   | 0.106 |   1.232 |    1.304 | 
     | clk_r_REG323_S2                     | D v                     | DFFQX1TR    | 0.000 |   1.232 |    1.304 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 54: MET Setup Check with Pin clk_r_REG270_S1/CK 
Endpoint:   clk_r_REG270_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.244
= Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.186 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.253 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.344 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.475 | 
     | U1363                 | B v -> Y ^  | NOR2BX2TR  | 0.384 |   0.788 |    0.859 | 
     | PLACEDFE_OFC153_n967  | A ^ -> Y ^  | BUFX4TR    | 0.201 |   0.989 |    1.060 | 
     | PLACEDFE_OFC154_n967  | A ^ -> Y ^  | BUFX3TR    | 0.148 |   1.136 |    1.208 | 
     | U1374                 | A1 ^ -> Y ^ | AO22X1TR   | 0.107 |   1.244 |    1.315 | 
     | clk_r_REG270_S1       | D ^         | DFFQX1TR   | 0.000 |   1.244 |    1.315 | 
     +-------------------------------------------------------------------------------+ 
Path 55: MET Setup Check with Pin clk_r_REG314_S1/CK 
Endpoint:   clk_r_REG314_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.244
= Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.186 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.253 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.344 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.475 | 
     | U1401                 | B v -> Y ^  | NOR2BX2TR  | 0.312 |   0.716 |    0.787 | 
     | PLACEDFE_OFC150_n971  | A ^ -> Y ^  | BUFX3TR    | 0.217 |   0.933 |    1.005 | 
     | PLACEDFE_OFC151_n971  | A ^ -> Y ^  | BUFX3TR    | 0.186 |   1.119 |    1.191 | 
     | U1412                 | A1 ^ -> Y ^ | AO22X1TR   | 0.125 |   1.244 |    1.315 | 
     | clk_r_REG314_S1       | D ^         | DFFQX1TR   | 0.000 |   1.244 |    1.315 | 
     +-------------------------------------------------------------------------------+ 
Path 56: MET Setup Check with Pin clk_r_REG172_S1/CK 
Endpoint:   clk_r_REG172_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.255
= Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.213 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.470 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.520 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.603 | 
     | U119                  | A1 v -> Y ^             | OAI21X1TR | 0.434 |   0.965 |    1.037 | 
     | U1153                 | A ^ -> Y v              | INVX4TR   | 0.073 |   1.038 |    1.109 | 
     | U1300                 | B0 v -> Y v             | AO22X1TR  | 0.218 |   1.255 |    1.327 | 
     | clk_r_REG172_S1       | D v                     | DFFQX2TR  | 0.000 |   1.255 |    1.327 | 
     +------------------------------------------------------------------------------------------+ 
Path 57: MET Setup Check with Pin clk_r_REG182_S2/CK 
Endpoint:   clk_r_REG182_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  1.234
= Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.127
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                     |                         |             |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                     | pe_in_pk_rdb_addr__0_ v |             |       |   0.127 |    0.199 | 
     | PLACEDFE_OFC93_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.100 |   0.227 |    0.299 | 
     | PLACEDFE_OFC94_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR     | 0.043 |   0.270 |    0.342 | 
     | U506                                | A v -> Y v              | AND2X1TR    | 0.102 |   0.372 |    0.443 | 
     | U1530                               | B v -> Y v              | CLKAND2X3TR | 0.211 |   0.582 |    0.654 | 
     | PLACEDFE_OFC136_n1098               | A v -> Y ^              | CLKINVX2TR  | 0.112 |   0.694 |    0.766 | 
     | PLACEDFE_OFC137_n1098               | A ^ -> Y v              | CLKINVX6TR  | 0.089 |   0.783 |    0.855 | 
     | PLACEDFE_OFC139_n1098               | A v -> Y v              | CLKBUFX2TR  | 0.177 |   0.960 |    1.032 | 
     | U1766                               | A0 v -> Y ^             | AOI22X1TR   | 0.178 |   1.138 |    1.210 | 
     | U1769                               | B ^ -> Y v              | NAND4X1TR   | 0.096 |   1.234 |    1.306 | 
     | clk_r_REG182_S2                     | D v                     | DFFQX1TR    | 0.000 |   1.234 |    1.306 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 58: MET Setup Check with Pin clk_r_REG508_S1/CK 
Endpoint:   clk_r_REG508_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.329
- Arrival Time                  1.257
= Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.213 | 
     | U1136           | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.470 | 
     | U1170           | B ^ -> Y v              | NAND2X2TR | 0.126 |   0.524 |    0.596 | 
     | U1174           | A1 v -> Y ^             | OAI21X1TR | 0.452 |   0.975 |    1.048 | 
     | U565            | A ^ -> Y v              | INVX4TR   | 0.073 |   1.049 |    1.121 | 
     | U246            | B0 v -> Y v             | AO22X1TR  | 0.209 |   1.257 |    1.329 | 
     | clk_r_REG508_S1 | D v                     | DFFQX1TR  | 0.000 |   1.257 |    1.329 | 
     +------------------------------------------------------------------------------------+ 
Path 59: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG122_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG122_S3/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG365_S2/Q                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.231
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | clk_r_REG365_S2                                  | CK ^         |            |       |   0.006 |    0.079 | 
     | clk_r_REG365_S2                                  | CK ^ -> Q v  | DFFQX1TR   | 0.275 |   0.282 |    0.354 | 
     | U779                                             | B1 v -> Y v  | AO22X2TR   | 0.233 |   0.515 |    0.587 | 
     | U480                                             | AN v -> Y v  | NAND2BX1TR | 0.146 |   0.660 |    0.732 | 
     | U369                                             | B1 v -> Y ^  | OAI22X2TR  | 0.126 |   0.786 |    0.858 | 
     | U368                                             | B ^ -> CO ^  | CMPR22X2TR | 0.100 |   0.886 |    0.958 | 
     | U1102                                            | CI ^ -> CO ^ | ADDFX2TR   | 0.144 |   1.030 |    1.103 | 
     | U1103                                            | CI ^ -> S v  | ADDFHX2TR  | 0.155 |   1.185 |    1.258 | 
     | U587                                             | A v -> Y ^   | NAND2X1TR  | 0.046 |   1.231 |    1.304 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG122_S3 | D ^          | DFFQX1TR   | 0.000 |   1.231 |    1.304 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 60: MET Setup Check with Pin clk_r_REG472_S1/CK 
Endpoint:   clk_r_REG472_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.250
= Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.213 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.471 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.510 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.589 | 
     | U123                     | A1 v -> Y ^             | OAI21X1TR | 0.444 |   0.961 |    1.033 | 
     | PLACEDFE_OFC64_n923      | A ^ -> Y v              | INVX4TR   | 0.075 |   1.037 |    1.109 | 
     | U245                     | B0 v -> Y v             | AO22X1TR  | 0.214 |   1.250 |    1.323 | 
     | clk_r_REG472_S1          | D v                     | DFFQX1TR  | 0.000 |   1.250 |    1.323 | 
     +---------------------------------------------------------------------------------------------+ 
Path 61: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG89_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG89_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG124_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.237
= Slack Time                    0.072
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                 |             |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG124_S2                                 | CK ^        |             |       |   0.012 |    0.084 | 
     | clk_r_REG124_S2                                 | CK ^ -> Q v | DFFQX1TR    | 0.289 |   0.301 |    0.374 | 
     | U758                                            | B1 v -> Y v | AO22X4TR    | 0.161 |   0.462 |    0.535 | 
     | U206                                            | B v -> Y ^  | XNOR2X1TR   | 0.154 |   0.616 |    0.688 | 
     | U343                                            | A ^ -> Y v  | INVX2TR     | 0.045 |   0.661 |    0.733 | 
     | U344                                            | B1 v -> Y ^ | AOI2BB2X2TR | 0.105 |   0.766 |    0.838 | 
     | U149                                            | A ^ -> Y v  | INVX4TR     | 0.051 |   0.817 |    0.890 | 
     | U773                                            | B v -> CO v | ADDFHX4TR   | 0.153 |   0.970 |    1.043 | 
     | U916                                            | B v -> S v  | ADDFHX4TR   | 0.149 |   1.120 |    1.192 | 
     | U317                                            | A v -> Y ^  | NOR2X4TR    | 0.056 |   1.175 |    1.248 | 
     | U66                                             | A ^ -> Y v  | INVX2TR     | 0.021 |   1.197 |    1.269 | 
     | U314                                            | A v -> Y ^  | NAND2X1TR   | 0.040 |   1.237 |    1.309 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG89_S3 | D ^         | DFFQX1TR    | 0.000 |   1.237 |    1.309 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 62: MET Setup Check with Pin clk_r_REG166_S1/CK 
Endpoint:   clk_r_REG166_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.243
= Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                     |                         |            |       |  Time   |   Time   | 
     |---------------------+-------------------------+------------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__1_ v |            |       |   0.141 |    0.214 | 
     | U1136               | A2 v -> Y ^             | OAI31X4TR  | 0.257 |   0.398 |    0.471 | 
     | U1143               | B ^ -> Y v              | NAND2X2TR  | 0.141 |   0.539 |    0.612 | 
     | U129                | A0 v -> Y ^             | OAI21X1TR  | 0.205 |   0.744 |    0.817 | 
     | PLACEDFE_OFC65_n886 | A ^ -> Y ^              | CLKBUFX2TR | 0.201 |   0.945 |    1.018 | 
     | PLACEDFE_OFC66_n886 | A ^ -> Y v              | INVX2TR    | 0.098 |   1.043 |    1.115 | 
     | U1294               | B0 v -> Y v             | AO22X1TR   | 0.201 |   1.243 |    1.316 | 
     | clk_r_REG166_S1     | D v                     | DFFQX1TR   | 0.000 |   1.243 |    1.316 | 
     +-----------------------------------------------------------------------------------------+ 
Path 63: MET Setup Check with Pin clk_r_REG196_S1/CK 
Endpoint:   clk_r_REG196_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.330
- Arrival Time                  1.257
= Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.214 | 
     | U1136           | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.471 | 
     | U1170           | B ^ -> Y v              | NAND2X2TR | 0.126 |   0.524 |    0.597 | 
     | U1174           | A1 v -> Y ^             | OAI21X1TR | 0.452 |   0.975 |    1.048 | 
     | U565            | A ^ -> Y v              | INVX4TR   | 0.073 |   1.049 |    1.121 | 
     | U251            | B0 v -> Y v             | AO22X1TR  | 0.209 |   1.257 |    1.330 | 
     | clk_r_REG196_S1 | D v                     | DFFQX1TR  | 0.000 |   1.257 |    1.330 | 
     +------------------------------------------------------------------------------------+ 
Path 64: MET Setup Check with Pin clk_r_REG544_S2/CK 
Endpoint:   clk_r_REG544_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.115
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.291
- Arrival Time                  1.218
= Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.189 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.267 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.342 | 
     | U503                                 | B v -> Y ^              | NOR3BX1TR  | 0.118 |   0.387 |    0.460 | 
     | PLACEDFE_OFC109_n1080                | A ^ -> Y ^              | BUFX3TR    | 0.227 |   0.614 |    0.687 | 
     | PLACEDFE_OFC111_n1080                | A ^ -> Y ^              | CLKBUFX2TR | 0.335 |   0.950 |    1.023 | 
     | U1758                                | B0 ^ -> Y v             | AOI22X1TR  | 0.124 |   1.073 |    1.146 | 
     | U1759                                | D v -> Y ^              | NAND4X1TR  | 0.144 |   1.218 |    1.291 | 
     | clk_r_REG544_S2                      | D ^                     | DFFQX1TR   | 0.000 |   1.218 |    1.291 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 65: MET Setup Check with Pin clk_r_REG563_S1/CK 
Endpoint:   clk_r_REG563_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.251
= Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.214 | 
     | U1136           | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.472 | 
     | U1170           | B ^ -> Y v              | NAND2X2TR | 0.126 |   0.524 |    0.597 | 
     | U1174           | A1 v -> Y ^             | OAI21X1TR | 0.452 |   0.976 |    1.049 | 
     | U565            | A ^ -> Y v              | INVX4TR   | 0.073 |   1.049 |    1.122 | 
     | U577            | B0 v -> Y v             | AO22X1TR  | 0.202 |   1.251 |    1.324 | 
     | clk_r_REG563_S1 | D v                     | DFFQX1TR  | 0.000 |   1.251 |    1.324 | 
     +------------------------------------------------------------------------------------+ 
Path 66: MET Setup Check with Pin clk_r_REG552_S1/CK 
Endpoint:   clk_r_REG552_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.250
= Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.216 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.473 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.513 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.591 | 
     | U123                     | A1 v -> Y ^             | OAI21X1TR | 0.444 |   0.961 |    1.036 | 
     | PLACEDFE_OFC64_n923      | A ^ -> Y v              | INVX4TR   | 0.075 |   1.037 |    1.111 | 
     | U578                     | B0 v -> Y v             | AO22X1TR  | 0.214 |   1.250 |    1.325 | 
     | clk_r_REG552_S1          | D v                     | DFFQX2TR  | 0.000 |   1.250 |    1.325 | 
     +---------------------------------------------------------------------------------------------+ 
Path 67: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG75_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG75_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG302_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.229
= Slack Time                    0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                 |             |            |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG302_S2                                 | CK ^        |            |       |   0.012 |    0.087 | 
     | clk_r_REG302_S2                                 | CK ^ -> Q v | DFFQX1TR   | 0.284 |   0.296 |    0.371 | 
     | U847                                            | B1 v -> Y v | AO22X2TR   | 0.218 |   0.514 |    0.589 | 
     | U1010                                           | B v -> Y ^  | XNOR2X1TR  | 0.183 |   0.698 |    0.772 | 
     | U1012                                           | B1 ^ -> Y v | OAI22X4TR  | 0.078 |   0.776 |    0.850 | 
     | U1021                                           | A v -> CO v | CMPR22X2TR | 0.108 |   0.884 |    0.959 | 
     | U522                                            | B v -> CO v | CMPR32X2TR | 0.263 |   1.147 |    1.222 | 
     | U373                                            | B v -> Y ^  | NOR2X1TR   | 0.082 |   1.229 |    1.304 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG75_S3 | D ^         | DFFQX1TR   | 0.000 |   1.229 |    1.304 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 68: MET Setup Check with Pin clk_r_REG268_S1/CK 
Endpoint:   clk_r_REG268_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.240
= Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.189 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.256 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.347 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.479 | 
     | U1363                 | B v -> Y ^  | NOR2BX2TR  | 0.384 |   0.788 |    0.863 | 
     | PLACEDFE_OFC153_n967  | A ^ -> Y ^  | BUFX4TR    | 0.201 |   0.989 |    1.064 | 
     | PLACEDFE_OFC154_n967  | A ^ -> Y ^  | BUFX3TR    | 0.148 |   1.136 |    1.211 | 
     | U1372                 | A1 ^ -> Y ^ | AO22X1TR   | 0.104 |   1.240 |    1.315 | 
     | clk_r_REG268_S1       | D ^         | DFFQX1TR   | 0.000 |   1.240 |    1.315 | 
     +-------------------------------------------------------------------------------+ 
Path 69: MET Setup Check with Pin clk_r_REG205_S1/CK 
Endpoint:   clk_r_REG205_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.248
= Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.208 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.279 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.374 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.535 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.510 |    0.584 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.882 | 
     | PLACEDFE_OFC123_n963  | A v -> Y v  | CLKBUFX2TR | 0.251 |   1.058 |    1.133 | 
     | U1353                 | A1 v -> Y v | AO22X1TR   | 0.191 |   1.248 |    1.323 | 
     | clk_r_REG205_S1       | D v         | DFFQX1TR   | 0.000 |   1.248 |    1.323 | 
     +-------------------------------------------------------------------------------+ 
Path 70: MET Setup Check with Pin clk_r_REG202_S1/CK 
Endpoint:   clk_r_REG202_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.248
= Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.208 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.279 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.374 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.535 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.510 |    0.585 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.882 | 
     | PLACEDFE_OFC123_n963  | A v -> Y v  | CLKBUFX2TR | 0.251 |   1.058 |    1.133 | 
     | U1350                 | A1 v -> Y v | AO22X1TR   | 0.190 |   1.248 |    1.323 | 
     | clk_r_REG202_S1       | D v         | DFFQX1TR   | 0.000 |   1.248 |    1.323 | 
     +-------------------------------------------------------------------------------+ 
Path 71: MET Setup Check with Pin clk_r_REG241_S2/CK 
Endpoint:   clk_r_REG241_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  1.223
= Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.191 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.269 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.344 | 
     | U503                                 | B v -> Y ^              | NOR3BX1TR  | 0.118 |   0.387 |    0.462 | 
     | PLACEDFE_OFC109_n1080                | A ^ -> Y ^              | BUFX3TR    | 0.227 |   0.614 |    0.689 | 
     | PLACEDFE_OFC111_n1080                | A ^ -> Y ^              | CLKBUFX2TR | 0.335 |   0.950 |    1.025 | 
     | U1655                                | B0 ^ -> Y v             | AOI22X1TR  | 0.116 |   1.065 |    1.140 | 
     | U1656                                | D v -> Y ^              | NAND4X1TR  | 0.158 |   1.223 |    1.298 | 
     | clk_r_REG241_S2                      | D ^                     | DFFQX1TR   | 0.000 |   1.223 |    1.298 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 72: MET Setup Check with Pin clk_r_REG367_S2/CK 
Endpoint:   clk_r_REG367_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.099
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.232
= Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.127
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                     |                         |             |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                     | pe_in_pk_rdb_addr__0_ v |             |       |   0.128 |    0.203 | 
     | PLACEDFE_OFC93_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.100 |   0.227 |    0.303 | 
     | PLACEDFE_OFC94_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR     | 0.043 |   0.270 |    0.346 | 
     | U506                                | A v -> Y v              | AND2X1TR    | 0.102 |   0.372 |    0.447 | 
     | U1530                               | B v -> Y v              | CLKAND2X3TR | 0.211 |   0.583 |    0.658 | 
     | PLACEDFE_OFC136_n1098               | A v -> Y ^              | CLKINVX2TR  | 0.112 |   0.694 |    0.770 | 
     | PLACEDFE_OFC137_n1098               | A ^ -> Y v              | CLKINVX6TR  | 0.089 |   0.783 |    0.858 | 
     | PLACEDFE_OFC139_n1098               | A v -> Y v              | CLKBUFX2TR  | 0.177 |   0.960 |    1.036 | 
     | U1787                               | A0 v -> Y ^             | AOI22X1TR   | 0.183 |   1.143 |    1.219 | 
     | U1790                               | B ^ -> Y v              | NAND4X1TR   | 0.089 |   1.232 |    1.308 | 
     | clk_r_REG367_S2                     | D v                     | DFFQX1TR    | 0.000 |   1.232 |    1.308 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 73: MET Setup Check with Pin clk_r_REG41_S1/CK 
Endpoint:   clk_r_REG41_S1/D                                  (^) checked with  
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG85_S3/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.099
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.236
= Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG85_S3 | CK ^        |           |       |   0.012 |    0.088 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG85_S3 | CK ^ -> Q v | DFFQX1TR  | 0.306 |   0.318 |    0.394 | 
     | U985                                            | A1 v -> Y ^ | OAI21X1TR | 0.113 |   0.431 |    0.507 | 
     | U484                                            | A ^ -> Y ^  | XNOR2X1TR | 0.097 |   0.528 |    0.604 | 
     | U986                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.159 |   0.687 |    0.763 | 
     | U987                                            | AN ^ -> Y ^ | NOR2BX4TR | 0.099 |   0.786 |    0.862 | 
     | U999                                            | A ^ -> CO ^ | ADDFHX2TR | 0.204 |   0.991 |    1.066 | 
     | U1129                                           | B ^ -> CO ^ | ADDFHX1TR | 0.177 |   1.167 |    1.243 | 
     | U640                                            | B ^ -> Y ^  | OR2X4TR   | 0.069 |   1.236 |    1.312 | 
     | clk_r_REG41_S1                                  | D ^         | DFFQX1TR  | 0.000 |   1.236 |    1.312 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 74: MET Setup Check with Pin clk_r_REG514_S1/CK 
Endpoint:   clk_r_REG514_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.249
= Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.217 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.474 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.514 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.593 | 
     | U1190                    | A1 v -> Y ^             | OAI21X1TR | 0.449 |   0.966 |    1.041 | 
     | PLACEDFE_OFC90_n918      | A ^ -> Y v              | INVX4TR   | 0.071 |   1.036 |    1.112 | 
     | U1238                    | B0 v -> Y v             | AO22X1TR  | 0.213 |   1.249 |    1.325 | 
     | clk_r_REG514_S1          | D v                     | DFFQX2TR  | 0.000 |   1.249 |    1.325 | 
     +---------------------------------------------------------------------------------------------+ 
Path 75: MET Setup Check with Pin clk_r_REG536_S1/CK 
Endpoint:   clk_r_REG536_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.249
= Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.217 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.474 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.524 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.607 | 
     | U119                  | A1 v -> Y ^             | OAI21X1TR | 0.434 |   0.965 |    1.041 | 
     | U1153                 | A ^ -> Y v              | INVX4TR   | 0.073 |   1.038 |    1.114 | 
     | U1226                 | B0 v -> Y v             | AO22X1TR  | 0.211 |   1.249 |    1.325 | 
     | clk_r_REG536_S1       | D v                     | DFFQX1TR  | 0.000 |   1.249 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 76: MET Setup Check with Pin clk_r_REG185_S1/CK 
Endpoint:   clk_r_REG185_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.252
= Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.210 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.281 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.376 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.536 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.509 |    0.586 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.883 | 
     | PLACEDFE_OFC124_n963  | A v -> Y ^  | CLKINVX2TR | 0.148 |   0.955 |    1.031 | 
     | PLACEDFE_OFC125_n963  | A ^ -> Y v  | CLKINVX2TR | 0.113 |   1.068 |    1.145 | 
     | U1361                 | A1 v -> Y v | AO22X1TR   | 0.184 |   1.252 |    1.328 | 
     | clk_r_REG185_S1       | D v         | DFFQX1TR   | 0.000 |   1.252 |    1.328 | 
     +-------------------------------------------------------------------------------+ 
Path 77: MET Setup Check with Pin clk_r_REG6_S3/CK 
Endpoint:   clk_r_REG6_S3/D   (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG139_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.111
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.223
= Slack Time                    0.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +--------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                 |             |             |       |  Time   |   Time   | 
     |-----------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG139_S2 | CK ^        |             |       |   0.010 |    0.087 | 
     | clk_r_REG139_S2 | CK ^ -> Q v | DFFQX1TR    | 0.288 |   0.298 |    0.375 | 
     | U648            | B v -> Y ^  | NAND2X1TR   | 0.082 |   0.380 |    0.457 | 
     | U647            | B0 ^ -> Y v | OAI2BB1X2TR | 0.087 |   0.467 |    0.544 | 
     | U184            | B v -> Y v  | XNOR2X1TR   | 0.141 |   0.607 |    0.684 | 
     | U871            | B0 v -> Y ^ | OAI22X2TR   | 0.137 |   0.744 |    0.821 | 
     | U876            | B ^ -> S v  | ADDFHX1TR   | 0.187 |   0.931 |    1.008 | 
     | U102            | A v -> Y v  | OR2X2TR     | 0.122 |   1.052 |    1.129 | 
     | U403            | A1 v -> Y ^ | AOI21X1TR   | 0.099 |   1.151 |    1.228 | 
     | U329            | A ^ -> Y ^  | XOR2X1TR    | 0.072 |   1.223 |    1.300 | 
     | clk_r_REG6_S3   | D ^         | DFFQX1TR    | 0.000 |   1.223 |    1.300 | 
     +--------------------------------------------------------------------------+ 
Path 78: MET Setup Check with Pin clk_r_REG516_S1/CK 
Endpoint:   clk_r_REG516_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.246
= Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.218 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.475 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.515 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.594 | 
     | U123                     | A1 v -> Y ^             | OAI21X1TR | 0.444 |   0.961 |    1.038 | 
     | PLACEDFE_OFC64_n923      | A ^ -> Y v              | INVX4TR   | 0.075 |   1.037 |    1.114 | 
     | U48                      | B0 v -> Y v             | AO22X1TR  | 0.210 |   1.246 |    1.323 | 
     | clk_r_REG516_S1          | D v                     | DFFQX1TR  | 0.000 |   1.246 |    1.323 | 
     +---------------------------------------------------------------------------------------------+ 
Path 79: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG51_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG51_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG329_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  1.229
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                 |              |            |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+------------+-------+---------+----------| 
     | clk_r_REG329_S2                                 | CK ^         |            |       |   0.016 |    0.094 | 
     | clk_r_REG329_S2                                 | CK ^ -> Q v  | DFFQX1TR   | 0.305 |   0.321 |    0.399 | 
     | U707                                            | A1 v -> Y v  | AO22X4TR   | 0.167 |   0.489 |    0.566 | 
     | U712                                            | AN v -> Y v  | NAND2BX1TR | 0.116 |   0.605 |    0.683 | 
     | U696                                            | B1 v -> Y ^  | OAI22X1TR  | 0.178 |   0.783 |    0.861 | 
     | U827                                            | B ^ -> CO ^  | CMPR22X2TR | 0.103 |   0.886 |    0.964 | 
     | U1039                                           | CI ^ -> S v  | ADDFHX2TR  | 0.127 |   1.013 |    1.091 | 
     | U1040                                           | CI v -> CO v | ADDFHX1TR  | 0.151 |   1.165 |    1.242 | 
     | U306                                            | B v -> Y ^   | NOR2X1TR   | 0.064 |   1.229 |    1.307 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG51_S3 | D ^          | DFFQX1TR   | 0.000 |   1.229 |    1.307 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 80: MET Setup Check with Pin clk_r_REG204_S1/CK 
Endpoint:   clk_r_REG204_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.246
= Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.211 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.282 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.377 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.538 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.510 |    0.587 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.885 | 
     | PLACEDFE_OFC123_n963  | A v -> Y v  | CLKBUFX2TR | 0.251 |   1.058 |    1.136 | 
     | U570                  | A1 v -> Y v | AO22X1TR   | 0.188 |   1.246 |    1.324 | 
     | clk_r_REG204_S1       | D v         | DFFQX1TR   | 0.000 |   1.246 |    1.324 | 
     +-------------------------------------------------------------------------------+ 
Path 81: MET Setup Check with Pin clk_r_REG60_S1/CK 
Endpoint:   clk_r_REG60_S1/D      (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.330
- Arrival Time                  1.252
= Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.219 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.476 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.516 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.595 | 
     | U1190                    | A1 v -> Y ^             | OAI21X1TR | 0.449 |   0.965 |    1.043 | 
     | PLACEDFE_OFC90_n918      | A ^ -> Y v              | INVX4TR   | 0.071 |   1.036 |    1.114 | 
     | U1275                    | B0 v -> Y v             | AO22X1TR  | 0.216 |   1.252 |    1.330 | 
     | clk_r_REG60_S1           | D v                     | DFFQX2TR  | 0.000 |   1.252 |    1.330 | 
     +---------------------------------------------------------------------------------------------+ 
Path 82: MET Setup Check with Pin clk_r_REG580_S1/CK 
Endpoint:   clk_r_REG580_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.247
= Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.219 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.476 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.526 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.609 | 
     | U119                  | A1 v -> Y ^             | OAI21X1TR | 0.434 |   0.965 |    1.043 | 
     | U1153                 | A ^ -> Y v              | INVX4TR   | 0.073 |   1.038 |    1.115 | 
     | U1507                 | B0 v -> Y v             | AO22X1TR  | 0.209 |   1.247 |    1.324 | 
     | clk_r_REG580_S1       | D v                     | DFFQX1TR  | 0.000 |   1.247 |    1.324 | 
     +------------------------------------------------------------------------------------------+ 
Path 83: MET Setup Check with Pin clk_r_REG317_S1/CK 
Endpoint:   clk_r_REG317_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.238
= Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.192 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.259 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.350 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.482 | 
     | U1401                 | B v -> Y ^  | NOR2BX2TR  | 0.312 |   0.716 |    0.794 | 
     | PLACEDFE_OFC150_n971  | A ^ -> Y ^  | BUFX3TR    | 0.217 |   0.933 |    1.011 | 
     | PLACEDFE_OFC151_n971  | A ^ -> Y ^  | BUFX3TR    | 0.186 |   1.119 |    1.197 | 
     | U1416                 | A1 ^ -> Y ^ | AO22X1TR   | 0.119 |   1.238 |    1.316 | 
     | clk_r_REG317_S1       | D ^         | DFFQX1TR   | 0.000 |   1.238 |    1.316 | 
     +-------------------------------------------------------------------------------+ 
Path 84: MET Setup Check with Pin clk_r_REG105_S1/CK 
Endpoint:   clk_r_REG105_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.236
= Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.192 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.259 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.350 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.482 | 
     | U1250                 | B v -> Y ^  | NOR2BX1TR  | 0.171 |   0.575 |    0.653 | 
     | PLACEDFE_OFC132_n955  | A ^ -> Y ^  | BUFX3TR    | 0.243 |   0.819 |    0.897 | 
     | PLACEDFE_OFC133_n955  | A ^ -> Y v  | CLKINVX2TR | 0.103 |   0.921 |    0.999 | 
     | PLACEDFE_OFC135_n955  | A v -> Y ^  | CLKINVX2TR | 0.183 |   1.104 |    1.182 | 
     | U1261                 | A1 ^ -> Y ^ | AO22X1TR   | 0.132 |   1.236 |    1.314 | 
     | clk_r_REG105_S1       | D ^         | DFFQX1TR   | 0.000 |   1.236 |    1.314 | 
     +-------------------------------------------------------------------------------+ 
Path 85: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG119_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG119_S3/D (v) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG500_S2/Q                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.083
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.250
= Slack Time                    0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG500_S2                                  | CK ^        |           |       |   0.016 |    0.094 | 
     | clk_r_REG500_S2                                  | CK ^ -> Q v | DFFQX1TR  | 0.295 |   0.311 |    0.389 | 
     | U787                                             | A1 v -> Y v | AO22X2TR  | 0.164 |   0.475 |    0.553 | 
     | U788                                             | B v -> Y v  | XNOR2X1TR | 0.115 |   0.590 |    0.668 | 
     | U455                                             | B0 v -> Y v | AO21X1TR  | 0.176 |   0.767 |    0.845 | 
     | U1102                                            | B v -> S v  | ADDFX2TR  | 0.273 |   1.040 |    1.118 | 
     | U1104                                            | CI v -> S ^ | ADDFHX2TR | 0.174 |   1.214 |    1.292 | 
     | U1105                                            | B ^ -> Y v  | NAND2X1TR | 0.036 |   1.250 |    1.328 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG119_S3 | D v         | DFFQX1TR  | 0.000 |   1.250 |    1.328 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 86: MET Setup Check with Pin clk_r_REG111_S1/CK 
Endpoint:   clk_r_REG111_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  1.224
= Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.193 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.260 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.351 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.482 | 
     | U1250                 | B v -> Y ^  | NOR2BX1TR  | 0.171 |   0.575 |    0.654 | 
     | PLACEDFE_OFC132_n955  | A ^ -> Y ^  | BUFX3TR    | 0.243 |   0.819 |    0.897 | 
     | PLACEDFE_OFC133_n955  | A ^ -> Y v  | CLKINVX2TR | 0.103 |   0.921 |    1.000 | 
     | PLACEDFE_OFC135_n955  | A v -> Y ^  | CLKINVX2TR | 0.183 |   1.104 |    1.182 | 
     | U1268                 | A1 ^ -> Y ^ | AO22X1TR   | 0.120 |   1.224 |    1.302 | 
     | clk_r_REG111_S1       | D ^         | DFFQX1TR   | 0.000 |   1.224 |    1.302 | 
     +-------------------------------------------------------------------------------+ 
Path 87: MET Setup Check with Pin clk_r_REG218_S1/CK 
Endpoint:   clk_r_REG218_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.247
= Slack Time                    0.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.212 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.283 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.377 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.538 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.510 |    0.588 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.885 | 
     | PLACEDFE_OFC123_n963  | A v -> Y v  | CLKBUFX2TR | 0.251 |   1.058 |    1.136 | 
     | U1330                 | A1 v -> Y v | AO22X1TR   | 0.189 |   1.247 |    1.326 | 
     | clk_r_REG218_S1       | D v         | DFFQX1TR   | 0.000 |   1.247 |    1.326 | 
     +-------------------------------------------------------------------------------+ 
Path 88: MET Setup Check with Pin clk_r_REG57_S1/CK 
Endpoint:   clk_r_REG57_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  1.228
= Slack Time                    0.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.193 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.181 |    0.260 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.351 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.482 | 
     | U1250                 | B v -> Y ^  | NOR2BX1TR  | 0.171 |   0.575 |    0.654 | 
     | PLACEDFE_OFC132_n955  | A ^ -> Y ^  | BUFX3TR    | 0.243 |   0.819 |    0.897 | 
     | PLACEDFE_OFC133_n955  | A ^ -> Y v  | CLKINVX2TR | 0.103 |   0.921 |    1.000 | 
     | PLACEDFE_OFC135_n955  | A v -> Y ^  | CLKINVX2TR | 0.183 |   1.104 |    1.183 | 
     | U1272                 | A1 ^ -> Y ^ | AO22X1TR   | 0.124 |   1.228 |    1.307 | 
     | clk_r_REG57_S1        | D ^         | DFFQX1TR   | 0.000 |   1.228 |    1.307 | 
     +-------------------------------------------------------------------------------+ 
Path 89: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG79_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG79_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG215_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.229
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG215_S2                                 | CK ^        |           |       |   0.015 |    0.094 | 
     | clk_r_REG215_S2                                 | CK ^ -> Q v | DFFQX1TR  | 0.301 |   0.316 |    0.395 | 
     | U836                                            | A1 v -> Y v | AO22X2TR  | 0.198 |   0.514 |    0.593 | 
     | U683                                            | B v -> Y v  | XNOR2X1TR | 0.134 |   0.648 |    0.727 | 
     | U114                                            | A1 v -> Y ^ | OAI22X1TR | 0.177 |   0.824 |    0.903 | 
     | U1007                                           | A ^ -> CO ^ | ADDFHX2TR | 0.216 |   1.041 |    1.119 | 
     | U1079                                           | CI ^ -> S v | ADDFHX2TR | 0.136 |   1.176 |    1.255 | 
     | U49                                             | B v -> Y ^  | NAND2X1TR | 0.053 |   1.229 |    1.308 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG79_S3 | D ^         | DFFQX1TR  | 0.000 |   1.229 |    1.308 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 90: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG92_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG92_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG454_S1/Q                                 (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.228
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                 |             |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG454_S1                                 | CK ^        |             |       |   0.011 |    0.090 | 
     | clk_r_REG454_S1                                 | CK ^ -> Q ^ | DFFQX4TR    | 0.298 |   0.309 |    0.388 | 
     | U402                                            | A ^ -> Y v  | CLKINVX2TR  | 0.034 |   0.343 |    0.422 | 
     | U401                                            | AN v -> Y v | NAND2BX1TR  | 0.107 |   0.450 |    0.529 | 
     | U435                                            | B0 v -> Y ^ | OAI2BB1X2TR | 0.078 |   0.528 |    0.607 | 
     | U412                                            | B ^ -> Y ^  | XNOR2X1TR   | 0.144 |   0.672 |    0.751 | 
     | U774                                            | B0 ^ -> Y v | OAI22X2TR   | 0.079 |   0.750 |    0.830 | 
     | U917                                            | A v -> CO v | ADDFHX2TR   | 0.226 |   0.977 |    1.056 | 
     | U236                                            | A v -> CO v | ADDFHX2TR   | 0.200 |   1.176 |    1.255 | 
     | U702                                            | B v -> Y ^  | NAND2X1TR   | 0.052 |   1.228 |    1.308 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG92_S3 | D ^         | DFFQX1TR    | 0.000 |   1.228 |    1.308 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 91: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG74_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG74_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG302_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  1.225
= Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                 |             |            |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG302_S2                                 | CK ^        |            |       |   0.012 |    0.091 | 
     | clk_r_REG302_S2                                 | CK ^ -> Q v | DFFQX1TR   | 0.284 |   0.296 |    0.375 | 
     | U847                                            | B1 v -> Y v | AO22X2TR   | 0.218 |   0.514 |    0.594 | 
     | U1010                                           | B v -> Y ^  | XNOR2X1TR  | 0.183 |   0.698 |    0.777 | 
     | U1012                                           | B1 ^ -> Y v | OAI22X4TR  | 0.078 |   0.776 |    0.855 | 
     | U1021                                           | A v -> CO v | CMPR22X2TR | 0.108 |   0.884 |    0.964 | 
     | U522                                            | B v -> CO v | CMPR32X2TR | 0.263 |   1.147 |    1.227 | 
     | U1047                                           | B v -> Y ^  | NAND2X1TR  | 0.078 |   1.225 |    1.305 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG74_S3 | D ^         | DFFQX1TR   | 0.000 |   1.225 |    1.305 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 92: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG180_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG180_S3/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG548_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.224
= Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                  |             |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG548_S1                                  | CK ^        |             |       |   0.006 |    0.085 | 
     | clk_r_REG548_S1                                  | CK ^ -> Q ^ | DFFHQX1TR   | 0.288 |   0.294 |    0.374 | 
     | U671                                             | B ^ -> Y v  | NAND2X1TR   | 0.063 |   0.357 |    0.437 | 
     | U672                                             | B0 v -> Y ^ | OAI2BB1X2TR | 0.109 |   0.466 |    0.545 | 
     | U371                                             | B ^ -> Y v  | XNOR2X1TR   | 0.100 |   0.566 |    0.646 | 
     | U370                                             | B0 v -> Y ^ | OAI22X2TR   | 0.123 |   0.689 |    0.769 | 
     | U608                                             | B ^ -> S v  | ADDFX2TR    | 0.294 |   0.983 |    1.063 | 
     | U915                                             | A v -> Y ^  | NAND2X1TR   | 0.089 |   1.073 |    1.152 | 
     | U532                                             | A ^ -> Y v  | CLKINVX2TR  | 0.056 |   1.129 |    1.209 | 
     | U703                                             | B0 v -> Y ^ | AOI21X1TR   | 0.094 |   1.223 |    1.303 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG180_S3 | D ^         | DFFQX1TR    | 0.000 |   1.224 |    1.303 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 93: MET Setup Check with Pin clk_r_REG538_S1/CK 
Endpoint:   clk_r_REG538_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.233
= Slack Time                    0.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.194 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.261 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.352 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.483 | 
     | U234                  | B v -> Y ^  | NOR2BX2TR  | 0.165 |   0.568 |    0.648 | 
     | PLACEDFE_OFC95_n949   | A ^ -> Y ^  | BUFX3TR    | 0.236 |   0.804 |    0.884 | 
     | PLACEDFE_OFC96_n949   | A ^ -> Y v  | INVX2TR    | 0.076 |   0.880 |    0.960 | 
     | PLACEDFE_OFC98_n949   | A v -> Y ^  | INVX2TR    | 0.213 |   1.094 |    1.173 | 
     | U1228                 | A1 ^ -> Y ^ | AO22X1TR   | 0.139 |   1.233 |    1.312 | 
     | clk_r_REG538_S1       | D ^         | DFFQX1TR   | 0.000 |   1.233 |    1.312 | 
     +-------------------------------------------------------------------------------+ 
Path 94: MET Setup Check with Pin clk_r_REG4_S1/CK 
Endpoint:   clk_r_REG4_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  1.227
= Slack Time                    0.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.194 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.181 |    0.261 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.352 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.483 | 
     | U1250                 | B v -> Y ^  | NOR2BX1TR  | 0.171 |   0.575 |    0.655 | 
     | PLACEDFE_OFC132_n955  | A ^ -> Y ^  | BUFX3TR    | 0.243 |   0.819 |    0.898 | 
     | PLACEDFE_OFC133_n955  | A ^ -> Y v  | CLKINVX2TR | 0.103 |   0.921 |    1.001 | 
     | PLACEDFE_OFC135_n955  | A v -> Y ^  | CLKINVX2TR | 0.183 |   1.104 |    1.184 | 
     | U1287                 | A1 ^ -> Y ^ | AO22X1TR   | 0.123 |   1.227 |    1.307 | 
     | clk_r_REG4_S1         | D ^         | DFFQX1TR   | 0.000 |   1.227 |    1.307 | 
     +-------------------------------------------------------------------------------+ 
Path 95: MET Setup Check with Pin clk_r_REG470_S1/CK 
Endpoint:   clk_r_REG470_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.247
= Slack Time                    0.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.221 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.478 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.518 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.597 | 
     | U1190                    | A1 v -> Y ^             | OAI21X1TR | 0.449 |   0.965 |    1.046 | 
     | PLACEDFE_OFC90_n918      | A ^ -> Y v              | INVX4TR   | 0.071 |   1.036 |    1.116 | 
     | U1191                    | B0 v -> Y v             | AO22X1TR  | 0.211 |   1.247 |    1.327 | 
     | clk_r_REG470_S1          | D v                     | DFFQX1TR  | 0.000 |   1.247 |    1.327 | 
     +---------------------------------------------------------------------------------------------+ 
Path 96: MET Setup Check with Pin clk_r_REG359_S1/CK 
Endpoint:   clk_r_REG359_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.245
= Slack Time                    0.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.221 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.478 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.528 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.611 | 
     | U119                  | A1 v -> Y ^             | OAI21X1TR | 0.434 |   0.965 |    1.045 | 
     | U1153                 | A ^ -> Y v              | INVX4TR   | 0.073 |   1.038 |    1.118 | 
     | U1451                 | B0 v -> Y v             | AO22X1TR  | 0.208 |   1.245 |    1.325 | 
     | clk_r_REG359_S1       | D v                     | DFFQX1TR  | 0.000 |   1.245 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 97: MET Setup Check with Pin clk_r_REG310_S1/CK 
Endpoint:   clk_r_REG310_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.236
= Slack Time                    0.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.195 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.262 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.352 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.484 | 
     | U1401                 | B v -> Y ^  | NOR2BX2TR  | 0.312 |   0.716 |    0.796 | 
     | PLACEDFE_OFC150_n971  | A ^ -> Y ^  | BUFX3TR    | 0.217 |   0.933 |    1.013 | 
     | PLACEDFE_OFC151_n971  | A ^ -> Y ^  | BUFX3TR    | 0.186 |   1.119 |    1.199 | 
     | U1408                 | A1 ^ -> Y ^ | AO22X1TR   | 0.117 |   1.236 |    1.316 | 
     | clk_r_REG310_S1       | D ^         | DFFQX1TR   | 0.000 |   1.236 |    1.316 | 
     +-------------------------------------------------------------------------------+ 
Path 98: MET Setup Check with Pin clk_r_REG492_S1/CK 
Endpoint:   clk_r_REG492_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.246
= Slack Time                    0.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.221 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.478 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.528 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.611 | 
     | U119                  | A1 v -> Y ^             | OAI21X1TR | 0.434 |   0.965 |    1.045 | 
     | U1153                 | A ^ -> Y v              | INVX4TR   | 0.073 |   1.038 |    1.118 | 
     | U1154                 | B0 v -> Y v             | AO22X1TR  | 0.208 |   1.246 |    1.326 | 
     | clk_r_REG492_S1       | D v                     | DFFQX1TR  | 0.000 |   1.246 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 99: MET Setup Check with Pin clk_r_REG286_S1/CK 
Endpoint:   clk_r_REG286_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.234
= Slack Time                    0.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.195 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.262 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.353 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.484 | 
     | U1401                 | B v -> Y ^  | NOR2BX2TR  | 0.312 |   0.716 |    0.796 | 
     | PLACEDFE_OFC150_n971  | A ^ -> Y ^  | BUFX3TR    | 0.217 |   0.933 |    1.013 | 
     | PLACEDFE_OFC151_n971  | A ^ -> Y ^  | BUFX3TR    | 0.186 |   1.119 |    1.199 | 
     | U1420                 | A1 ^ -> Y ^ | AO22X1TR   | 0.115 |   1.234 |    1.315 | 
     | clk_r_REG286_S1       | D ^         | DFFQX1TR   | 0.000 |   1.234 |    1.315 | 
     +-------------------------------------------------------------------------------+ 
Path 100: MET Setup Check with Pin clk_r_REG141_S1/CK 
Endpoint:   clk_r_REG141_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.330
- Arrival Time                  1.250
= Slack Time                    0.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.222 | 
     | U1136           | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.479 | 
     | U1170           | B ^ -> Y v              | NAND2X2TR | 0.126 |   0.524 |    0.604 | 
     | U1174           | A1 v -> Y ^             | OAI21X1TR | 0.452 |   0.976 |    1.056 | 
     | U565            | A ^ -> Y v              | INVX4TR   | 0.073 |   1.049 |    1.129 | 
     | U249            | B0 v -> Y v             | AO22X1TR  | 0.202 |   1.250 |    1.330 | 
     | clk_r_REG141_S1 | D v                     | DFFQX1TR  | 0.000 |   1.250 |    1.330 | 
     +------------------------------------------------------------------------------------+ 
Path 101: MET Setup Check with Pin clk_r_REG337_S1/CK 
Endpoint:   clk_r_REG337_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.247
= Slack Time                    0.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.222 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.479 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.519 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.597 | 
     | U1190                    | A1 v -> Y ^             | OAI21X1TR | 0.449 |   0.966 |    1.046 | 
     | PLACEDFE_OFC90_n918      | A ^ -> Y v              | INVX4TR   | 0.071 |   1.036 |    1.117 | 
     | U1464                    | B0 v -> Y v             | AO22X1TR  | 0.211 |   1.247 |    1.327 | 
     | clk_r_REG337_S1          | D v                     | DFFQX1TR  | 0.000 |   1.247 |    1.327 | 
     +---------------------------------------------------------------------------------------------+ 
Path 102: MET Setup Check with Pin clk_r_REG229_S1/CK 
Endpoint:   clk_r_REG229_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.091
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.235
= Slack Time                    0.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.214 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.285 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.379 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.540 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.510 |    0.590 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.887 | 
     | PLACEDFE_OFC124_n963  | A v -> Y ^  | CLKINVX2TR | 0.148 |   0.955 |    1.035 | 
     | PLACEDFE_OFC126_n963  | A ^ -> Y v  | INVX2TR    | 0.099 |   1.054 |    1.134 | 
     | U1341                 | A1 v -> Y v | AO22X1TR   | 0.181 |   1.235 |    1.316 | 
     | clk_r_REG229_S1       | D v         | DFFQX1TR   | 0.000 |   1.235 |    1.316 | 
     +-------------------------------------------------------------------------------+ 
Path 103: MET Setup Check with Pin clk_r_REG150_S1/CK 
Endpoint:   clk_r_REG150_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.242
= Slack Time                    0.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.222 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.479 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.519 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.598 | 
     | U1195                    | A1 v -> Y ^             | OAI21X1TR | 0.426 |   0.943 |    1.023 | 
     | U59                      | A ^ -> Y v              | INVX4TR   | 0.081 |   1.023 |    1.104 | 
     | U1316                    | B0 v -> Y v             | AO22X1TR  | 0.219 |   1.242 |    1.323 | 
     | clk_r_REG150_S1          | D v                     | DFFQX1TR  | 0.000 |   1.242 |    1.323 | 
     +---------------------------------------------------------------------------------------------+ 
Path 104: MET Setup Check with Pin clk_r_REG311_S1/CK 
Endpoint:   clk_r_REG311_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.236
= Slack Time                    0.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.195 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.181 |    0.262 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.353 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.485 | 
     | U1401                 | B v -> Y ^  | NOR2BX2TR  | 0.312 |   0.716 |    0.797 | 
     | PLACEDFE_OFC150_n971  | A ^ -> Y ^  | BUFX3TR    | 0.217 |   0.933 |    1.014 | 
     | PLACEDFE_OFC151_n971  | A ^ -> Y ^  | BUFX3TR    | 0.186 |   1.119 |    1.200 | 
     | U1409                 | A1 ^ -> Y ^ | AO22X1TR   | 0.117 |   1.236 |    1.317 | 
     | clk_r_REG311_S1       | D ^         | DFFQX1TR   | 0.000 |   1.236 |    1.317 | 
     +-------------------------------------------------------------------------------+ 
Path 105: MET Setup Check with Pin clk_r_REG340_S1/CK 
Endpoint:   clk_r_REG340_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.242
= Slack Time                    0.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.222 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.479 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.519 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.598 | 
     | U1195                    | A1 v -> Y ^             | OAI21X1TR | 0.426 |   0.943 |    1.024 | 
     | U59                      | A ^ -> Y v              | INVX4TR   | 0.081 |   1.023 |    1.104 | 
     | U1467                    | B0 v -> Y v             | AO22X1TR  | 0.219 |   1.242 |    1.323 | 
     | clk_r_REG340_S1          | D v                     | DFFQX1TR  | 0.000 |   1.242 |    1.323 | 
     +---------------------------------------------------------------------------------------------+ 
Path 106: MET Setup Check with Pin clk_r_REG227_S1/CK 
Endpoint:   clk_r_REG227_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.245
= Slack Time                    0.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.214 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.285 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.380 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.541 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.510 |    0.591 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.888 | 
     | PLACEDFE_OFC123_n963  | A v -> Y v  | CLKBUFX2TR | 0.251 |   1.058 |    1.139 | 
     | U1339                 | A1 v -> Y v | AO22X1TR   | 0.187 |   1.245 |    1.326 | 
     | clk_r_REG227_S1       | D v         | DFFQX1TR   | 0.000 |   1.245 |    1.326 | 
     +-------------------------------------------------------------------------------+ 
Path 107: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG48_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG48_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG139_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.223
= Slack Time                    0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                 |             |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG139_S2                                 | CK ^        |             |       |   0.010 |    0.091 | 
     | clk_r_REG139_S2                                 | CK ^ -> Q v | DFFQX1TR    | 0.288 |   0.298 |    0.379 | 
     | U648                                            | B v -> Y ^  | NAND2X1TR   | 0.082 |   0.380 |    0.461 | 
     | U647                                            | B0 ^ -> Y v | OAI2BB1X2TR | 0.087 |   0.467 |    0.548 | 
     | U489                                            | B v -> Y v  | XNOR2X1TR   | 0.132 |   0.599 |    0.680 | 
     | U825                                            | B1 v -> Y ^ | OAI22X1TR   | 0.177 |   0.776 |    0.857 | 
     | U1039                                           | A ^ -> S ^  | ADDFHX2TR   | 0.207 |   0.983 |    1.064 | 
     | U1040                                           | CI ^ -> S v | ADDFHX1TR   | 0.174 |   1.156 |    1.237 | 
     | U1042                                           | A v -> Y ^  | NOR2X1TR    | 0.067 |   1.223 |    1.304 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG48_S3 | D ^         | DFFQX1TR    | 0.000 |   1.223 |    1.304 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 108: MET Setup Check with Pin clk_r_REG318_S1/CK 
Endpoint:   clk_r_REG318_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.235
= Slack Time                    0.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.196 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.263 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.354 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.485 | 
     | U1401                 | B v -> Y ^  | NOR2BX2TR  | 0.312 |   0.716 |    0.797 | 
     | PLACEDFE_OFC150_n971  | A ^ -> Y ^  | BUFX3TR    | 0.217 |   0.933 |    1.015 | 
     | PLACEDFE_OFC151_n971  | A ^ -> Y ^  | BUFX3TR    | 0.186 |   1.119 |    1.200 | 
     | U1417                 | A1 ^ -> Y ^ | AO22X1TR   | 0.116 |   1.235 |    1.317 | 
     | clk_r_REG318_S1       | D ^         | DFFQX1TR   | 0.000 |   1.235 |    1.317 | 
     +-------------------------------------------------------------------------------+ 
Path 109: MET Setup Check with Pin clk_r_REG550_S1/CK 
Endpoint:   clk_r_REG550_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.242
= Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.223 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.480 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.520 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.599 | 
     | U1190                    | A1 v -> Y ^             | OAI21X1TR | 0.449 |   0.966 |    1.047 | 
     | PLACEDFE_OFC90_n918      | A ^ -> Y v              | INVX4TR   | 0.071 |   1.036 |    1.118 | 
     | U1488                    | B0 v -> Y v             | AO22X1TR  | 0.206 |   1.242 |    1.324 | 
     | clk_r_REG550_S1          | D v                     | DFFQX1TR  | 0.000 |   1.242 |    1.324 | 
     +---------------------------------------------------------------------------------------------+ 
Path 110: MET Setup Check with Pin clk_r_REG62_S1/CK 
Endpoint:   clk_r_REG62_S1/D      (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.242
= Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.223 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.480 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.520 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.599 | 
     | U123                     | A1 v -> Y ^             | OAI21X1TR | 0.444 |   0.961 |    1.043 | 
     | PLACEDFE_OFC64_n923      | A ^ -> Y v              | INVX4TR   | 0.075 |   1.037 |    1.118 | 
     | U248                     | B0 v -> Y v             | AO22X1TR  | 0.206 |   1.242 |    1.324 | 
     | clk_r_REG62_S1           | D v                     | DFFQX1TR  | 0.000 |   1.242 |    1.324 | 
     +---------------------------------------------------------------------------------------------+ 
Path 111: MET Setup Check with Pin clk_r_REG312_S1/CK 
Endpoint:   clk_r_REG312_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.234
= Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.197 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.264 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.354 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.486 | 
     | U1401                 | B v -> Y ^  | NOR2BX2TR  | 0.312 |   0.716 |    0.798 | 
     | PLACEDFE_OFC150_n971  | A ^ -> Y ^  | BUFX3TR    | 0.217 |   0.933 |    1.015 | 
     | PLACEDFE_OFC151_n971  | A ^ -> Y ^  | BUFX3TR    | 0.186 |   1.119 |    1.201 | 
     | U1410                 | A1 ^ -> Y ^ | AO22X1TR   | 0.115 |   1.234 |    1.316 | 
     | clk_r_REG312_S1       | D ^         | DFFQX1TR   | 0.000 |   1.234 |    1.316 | 
     +-------------------------------------------------------------------------------+ 
Path 112: MET Setup Check with Pin clk_r_REG295_S1/CK 
Endpoint:   clk_r_REG295_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.242
= Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.223 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.480 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.520 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.599 | 
     | U123                     | A1 v -> Y ^             | OAI21X1TR | 0.444 |   0.961 |    1.043 | 
     | PLACEDFE_OFC64_n923      | A ^ -> Y v              | INVX4TR   | 0.075 |   1.037 |    1.119 | 
     | U574                     | B0 v -> Y v             | AO22X1TR  | 0.206 |   1.242 |    1.324 | 
     | clk_r_REG295_S1          | D v                     | DFFQX1TR  | 0.000 |   1.242 |    1.324 | 
     +---------------------------------------------------------------------------------------------+ 
Path 113: MET Setup Check with Pin clk_r_REG251_S1/CK 
Endpoint:   clk_r_REG251_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.242
= Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.224 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.481 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.520 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.599 | 
     | U123                     | A1 v -> Y ^             | OAI21X1TR | 0.444 |   0.961 |    1.044 | 
     | PLACEDFE_OFC64_n923      | A ^ -> Y v              | INVX4TR   | 0.075 |   1.037 |    1.119 | 
     | U572                     | B0 v -> Y v             | AO22X1TR  | 0.206 |   1.242 |    1.325 | 
     | clk_r_REG251_S1          | D v                     | DFFQX1TR  | 0.000 |   1.242 |    1.325 | 
     +---------------------------------------------------------------------------------------------+ 
Path 114: MET Setup Check with Pin clk_r_REG127_S2/CK 
Endpoint:   clk_r_REG127_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG139_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  1.215
= Slack Time                    0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +--------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                 |             |             |       |  Time   |   Time   | 
     |-----------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG139_S2 | CK ^        |             |       |   0.010 |    0.093 | 
     | clk_r_REG139_S2 | CK ^ -> Q v | DFFQX1TR    | 0.288 |   0.298 |    0.380 | 
     | U648            | B v -> Y ^  | NAND2X1TR   | 0.082 |   0.380 |    0.462 | 
     | U647            | B0 ^ -> Y v | OAI2BB1X2TR | 0.087 |   0.467 |    0.549 | 
     | U184            | B v -> Y v  | XNOR2X1TR   | 0.141 |   0.607 |    0.690 | 
     | U871            | B0 v -> Y ^ | OAI22X2TR   | 0.137 |   0.744 |    0.826 | 
     | U876            | B ^ -> S v  | ADDFHX1TR   | 0.187 |   0.931 |    1.013 | 
     | U102            | A v -> Y v  | OR2X2TR     | 0.122 |   1.052 |    1.135 | 
     | U1044           | A v -> Y ^  | NAND2X1TR   | 0.067 |   1.119 |    1.201 | 
     | U1045           | B ^ -> Y ^  | XNOR2X1TR   | 0.097 |   1.215 |    1.298 | 
     | clk_r_REG127_S2 | D ^         | DFFQX1TR    | 0.000 |   1.215 |    1.298 | 
     +--------------------------------------------------------------------------+ 
Path 115: MET Setup Check with Pin clk_r_REG199_S1/CK 
Endpoint:   clk_r_REG199_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.321
- Arrival Time                  1.238
= Slack Time                    0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.216 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.287 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.381 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.542 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.509 |    0.592 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.889 | 
     | PLACEDFE_OFC124_n963  | A v -> Y ^  | CLKINVX2TR | 0.148 |   0.955 |    1.037 | 
     | PLACEDFE_OFC126_n963  | A ^ -> Y v  | INVX2TR    | 0.099 |   1.054 |    1.137 | 
     | U1347                 | A1 v -> Y v | AO22X1TR   | 0.184 |   1.238 |    1.321 | 
     | clk_r_REG199_S1       | D v         | DFFQX1TR   | 0.000 |   1.238 |    1.321 | 
     +-------------------------------------------------------------------------------+ 
Path 116: MET Setup Check with Pin clk_r_REG95_S2/CK 
Endpoint:   clk_r_REG95_S2/D      (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.229
= Slack Time                    0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.127
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                     |                         |             |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                     | pe_in_pk_rdb_addr__0_ v |             |       |   0.127 |    0.210 | 
     | PLACEDFE_OFC93_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.100 |   0.227 |    0.310 | 
     | PLACEDFE_OFC94_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR     | 0.043 |   0.270 |    0.353 | 
     | U506                                | A v -> Y v              | AND2X1TR    | 0.102 |   0.372 |    0.454 | 
     | U1530                               | B v -> Y v              | CLKAND2X3TR | 0.211 |   0.582 |    0.665 | 
     | PLACEDFE_OFC136_n1098               | A v -> Y ^              | CLKINVX2TR  | 0.112 |   0.694 |    0.777 | 
     | PLACEDFE_OFC137_n1098               | A ^ -> Y v              | CLKINVX6TR  | 0.089 |   0.783 |    0.865 | 
     | U1679                               | A0 v -> Y ^             | AOI22X1TR   | 0.322 |   1.105 |    1.187 | 
     | U1682                               | B ^ -> Y v              | NAND4X1TR   | 0.124 |   1.229 |    1.311 | 
     | clk_r_REG95_S2                      | D v                     | DFFQX1TR    | 0.000 |   1.229 |    1.312 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 117: MET Setup Check with Pin clk_r_REG184_S1/CK 
Endpoint:   clk_r_REG184_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.329
- Arrival Time                  1.246
= Slack Time                    0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.216 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.287 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.381 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.542 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.509 |    0.592 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.889 | 
     | PLACEDFE_OFC124_n963  | A v -> Y ^  | CLKINVX2TR | 0.148 |   0.955 |    1.037 | 
     | PLACEDFE_OFC125_n963  | A ^ -> Y v  | CLKINVX2TR | 0.113 |   1.068 |    1.151 | 
     | U1360                 | A1 v -> Y v | AO22X1TR   | 0.178 |   1.246 |    1.329 | 
     | clk_r_REG184_S1       | D v         | DFFQX1TR   | 0.000 |   1.246 |    1.329 | 
     +-------------------------------------------------------------------------------+ 
Path 118: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_
REG114_S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG114_S3/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG548_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.060
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.351
- Arrival Time                  1.268
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                  |             |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG548_S1                                  | CK ^        |             |       |   0.006 |    0.089 | 
     | clk_r_REG548_S1                                  | CK ^ -> Q ^ | DFFHQX1TR   | 0.288 |   0.294 |    0.377 | 
     | U671                                             | B ^ -> Y v  | NAND2X1TR   | 0.063 |   0.357 |    0.440 | 
     | U672                                             | B0 v -> Y ^ | OAI2BB1X2TR | 0.109 |   0.466 |    0.549 | 
     | U371                                             | B ^ -> Y v  | XNOR2X1TR   | 0.100 |   0.566 |    0.649 | 
     | U370                                             | B0 v -> Y ^ | OAI22X2TR   | 0.123 |   0.689 |    0.772 | 
     | U608                                             | B ^ -> S v  | ADDFX2TR    | 0.294 |   0.983 |    1.066 | 
     | U915                                             | A v -> Y ^  | NAND2X1TR   | 0.089 |   1.073 |    1.155 | 
     | U532                                             | A ^ -> Y v  | CLKINVX2TR  | 0.056 |   1.129 |    1.212 | 
     | U531                                             | B v -> Y ^  | NAND2X2TR   | 0.056 |   1.185 |    1.267 | 
     | U413                                             | B ^ -> Y v  | NAND3X2TR   | 0.048 |   1.233 |    1.315 | 
     | U253                                             | A v -> Y ^  | INVX2TR     | 0.036 |   1.268 |    1.351 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG114_S3 | D ^         | DFFHQX2TR   | 0.000 |   1.268 |    1.351 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 119: MET Setup Check with Pin clk_r_REG315_S1/CK 
Endpoint:   clk_r_REG315_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.242
= Slack Time                    0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.224 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.481 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.531 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.614 | 
     | U119                  | A1 v -> Y ^             | OAI21X1TR | 0.434 |   0.965 |    1.048 | 
     | U1153                 | A ^ -> Y v              | INVX4TR   | 0.073 |   1.038 |    1.120 | 
     | U1413                 | B0 v -> Y v             | AO22X1TR  | 0.205 |   1.242 |    1.325 | 
     | clk_r_REG315_S1       | D v                     | DFFQX1TR  | 0.000 |   1.242 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 120: MET Setup Check with Pin clk_r_REG101_S1/CK 
Endpoint:   clk_r_REG101_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.231
= Slack Time                    0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.197 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.181 |    0.264 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.355 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.487 | 
     | U1250                 | B v -> Y ^  | NOR2BX1TR  | 0.171 |   0.575 |    0.658 | 
     | PLACEDFE_OFC132_n955  | A ^ -> Y ^  | BUFX3TR    | 0.243 |   0.819 |    0.902 | 
     | PLACEDFE_OFC133_n955  | A ^ -> Y v  | CLKINVX2TR | 0.103 |   0.921 |    1.004 | 
     | PLACEDFE_OFC135_n955  | A v -> Y ^  | CLKINVX2TR | 0.183 |   1.104 |    1.187 | 
     | U1257                 | A1 ^ -> Y ^ | AO22X1TR   | 0.127 |   1.231 |    1.314 | 
     | clk_r_REG101_S1       | D ^         | DFFQX1TR   | 0.000 |   1.231 |    1.314 | 
     +-------------------------------------------------------------------------------+ 
Path 121: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_R_2_clk_r_
REG113_S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_R_2_clk_r_REG113_S3/D (v) checked 
with  leading edge of 'clk'
Beginpoint: clk_r_REG548_S1/Q                                      (^) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.083
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.245
= Slack Time                    0.083
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG548_S1                                    | CK ^        |            |       |   0.006 |    0.089 | 
     | clk_r_REG548_S1                                    | CK ^ -> Q ^ | DFFHQX1TR  | 0.288 |   0.294 |    0.377 | 
     | U779                                               | B0 ^ -> Y ^ | AO22X2TR   | 0.232 |   0.526 |    0.609 | 
     | U166                                               | AN ^ -> Y ^ | NOR2BX1TR  | 0.157 |   0.683 |    0.766 | 
     | U901                                               | A ^ -> S ^  | ADDFHX2TR  | 0.217 |   0.900 |    0.983 | 
     | U1008                                              | CI ^ -> S v | ADDFHX2TR  | 0.145 |   1.046 |    1.129 | 
     | U666                                               | A v -> Y ^  | NAND2X1TR  | 0.081 |   1.126 |    1.209 | 
     | U77                                                | A ^ -> Y v  | CLKINVX2TR | 0.038 |   1.165 |    1.248 | 
     | U71                                                | A v -> Y ^  | NAND2X1TR  | 0.047 |   1.212 |    1.295 | 
     | U356                                               | A ^ -> Y v  | NAND2X1TR  | 0.033 |   1.245 |    1.328 | 
     | PE_top0_buff_mult_arr0_mult_x_24_R_2_clk_r_REG113_ | D v         | DFFQX1TR   | 0.000 |   1.245 |    1.328 | 
     | S3                                                 |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 122: MET Setup Check with Pin clk_r_REG226_S1/CK 
Endpoint:   clk_r_REG226_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.243
= Slack Time                    0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.216 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.287 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.382 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.543 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.510 |    0.593 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.890 | 
     | PLACEDFE_OFC123_n963  | A v -> Y v  | CLKBUFX2TR | 0.251 |   1.058 |    1.141 | 
     | U1338                 | A1 v -> Y v | AO22X1TR   | 0.186 |   1.243 |    1.326 | 
     | clk_r_REG226_S1       | D v         | DFFQX1TR   | 0.000 |   1.243 |    1.326 | 
     +-------------------------------------------------------------------------------+ 
Path 123: MET Setup Check with Pin clk_r_REG147_S1/CK 
Endpoint:   clk_r_REG147_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.245
= Slack Time                    0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.224 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.482 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.521 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.600 | 
     | U1190                    | A1 v -> Y ^             | OAI21X1TR | 0.449 |   0.966 |    1.049 | 
     | PLACEDFE_OFC90_n918      | A ^ -> Y v              | INVX4TR   | 0.071 |   1.036 |    1.119 | 
     | U1313                    | B0 v -> Y v             | AO22X1TR  | 0.209 |   1.245 |    1.328 | 
     | clk_r_REG147_S1          | D v                     | DFFQX1TR  | 0.000 |   1.245 |    1.328 | 
     +---------------------------------------------------------------------------------------------+ 
Path 124: MET Setup Check with Pin clk_r_REG339_S1/CK 
Endpoint:   clk_r_REG339_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.241
= Slack Time                    0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.225 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.482 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.522 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.600 | 
     | U123                     | A1 v -> Y ^             | OAI21X1TR | 0.444 |   0.961 |    1.045 | 
     | PLACEDFE_OFC64_n923      | A ^ -> Y v              | INVX4TR   | 0.075 |   1.037 |    1.120 | 
     | U576                     | B0 v -> Y v             | AO22X1TR  | 0.204 |   1.241 |    1.324 | 
     | clk_r_REG339_S1          | D v                     | DFFQX1TR  | 0.000 |   1.241 |    1.324 | 
     +---------------------------------------------------------------------------------------------+ 
Path 125: MET Setup Check with Pin clk_r_REG501_S1/CK 
Endpoint:   clk_r_REG501_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.230
= Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.198 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.265 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.356 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.488 | 
     | U234                  | B v -> Y ^  | NOR2BX2TR  | 0.165 |   0.568 |    0.652 | 
     | PLACEDFE_OFC95_n949   | A ^ -> Y ^  | BUFX3TR    | 0.236 |   0.804 |    0.888 | 
     | PLACEDFE_OFC96_n949   | A ^ -> Y v  | INVX2TR    | 0.076 |   0.880 |    0.964 | 
     | PLACEDFE_OFC98_n949   | A v -> Y ^  | INVX2TR    | 0.213 |   1.094 |    1.177 | 
     | U1246                 | A1 ^ -> Y ^ | AO22X1TR   | 0.136 |   1.230 |    1.314 | 
     | clk_r_REG501_S1       | D ^         | DFFQX1TR   | 0.000 |   1.230 |    1.314 | 
     +-------------------------------------------------------------------------------+ 
Path 126: MET Setup Check with Pin clk_r_REG219_S1/CK 
Endpoint:   clk_r_REG219_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.242
= Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.217 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.289 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.383 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.544 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.510 |    0.594 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.891 | 
     | PLACEDFE_OFC123_n963  | A v -> Y v  | CLKBUFX2TR | 0.251 |   1.058 |    1.142 | 
     | U1331                 | A1 v -> Y v | AO22X1TR   | 0.185 |   1.242 |    1.327 | 
     | clk_r_REG219_S1       | D v         | DFFQX1TR   | 0.000 |   1.242 |    1.327 | 
     +-------------------------------------------------------------------------------+ 
Path 127: MET Setup Check with Pin clk_r_REG195_S1/CK 
Endpoint:   clk_r_REG195_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.244
= Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.217 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.289 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.383 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.544 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.510 |    0.594 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.891 | 
     | PLACEDFE_OFC124_n963  | A v -> Y ^  | CLKINVX2TR | 0.148 |   0.955 |    1.039 | 
     | PLACEDFE_OFC125_n963  | A ^ -> Y v  | CLKINVX2TR | 0.113 |   1.068 |    1.152 | 
     | U1344                 | A1 v -> Y v | AO22X1TR   | 0.176 |   1.244 |    1.328 | 
     | clk_r_REG195_S1       | D v         | DFFQX1TR   | 0.000 |   1.244 |    1.328 | 
     +-------------------------------------------------------------------------------+ 
Path 128: MET Setup Check with Pin clk_r_REG279_S2/CK 
Endpoint:   clk_r_REG279_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  1.221
= Slack Time                    0.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.127
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                     |                         |             |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                     | pe_in_pk_rdb_addr__0_ v |             |       |   0.127 |    0.212 | 
     | PLACEDFE_OFC93_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.100 |   0.227 |    0.312 | 
     | PLACEDFE_OFC94_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR     | 0.043 |   0.270 |    0.355 | 
     | U506                                | A v -> Y v              | AND2X1TR    | 0.102 |   0.372 |    0.456 | 
     | U1530                               | B v -> Y v              | CLKAND2X3TR | 0.211 |   0.582 |    0.667 | 
     | PLACEDFE_OFC136_n1098               | A v -> Y ^              | CLKINVX2TR  | 0.112 |   0.694 |    0.779 | 
     | PLACEDFE_OFC137_n1098               | A ^ -> Y v              | CLKINVX6TR  | 0.089 |   0.783 |    0.868 | 
     | PLACEDFE_OFC139_n1098               | A v -> Y v              | CLKBUFX2TR  | 0.177 |   0.960 |    1.045 | 
     | U1776                               | A0 v -> Y ^             | AOI22X1TR   | 0.163 |   1.123 |    1.208 | 
     | U1779                               | B ^ -> Y v              | NAND4X1TR   | 0.098 |   1.221 |    1.306 | 
     | clk_r_REG279_S2                     | D v                     | DFFQX1TR    | 0.000 |   1.221 |    1.306 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 129: MET Setup Check with Pin clk_r_REG197_S1/CK 
Endpoint:   clk_r_REG197_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.330
- Arrival Time                  1.244
= Slack Time                    0.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.218 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.290 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.384 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.545 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.510 |    0.595 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.892 | 
     | PLACEDFE_OFC124_n963  | A v -> Y ^  | CLKINVX2TR | 0.148 |   0.955 |    1.040 | 
     | PLACEDFE_OFC125_n963  | A ^ -> Y v  | CLKINVX2TR | 0.113 |   1.068 |    1.153 | 
     | U1345                 | A1 v -> Y v | AO22X1TR   | 0.176 |   1.244 |    1.330 | 
     | clk_r_REG197_S1       | D v         | DFFQX1TR   | 0.000 |   1.244 |    1.330 | 
     +-------------------------------------------------------------------------------+ 
Path 130: MET Setup Check with Pin clk_r_REG462_S2/CK 
Endpoint:   clk_r_REG462_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  1.211
= Slack Time                    0.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.202 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.279 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.354 | 
     | U503                                 | B v -> Y ^              | NOR3BX1TR  | 0.118 |   0.387 |    0.472 | 
     | PLACEDFE_OFC109_n1080                | A ^ -> Y ^              | BUFX3TR    | 0.227 |   0.614 |    0.700 | 
     | PLACEDFE_OFC111_n1080                | A ^ -> Y ^              | CLKBUFX2TR | 0.335 |   0.950 |    1.035 | 
     | U1630                                | B0 ^ -> Y v             | AOI22X1TR  | 0.116 |   1.066 |    1.151 | 
     | U1631                                | D v -> Y ^              | NAND4X1TR  | 0.145 |   1.211 |    1.296 | 
     | clk_r_REG462_S2                      | D ^                     | DFFQX1TR   | 0.000 |   1.211 |    1.296 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 131: MET Setup Check with Pin clk_r_REG539_S1/CK 
Endpoint:   clk_r_REG539_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.228
= Slack Time                    0.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.200 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.267 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.358 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.490 | 
     | U234                  | B v -> Y ^  | NOR2BX2TR  | 0.165 |   0.568 |    0.654 | 
     | PLACEDFE_OFC95_n949   | A ^ -> Y ^  | BUFX3TR    | 0.236 |   0.804 |    0.890 | 
     | PLACEDFE_OFC96_n949   | A ^ -> Y v  | INVX2TR    | 0.076 |   0.880 |    0.966 | 
     | PLACEDFE_OFC98_n949   | A v -> Y ^  | INVX2TR    | 0.213 |   1.094 |    1.179 | 
     | U1229                 | A1 ^ -> Y ^ | AO22X1TR   | 0.134 |   1.228 |    1.313 | 
     | clk_r_REG539_S1       | D ^         | DFFQX1TR   | 0.000 |   1.228 |    1.313 | 
     +-------------------------------------------------------------------------------+ 
Path 132: MET Setup Check with Pin clk_r_REG553_S1/CK 
Endpoint:   clk_r_REG553_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.237
= Slack Time                    0.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.227 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.484 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.524 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.603 | 
     | U1195                    | A1 v -> Y ^             | OAI21X1TR | 0.426 |   0.943 |    1.028 | 
     | U59                      | A ^ -> Y v              | INVX4TR   | 0.081 |   1.023 |    1.109 | 
     | U1490                    | B0 v -> Y v             | AO22X1TR  | 0.214 |   1.237 |    1.323 | 
     | clk_r_REG553_S1          | D v                     | DFFQX1TR  | 0.000 |   1.237 |    1.323 | 
     +---------------------------------------------------------------------------------------------+ 
Path 133: MET Setup Check with Pin clk_r_REG186_S1/CK 
Endpoint:   clk_r_REG186_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.322
- Arrival Time                  1.236
= Slack Time                    0.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.219 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.290 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.385 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.546 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.510 |    0.595 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.893 | 
     | PLACEDFE_OFC124_n963  | A v -> Y ^  | CLKINVX2TR | 0.148 |   0.955 |    1.041 | 
     | PLACEDFE_OFC126_n963  | A ^ -> Y v  | INVX2TR    | 0.099 |   1.054 |    1.140 | 
     | U1362                 | A1 v -> Y v | AO22X1TR   | 0.182 |   1.236 |    1.322 | 
     | clk_r_REG186_S1       | D v         | DFFQX1TR   | 0.000 |   1.236 |    1.322 | 
     +-------------------------------------------------------------------------------+ 
Path 134: MET Setup Check with Pin clk_r_REG106_S1/CK 
Endpoint:   clk_r_REG106_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.240
= Slack Time                    0.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.228 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.485 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.535 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.618 | 
     | U119                  | A1 v -> Y ^             | OAI21X1TR | 0.434 |   0.965 |    1.052 | 
     | U1153                 | A ^ -> Y v              | INVX4TR   | 0.073 |   1.038 |    1.125 | 
     | U1262                 | B0 v -> Y v             | AO22X1TR  | 0.202 |   1.240 |    1.327 | 
     | clk_r_REG106_S1       | D v                     | DFFQX1TR  | 0.000 |   1.240 |    1.327 | 
     +------------------------------------------------------------------------------------------+ 
Path 135: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_R_1_clk_r_
REG113_S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_R_1_clk_r_REG113_S3/D (^) checked 
with  leading edge of 'clk'
Beginpoint: clk_r_REG365_S2/Q                                      (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  1.219
= Slack Time                    0.087
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG365_S2                                    | CK ^        |             |       |   0.006 |    0.094 | 
     | clk_r_REG365_S2                                    | CK ^ -> Q v | DFFQX1TR    | 0.275 |   0.282 |    0.369 | 
     | U779                                               | B1 v -> Y v | AO22X2TR    | 0.233 |   0.515 |    0.602 | 
     | U910                                               | B v -> Y v  | XNOR2X1TR   | 0.119 |   0.633 |    0.721 | 
     | U911                                               | A1 v -> Y ^ | OAI22X1TR   | 0.127 |   0.760 |    0.847 | 
     | U913                                               | B ^ -> S ^  | ADDHX1TR    | 0.098 |   0.858 |    0.945 | 
     | U462                                               | A ^ -> Y v  | INVX2TR     | 0.026 |   0.884 |    0.971 | 
     | U626                                               | A v -> Y ^  | NAND2X1TR   | 0.060 |   0.944 |    1.031 | 
     | U519                                               | A ^ -> Y v  | NAND2X1TR   | 0.036 |   0.980 |    1.067 | 
     | U135                                               | A v -> Y v  | CLKAND2X2TR | 0.080 |   1.059 |    1.147 | 
     | U263                                               | A v -> Y ^  | INVX2TR     | 0.052 |   1.111 |    1.198 | 
     | U530                                               | B ^ -> Y v  | NAND3X1TR   | 0.051 |   1.162 |    1.249 | 
     | U413                                               | A v -> Y ^  | NAND3X2TR   | 0.057 |   1.219 |    1.306 | 
     | PE_top0_buff_mult_arr0_mult_x_24_R_1_clk_r_REG113_ | D ^         | DFFQX1TR    | 0.000 |   1.219 |    1.306 | 
     | S3                                                 |             |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 136: MET Setup Check with Pin clk_r_REG235_S2/CK 
Endpoint:   clk_r_REG235_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.293
- Arrival Time                  1.205
= Slack Time                    0.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.204 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.281 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.356 | 
     | U503                                 | B v -> Y ^              | NOR3BX1TR  | 0.118 |   0.387 |    0.474 | 
     | PLACEDFE_OFC109_n1080                | A ^ -> Y ^              | BUFX3TR    | 0.227 |   0.614 |    0.702 | 
     | PLACEDFE_OFC111_n1080                | A ^ -> Y ^              | CLKBUFX2TR | 0.335 |   0.950 |    1.037 | 
     | U1773                                | B0 ^ -> Y v             | AOI22X1TR  | 0.111 |   1.061 |    1.148 | 
     | U1774                                | D v -> Y ^              | NAND4X1TR  | 0.145 |   1.205 |    1.293 | 
     | clk_r_REG235_S2                      | D ^                     | DFFQX1TR   | 0.000 |   1.205 |    1.293 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 137: MET Setup Check with Pin clk_r_REG574_S1/CK 
Endpoint:   clk_r_REG574_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.240
= Slack Time                    0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                     |                         |            |       |  Time   |   Time   | 
     |---------------------+-------------------------+------------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__1_ v |            |       |   0.141 |    0.229 | 
     | U1136               | A2 v -> Y ^             | OAI31X4TR  | 0.257 |   0.398 |    0.486 | 
     | U1143               | B ^ -> Y v              | NAND2X2TR  | 0.141 |   0.539 |    0.627 | 
     | U129                | A0 v -> Y ^             | OAI21X1TR  | 0.205 |   0.744 |    0.832 | 
     | PLACEDFE_OFC65_n886 | A ^ -> Y ^              | CLKBUFX2TR | 0.201 |   0.945 |    1.033 | 
     | PLACEDFE_OFC66_n886 | A ^ -> Y v              | INVX2TR    | 0.098 |   1.043 |    1.130 | 
     | U1501               | B0 v -> Y v             | AO22X1TR   | 0.197 |   1.240 |    1.328 | 
     | clk_r_REG574_S1     | D v                     | DFFQX1TR   | 0.000 |   1.240 |    1.328 | 
     +-----------------------------------------------------------------------------------------+ 
Path 138: MET Setup Check with Pin clk_r_REG271_S1/CK 
Endpoint:   clk_r_REG271_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.239
= Slack Time                    0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.229 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.486 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.536 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.619 | 
     | U119                  | A1 v -> Y ^             | OAI21X1TR | 0.434 |   0.965 |    1.053 | 
     | U1153                 | A ^ -> Y v              | INVX4TR   | 0.073 |   1.038 |    1.125 | 
     | U1375                 | B0 v -> Y v             | AO22X1TR  | 0.201 |   1.239 |    1.327 | 
     | clk_r_REG271_S1       | D v                     | DFFQX1TR  | 0.000 |   1.239 |    1.327 | 
     +------------------------------------------------------------------------------------------+ 
Path 139: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG50_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG50_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG329_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.009
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.220
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                 |              |            |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+------------+-------+---------+----------| 
     | clk_r_REG329_S2                                 | CK ^         |            |       |   0.016 |    0.104 | 
     | clk_r_REG329_S2                                 | CK ^ -> Q v  | DFFQX1TR   | 0.305 |   0.321 |    0.409 | 
     | U707                                            | A1 v -> Y v  | AO22X4TR   | 0.167 |   0.489 |    0.577 | 
     | U712                                            | AN v -> Y v  | NAND2BX1TR | 0.116 |   0.605 |    0.693 | 
     | U696                                            | B1 v -> Y ^  | OAI22X1TR  | 0.178 |   0.783 |    0.871 | 
     | U827                                            | B ^ -> CO ^  | CMPR22X2TR | 0.103 |   0.886 |    0.974 | 
     | U1039                                           | CI ^ -> S v  | ADDFHX2TR  | 0.127 |   1.013 |    1.101 | 
     | U1040                                           | CI v -> CO v | ADDFHX1TR  | 0.151 |   1.165 |    1.253 | 
     | U701                                            | B v -> Y ^   | NAND2X1TR  | 0.055 |   1.220 |    1.308 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG50_S3 | D ^          | DFFQX1TR   | 0.000 |   1.220 |    1.308 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 140: MET Setup Check with Pin clk_r_REG39_S1/CK 
Endpoint:   clk_r_REG39_S1/D                                  (^) checked with  
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG85_S3/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.219
= Slack Time                    0.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG85_S3 | CK ^        |           |       |   0.012 |    0.101 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG85_S3 | CK ^ -> Q v | DFFQX1TR  | 0.306 |   0.318 |    0.407 | 
     | U985                                            | A1 v -> Y ^ | OAI21X1TR | 0.113 |   0.431 |    0.520 | 
     | U484                                            | A ^ -> Y ^  | XNOR2X1TR | 0.097 |   0.528 |    0.617 | 
     | U986                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.159 |   0.687 |    0.776 | 
     | U987                                            | AN ^ -> Y ^ | NOR2BX4TR | 0.099 |   0.786 |    0.875 | 
     | U999                                            | A ^ -> CO ^ | ADDFHX2TR | 0.204 |   0.991 |    1.079 | 
     | U1129                                           | B ^ -> S v  | ADDFHX1TR | 0.172 |   1.163 |    1.251 | 
     | U1001                                           | A v -> Y ^  | NOR2X1TR  | 0.057 |   1.219 |    1.308 | 
     | clk_r_REG39_S1                                  | D ^         | DFFQX1TR  | 0.000 |   1.219 |    1.308 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 141: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG91_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG91_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG454_S1/Q                                 (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.099
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.225
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                 |             |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG454_S1                                 | CK ^        |             |       |   0.011 |    0.099 | 
     | clk_r_REG454_S1                                 | CK ^ -> Q ^ | DFFQX4TR    | 0.298 |   0.309 |    0.398 | 
     | U402                                            | A ^ -> Y v  | CLKINVX2TR  | 0.034 |   0.343 |    0.432 | 
     | U401                                            | AN v -> Y v | NAND2BX1TR  | 0.107 |   0.450 |    0.539 | 
     | U435                                            | B0 v -> Y ^ | OAI2BB1X2TR | 0.078 |   0.528 |    0.616 | 
     | U412                                            | B ^ -> Y ^  | XNOR2X1TR   | 0.144 |   0.672 |    0.760 | 
     | U774                                            | B0 ^ -> Y v | OAI22X2TR   | 0.079 |   0.750 |    0.839 | 
     | U917                                            | A v -> CO v | ADDFHX2TR   | 0.226 |   0.977 |    1.065 | 
     | U236                                            | A v -> S v  | ADDFHX2TR   | 0.193 |   1.169 |    1.258 | 
     | U582                                            | B v -> Y ^  | NAND2X1TR   | 0.055 |   1.225 |    1.313 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG91_S3 | D ^         | DFFQX4TR    | 0.000 |   1.225 |    1.313 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 142: MET Setup Check with Pin clk_r_REG252_S1/CK 
Endpoint:   clk_r_REG252_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.235
= Slack Time                    0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.230 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.487 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.527 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.606 | 
     | U1195                    | A1 v -> Y ^             | OAI21X1TR | 0.426 |   0.943 |    1.031 | 
     | U59                      | A ^ -> Y v              | INVX4TR   | 0.081 |   1.023 |    1.112 | 
     | U1391                    | B0 v -> Y v             | AO22X1TR  | 0.212 |   1.235 |    1.324 | 
     | clk_r_REG252_S1          | D v                     | DFFQX1TR  | 0.000 |   1.235 |    1.324 | 
     +---------------------------------------------------------------------------------------------+ 
Path 143: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_
REG120_S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG120_S3/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG500_S2/Q                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.221
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG500_S2                                  | CK ^        |           |       |   0.016 |    0.104 | 
     | clk_r_REG500_S2                                  | CK ^ -> Q v | DFFQX1TR  | 0.295 |   0.311 |    0.399 | 
     | U787                                             | A1 v -> Y v | AO22X2TR  | 0.164 |   0.475 |    0.564 | 
     | U788                                             | B v -> Y v  | XNOR2X1TR | 0.115 |   0.590 |    0.679 | 
     | U455                                             | B0 v -> Y v | AO21X1TR  | 0.176 |   0.767 |    0.855 | 
     | U1102                                            | B v -> S v  | ADDFX2TR  | 0.273 |   1.040 |    1.129 | 
     | U1104                                            | CI v -> S v | ADDFHX2TR | 0.134 |   1.174 |    1.263 | 
     | U585                                             | A v -> Y ^  | NOR2X2TR  | 0.047 |   1.221 |    1.310 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG120_S3 | D ^         | DFFQX1TR  | 0.000 |   1.221 |    1.310 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 144: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG47_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG47_S3/D (v) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG329_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.083
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.239
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                 |             |            |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG329_S2                                 | CK ^        |            |       |   0.016 |    0.105 | 
     | clk_r_REG329_S2                                 | CK ^ -> Q v | DFFQX1TR   | 0.305 |   0.321 |    0.410 | 
     | U707                                            | A1 v -> Y v | AO22X4TR   | 0.167 |   0.489 |    0.578 | 
     | U712                                            | AN v -> Y v | NAND2BX1TR | 0.116 |   0.605 |    0.694 | 
     | U696                                            | B1 v -> Y ^ | OAI22X1TR  | 0.178 |   0.783 |    0.872 | 
     | U827                                            | B ^ -> CO ^ | CMPR22X2TR | 0.103 |   0.886 |    0.975 | 
     | U1039                                           | CI ^ -> S v | ADDFHX2TR  | 0.127 |   1.013 |    1.102 | 
     | U1040                                           | CI v -> S ^ | ADDFHX1TR  | 0.196 |   1.209 |    1.298 | 
     | U1043                                           | A ^ -> Y v  | NAND2X1TR  | 0.030 |   1.239 |    1.328 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG47_S3 | D v         | DFFQX1TR   | 0.000 |   1.239 |    1.328 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 145: MET Setup Check with Pin clk_r_REG38_S1/CK 
Endpoint:   clk_r_REG38_S1/D                                  (^) checked with  
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG85_S3/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.219
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG85_S3 | CK ^        |           |       |   0.012 |    0.101 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG85_S3 | CK ^ -> Q v | DFFQX1TR  | 0.306 |   0.318 |    0.408 | 
     | U985                                            | A1 v -> Y ^ | OAI21X1TR | 0.113 |   0.431 |    0.520 | 
     | U484                                            | A ^ -> Y ^  | XNOR2X1TR | 0.097 |   0.528 |    0.617 | 
     | U986                                            | AN ^ -> Y ^ | NOR2BX1TR | 0.159 |   0.687 |    0.776 | 
     | U987                                            | AN ^ -> Y ^ | NOR2BX4TR | 0.099 |   0.786 |    0.875 | 
     | U999                                            | A ^ -> CO ^ | ADDFHX2TR | 0.204 |   0.991 |    1.080 | 
     | U1129                                           | B ^ -> S v  | ADDFHX1TR | 0.172 |   1.163 |    1.252 | 
     | U1561                                           | A v -> Y ^  | NAND2X1TR | 0.056 |   1.218 |    1.308 | 
     | clk_r_REG38_S1                                  | D ^         | DFFQX1TR  | 0.000 |   1.219 |    1.308 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 146: MET Setup Check with Pin clk_r_REG157_S3/CK 
Endpoint:   clk_r_REG157_S3/D                                  (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG422_S2/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.215
= Slack Time                    0.089
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG422_S2 | CK ^        |           |       |   0.010 |    0.099 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG422_S2 | CK ^ -> Q v | DFFQX4TR  | 0.324 |   0.334 |    0.423 | 
     | U839                                             | B v -> Y ^  | XNOR2X4TR | 0.156 |   0.490 |    0.580 | 
     | U207                                             | B ^ -> Y v  | NAND2X2TR | 0.139 |   0.630 |    0.719 | 
     | U1052                                            | A0 v -> Y ^ | OAI22X1TR | 0.110 |   0.740 |    0.829 | 
     | U1053                                            | CI ^ -> S v | ADDFHX1TR | 0.196 |   0.935 |    1.025 | 
     | U73                                              | A v -> Y v  | OR2X2TR   | 0.128 |   1.063 |    1.152 | 
     | U1073                                            | A v -> Y ^  | NAND2X1TR | 0.054 |   1.117 |    1.206 | 
     | U1074                                            | B ^ -> Y ^  | XNOR2X1TR | 0.098 |   1.215 |    1.304 | 
     | clk_r_REG157_S3                                  | D ^         | DFFQX1TR  | 0.000 |   1.215 |    1.304 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 147: MET Setup Check with Pin clk_r_REG364_S1/CK 
Endpoint:   clk_r_REG364_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.228
= Slack Time                    0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.222 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.294 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.388 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.549 | 
     | U1439                 | B ^ -> Y v  | NOR2BX1TR  | 0.054 |   0.514 |    0.603 | 
     | PLACEDFE_OFC114_n975  | A v -> Y ^  | CLKINVX2TR | 0.067 |   0.581 |    0.671 | 
     | PLACEDFE_OFC117_n975  | A ^ -> Y v  | CLKINVX2TR | 0.180 |   0.761 |    0.850 | 
     | PLACEDFE_OFC118_n975  | A v -> Y v  | CLKBUFX2TR | 0.258 |   1.019 |    1.108 | 
     | U1457                 | A1 v -> Y v | AO22X1TR   | 0.209 |   1.228 |    1.317 | 
     | clk_r_REG364_S1       | D v         | DFFQX1TR   | 0.000 |   1.228 |    1.317 | 
     +-------------------------------------------------------------------------------+ 
Path 148: MET Setup Check with Pin clk_r_REG183_S1/CK 
Endpoint:   clk_r_REG183_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.330
- Arrival Time                  1.240
= Slack Time                    0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.223 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.294 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.388 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.549 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.510 |    0.599 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.896 | 
     | PLACEDFE_OFC124_n963  | A v -> Y ^  | CLKINVX2TR | 0.148 |   0.955 |    1.044 | 
     | PLACEDFE_OFC125_n963  | A ^ -> Y v  | CLKINVX2TR | 0.113 |   1.068 |    1.157 | 
     | U1359                 | A1 v -> Y v | AO22X1TR   | 0.172 |   1.240 |    1.330 | 
     | clk_r_REG183_S1       | D v         | DFFQX1TR   | 0.000 |   1.240 |    1.330 | 
     +-------------------------------------------------------------------------------+ 
Path 149: MET Setup Check with Pin clk_r_REG517_S1/CK 
Endpoint:   clk_r_REG517_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.234
= Slack Time                    0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.231 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.488 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.528 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.606 | 
     | U1195                    | A1 v -> Y ^             | OAI21X1TR | 0.426 |   0.943 |    1.032 | 
     | U59                      | A ^ -> Y v              | INVX4TR   | 0.081 |   1.023 |    1.113 | 
     | U1240                    | B0 v -> Y v             | AO22X1TR  | 0.211 |   1.234 |    1.323 | 
     | clk_r_REG517_S1          | D v                     | DFFQX1TR  | 0.000 |   1.234 |    1.323 | 
     +---------------------------------------------------------------------------------------------+ 
Path 150: MET Setup Check with Pin clk_r_REG506_S2/CK 
Endpoint:   clk_r_REG506_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  1.206
= Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.207 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.284 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.359 | 
     | U503                                 | B v -> Y ^              | NOR3BX1TR  | 0.118 |   0.387 |    0.477 | 
     | PLACEDFE_OFC109_n1080                | A ^ -> Y ^              | BUFX3TR    | 0.227 |   0.614 |    0.705 | 
     | PLACEDFE_OFC111_n1080                | A ^ -> Y ^              | CLKBUFX2TR | 0.335 |   0.950 |    1.040 | 
     | U1635                                | B0 ^ -> Y v             | AOI22X1TR  | 0.111 |   1.061 |    1.151 | 
     | U1636                                | D v -> Y ^              | NAND4X1TR  | 0.145 |   1.206 |    1.296 | 
     | clk_r_REG506_S2                      | D ^                     | DFFQX1TR   | 0.000 |   1.206 |    1.296 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 151: MET Setup Check with Pin clk_r_REG63_S1/CK 
Endpoint:   clk_r_REG63_S1/D      (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.233
= Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.232 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.489 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.529 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.608 | 
     | U1195                    | A1 v -> Y ^             | OAI21X1TR | 0.426 |   0.943 |    1.033 | 
     | U59                      | A ^ -> Y v              | INVX4TR   | 0.081 |   1.023 |    1.114 | 
     | U1278                    | B0 v -> Y v             | AO22X1TR  | 0.210 |   1.233 |    1.324 | 
     | clk_r_REG63_S1           | D v                     | DFFQX1TR  | 0.000 |   1.233 |    1.324 | 
     +---------------------------------------------------------------------------------------------+ 
Path 152: MET Setup Check with Pin clk_r_REG108_S1/CK 
Endpoint:   clk_r_REG108_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.223
= Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.206 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.181 |    0.273 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.363 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.495 | 
     | U1250                 | B v -> Y ^  | NOR2BX1TR  | 0.171 |   0.575 |    0.666 | 
     | PLACEDFE_OFC132_n955  | A ^ -> Y ^  | BUFX3TR    | 0.243 |   0.819 |    0.910 | 
     | PLACEDFE_OFC133_n955  | A ^ -> Y v  | CLKINVX2TR | 0.103 |   0.921 |    1.012 | 
     | PLACEDFE_OFC135_n955  | A v -> Y ^  | CLKINVX2TR | 0.183 |   1.104 |    1.195 | 
     | U1265                 | A1 ^ -> Y ^ | AO22X1TR   | 0.119 |   1.223 |    1.314 | 
     | clk_r_REG108_S1       | D ^         | DFFQX1TR   | 0.000 |   1.223 |    1.314 | 
     +-------------------------------------------------------------------------------+ 
Path 153: MET Setup Check with Pin clk_r_REG486_S1/CK 
Endpoint:   clk_r_REG486_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.329
- Arrival Time                  1.238
= Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                     |                         |            |       |  Time   |   Time   | 
     |---------------------+-------------------------+------------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__1_ v |            |       |   0.141 |    0.232 | 
     | U1136               | A2 v -> Y ^             | OAI31X4TR  | 0.257 |   0.398 |    0.489 | 
     | U1143               | B ^ -> Y v              | NAND2X2TR  | 0.141 |   0.539 |    0.630 | 
     | U129                | A0 v -> Y ^             | OAI21X1TR  | 0.205 |   0.744 |    0.835 | 
     | PLACEDFE_OFC65_n886 | A ^ -> Y ^              | CLKBUFX2TR | 0.201 |   0.945 |    1.036 | 
     | PLACEDFE_OFC66_n886 | A ^ -> Y v              | INVX2TR    | 0.098 |   1.043 |    1.134 | 
     | U1144               | B0 v -> Y v             | AO22X1TR   | 0.196 |   1.238 |    1.329 | 
     | clk_r_REG486_S1     | D v                     | DFFQX1TR   | 0.000 |   1.238 |    1.329 | 
     +-----------------------------------------------------------------------------------------+ 
Path 154: MET Setup Check with Pin clk_r_REG36_S1/CK 
Endpoint:   clk_r_REG36_S1/D                                  (^) checked with  
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG44_S3/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.222
= Slack Time                    0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                 |              |            |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG44_S3 | CK ^         |            |       |   0.011 |    0.102 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG44_S3 | CK ^ -> Q ^  | DFFQX1TR   | 0.281 |   0.292 |    0.383 | 
     | U887                                            | A ^ -> Y v   | CLKINVX2TR | 0.036 |   0.328 |    0.419 | 
     | U888                                            | A v -> Y ^   | NAND2X1TR  | 0.046 |   0.374 |    0.465 | 
     | U75                                             | B ^ -> Y ^   | XOR2X1TR   | 0.098 |   0.472 |    0.563 | 
     | U890                                            | AN ^ -> Y ^  | NOR2BX1TR  | 0.099 |   0.571 |    0.662 | 
     | U891                                            | AN ^ -> Y ^  | NOR2BX1TR  | 0.133 |   0.704 |    0.795 | 
     | U1000                                           | B ^ -> S v   | CMPR32X2TR | 0.280 |   0.983 |    1.074 | 
     | U1034                                           | CI v -> CO v | ADDFX2TR   | 0.169 |   1.152 |    1.244 | 
     | U1035                                           | B v -> Y ^   | NOR2X1TR   | 0.070 |   1.222 |    1.313 | 
     | clk_r_REG36_S1                                  | D ^          | DFFQX1TR   | 0.000 |   1.222 |    1.313 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 155: MET Setup Check with Pin clk_r_REG224_S1/CK 
Endpoint:   clk_r_REG224_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.329
- Arrival Time                  1.238
= Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.224 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.296 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.390 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.551 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.509 |    0.601 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.898 | 
     | PLACEDFE_OFC124_n963  | A v -> Y ^  | CLKINVX2TR | 0.148 |   0.955 |    1.046 | 
     | PLACEDFE_OFC126_n963  | A ^ -> Y v  | INVX2TR    | 0.099 |   1.054 |    1.145 | 
     | U1336                 | A1 v -> Y v | AO22X1TR   | 0.184 |   1.238 |    1.329 | 
     | clk_r_REG224_S1       | D v         | DFFQX1TR   | 0.000 |   1.238 |    1.329 | 
     +-------------------------------------------------------------------------------+ 
Path 156: MET Setup Check with Pin clk_r_REG530_S1/CK 
Endpoint:   clk_r_REG530_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.331
- Arrival Time                  1.239
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                     |                         |            |       |  Time   |   Time   | 
     |---------------------+-------------------------+------------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__1_ v |            |       |   0.141 |    0.233 | 
     | U1136               | A2 v -> Y ^             | OAI31X4TR  | 0.257 |   0.398 |    0.490 | 
     | U1143               | B ^ -> Y v              | NAND2X2TR  | 0.141 |   0.539 |    0.631 | 
     | U129                | A0 v -> Y ^             | OAI21X1TR  | 0.205 |   0.744 |    0.836 | 
     | PLACEDFE_OFC65_n886 | A ^ -> Y ^              | CLKBUFX2TR | 0.201 |   0.945 |    1.037 | 
     | PLACEDFE_OFC66_n886 | A ^ -> Y v              | INVX2TR    | 0.098 |   1.043 |    1.134 | 
     | U1220               | B0 v -> Y v             | AO22X1TR   | 0.197 |   1.239 |    1.331 | 
     | clk_r_REG530_S1     | D v                     | DFFQX1TR   | 0.000 |   1.239 |    1.331 | 
     +-----------------------------------------------------------------------------------------+ 
Path 157: MET Setup Check with Pin clk_r_REG231_S1/CK 
Endpoint:   clk_r_REG231_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.226
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.225 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.296 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.390 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.551 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.510 |    0.601 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.898 | 
     | PLACEDFE_OFC124_n963  | A v -> Y ^  | CLKINVX2TR | 0.148 |   0.955 |    1.046 | 
     | PLACEDFE_OFC126_n963  | A ^ -> Y v  | INVX2TR    | 0.099 |   1.054 |    1.146 | 
     | U1343                 | A1 v -> Y v | AO22X1TR   | 0.172 |   1.226 |    1.317 | 
     | clk_r_REG231_S1       | D v         | DFFQX1TR   | 0.000 |   1.226 |    1.317 | 
     +-------------------------------------------------------------------------------+ 
Path 158: MET Setup Check with Pin clk_r_REG220_S1/CK 
Endpoint:   clk_r_REG220_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.331
- Arrival Time                  1.239
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                     |                         |            |       |  Time   |   Time   | 
     |---------------------+-------------------------+------------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__1_ v |            |       |   0.141 |    0.233 | 
     | U1136               | A2 v -> Y ^             | OAI31X4TR  | 0.257 |   0.398 |    0.490 | 
     | U1143               | B ^ -> Y v              | NAND2X2TR  | 0.141 |   0.539 |    0.631 | 
     | U129                | A0 v -> Y ^             | OAI21X1TR  | 0.205 |   0.744 |    0.836 | 
     | PLACEDFE_OFC65_n886 | A ^ -> Y ^              | CLKBUFX2TR | 0.201 |   0.945 |    1.037 | 
     | PLACEDFE_OFC66_n886 | A ^ -> Y v              | INVX2TR    | 0.098 |   1.043 |    1.134 | 
     | U1332               | B0 v -> Y v             | AO22X1TR   | 0.197 |   1.239 |    1.331 | 
     | clk_r_REG220_S1     | D v                     | DFFQX1TR   | 0.000 |   1.239 |    1.331 | 
     +-----------------------------------------------------------------------------------------+ 
Path 159: MET Setup Check with Pin clk_r_REG104_S1/CK 
Endpoint:   clk_r_REG104_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.225
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.207 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.274 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.364 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.496 | 
     | U1250                 | B v -> Y ^  | NOR2BX1TR  | 0.171 |   0.575 |    0.667 | 
     | PLACEDFE_OFC132_n955  | A ^ -> Y ^  | BUFX3TR    | 0.243 |   0.819 |    0.911 | 
     | PLACEDFE_OFC133_n955  | A ^ -> Y v  | CLKINVX2TR | 0.103 |   0.921 |    1.013 | 
     | PLACEDFE_OFC135_n955  | A v -> Y ^  | CLKINVX2TR | 0.183 |   1.104 |    1.196 | 
     | U1260                 | A1 ^ -> Y ^ | AO22X1TR   | 0.121 |   1.225 |    1.317 | 
     | clk_r_REG104_S1       | D ^         | DFFQX1TR   | 0.000 |   1.225 |    1.317 | 
     +-------------------------------------------------------------------------------+ 
Path 160: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG83_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG83_S3/D (v) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG454_S1/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.235
= Slack Time                    0.092
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                 |              |             |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG454_S1                                 | CK ^         |             |       |   0.011 |    0.103 | 
     | clk_r_REG454_S1                                 | CK ^ -> Q v  | DFFQX4TR    | 0.312 |   0.323 |    0.415 | 
     | U750                                            | A0 v -> Y v  | AO22X2TR    | 0.143 |   0.466 |    0.558 | 
     | PLACEDFE_OCPC233_n162                           | A v -> Y v   | BUFX8TR     | 0.080 |   0.546 |    0.638 | 
     | U752                                            | AN v -> Y v  | NAND2BX2TR  | 0.088 |   0.634 |    0.726 | 
     | U754                                            | A v -> Y ^   | NAND2X1TR   | 0.064 |   0.698 |    0.791 | 
     | U755                                            | A1N ^ -> Y ^ | OAI2BB2X4TR | 0.095 |   0.794 |    0.886 | 
     | U698                                            | A ^ -> S ^   | CMPR22X2TR  | 0.080 |   0.874 |    0.966 | 
     | U148                                            | CI ^ -> S v  | ADDFHX2TR   | 0.160 |   1.034 |    1.126 | 
     | U367                                            | A v -> Y ^   | NOR2X2TR    | 0.071 |   1.105 |    1.197 | 
     | U366                                            | A ^ -> Y v   | INVX2TR     | 0.036 |   1.141 |    1.233 | 
     | U938                                            | A v -> Y ^   | NAND2X1TR   | 0.050 |   1.191 |    1.283 | 
     | U949                                            | A0 ^ -> Y v  | OAI21X1TR   | 0.043 |   1.234 |    1.327 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG83_S3 | D v          | DFFHQX1TR   | 0.000 |   1.235 |    1.327 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 161: MET Setup Check with Pin clk_r_REG473_S1/CK 
Endpoint:   clk_r_REG473_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.232
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.234 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.491 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.530 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.609 | 
     | U1195                    | A1 v -> Y ^             | OAI21X1TR | 0.426 |   0.943 |    1.035 | 
     | U59                      | A ^ -> Y v              | INVX4TR   | 0.081 |   1.023 |    1.115 | 
     | U1197                    | B0 v -> Y v             | AO22X1TR  | 0.209 |   1.232 |    1.324 | 
     | clk_r_REG473_S1          | D v                     | DFFQX1TR  | 0.000 |   1.232 |    1.324 | 
     +---------------------------------------------------------------------------------------------+ 
Path 162: MET Setup Check with Pin clk_r_REG535_S1/CK 
Endpoint:   clk_r_REG535_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.222
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.207 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.274 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.365 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.496 | 
     | U234                  | B v -> Y ^  | NOR2BX2TR  | 0.165 |   0.568 |    0.661 | 
     | PLACEDFE_OFC95_n949   | A ^ -> Y ^  | BUFX3TR    | 0.236 |   0.804 |    0.896 | 
     | PLACEDFE_OFC96_n949   | A ^ -> Y v  | INVX2TR    | 0.076 |   0.880 |    0.972 | 
     | PLACEDFE_OFC98_n949   | A v -> Y ^  | INVX2TR    | 0.213 |   1.094 |    1.186 | 
     | U1225                 | A1 ^ -> Y ^ | AO22X1TR   | 0.129 |   1.222 |    1.315 | 
     | clk_r_REG535_S1       | D ^         | DFFQX1TR   | 0.000 |   1.222 |    1.315 | 
     +-------------------------------------------------------------------------------+ 
Path 163: MET Setup Check with Pin clk_r_REG500_S2/CK 
Endpoint:   clk_r_REG500_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.094
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.322
- Arrival Time                  1.229
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.127
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                     |                         |             |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                     | pe_in_pk_rdb_addr__0_ v |             |       |   0.127 |    0.220 | 
     | PLACEDFE_OFC93_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.100 |   0.227 |    0.320 | 
     | PLACEDFE_OFC94_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR     | 0.043 |   0.270 |    0.362 | 
     | U506                                | A v -> Y v              | AND2X1TR    | 0.102 |   0.372 |    0.464 | 
     | U1530                               | B v -> Y v              | CLKAND2X3TR | 0.211 |   0.582 |    0.675 | 
     | PLACEDFE_OFC136_n1098               | A v -> Y ^              | CLKINVX2TR  | 0.112 |   0.694 |    0.787 | 
     | PLACEDFE_OFC137_n1098               | A ^ -> Y v              | CLKINVX6TR  | 0.089 |   0.783 |    0.875 | 
     | PLACEDFE_OFC139_n1098               | A v -> Y v              | CLKBUFX2TR  | 0.177 |   0.960 |    1.052 | 
     | U1751                               | A0 v -> Y ^             | AOI22X1TR   | 0.181 |   1.141 |    1.234 | 
     | U1754                               | B ^ -> Y v              | NAND4X1TR   | 0.088 |   1.229 |    1.322 | 
     | clk_r_REG500_S2                     | D v                     | DFFQX1TR    | 0.000 |   1.229 |    1.322 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 164: MET Setup Check with Pin clk_r_REG512_S1/CK 
Endpoint:   clk_r_REG512_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.230
= Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                     |                         |           |       |  Time   |   Time   | 
     |---------------------+-------------------------+-----------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.312 | 
     | U1155               | A ^ -> Y v              | NAND3X1TR | 0.253 |   0.473 |    0.565 | 
     | U1185               | A0 v -> Y ^             | OAI21X1TR | 0.426 |   0.898 |    0.991 | 
     | PLACEDFE_OFC83_n916 | A ^ -> Y v              | INVX2TR   | 0.114 |   1.012 |    1.105 | 
     | U1236               | B0 v -> Y v             | AO22X1TR  | 0.218 |   1.230 |    1.323 | 
     | clk_r_REG512_S1     | D v                     | DFFQX1TR  | 0.000 |   1.230 |    1.323 | 
     +----------------------------------------------------------------------------------------+ 
Path 165: MET Setup Check with Pin clk_r_REG100_S1/CK 
Endpoint:   clk_r_REG100_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.223
= Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.208 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.275 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.365 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.497 | 
     | U1250                 | B v -> Y ^  | NOR2BX1TR  | 0.171 |   0.575 |    0.668 | 
     | PLACEDFE_OFC132_n955  | A ^ -> Y ^  | BUFX3TR    | 0.243 |   0.819 |    0.912 | 
     | PLACEDFE_OFC133_n955  | A ^ -> Y v  | CLKINVX2TR | 0.103 |   0.921 |    1.014 | 
     | PLACEDFE_OFC135_n955  | A v -> Y ^  | CLKINVX2TR | 0.183 |   1.104 |    1.197 | 
     | U1256                 | A1 ^ -> Y ^ | AO22X1TR   | 0.119 |   1.223 |    1.316 | 
     | clk_r_REG100_S1       | D ^         | DFFQX1TR   | 0.000 |   1.223 |    1.316 | 
     +-------------------------------------------------------------------------------+ 
Path 166: MET Setup Check with Pin clk_r_REG103_S1/CK 
Endpoint:   clk_r_REG103_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.223
= Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.208 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.275 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.366 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.497 | 
     | U1250                 | B v -> Y ^  | NOR2BX1TR  | 0.171 |   0.575 |    0.669 | 
     | PLACEDFE_OFC132_n955  | A ^ -> Y ^  | BUFX3TR    | 0.243 |   0.819 |    0.912 | 
     | PLACEDFE_OFC133_n955  | A ^ -> Y v  | CLKINVX2TR | 0.103 |   0.921 |    1.015 | 
     | PLACEDFE_OFC135_n955  | A v -> Y ^  | CLKINVX2TR | 0.183 |   1.104 |    1.198 | 
     | U1259                 | A1 ^ -> Y ^ | AO22X1TR   | 0.118 |   1.223 |    1.316 | 
     | clk_r_REG103_S1       | D ^         | DFFQX1TR   | 0.000 |   1.223 |    1.316 | 
     +-------------------------------------------------------------------------------+ 
Path 167: MET Setup Check with Pin clk_r_REG503_S1/CK 
Endpoint:   clk_r_REG503_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.220
= Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.208 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.275 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.366 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.498 | 
     | U234                  | B v -> Y ^  | NOR2BX2TR  | 0.165 |   0.568 |    0.662 | 
     | PLACEDFE_OFC95_n949   | A ^ -> Y ^  | BUFX3TR    | 0.236 |   0.804 |    0.898 | 
     | PLACEDFE_OFC96_n949   | A ^ -> Y v  | INVX2TR    | 0.076 |   0.880 |    0.974 | 
     | PLACEDFE_OFC98_n949   | A v -> Y ^  | INVX2TR    | 0.213 |   1.094 |    1.187 | 
     | U1248                 | A1 ^ -> Y ^ | AO22X1TR   | 0.127 |   1.220 |    1.314 | 
     | clk_r_REG503_S1       | D ^         | DFFQX1TR   | 0.000 |   1.220 |    1.314 | 
     +-------------------------------------------------------------------------------+ 
Path 168: MET Setup Check with Pin clk_r_REG34_S1/CK 
Endpoint:   clk_r_REG34_S1/D                                  (^) checked with  
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG84_S3/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.219
= Slack Time                    0.094
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                 |             |            |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG84_S3 | CK ^        |            |       |   0.012 |    0.106 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG84_S3 | CK ^ -> Q v | DFFQX1TR   | 0.281 |   0.293 |    0.387 | 
     | U805                                            | B v -> Y ^  | XOR2X1TR   | 0.109 |   0.402 |    0.496 | 
     | U677                                            | AN ^ -> Y ^ | NOR2BX1TR  | 0.123 |   0.524 |    0.619 | 
     | U806                                            | AN ^ -> Y ^ | NOR2BX1TR  | 0.116 |   0.640 |    0.734 | 
     | U881                                            | A ^ -> CO ^ | CMPR32X2TR | 0.245 |   0.885 |    0.979 | 
     | U1034                                           | B ^ -> S v  | ADDFX2TR   | 0.271 |   1.156 |    1.250 | 
     | U1023                                           | A v -> Y ^  | NOR2X1TR   | 0.063 |   1.219 |    1.313 | 
     | clk_r_REG34_S1                                  | D ^         | DFFQX1TR   | 0.000 |   1.219 |    1.313 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 169: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG86_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG86_S3/D  (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG438_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.214
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG438_S2 | CK ^        |           |       |   0.010 |    0.105 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG438_S2 | CK ^ -> Q ^ | DFFQX4TR  | 0.334 |   0.345 |    0.439 | 
     | U760                                             | B ^ -> Y ^  | XNOR2X4TR | 0.198 |   0.543 |    0.638 | 
     | U761                                             | A ^ -> Y v  | NAND2X4TR | 0.105 |   0.648 |    0.743 | 
     | U298                                             | A0 v -> Y ^ | OAI22X1TR | 0.152 |   0.800 |    0.895 | 
     | U773                                             | CI ^ -> S v | ADDFHX4TR | 0.161 |   0.961 |    1.055 | 
     | U400                                             | CI v -> S ^ | ADDFHX2TR | 0.151 |   1.112 |    1.207 | 
     | U1089                                            | A ^ -> Y v  | NOR2X1TR  | 0.038 |   1.150 |    1.245 | 
     | U387                                             | B v -> Y ^  | NOR2X1TR  | 0.063 |   1.214 |    1.308 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG86_S3  | D ^         | DFFQX1TR  | 0.000 |   1.214 |    1.308 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 170: MET Setup Check with Pin clk_r_REG12_S3/CK 
Endpoint:   clk_r_REG12_S3/D  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG131_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.208
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                 |             |            |       |  Time   |   Time   | 
     |-----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG131_S3 | CK ^        |            |       |   0.013 |    0.107 | 
     | clk_r_REG131_S3 | CK ^ -> Q v | DFFQX1TR   | 0.296 |   0.309 |    0.404 | 
     | U1131           | A v -> CO v | AFHCINX2TR | 0.204 |   0.513 |    0.608 | 
     | U630            | A0 v -> Y ^ | AOI21X1TR  | 0.154 |   0.667 |    0.762 | 
     | U629            | A0 ^ -> Y v | OAI21X1TR  | 0.076 |   0.743 |    0.838 | 
     | U635            | A0 v -> Y ^ | AOI21X1TR  | 0.123 |   0.866 |    0.960 | 
     | U423            | A0 ^ -> Y v | OAI21X1TR  | 0.055 |   0.920 |    1.015 | 
     | U422            | A v -> Y ^  | XNOR2X1TR  | 0.061 |   0.981 |    1.076 | 
     | U597            | A ^ -> Y ^  | AND2X2TR   | 0.093 |   1.074 |    1.169 | 
     | U390            | A ^ -> Y v  | NAND2X1TR  | 0.033 |   1.107 |    1.202 | 
     | U389            | A0 v -> Y ^ | OAI21X1TR  | 0.101 |   1.208 |    1.303 | 
     | clk_r_REG12_S3  | D ^         | DFFQX1TR   | 0.000 |   1.208 |    1.303 | 
     +-------------------------------------------------------------------------+ 
Path 171: MET Setup Check with Pin clk_r_REG249_S1/CK 
Endpoint:   clk_r_REG249_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.228
= Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                          |                         |            |       |  Time   |   Time   | 
     |--------------------------+-------------------------+------------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |            |       |   0.141 |    0.236 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR  | 0.257 |   0.398 |    0.493 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR  | 0.040 |   0.438 |    0.533 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR    | 0.079 |   0.517 |    0.612 | 
     | U1190                    | A1 v -> Y ^             | OAI21X1TR  | 0.449 |   0.965 |    1.060 | 
     | PLACEDFE_OFC92_n918      | A ^ -> Y v              | CLKINVX1TR | 0.058 |   1.024 |    1.119 | 
     | U1388                    | B0 v -> Y v             | AO22X1TR   | 0.204 |   1.228 |    1.323 | 
     | clk_r_REG249_S1          | D v                     | DFFQX1TR   | 0.000 |   1.228 |    1.323 | 
     +----------------------------------------------------------------------------------------------+ 
Path 172: MET Setup Check with Pin clk_r_REG454_S1/CK 
Endpoint:   clk_r_REG454_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.097
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.218
= Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.211 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.289 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.364 | 
     | U503                                 | B v -> Y ^              | NOR3BX1TR  | 0.118 |   0.387 |    0.482 | 
     | PLACEDFE_OFC109_n1080                | A ^ -> Y ^              | BUFX3TR    | 0.227 |   0.614 |    0.709 | 
     | PLACEDFE_OFC110_n1080                | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.826 |    0.921 | 
     | U1540                                | B0 ^ -> Y v             | AOI22X1TR  | 0.090 |   0.916 |    1.011 | 
     | U1541                                | D v -> Y ^              | NAND4X1TR  | 0.214 |   1.130 |    1.225 | 
     | U1542                                | B ^ -> Y ^              | AND2X2TR   | 0.088 |   1.218 |    1.313 | 
     | clk_r_REG454_S1                      | D ^                     | DFFQX4TR   | 0.000 |   1.218 |    1.313 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 173: MET Setup Check with Pin clk_r_REG358_S1/CK 
Endpoint:   clk_r_REG358_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.331
- Arrival Time                  1.236
= Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.219 |    0.315 | 
     | U175                 | A ^ -> Y v              | INVX2TR    | 0.065 |   0.284 |    0.379 | 
     | U279                 | B v -> Y ^              | NAND3X1TR  | 0.343 |   0.628 |    0.723 | 
     | U128                 | A1 ^ -> Y v             | OAI21X1TR  | 0.132 |   0.759 |    0.854 | 
     | PLACEDFE_OFC99_n891  | A v -> Y ^              | INVX2TR    | 0.190 |   0.949 |    1.045 | 
     | PLACEDFE_OFC104_n891 | A ^ -> Y v              | CLKINVX2TR | 0.122 |   1.071 |    1.166 | 
     | U1450                | A0 v -> Y v             | AO22X1TR   | 0.165 |   1.236 |    1.331 | 
     | clk_r_REG358_S1      | D v                     | DFFQX1TR   | 0.000 |   1.236 |    1.331 | 
     +------------------------------------------------------------------------------------------+ 
Path 174: MET Setup Check with Pin clk_r_REG247_S1/CK 
Endpoint:   clk_r_REG247_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.229
= Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                     |                         |           |       |  Time   |   Time   | 
     |---------------------+-------------------------+-----------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.315 | 
     | U1155               | A ^ -> Y v              | NAND3X1TR | 0.253 |   0.473 |    0.568 | 
     | U1185               | A0 v -> Y ^             | OAI21X1TR | 0.426 |   0.898 |    0.994 | 
     | PLACEDFE_OFC83_n916 | A ^ -> Y v              | INVX2TR   | 0.114 |   1.012 |    1.107 | 
     | U1386               | B0 v -> Y v             | AO22X1TR  | 0.216 |   1.229 |    1.324 | 
     | clk_r_REG247_S1     | D v                     | DFFQX1TR  | 0.000 |   1.229 |    1.324 | 
     +----------------------------------------------------------------------------------------+ 
Path 175: MET Setup Check with Pin clk_r_REG353_S1/CK 
Endpoint:   clk_r_REG353_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.332
- Arrival Time                  1.236
= Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                     |                         |            |       |  Time   |   Time   | 
     |---------------------+-------------------------+------------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__1_ v |            |       |   0.141 |    0.237 | 
     | U1136               | A2 v -> Y ^             | OAI31X4TR  | 0.257 |   0.398 |    0.494 | 
     | U1143               | B ^ -> Y v              | NAND2X2TR  | 0.141 |   0.539 |    0.634 | 
     | U129                | A0 v -> Y ^             | OAI21X1TR  | 0.205 |   0.744 |    0.840 | 
     | PLACEDFE_OFC65_n886 | A ^ -> Y ^              | CLKBUFX2TR | 0.201 |   0.945 |    1.040 | 
     | PLACEDFE_OFC66_n886 | A ^ -> Y v              | INVX2TR    | 0.098 |   1.043 |    1.138 | 
     | U1445               | B0 v -> Y v             | AO22X1TR   | 0.194 |   1.236 |    1.332 | 
     | clk_r_REG353_S1     | D v                     | DFFQX1TR   | 0.000 |   1.236 |    1.332 | 
     +-----------------------------------------------------------------------------------------+ 
Path 176: MET Setup Check with Pin clk_r_REG33_S1/CK 
Endpoint:   clk_r_REG33_S1/D                                  (^) checked with  
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG84_S3/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.218
= Slack Time                    0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                 |             |            |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG84_S3 | CK ^        |            |       |   0.012 |    0.107 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG84_S3 | CK ^ -> Q v | DFFQX1TR   | 0.281 |   0.293 |    0.388 | 
     | U805                                            | B v -> Y ^  | XOR2X1TR   | 0.109 |   0.402 |    0.497 | 
     | U677                                            | AN ^ -> Y ^ | NOR2BX1TR  | 0.123 |   0.524 |    0.620 | 
     | U806                                            | AN ^ -> Y ^ | NOR2BX1TR  | 0.116 |   0.640 |    0.735 | 
     | U881                                            | A ^ -> CO ^ | CMPR32X2TR | 0.245 |   0.885 |    0.980 | 
     | U1034                                           | B ^ -> S v  | ADDFX2TR   | 0.271 |   1.156 |    1.251 | 
     | U897                                            | A v -> Y ^  | NAND2X1TR  | 0.062 |   1.218 |    1.314 | 
     | clk_r_REG33_S1                                  | D ^         | DFFQX1TR   | 0.000 |   1.218 |    1.314 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 177: MET Setup Check with Pin clk_r_REG139_S2/CK 
Endpoint:   clk_r_REG139_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  1.201
= Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.101
     = Beginpoint Arrival Time            0.201
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_rdb_addr__1_ ^ |            |       |   0.201 |    0.296 | 
     | U176                 | A ^ -> Y v              | INVX2TR    | 0.066 |   0.267 |    0.362 | 
     | U504                 | C v -> Y ^              | NOR3X1TR   | 0.123 |   0.390 |    0.485 | 
     | PLACEDFE_OFC54_n1101 | A ^ -> Y v              | CLKINVX2TR | 0.078 |   0.467 |    0.563 | 
     | PLACEDFE_OFC56_n1101 | A v -> Y ^              | INVX2TR    | 0.255 |   0.723 |    0.818 | 
     | PLACEDFE_OFC57_n1101 | A ^ -> Y ^              | BUFX3TR    | 0.219 |   0.942 |    1.037 | 
     | U1645                | A0 ^ -> Y v             | AOI22X1TR  | 0.094 |   1.035 |    1.131 | 
     | U1646                | D v -> Y ^              | NAND4X1TR  | 0.165 |   1.200 |    1.296 | 
     | clk_r_REG139_S2      | D ^                     | DFFQX1TR   | 0.000 |   1.201 |    1.296 | 
     +------------------------------------------------------------------------------------------+ 
Path 178: MET Setup Check with Pin clk_r_REG510_S1/CK 
Endpoint:   clk_r_REG510_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.217
= Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.210 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.277 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.368 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.500 | 
     | U234                  | B v -> Y ^  | NOR2BX2TR  | 0.165 |   0.568 |    0.664 | 
     | PLACEDFE_OFC95_n949   | A ^ -> Y ^  | BUFX3TR    | 0.236 |   0.804 |    0.900 | 
     | PLACEDFE_OFC96_n949   | A ^ -> Y v  | INVX2TR    | 0.076 |   0.880 |    0.976 | 
     | PLACEDFE_OFC98_n949   | A v -> Y ^  | INVX2TR    | 0.213 |   1.094 |    1.189 | 
     | U1234                 | A1 ^ -> Y ^ | AO22X1TR   | 0.123 |   1.217 |    1.313 | 
     | clk_r_REG510_S1       | D ^         | DFFQX1TR   | 0.000 |   1.217 |    1.313 | 
     +-------------------------------------------------------------------------------+ 
Path 179: MET Setup Check with Pin clk_r_REG170_S1/CK 
Endpoint:   clk_r_REG170_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.218
= Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.211 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.278 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.368 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.500 | 
     | U1288                 | B v -> Y ^  | NOR2BX1TR  | 0.080 |   0.483 |    0.579 | 
     | PLACEDFE_OFC119_n959  | A ^ -> Y ^  | CLKBUFX2TR | 0.172 |   0.656 |    0.752 | 
     | PLACEDFE_OFC120_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   0.861 |    0.957 | 
     | PLACEDFE_OFC121_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   1.067 |    1.163 | 
     | U1298                 | A1 ^ -> Y ^ | AO22X1TR   | 0.151 |   1.218 |    1.314 | 
     | clk_r_REG170_S1       | D ^         | DFFQX1TR   | 0.000 |   1.218 |    1.314 | 
     +-------------------------------------------------------------------------------+ 
Path 180: MET Setup Check with Pin clk_r_REG285_S2/CK 
Endpoint:   clk_r_REG285_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  1.199
= Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.212 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.290 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.365 | 
     | U503                                 | B v -> Y ^              | NOR3BX1TR  | 0.118 |   0.387 |    0.483 | 
     | PLACEDFE_OFC109_n1080                | A ^ -> Y ^              | BUFX3TR    | 0.227 |   0.614 |    0.710 | 
     | PLACEDFE_OFC111_n1080                | A ^ -> Y ^              | CLKBUFX2TR | 0.335 |   0.950 |    1.046 | 
     | U1660                                | B0 ^ -> Y v             | AOI22X1TR  | 0.094 |   1.044 |    1.140 | 
     | U1661                                | D v -> Y ^              | NAND4X1TR  | 0.155 |   1.199 |    1.295 | 
     | clk_r_REG285_S2                      | D ^                     | DFFQX1TR   | 0.000 |   1.199 |    1.295 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 181: MET Setup Check with Pin clk_r_REG102_S1/CK 
Endpoint:   clk_r_REG102_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.220
= Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.211 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.278 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.368 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.500 | 
     | U1250                 | B v -> Y ^  | NOR2BX1TR  | 0.171 |   0.575 |    0.671 | 
     | PLACEDFE_OFC132_n955  | A ^ -> Y ^  | BUFX3TR    | 0.243 |   0.819 |    0.915 | 
     | PLACEDFE_OFC133_n955  | A ^ -> Y v  | CLKINVX2TR | 0.103 |   0.921 |    1.018 | 
     | PLACEDFE_OFC135_n955  | A v -> Y ^  | CLKINVX2TR | 0.183 |   1.104 |    1.200 | 
     | U1258                 | A1 ^ -> Y ^ | AO22X1TR   | 0.116 |   1.220 |    1.317 | 
     | clk_r_REG102_S1       | D ^         | DFFQX1TR   | 0.000 |   1.220 |    1.317 | 
     +-------------------------------------------------------------------------------+ 
Path 182: MET Setup Check with Pin clk_r_REG507_S1/CK 
Endpoint:   clk_r_REG507_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.217
= Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.211 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.278 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.369 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.500 | 
     | U234                  | B v -> Y ^  | NOR2BX2TR  | 0.165 |   0.568 |    0.665 | 
     | PLACEDFE_OFC95_n949   | A ^ -> Y ^  | BUFX3TR    | 0.236 |   0.804 |    0.901 | 
     | PLACEDFE_OFC96_n949   | A ^ -> Y v  | INVX2TR    | 0.076 |   0.880 |    0.977 | 
     | PLACEDFE_OFC98_n949   | A v -> Y ^  | INVX2TR    | 0.213 |   1.094 |    1.190 | 
     | U1232                 | A1 ^ -> Y ^ | AO22X1TR   | 0.123 |   1.217 |    1.313 | 
     | clk_r_REG507_S1       | D ^         | DFFQX1TR   | 0.000 |   1.217 |    1.313 | 
     +-------------------------------------------------------------------------------+ 
Path 183: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG46_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG46_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG139_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.212
= Slack Time                    0.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                 |              |             |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG139_S2                                 | CK ^         |             |       |   0.010 |    0.107 | 
     | clk_r_REG139_S2                                 | CK ^ -> Q v  | DFFQX1TR    | 0.288 |   0.298 |    0.395 | 
     | U648                                            | B v -> Y ^   | NAND2X1TR   | 0.082 |   0.380 |    0.477 | 
     | U647                                            | B0 ^ -> Y v  | OAI2BB1X2TR | 0.087 |   0.467 |    0.563 | 
     | U393                                            | B v -> Y ^   | XNOR2X1TR   | 0.149 |   0.616 |    0.713 | 
     | U392                                            | A ^ -> Y v   | INVX2TR     | 0.025 |   0.641 |    0.738 | 
     | U725                                            | A1N v -> Y v | OAI2BB2X1TR | 0.124 |   0.765 |    0.862 | 
     | U739                                            | CI v -> CO v | ADDFHX2TR   | 0.169 |   0.934 |    1.031 | 
     | U1041                                           | B v -> S v   | ADDFHX4TR   | 0.158 |   1.092 |    1.189 | 
     | U740                                            | A v -> Y ^   | NOR2X4TR    | 0.058 |   1.150 |    1.247 | 
     | U741                                            | A ^ -> Y v   | INVX2TR     | 0.022 |   1.172 |    1.269 | 
     | U743                                            | A v -> Y ^   | NAND2X1TR   | 0.040 |   1.212 |    1.309 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG46_S3 | D ^          | DFFQX1TR    | 0.000 |   1.212 |    1.309 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 184: MET Setup Check with Pin clk_r_REG225_S1/CK 
Endpoint:   clk_r_REG225_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.332
- Arrival Time                  1.234
= Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.219 |    0.317 | 
     | U175                 | A ^ -> Y v              | INVX2TR    | 0.065 |   0.284 |    0.382 | 
     | U279                 | B v -> Y ^              | NAND3X1TR  | 0.343 |   0.628 |    0.725 | 
     | U128                 | A1 ^ -> Y v             | OAI21X1TR  | 0.132 |   0.759 |    0.857 | 
     | PLACEDFE_OFC99_n891  | A v -> Y ^              | INVX2TR    | 0.190 |   0.949 |    1.047 | 
     | PLACEDFE_OFC104_n891 | A ^ -> Y v              | CLKINVX2TR | 0.122 |   1.071 |    1.169 | 
     | U1337                | A0 v -> Y v             | AO22X1TR   | 0.163 |   1.234 |    1.332 | 
     | clk_r_REG225_S1      | D v                     | DFFQX1TR   | 0.000 |   1.234 |    1.332 | 
     +------------------------------------------------------------------------------------------+ 
Path 185: MET Setup Check with Pin clk_r_REG296_S1/CK 
Endpoint:   clk_r_REG296_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.227
= Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.239 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.496 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.536 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.615 | 
     | U1195                    | A1 v -> Y ^             | OAI21X1TR | 0.426 |   0.943 |    1.041 | 
     | U59                      | A ^ -> Y v              | INVX4TR   | 0.081 |   1.023 |    1.121 | 
     | U1429                    | B0 v -> Y v             | AO22X1TR  | 0.204 |   1.227 |    1.325 | 
     | clk_r_REG296_S1          | D v                     | DFFQX1TR  | 0.000 |   1.227 |    1.325 | 
     +---------------------------------------------------------------------------------------------+ 
Path 186: MET Setup Check with Pin clk_r_REG335_S1/CK 
Endpoint:   clk_r_REG335_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.224
= Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                     |                         |           |       |  Time   |   Time   | 
     |---------------------+-------------------------+-----------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.318 | 
     | U1155               | A ^ -> Y v              | NAND3X1TR | 0.253 |   0.473 |    0.571 | 
     | U1185               | A0 v -> Y ^             | OAI21X1TR | 0.426 |   0.898 |    0.996 | 
     | PLACEDFE_OFC83_n916 | A ^ -> Y v              | INVX2TR   | 0.114 |   1.012 |    1.110 | 
     | U1462               | B0 v -> Y v             | AO22X1TR  | 0.212 |   1.224 |    1.323 | 
     | clk_r_REG335_S1     | D v                     | DFFQX1TR  | 0.000 |   1.224 |    1.323 | 
     +----------------------------------------------------------------------------------------+ 
Path 187: MET Setup Check with Pin clk_r_REG570_S1/CK 
Endpoint:   clk_r_REG570_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.225
= Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                     |                         |           |       |  Time   |   Time   | 
     |---------------------+-------------------------+-----------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.318 | 
     | U1155               | A ^ -> Y v              | NAND3X1TR | 0.253 |   0.473 |    0.571 | 
     | U1185               | A0 v -> Y ^             | OAI21X1TR | 0.426 |   0.898 |    0.997 | 
     | PLACEDFE_OFC83_n916 | A ^ -> Y v              | INVX2TR   | 0.114 |   1.012 |    1.110 | 
     | U1510               | B0 v -> Y v             | AO22X1TR  | 0.213 |   1.225 |    1.323 | 
     | clk_r_REG570_S1     | D v                     | DFFQX1TR  | 0.000 |   1.225 |    1.323 | 
     +----------------------------------------------------------------------------------------+ 
Path 188: MET Setup Check with Pin clk_r_REG171_S1/CK 
Endpoint:   clk_r_REG171_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.332
- Arrival Time                  1.233
= Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.219 |    0.318 | 
     | U175                 | A ^ -> Y v              | INVX2TR    | 0.065 |   0.284 |    0.383 | 
     | U279                 | B v -> Y ^              | NAND3X1TR  | 0.343 |   0.628 |    0.726 | 
     | U128                 | A1 ^ -> Y v             | OAI21X1TR  | 0.132 |   0.759 |    0.857 | 
     | PLACEDFE_OFC99_n891  | A v -> Y ^              | INVX2TR    | 0.190 |   0.949 |    1.048 | 
     | PLACEDFE_OFC104_n891 | A ^ -> Y v              | CLKINVX2TR | 0.122 |   1.071 |    1.169 | 
     | U1299                | A0 v -> Y v             | AO22X1TR   | 0.163 |   1.233 |    1.332 | 
     | clk_r_REG171_S1      | D v                     | DFFQX1TR   | 0.000 |   1.233 |    1.332 | 
     +------------------------------------------------------------------------------------------+ 
Path 189: MET Setup Check with Pin clk_r_REG356_S1/CK 
Endpoint:   clk_r_REG356_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.331
- Arrival Time                  1.232
= Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.232 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.303 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.397 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.558 | 
     | U1439                 | B ^ -> Y v  | NOR2BX1TR  | 0.054 |   0.514 |    0.613 | 
     | PLACEDFE_OFC114_n975  | A v -> Y ^  | CLKINVX2TR | 0.067 |   0.581 |    0.680 | 
     | PLACEDFE_OFC117_n975  | A ^ -> Y v  | CLKINVX2TR | 0.180 |   0.761 |    0.860 | 
     | PLACEDFE_OFC118_n975  | A v -> Y v  | CLKBUFX2TR | 0.258 |   1.019 |    1.117 | 
     | U1448                 | A1 v -> Y v | AO22X1TR   | 0.213 |   1.232 |    1.331 | 
     | clk_r_REG356_S1       | D v         | DFFQX1TR   | 0.000 |   1.232 |    1.331 | 
     +-------------------------------------------------------------------------------+ 
Path 190: MET Setup Check with Pin clk_r_REG468_S1/CK 
Endpoint:   clk_r_REG468_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.226
= Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                     |                         |           |       |  Time   |   Time   | 
     |---------------------+-------------------------+-----------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.318 | 
     | U1155               | A ^ -> Y v              | NAND3X1TR | 0.253 |   0.473 |    0.572 | 
     | U1185               | A0 v -> Y ^             | OAI21X1TR | 0.426 |   0.898 |    0.997 | 
     | PLACEDFE_OFC83_n916 | A ^ -> Y v              | INVX2TR   | 0.114 |   1.012 |    1.111 | 
     | U1188               | B0 v -> Y v             | AO22X1TR  | 0.214 |   1.226 |    1.325 | 
     | clk_r_REG468_S1     | D v                     | DFFQX1TR  | 0.000 |   1.226 |    1.325 | 
     +----------------------------------------------------------------------------------------+ 
Path 191: MET Setup Check with Pin clk_r_REG357_S1/CK 
Endpoint:   clk_r_REG357_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.331
- Arrival Time                  1.232
= Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.232 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.303 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.398 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.559 | 
     | U1439                 | B ^ -> Y v  | NOR2BX1TR  | 0.054 |   0.514 |    0.613 | 
     | PLACEDFE_OFC114_n975  | A v -> Y ^  | CLKINVX2TR | 0.067 |   0.581 |    0.680 | 
     | PLACEDFE_OFC117_n975  | A ^ -> Y v  | CLKINVX2TR | 0.180 |   0.761 |    0.860 | 
     | PLACEDFE_OFC118_n975  | A v -> Y v  | CLKBUFX2TR | 0.258 |   1.019 |    1.118 | 
     | U1449                 | A1 v -> Y v | AO22X1TR   | 0.213 |   1.232 |    1.331 | 
     | clk_r_REG357_S1       | D v         | DFFQX1TR   | 0.000 |   1.232 |    1.331 | 
     +-------------------------------------------------------------------------------+ 
Path 192: MET Setup Check with Pin clk_r_REG354_S1/CK 
Endpoint:   clk_r_REG354_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.331
- Arrival Time                  1.232
= Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.232 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.303 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.398 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.559 | 
     | U1439                 | B ^ -> Y v  | NOR2BX1TR  | 0.054 |   0.514 |    0.613 | 
     | PLACEDFE_OFC114_n975  | A v -> Y ^  | CLKINVX2TR | 0.067 |   0.581 |    0.680 | 
     | PLACEDFE_OFC117_n975  | A ^ -> Y v  | CLKINVX2TR | 0.180 |   0.761 |    0.860 | 
     | PLACEDFE_OFC118_n975  | A v -> Y v  | CLKBUFX2TR | 0.258 |   1.019 |    1.118 | 
     | U1446                 | A1 v -> Y v | AO22X1TR   | 0.213 |   1.232 |    1.331 | 
     | clk_r_REG354_S1       | D v         | DFFQX1TR   | 0.000 |   1.232 |    1.331 | 
     +-------------------------------------------------------------------------------+ 
Path 193: MET Setup Check with Pin clk_r_REG361_S1/CK 
Endpoint:   clk_r_REG361_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.331
- Arrival Time                  1.232
= Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.232 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.304 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.398 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.559 | 
     | U1439                 | B ^ -> Y v  | NOR2BX1TR  | 0.054 |   0.514 |    0.613 | 
     | PLACEDFE_OFC114_n975  | A v -> Y ^  | CLKINVX2TR | 0.067 |   0.581 |    0.681 | 
     | PLACEDFE_OFC117_n975  | A ^ -> Y v  | CLKINVX2TR | 0.180 |   0.761 |    0.860 | 
     | PLACEDFE_OFC118_n975  | A v -> Y v  | CLKBUFX2TR | 0.258 |   1.019 |    1.118 | 
     | U1454                 | A1 v -> Y v | AO22X1TR   | 0.213 |   1.232 |    1.331 | 
     | clk_r_REG361_S1       | D v         | DFFQX1TR   | 0.000 |   1.232 |    1.331 | 
     +-------------------------------------------------------------------------------+ 
Path 194: MET Setup Check with Pin clk_r_REG532_S1/CK 
Endpoint:   clk_r_REG532_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.217
= Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.214 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.281 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.372 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.503 | 
     | U234                  | B v -> Y ^  | NOR2BX2TR  | 0.165 |   0.568 |    0.668 | 
     | PLACEDFE_OFC95_n949   | A ^ -> Y ^  | BUFX3TR    | 0.236 |   0.804 |    0.903 | 
     | PLACEDFE_OFC96_n949   | A ^ -> Y v  | INVX2TR    | 0.076 |   0.880 |    0.979 | 
     | PLACEDFE_OFC98_n949   | A v -> Y ^  | INVX2TR    | 0.213 |   1.094 |    1.193 | 
     | U1222                 | A1 ^ -> Y ^ | AO22X1TR   | 0.124 |   1.217 |    1.316 | 
     | clk_r_REG532_S1       | D ^         | DFFQX1TR   | 0.000 |   1.217 |    1.316 | 
     +-------------------------------------------------------------------------------+ 
Path 195: MET Setup Check with Pin clk_r_REG52_S2/CK 
Endpoint:   clk_r_REG52_S2/D      (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.115
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  1.195
= Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.216 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.294 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.369 | 
     | U503                                 | B v -> Y ^              | NOR3BX1TR  | 0.118 |   0.387 |    0.487 | 
     | PLACEDFE_OFC109_n1080                | A ^ -> Y ^              | BUFX3TR    | 0.227 |   0.614 |    0.714 | 
     | PLACEDFE_OFC111_n1080                | A ^ -> Y ^              | CLKBUFX2TR | 0.335 |   0.950 |    1.050 | 
     | U1640                                | B0 ^ -> Y v             | AOI22X1TR  | 0.097 |   1.047 |    1.147 | 
     | U1641                                | D v -> Y ^              | NAND4X1TR  | 0.148 |   1.195 |    1.295 | 
     | clk_r_REG52_S2                       | D ^                     | DFFQX1TR   | 0.000 |   1.195 |    1.295 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 196: MET Setup Check with Pin clk_r_REG531_S1/CK 
Endpoint:   clk_r_REG531_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.216
= Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.214 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.281 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.372 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.504 | 
     | U234                  | B v -> Y ^  | NOR2BX2TR  | 0.165 |   0.568 |    0.668 | 
     | PLACEDFE_OFC95_n949   | A ^ -> Y ^  | BUFX3TR    | 0.236 |   0.804 |    0.904 | 
     | PLACEDFE_OFC96_n949   | A ^ -> Y v  | INVX2TR    | 0.076 |   0.880 |    0.980 | 
     | PLACEDFE_OFC98_n949   | A v -> Y ^  | INVX2TR    | 0.213 |   1.094 |    1.193 | 
     | U1221                 | A1 ^ -> Y ^ | AO22X1TR   | 0.123 |   1.216 |    1.316 | 
     | clk_r_REG531_S1       | D ^         | DFFQX1TR   | 0.000 |   1.216 |    1.316 | 
     +-------------------------------------------------------------------------------+ 
Path 197: MET Setup Check with Pin clk_r_REG222_S1/CK 
Endpoint:   clk_r_REG222_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.331
- Arrival Time                  1.231
= Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.233 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.305 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.399 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.560 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.509 |    0.610 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.907 | 
     | PLACEDFE_OFC124_n963  | A v -> Y ^  | CLKINVX2TR | 0.148 |   0.955 |    1.055 | 
     | PLACEDFE_OFC126_n963  | A ^ -> Y v  | INVX2TR    | 0.099 |   1.054 |    1.154 | 
     | U1334                 | A1 v -> Y v | AO22X1TR   | 0.177 |   1.231 |    1.331 | 
     | clk_r_REG222_S1       | D v         | DFFQX1TR   | 0.000 |   1.231 |    1.331 | 
     +-------------------------------------------------------------------------------+ 
Path 198: MET Setup Check with Pin clk_r_REG533_S1/CK 
Endpoint:   clk_r_REG533_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.216
= Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.215 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.282 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.372 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.504 | 
     | U234                  | B v -> Y ^  | NOR2BX2TR  | 0.165 |   0.568 |    0.669 | 
     | PLACEDFE_OFC95_n949   | A ^ -> Y ^  | BUFX3TR    | 0.236 |   0.804 |    0.904 | 
     | PLACEDFE_OFC96_n949   | A ^ -> Y v  | INVX2TR    | 0.076 |   0.880 |    0.980 | 
     | PLACEDFE_OFC98_n949   | A v -> Y ^  | INVX2TR    | 0.213 |   1.094 |    1.194 | 
     | U1223                 | A1 ^ -> Y ^ | AO22X1TR   | 0.123 |   1.216 |    1.316 | 
     | clk_r_REG533_S1       | D ^         | DFFQX1TR   | 0.000 |   1.216 |    1.316 | 
     +-------------------------------------------------------------------------------+ 
Path 199: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG71_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG71_S3/D (v) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG453_S1/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.084
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.331
- Arrival Time                  1.231
= Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                 |             |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG453_S1                                 | CK ^        |             |       |   0.016 |    0.116 | 
     | clk_r_REG453_S1                                 | CK ^ -> Q v | DFFQX4TR    | 0.306 |   0.322 |    0.423 | 
     | U636                                            | B v -> Y ^  | NAND2X1TR   | 0.085 |   0.407 |    0.508 | 
     | U637                                            | B0 ^ -> Y v | OAI2BB1X2TR | 0.078 |   0.486 |    0.586 | 
     | U857                                            | B v -> Y v  | XNOR2X1TR   | 0.132 |   0.618 |    0.718 | 
     | U1018                                           | B0 v -> Y ^ | OAI22X1TR   | 0.163 |   0.781 |    0.881 | 
     | U649                                            | B ^ -> Y ^  | XOR2X1TR    | 0.132 |   0.913 |    1.014 | 
     | U639                                            | A ^ -> Y ^  | XNOR2X2TR   | 0.102 |   1.015 |    1.115 | 
     | U638                                            | A ^ -> Y v  | NAND2X1TR   | 0.081 |   1.096 |    1.196 | 
     | U1070                                           | A0 v -> Y ^ | AOI21X1TR   | 0.091 |   1.187 |    1.287 | 
     | U1071                                           | B0 ^ -> Y v | OAI21X1TR   | 0.044 |   1.231 |    1.331 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG71_S3 | D v         | DFFQX1TR    | 0.000 |   1.231 |    1.331 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 200: MET Setup Check with Pin clk_r_REG200_S1/CK 
Endpoint:   clk_r_REG200_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.223
= Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                     |                         |           |       |  Time   |   Time   | 
     |---------------------+-------------------------+-----------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.320 | 
     | U1155               | A ^ -> Y v              | NAND3X1TR | 0.253 |   0.473 |    0.573 | 
     | U1185               | A0 v -> Y ^             | OAI21X1TR | 0.426 |   0.898 |    0.999 | 
     | PLACEDFE_OFC83_n916 | A ^ -> Y v              | INVX2TR   | 0.114 |   1.012 |    1.113 | 
     | U1348               | B0 v -> Y v             | AO22X1TR  | 0.211 |   1.223 |    1.324 | 
     | clk_r_REG200_S1     | D v                     | DFFQX1TR  | 0.000 |   1.223 |    1.324 | 
     +----------------------------------------------------------------------------------------+ 
Path 201: MET Setup Check with Pin clk_r_REG362_S1/CK 
Endpoint:   clk_r_REG362_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.331
- Arrival Time                  1.230
= Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.234 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.306 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.400 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.561 | 
     | U1439                 | B ^ -> Y v  | NOR2BX1TR  | 0.054 |   0.514 |    0.615 | 
     | PLACEDFE_OFC114_n975  | A v -> Y ^  | CLKINVX2TR | 0.067 |   0.581 |    0.683 | 
     | PLACEDFE_OFC117_n975  | A ^ -> Y v  | CLKINVX2TR | 0.180 |   0.761 |    0.862 | 
     | PLACEDFE_OFC118_n975  | A v -> Y v  | CLKBUFX2TR | 0.258 |   1.019 |    1.120 | 
     | U1455                 | A1 v -> Y v | AO22X1TR   | 0.211 |   1.230 |    1.331 | 
     | clk_r_REG362_S1       | D v         | DFFQX1TR   | 0.000 |   1.230 |    1.331 | 
     +-------------------------------------------------------------------------------+ 
Path 202: MET Setup Check with Pin clk_r_REG174_S1/CK 
Endpoint:   clk_r_REG174_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.200
= Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.216 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.283 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.373 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.505 | 
     | U1288                 | B v -> Y ^  | NOR2BX1TR  | 0.080 |   0.483 |    0.585 | 
     | PLACEDFE_OFC119_n959  | A ^ -> Y ^  | CLKBUFX2TR | 0.172 |   0.656 |    0.757 | 
     | PLACEDFE_OFC120_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   0.861 |    0.962 | 
     | PLACEDFE_OFC121_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   1.067 |    1.168 | 
     | U1303                 | A1 ^ -> Y ^ | AO22X1TR   | 0.133 |   1.200 |    1.301 | 
     | clk_r_REG174_S1       | D ^         | DFFQX1TR   | 0.000 |   1.200 |    1.301 | 
     +-------------------------------------------------------------------------------+ 
Path 203: MET Setup Check with Pin clk_r_REG18_S3/CK 
Endpoint:   clk_r_REG18_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.196
= Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +--------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                       |             |             |       |  Time   |   Time   | 
     |-----------------------+-------------+-------------+-------+---------+----------| 
     |                       | reset v     |             |       |   0.115 |    0.216 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR  | 0.067 |   0.182 |    0.283 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR  | 0.112 |   0.294 |    0.395 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^  | INVX2TR     | 0.196 |   0.489 |    0.591 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^  | BUFX3TR     | 0.207 |   0.697 |    0.798 | 
     | PLACEDFE_OFC181_reset | A ^ -> Y v  | INVX2TR     | 0.132 |   0.829 |    0.930 | 
     | PLACEDFE_OFC182_reset | A v -> Y ^  | CLKINVX2TR  | 0.114 |   0.943 |    1.044 | 
     | U596                  | B ^ -> Y ^  | AND2X2TR    | 0.093 |   1.036 |    1.137 | 
     | U1523                 | A ^ -> Y v  | NAND2X1TR   | 0.031 |   1.067 |    1.168 | 
     | U1524                 | B0 v -> Y ^ | OAI2BB2XLTR | 0.129 |   1.196 |    1.297 | 
     | clk_r_REG18_S3        | D ^         | DFFQX1TR    | 0.000 |   1.196 |    1.297 | 
     +--------------------------------------------------------------------------------+ 
Path 204: MET Setup Check with Pin clk_r_REG509_S1/CK 
Endpoint:   clk_r_REG509_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.213
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.216 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.283 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.374 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.505 | 
     | U234                  | B v -> Y ^  | NOR2BX2TR  | 0.165 |   0.568 |    0.670 | 
     | PLACEDFE_OFC95_n949   | A ^ -> Y ^  | BUFX3TR    | 0.236 |   0.804 |    0.906 | 
     | PLACEDFE_OFC96_n949   | A ^ -> Y v  | INVX2TR    | 0.076 |   0.880 |    0.982 | 
     | PLACEDFE_OFC98_n949   | A v -> Y ^  | INVX2TR    | 0.213 |   1.094 |    1.195 | 
     | U1233                 | A1 ^ -> Y ^ | AO22X1TR   | 0.120 |   1.213 |    1.315 | 
     | clk_r_REG509_S1       | D ^         | DFFQX1TR   | 0.000 |   1.213 |    1.315 | 
     +-------------------------------------------------------------------------------+ 
Path 205: MET Setup Check with Pin clk_r_REG233_S3/CK 
Endpoint:   clk_r_REG233_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG365_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.207
= Slack Time                    0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG365_S2 | CK ^        |           |       |   0.006 |    0.108 | 
     | clk_r_REG365_S2 | CK ^ -> Q v | DFFQX1TR  | 0.275 |   0.282 |    0.384 | 
     | U779            | B1 v -> Y v | AO22X2TR  | 0.233 |   0.515 |    0.616 | 
     | U910            | B v -> Y v  | XNOR2X1TR | 0.119 |   0.633 |    0.735 | 
     | U911            | A1 v -> Y ^ | OAI22X1TR | 0.127 |   0.760 |    0.862 | 
     | U913            | B ^ -> S ^  | ADDHX1TR  | 0.098 |   0.858 |    0.960 | 
     | U462            | A ^ -> Y v  | INVX2TR   | 0.026 |   0.884 |    0.986 | 
     | U626            | A v -> Y ^  | NAND2X1TR | 0.060 |   0.944 |    1.046 | 
     | U1566           | A ^ -> Y v  | NAND2X1TR | 0.040 |   0.984 |    1.086 | 
     | U1567           | A v -> Y ^  | XNOR2X1TR | 0.116 |   1.101 |    1.202 | 
     | U591            | B ^ -> Y ^  | AND2X1TR  | 0.106 |   1.207 |    1.309 | 
     | clk_r_REG233_S3 | D ^         | DFFQX1TR  | 0.000 |   1.207 |    1.309 | 
     +------------------------------------------------------------------------+ 
Path 206: MET Setup Check with Pin clk_r_REG330_S1/CK 
Endpoint:   clk_r_REG330_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.225
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.235 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.306 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.401 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.562 | 
     | U1439                 | B ^ -> Y v  | NOR2BX1TR  | 0.054 |   0.514 |    0.616 | 
     | PLACEDFE_OFC114_n975  | A v -> Y ^  | CLKINVX2TR | 0.067 |   0.581 |    0.683 | 
     | PLACEDFE_OFC117_n975  | A ^ -> Y v  | CLKINVX2TR | 0.180 |   0.761 |    0.863 | 
     | PLACEDFE_OFC118_n975  | A v -> Y v  | CLKBUFX2TR | 0.258 |   1.019 |    1.121 | 
     | U1458                 | A1 v -> Y v | AO22X1TR   | 0.206 |   1.225 |    1.327 | 
     | clk_r_REG330_S1       | D v         | DFFQX1TR   | 0.000 |   1.225 |    1.327 | 
     +-------------------------------------------------------------------------------+ 
Path 207: MET Setup Check with Pin clk_r_REG228_S1/CK 
Endpoint:   clk_r_REG228_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.331
- Arrival Time                  1.229
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.235 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.307 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.401 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.562 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.510 |    0.612 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.909 | 
     | PLACEDFE_OFC124_n963  | A v -> Y ^  | CLKINVX2TR | 0.148 |   0.955 |    1.057 | 
     | PLACEDFE_OFC126_n963  | A ^ -> Y v  | INVX2TR    | 0.099 |   1.054 |    1.156 | 
     | U1340                 | A1 v -> Y v | AO22X1TR   | 0.175 |   1.229 |    1.331 | 
     | clk_r_REG228_S1       | D v         | DFFQX1TR   | 0.000 |   1.229 |    1.331 | 
     +-------------------------------------------------------------------------------+ 
Path 208: MET Setup Check with Pin clk_r_REG355_S1/CK 
Endpoint:   clk_r_REG355_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.331
- Arrival Time                  1.229
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.236 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.307 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.401 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.562 | 
     | U1439                 | B ^ -> Y v  | NOR2BX1TR  | 0.054 |   0.514 |    0.617 | 
     | PLACEDFE_OFC114_n975  | A v -> Y ^  | CLKINVX2TR | 0.067 |   0.581 |    0.684 | 
     | PLACEDFE_OFC117_n975  | A ^ -> Y v  | CLKINVX2TR | 0.180 |   0.761 |    0.864 | 
     | PLACEDFE_OFC118_n975  | A v -> Y v  | CLKBUFX2TR | 0.258 |   1.019 |    1.121 | 
     | U1447                 | A1 v -> Y v | AO22X1TR   | 0.210 |   1.229 |    1.331 | 
     | clk_r_REG355_S1       | D v         | DFFQX1TR   | 0.000 |   1.229 |    1.331 | 
     +-------------------------------------------------------------------------------+ 
Path 209: MET Setup Check with Pin clk_r_REG58_S1/CK 
Endpoint:   clk_r_REG58_S1/D      (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.222
= Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                     |                         |           |       |  Time   |   Time   | 
     |---------------------+-------------------------+-----------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.322 | 
     | U1155               | A ^ -> Y v              | NAND3X1TR | 0.253 |   0.473 |    0.575 | 
     | U1185               | A0 v -> Y ^             | OAI21X1TR | 0.426 |   0.898 |    1.001 | 
     | PLACEDFE_OFC83_n916 | A ^ -> Y v              | INVX2TR   | 0.114 |   1.012 |    1.115 | 
     | U1273               | B0 v -> Y v             | AO22X1TR  | 0.210 |   1.222 |    1.324 | 
     | clk_r_REG58_S1      | D v                     | DFFQX1TR  | 0.000 |   1.222 |    1.324 | 
     +----------------------------------------------------------------------------------------+ 
Path 210: MET Setup Check with Pin clk_r_REG291_S1/CK 
Endpoint:   clk_r_REG291_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.220
= Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                     |                         |           |       |  Time   |   Time   | 
     |---------------------+-------------------------+-----------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.323 | 
     | U1155               | A ^ -> Y v              | NAND3X1TR | 0.253 |   0.473 |    0.576 | 
     | U1185               | A0 v -> Y ^             | OAI21X1TR | 0.426 |   0.898 |    1.002 | 
     | PLACEDFE_OFC83_n916 | A ^ -> Y v              | INVX2TR   | 0.114 |   1.012 |    1.116 | 
     | U1424               | B0 v -> Y v             | AO22X1TR  | 0.208 |   1.220 |    1.324 | 
     | clk_r_REG291_S1     | D v                     | DFFQX1TR  | 0.000 |   1.220 |    1.324 | 
     +----------------------------------------------------------------------------------------+ 
Path 211: MET Setup Check with Pin clk_r_REG35_S1/CK 
Endpoint:   clk_r_REG35_S1/D                                  (^) checked with  
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG44_S3/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.211
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                 |              |            |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG44_S3 | CK ^         |            |       |   0.011 |    0.115 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG44_S3 | CK ^ -> Q ^  | DFFQX1TR   | 0.281 |   0.292 |    0.396 | 
     | U887                                            | A ^ -> Y v   | CLKINVX2TR | 0.036 |   0.328 |    0.432 | 
     | U888                                            | A v -> Y ^   | NAND2X1TR  | 0.046 |   0.374 |    0.478 | 
     | U75                                             | B ^ -> Y ^   | XOR2X1TR   | 0.098 |   0.472 |    0.576 | 
     | U890                                            | AN ^ -> Y ^  | NOR2BX1TR  | 0.099 |   0.571 |    0.675 | 
     | U891                                            | AN ^ -> Y ^  | NOR2BX1TR  | 0.133 |   0.704 |    0.808 | 
     | U1000                                           | B ^ -> S v   | CMPR32X2TR | 0.280 |   0.983 |    1.087 | 
     | U1034                                           | CI v -> CO v | ADDFX2TR   | 0.169 |   1.152 |    1.256 | 
     | U1562                                           | B v -> Y ^   | NAND2X1TR  | 0.059 |   1.211 |    1.315 | 
     | clk_r_REG35_S1                                  | D ^          | DFFQX1TR   | 0.000 |   1.211 |    1.315 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 212: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_R_6_clk_r_
REG123_S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_R_6_clk_r_REG123_S3/D (^) checked 
with  leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG392_S2/Q     (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.294
- Arrival Time                  1.190
= Slack Time                    0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG392_S2   | CK ^        |           |       |   0.007 |    0.111 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG392_S2   | CK ^ -> Q v | DFFQX4TR  | 0.329 |   0.336 |    0.440 | 
     | U784                                               | B v -> Y ^  | XNOR2X4TR | 0.154 |   0.490 |    0.594 | 
     | U385                                               | B ^ -> Y v  | NAND2X2TR | 0.123 |   0.613 |    0.718 | 
     | U1094                                              | A0 v -> Y ^ | OAI22X1TR | 0.152 |   0.765 |    0.870 | 
     | U618                                               | B ^ -> Y ^  | XOR2X1TR  | 0.133 |   0.898 |    1.002 | 
     | U92                                                | B ^ -> Y ^  | XOR2X1TR  | 0.110 |   1.008 |    1.113 | 
     | U419                                               | A ^ -> Y ^  | XOR2X1TR  | 0.098 |   1.106 |    1.210 | 
     | U52                                                | A ^ -> Y ^  | XOR2X1TR  | 0.084 |   1.190 |    1.294 | 
     | PE_top0_buff_mult_arr0_mult_x_24_R_6_clk_r_REG123_ | D ^         | DFFQX1TR  | 0.000 |   1.190 |    1.294 | 
     | S3                                                 |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 213: MET Setup Check with Pin clk_r_REG223_S1/CK 
Endpoint:   clk_r_REG223_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.332
- Arrival Time                  1.227
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.238 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.309 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.404 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.565 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.509 |    0.614 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.912 | 
     | PLACEDFE_OFC124_n963  | A v -> Y ^  | CLKINVX2TR | 0.148 |   0.955 |    1.060 | 
     | PLACEDFE_OFC126_n963  | A ^ -> Y v  | INVX2TR    | 0.099 |   1.054 |    1.159 | 
     | U1335                 | A1 v -> Y v | AO22X1TR   | 0.173 |   1.227 |    1.332 | 
     | clk_r_REG223_S1       | D v         | DFFQX1TR   | 0.000 |   1.227 |    1.332 | 
     +-------------------------------------------------------------------------------+ 
Path 214: MET Setup Check with Pin clk_r_REG221_S1/CK 
Endpoint:   clk_r_REG221_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.332
- Arrival Time                  1.227
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.238 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.309 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.404 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.565 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.510 |    0.614 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    0.912 | 
     | PLACEDFE_OFC124_n963  | A v -> Y ^  | CLKINVX2TR | 0.148 |   0.955 |    1.060 | 
     | PLACEDFE_OFC126_n963  | A ^ -> Y v  | INVX2TR    | 0.099 |   1.054 |    1.159 | 
     | U1333                 | A1 v -> Y v | AO22X1TR   | 0.173 |   1.227 |    1.332 | 
     | clk_r_REG221_S1       | D v         | DFFQX1TR   | 0.000 |   1.227 |    1.332 | 
     +-------------------------------------------------------------------------------+ 
Path 215: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_
REG115_S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG115_S3/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG548_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  1.202
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                  |             |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG548_S1                                  | CK ^        |             |       |   0.006 |    0.111 | 
     | clk_r_REG548_S1                                  | CK ^ -> Q ^ | DFFHQX1TR   | 0.288 |   0.294 |    0.400 | 
     | U671                                             | B ^ -> Y v  | NAND2X1TR   | 0.063 |   0.357 |    0.463 | 
     | U672                                             | B0 v -> Y ^ | OAI2BB1X2TR | 0.109 |   0.466 |    0.571 | 
     | U371                                             | B ^ -> Y v  | XNOR2X1TR   | 0.100 |   0.566 |    0.672 | 
     | U370                                             | B0 v -> Y ^ | OAI22X2TR   | 0.123 |   0.689 |    0.795 | 
     | U608                                             | B ^ -> CO ^ | ADDFX2TR    | 0.292 |   0.981 |    1.087 | 
     | U908                                             | A ^ -> Y v  | CLKINVX2TR  | 0.033 |   1.014 |    1.119 | 
     | U264                                             | B v -> Y v  | OR2X2TR     | 0.124 |   1.137 |    1.243 | 
     | U1108                                            | B v -> Y ^  | NAND2X1TR   | 0.065 |   1.202 |    1.307 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG115_S3 | D ^         | DFFQX1TR    | 0.000 |   1.202 |    1.307 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 216: MET Setup Check with Pin clk_r_REG40_S1/CK 
Endpoint:   clk_r_REG40_S1/D                                  (^) checked with  
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG75_S3/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.202
= Slack Time                    0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                 |              |             |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG75_S3 | CK ^         |             |       |   0.009 |    0.116 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG75_S3 | CK ^ -> Q v  | DFFQX1TR    | 0.321 |   0.330 |    0.437 | 
     | U471                                            | A1 v -> Y ^  | OAI21X1TR   | 0.124 |   0.454 |    0.560 | 
     | U959                                            | B0 ^ -> Y v  | AOI21X2TR   | 0.055 |   0.509 |    0.616 | 
     | U641                                            | A1N v -> Y v | AOI2BB1X1TR | 0.148 |   0.658 |    0.764 | 
     | U325                                            | A v -> Y v   | XNOR2X1TR   | 0.087 |   0.745 |    0.851 | 
     | U324                                            | AN v -> Y v  | NOR2BX1TR   | 0.119 |   0.864 |    0.970 | 
     | U980                                            | CI v -> S ^  | ADDFHX2TR   | 0.148 |   1.012 |    1.119 | 
     | U1128                                           | CI ^ -> S v  | ADDFHX2TR   | 0.144 |   1.156 |    1.263 | 
     | U590                                            | A v -> Y ^   | NAND2X1TR   | 0.046 |   1.202 |    1.309 | 
     | clk_r_REG40_S1                                  | D ^          | DFFQX1TR    | 0.000 |   1.202 |    1.309 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 217: MET Setup Check with Pin clk_r_REG145_S1/CK 
Endpoint:   clk_r_REG145_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.218
= Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                     |                         |           |       |  Time   |   Time   | 
     |---------------------+-------------------------+-----------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.326 | 
     | U1155               | A ^ -> Y v              | NAND3X1TR | 0.253 |   0.473 |    0.580 | 
     | U1185               | A0 v -> Y ^             | OAI21X1TR | 0.426 |   0.898 |    1.005 | 
     | PLACEDFE_OFC83_n916 | A ^ -> Y v              | INVX2TR   | 0.114 |   1.012 |    1.119 | 
     | U1311               | B0 v -> Y v             | AO22X1TR  | 0.206 |   1.218 |    1.325 | 
     | clk_r_REG145_S1     | D v                     | DFFQX1TR  | 0.000 |   1.218 |    1.325 | 
     +----------------------------------------------------------------------------------------+ 
Path 218: MET Setup Check with Pin clk_r_REG177_S1/CK 
Endpoint:   clk_r_REG177_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  1.194
= Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.222 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.289 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.380 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.511 | 
     | U1288                 | B v -> Y ^  | NOR2BX1TR  | 0.080 |   0.483 |    0.591 | 
     | PLACEDFE_OFC119_n959  | A ^ -> Y ^  | CLKBUFX2TR | 0.172 |   0.656 |    0.763 | 
     | PLACEDFE_OFC120_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   0.861 |    0.969 | 
     | PLACEDFE_OFC121_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   1.067 |    1.174 | 
     | U1306                 | A1 ^ -> Y ^ | AO22X1TR   | 0.128 |   1.194 |    1.302 | 
     | clk_r_REG177_S1       | D ^         | DFFQX1TR   | 0.000 |   1.194 |    1.302 | 
     +-------------------------------------------------------------------------------+ 
Path 219: MET Setup Check with Pin clk_r_REG534_S1/CK 
Endpoint:   clk_r_REG534_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.210
= Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.222 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.289 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.380 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.512 | 
     | U234                  | B v -> Y ^  | NOR2BX2TR  | 0.165 |   0.568 |    0.676 | 
     | PLACEDFE_OFC95_n949   | A ^ -> Y ^  | BUFX3TR    | 0.236 |   0.804 |    0.912 | 
     | PLACEDFE_OFC96_n949   | A ^ -> Y v  | INVX2TR    | 0.076 |   0.880 |    0.988 | 
     | PLACEDFE_OFC98_n949   | A v -> Y ^  | INVX2TR    | 0.213 |   1.094 |    1.201 | 
     | U1224                 | A1 ^ -> Y ^ | AO22X1TR   | 0.116 |   1.210 |    1.317 | 
     | clk_r_REG534_S1       | D ^         | DFFQX1TR   | 0.000 |   1.210 |    1.317 | 
     +-------------------------------------------------------------------------------+ 
Path 220: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG81_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG81_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG430_S2/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.214
= Slack Time                    0.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG430_S2 | CK ^        |           |       |   0.011 |    0.120 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG430_S2 | CK ^ -> Q ^ | DFFQX2TR  | 0.375 |   0.385 |    0.495 | 
     | U845                                             | B ^ -> Y ^  | XNOR2X2TR | 0.189 |   0.574 |    0.684 | 
     | U846                                             | B ^ -> Y v  | NAND2X2TR | 0.088 |   0.662 |    0.772 | 
     | U418                                             | A0 v -> Y ^ | OAI22X1TR | 0.175 |   0.837 |    0.946 | 
     | U524                                             | B ^ -> Y ^  | OR2X1TR   | 0.140 |   0.977 |    1.086 | 
     | U1079                                            | A ^ -> CO ^ | ADDFHX2TR | 0.203 |   1.179 |    1.289 | 
     | U386                                             | B ^ -> Y v  | NAND2X1TR | 0.035 |   1.214 |    1.324 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG81_S3  | D v         | DFFQX1TR  | 0.000 |   1.214 |    1.324 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 221: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG84_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG84_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG454_S1/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  1.196
= Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                 |              |             |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG454_S1                                 | CK ^         |             |       |   0.011 |    0.122 | 
     | clk_r_REG454_S1                                 | CK ^ -> Q v  | DFFQX4TR    | 0.312 |   0.323 |    0.434 | 
     | U750                                            | A0 v -> Y v  | AO22X2TR    | 0.143 |   0.466 |    0.577 | 
     | PLACEDFE_OCPC233_n162                           | A v -> Y v   | BUFX8TR     | 0.080 |   0.546 |    0.657 | 
     | U752                                            | AN v -> Y v  | NAND2BX2TR  | 0.088 |   0.634 |    0.746 | 
     | U754                                            | A v -> Y ^   | NAND2X1TR   | 0.064 |   0.698 |    0.810 | 
     | U755                                            | A1N ^ -> Y ^ | OAI2BB2X4TR | 0.095 |   0.794 |    0.905 | 
     | U698                                            | A ^ -> S ^   | CMPR22X2TR  | 0.080 |   0.874 |    0.985 | 
     | U148                                            | CI ^ -> S v  | ADDFHX2TR   | 0.160 |   1.034 |    1.145 | 
     | U367                                            | A v -> Y ^   | NOR2X2TR    | 0.071 |   1.105 |    1.216 | 
     | U366                                            | A ^ -> Y v   | INVX2TR     | 0.036 |   1.141 |    1.252 | 
     | U583                                            | A v -> Y ^   | NAND2X1TR   | 0.055 |   1.196 |    1.307 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG84_S3 | D ^          | DFFQX1TR    | 0.000 |   1.196 |    1.307 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 222: MET Setup Check with Pin clk_r_REG175_S1/CK 
Endpoint:   clk_r_REG175_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.190
= Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.227 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.294 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.385 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.516 | 
     | U1288                 | B v -> Y ^  | NOR2BX1TR  | 0.080 |   0.483 |    0.596 | 
     | PLACEDFE_OFC119_n959  | A ^ -> Y ^  | CLKBUFX2TR | 0.172 |   0.656 |    0.768 | 
     | PLACEDFE_OFC120_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   0.861 |    0.974 | 
     | PLACEDFE_OFC121_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   1.067 |    1.179 | 
     | U1304                 | A1 ^ -> Y ^ | AO22X1TR   | 0.124 |   1.190 |    1.303 | 
     | clk_r_REG175_S1       | D ^         | DFFQX1TR   | 0.000 |   1.190 |    1.303 | 
     +-------------------------------------------------------------------------------+ 
Path 223: MET Setup Check with Pin clk_r_REG143_S1/CK 
Endpoint:   clk_r_REG143_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.199
= Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.227 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.294 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.385 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.517 | 
     | U1288                 | B v -> Y ^  | NOR2BX1TR  | 0.080 |   0.483 |    0.596 | 
     | PLACEDFE_OFC119_n959  | A ^ -> Y ^  | CLKBUFX2TR | 0.172 |   0.656 |    0.768 | 
     | PLACEDFE_OFC120_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   0.861 |    0.974 | 
     | PLACEDFE_OFC121_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   1.067 |    1.179 | 
     | U1309                 | A1 ^ -> Y ^ | AO22X1TR   | 0.132 |   1.199 |    1.311 | 
     | clk_r_REG143_S1       | D ^         | DFFQX1TR   | 0.000 |   1.199 |    1.312 | 
     +-------------------------------------------------------------------------------+ 
Path 224: MET Setup Check with Pin clk_r_REG581_S1/CK 
Endpoint:   clk_r_REG581_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  1.193
= Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                     |                         |            |       |  Time   |   Time   | 
     |---------------------+-------------------------+------------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__1_ v |            |       |   0.141 |    0.255 | 
     | U1136               | A2 v -> Y ^             | OAI31X4TR  | 0.257 |   0.398 |    0.512 | 
     | U1143               | B ^ -> Y v              | NAND2X2TR  | 0.141 |   0.539 |    0.653 | 
     | U1161               | A1 v -> Y ^             | OAI21X1TR  | 0.232 |   0.771 |    0.885 | 
     | PLACEDFE_OFC74_n904 | A ^ -> Y v              | CLKINVX2TR | 0.162 |   0.933 |    1.047 | 
     | PLACEDFE_OFC75_n904 | A v -> Y ^              | INVX2TR    | 0.143 |   1.076 |    1.190 | 
     | U1508               | A0 ^ -> Y ^             | AO22X1TR   | 0.117 |   1.193 |    1.307 | 
     | clk_r_REG581_S1     | D ^                     | DFFQX1TR   | 0.000 |   1.193 |    1.307 | 
     +-----------------------------------------------------------------------------------------+ 
Path 225: MET Setup Check with Pin clk_r_REG212_S3/CK 
Endpoint:   clk_r_REG212_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG215_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.099
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.200
= Slack Time                    0.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG215_S2 | CK ^        |           |       |   0.015 |    0.131 | 
     | clk_r_REG215_S2 | CK ^ -> Q v | DFFQX1TR  | 0.301 |   0.316 |    0.432 | 
     | U836            | A1 v -> Y v | AO22X2TR  | 0.198 |   0.514 |    0.630 | 
     | U1049           | A v -> Y v  | XNOR2X1TR | 0.127 |   0.641 |    0.757 | 
     | U1055           | B0 v -> Y ^ | OAI22X1TR | 0.169 |   0.811 |    0.927 | 
     | U1063           | A ^ -> S ^  | ADDHX1TR  | 0.107 |   0.918 |    1.034 | 
     | U1066           | A ^ -> Y v  | NAND2X1TR | 0.062 |   0.980 |    1.096 | 
     | U1570           | B v -> Y ^  | NAND2X1TR | 0.072 |   1.052 |    1.168 | 
     | U1571           | A ^ -> Y ^  | XNOR2X1TR | 0.067 |   1.119 |    1.235 | 
     | U290            | A ^ -> Y ^  | AND2X2TR  | 0.082 |   1.200 |    1.316 | 
     | clk_r_REG212_S3 | D ^         | DFFQX1TR  | 0.000 |   1.200 |    1.316 | 
     +------------------------------------------------------------------------+ 
Path 226: MET Setup Check with Pin clk_r_REG167_S1/CK 
Endpoint:   clk_r_REG167_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.199
= Slack Time                    0.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.231 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.298 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.389 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.520 | 
     | U1288                 | B v -> Y ^  | NOR2BX1TR  | 0.080 |   0.483 |    0.600 | 
     | PLACEDFE_OFC119_n959  | A ^ -> Y ^  | CLKBUFX2TR | 0.172 |   0.656 |    0.772 | 
     | PLACEDFE_OFC120_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   0.861 |    0.978 | 
     | PLACEDFE_OFC121_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   1.067 |    1.183 | 
     | U1295                 | A1 ^ -> Y ^ | AO22X1TR   | 0.132 |   1.199 |    1.315 | 
     | clk_r_REG167_S1       | D ^         | DFFQX1TR   | 0.000 |   1.199 |    1.315 | 
     +-------------------------------------------------------------------------------+ 
Path 227: MET Setup Check with Pin clk_r_REG168_S1/CK 
Endpoint:   clk_r_REG168_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.331
- Arrival Time                  1.213
= Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.232 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.299 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.294 |    0.411 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^  | INVX2TR    | 0.196 |   0.489 |    0.607 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^  | BUFX3TR    | 0.207 |   0.697 |    0.814 | 
     | U318                  | B0 ^ -> Y ^ | OA21X2TR   | 0.247 |   0.944 |    1.061 | 
     | U241                  | A ^ -> Y v  | INVX2TR    | 0.104 |   1.048 |    1.166 | 
     | U1296                 | A0 v -> Y v | AO22X1TR   | 0.165 |   1.213 |    1.331 | 
     | clk_r_REG168_S1       | D v         | DFFQX1TR   | 0.000 |   1.213 |    1.331 | 
     +-------------------------------------------------------------------------------+ 
Path 228: MET Setup Check with Pin clk_r_REG136_S1/CK 
Endpoint:   clk_r_REG136_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.195
= Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.233 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.300 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.390 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.522 | 
     | U1288                 | B v -> Y ^  | NOR2BX1TR  | 0.080 |   0.483 |    0.601 | 
     | PLACEDFE_OFC119_n959  | A ^ -> Y ^  | CLKBUFX2TR | 0.172 |   0.656 |    0.774 | 
     | PLACEDFE_OFC120_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   0.861 |    0.979 | 
     | PLACEDFE_OFC121_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   1.067 |    1.185 | 
     | U1324                 | A1 ^ -> Y ^ | AO22X1TR   | 0.128 |   1.195 |    1.313 | 
     | clk_r_REG136_S1       | D ^         | DFFQX1TR   | 0.000 |   1.195 |    1.313 | 
     +-------------------------------------------------------------------------------+ 
Path 229: MET Setup Check with Pin clk_r_REG135_S1/CK 
Endpoint:   clk_r_REG135_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.189
= Slack Time                    0.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.234 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.301 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.391 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.523 | 
     | U1288                 | B v -> Y ^  | NOR2BX1TR  | 0.080 |   0.483 |    0.603 | 
     | PLACEDFE_OFC119_n959  | A ^ -> Y ^  | CLKBUFX2TR | 0.172 |   0.656 |    0.775 | 
     | PLACEDFE_OFC120_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   0.861 |    0.980 | 
     | PLACEDFE_OFC121_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   1.067 |    1.186 | 
     | U1323                 | A1 ^ -> Y ^ | AO22X1TR   | 0.122 |   1.189 |    1.308 | 
     | clk_r_REG135_S1       | D ^         | DFFQX1TR   | 0.000 |   1.189 |    1.308 | 
     +-------------------------------------------------------------------------------+ 
Path 230: MET Setup Check with Pin clk_r_REG525_S2/CK 
Endpoint:   clk_r_REG525_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.192
= Slack Time                    0.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.127
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                     |                         |             |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                     | pe_in_pk_rdb_addr__0_ v |             |       |   0.128 |    0.247 | 
     | PLACEDFE_OFC93_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.100 |   0.227 |    0.347 | 
     | PLACEDFE_OFC94_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR     | 0.043 |   0.270 |    0.389 | 
     | U506                                | A v -> Y v              | AND2X1TR    | 0.102 |   0.372 |    0.491 | 
     | U1530                               | B v -> Y v              | CLKAND2X3TR | 0.211 |   0.582 |    0.702 | 
     | PLACEDFE_OFC136_n1098               | A v -> Y ^              | CLKINVX2TR  | 0.112 |   0.694 |    0.813 | 
     | PLACEDFE_OFC138_n1098               | A ^ -> Y v              | CLKINVX2TR  | 0.088 |   0.783 |    0.902 | 
     | U1674                               | A0 v -> Y ^             | AOI22X1TR   | 0.276 |   1.058 |    1.177 | 
     | U1677                               | B ^ -> Y v              | NAND4X1TR   | 0.134 |   1.192 |    1.311 | 
     | clk_r_REG525_S2                     | D v                     | DFFQX1TR    | 0.000 |   1.192 |    1.312 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 231: MET Setup Check with Pin clk_r_REG134_S1/CK 
Endpoint:   clk_r_REG134_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.188
= Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.234 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.301 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.392 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.524 | 
     | U1288                 | B v -> Y ^  | NOR2BX1TR  | 0.080 |   0.483 |    0.603 | 
     | PLACEDFE_OFC119_n959  | A ^ -> Y ^  | CLKBUFX2TR | 0.172 |   0.656 |    0.776 | 
     | PLACEDFE_OFC120_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   0.861 |    0.981 | 
     | PLACEDFE_OFC121_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   1.067 |    1.187 | 
     | U1322                 | A1 ^ -> Y ^ | AO22X1TR   | 0.121 |   1.188 |    1.308 | 
     | clk_r_REG134_S1       | D ^         | DFFQX1TR   | 0.000 |   1.188 |    1.308 | 
     +-------------------------------------------------------------------------------+ 
Path 232: MET Setup Check with Pin clk_r_REG488_S1/CK 
Endpoint:   clk_r_REG488_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.331
- Arrival Time                  1.210
= Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.235 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.302 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.294 |    0.414 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^  | INVX2TR    | 0.196 |   0.489 |    0.610 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^  | BUFX3TR    | 0.207 |   0.697 |    0.817 | 
     | U318                  | B0 ^ -> Y ^ | OA21X2TR   | 0.247 |   0.944 |    1.064 | 
     | U241                  | A ^ -> Y v  | INVX2TR    | 0.104 |   1.048 |    1.168 | 
     | U1147                 | A0 v -> Y v | AO22X1TR   | 0.163 |   1.210 |    1.331 | 
     | clk_r_REG488_S1       | D v         | DFFQX1TR   | 0.000 |   1.210 |    1.331 | 
     +-------------------------------------------------------------------------------+ 
Path 233: MET Setup Check with Pin clk_r_REG576_S1/CK 
Endpoint:   clk_r_REG576_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.330
- Arrival Time                  1.209
= Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.235 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.302 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.294 |    0.414 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^  | INVX2TR    | 0.196 |   0.489 |    0.610 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^  | BUFX3TR    | 0.207 |   0.696 |    0.817 | 
     | U318                  | B0 ^ -> Y ^ | OA21X2TR   | 0.247 |   0.943 |    1.064 | 
     | U241                  | A ^ -> Y v  | INVX2TR    | 0.104 |   1.048 |    1.169 | 
     | U1503                 | A0 v -> Y v | AO22X1TR   | 0.161 |   1.209 |    1.330 | 
     | clk_r_REG576_S1       | D v         | DFFQX1TR   | 0.000 |   1.209 |    1.330 | 
     +-------------------------------------------------------------------------------+ 
Path 234: MET Setup Check with Pin clk_r_REG494_S1/CK 
Endpoint:   clk_r_REG494_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.330
- Arrival Time                  1.208
= Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                     |                         |           |       |  Time   |   Time   | 
     |---------------------+-------------------------+-----------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.262 | 
     | U1136               | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.519 | 
     | U1143               | B ^ -> Y v              | NAND2X2TR | 0.141 |   0.539 |    0.660 | 
     | U307                | A0 v -> Y ^             | OAI21X2TR | 0.339 |   0.878 |    0.999 | 
     | PLACEDFE_OFC58_n903 | A ^ -> Y v              | INVX2TR   | 0.119 |   0.997 |    1.118 | 
     | U1160               | B0 v -> Y v             | AO22X1TR  | 0.212 |   1.208 |    1.330 | 
     | clk_r_REG494_S1     | D v                     | DFFQX1TR  | 0.000 |   1.208 |    1.330 | 
     +----------------------------------------------------------------------------------------+ 
Path 235: MET Setup Check with Pin clk_r_REG140_S1/CK 
Endpoint:   clk_r_REG140_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.190
= Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.236 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.303 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.394 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.525 | 
     | U1288                 | B v -> Y ^  | NOR2BX1TR  | 0.080 |   0.483 |    0.605 | 
     | PLACEDFE_OFC119_n959  | A ^ -> Y ^  | CLKBUFX2TR | 0.172 |   0.656 |    0.777 | 
     | PLACEDFE_OFC120_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   0.861 |    0.983 | 
     | PLACEDFE_OFC121_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   1.067 |    1.188 | 
     | U1307                 | A1 ^ -> Y ^ | AO22X1TR   | 0.124 |   1.190 |    1.312 | 
     | clk_r_REG140_S1       | D ^         | DFFQX1TR   | 0.000 |   1.190 |    1.312 | 
     +-------------------------------------------------------------------------------+ 
Path 236: MET Setup Check with Pin clk_r_REG388_S1/CK 
Endpoint:   clk_r_REG388_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.206
= Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                     |                         |           |       |  Time   |   Time   | 
     |---------------------+-------------------------+-----------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.263 | 
     | U1136               | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.520 | 
     | U1143               | B ^ -> Y v              | NAND2X2TR | 0.141 |   0.539 |    0.661 | 
     | U307                | A0 v -> Y ^             | OAI21X2TR | 0.339 |   0.878 |    1.000 | 
     | PLACEDFE_OFC58_n903 | A ^ -> Y v              | INVX2TR   | 0.119 |   0.997 |    1.118 | 
     | U1477               | B0 v -> Y v             | AO22X1TR  | 0.210 |   1.206 |    1.328 | 
     | clk_r_REG388_S1     | D v                     | DFFQX1TR  | 0.000 |   1.206 |    1.328 | 
     +----------------------------------------------------------------------------------------+ 
Path 237: MET Setup Check with Pin clk_r_REG142_S1/CK 
Endpoint:   clk_r_REG142_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.191
= Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.238 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.305 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.395 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.527 | 
     | U1288                 | B v -> Y ^  | NOR2BX1TR  | 0.080 |   0.483 |    0.607 | 
     | PLACEDFE_OFC119_n959  | A ^ -> Y ^  | CLKBUFX2TR | 0.172 |   0.656 |    0.779 | 
     | PLACEDFE_OFC120_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   0.861 |    0.984 | 
     | PLACEDFE_OFC121_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   1.067 |    1.190 | 
     | U1308                 | A1 ^ -> Y ^ | AO22X1TR   | 0.124 |   1.191 |    1.314 | 
     | clk_r_REG142_S1       | D ^         | DFFQX1TR   | 0.000 |   1.191 |    1.314 | 
     +-------------------------------------------------------------------------------+ 
Path 238: MET Setup Check with Pin clk_r_REG495_S1/CK 
Endpoint:   clk_r_REG495_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.190
= Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +-----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                     |                         |            |       |  Time   |   Time   | 
     |---------------------+-------------------------+------------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__1_ v |            |       |   0.141 |    0.266 | 
     | U1136               | A2 v -> Y ^             | OAI31X4TR  | 0.257 |   0.398 |    0.523 | 
     | U1143               | B ^ -> Y v              | NAND2X2TR  | 0.141 |   0.539 |    0.664 | 
     | U1161               | A1 v -> Y ^             | OAI21X1TR  | 0.232 |   0.771 |    0.896 | 
     | PLACEDFE_OFC74_n904 | A ^ -> Y v              | CLKINVX2TR | 0.162 |   0.933 |    1.058 | 
     | PLACEDFE_OFC75_n904 | A v -> Y ^              | INVX2TR    | 0.143 |   1.076 |    1.201 | 
     | U1164               | A0 ^ -> Y ^             | AO22X1TR   | 0.113 |   1.190 |    1.315 | 
     | clk_r_REG495_S1     | D ^                     | DFFQX1TR   | 0.000 |   1.190 |    1.315 | 
     +-----------------------------------------------------------------------------------------+ 
Path 239: MET Setup Check with Pin clk_r_REG169_S1/CK 
Endpoint:   clk_r_REG169_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.189
= Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.241 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.308 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.399 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.531 | 
     | U1288                 | B v -> Y ^  | NOR2BX1TR  | 0.080 |   0.483 |    0.610 | 
     | PLACEDFE_OFC119_n959  | A ^ -> Y ^  | CLKBUFX2TR | 0.172 |   0.656 |    0.782 | 
     | PLACEDFE_OFC120_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   0.861 |    0.988 | 
     | PLACEDFE_OFC121_n959  | A ^ -> Y ^  | BUFX3TR    | 0.206 |   1.067 |    1.193 | 
     | U1297                 | A1 ^ -> Y ^ | AO22X1TR   | 0.123 |   1.189 |    1.316 | 
     | clk_r_REG169_S1       | D ^         | DFFQX1TR   | 0.000 |   1.189 |    1.316 | 
     +-------------------------------------------------------------------------------+ 
Path 240: MET Setup Check with Pin clk_r_REG453_S1/CK 
Endpoint:   clk_r_REG453_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.083
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.333
- Arrival Time                  1.204
= Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.127
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                     |                         |             |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                     | pe_in_pk_rdb_addr__0_ v |             |       |   0.127 |    0.256 | 
     | PLACEDFE_OFC93_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.100 |   0.227 |    0.356 | 
     | PLACEDFE_OFC94_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR     | 0.043 |   0.270 |    0.398 | 
     | U506                                | A v -> Y v              | AND2X1TR    | 0.102 |   0.372 |    0.500 | 
     | U1530                               | B v -> Y v              | CLKAND2X3TR | 0.211 |   0.582 |    0.711 | 
     | PLACEDFE_OFC136_n1098               | A v -> Y ^              | CLKINVX2TR  | 0.112 |   0.694 |    0.822 | 
     | PLACEDFE_OFC138_n1098               | A ^ -> Y v              | CLKINVX2TR  | 0.088 |   0.783 |    0.911 | 
     | U1547                               | A0 v -> Y ^             | AOI22X1TR   | 0.200 |   0.982 |    1.111 | 
     | U1550                               | B ^ -> Y v              | NAND4X1TR   | 0.108 |   1.090 |    1.219 | 
     | U1551                               | B v -> Y v              | AND2X2TR    | 0.114 |   1.204 |    1.333 | 
     | clk_r_REG453_S1                     | D v                     | DFFQX4TR    | 0.000 |   1.204 |    1.333 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 241: MET Setup Check with Pin clk_r_REG555_S1/CK 
Endpoint:   clk_r_REG555_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.198
= Slack Time                    0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.270 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.527 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.567 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.645 | 
     | U1200                    | A1 v -> Y ^             | OAI21X2TR | 0.324 |   0.841 |    0.969 | 
     | PLACEDFE_OFC80_n928      | A ^ -> Y v              | INVX2TR   | 0.127 |   0.968 |    1.096 | 
     | U1492                    | B0 v -> Y v             | AO22X1TR  | 0.230 |   1.197 |    1.326 | 
     | clk_r_REG555_S1          | D v                     | DFFQX1TR  | 0.000 |   1.198 |    1.326 | 
     +---------------------------------------------------------------------------------------------+ 
Path 242: MET Setup Check with Pin clk_r_REG56_S1/CK 
Endpoint:   clk_r_REG56_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.181
= Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.245 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.312 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.402 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.534 | 
     | U1250                 | B v -> Y ^  | NOR2BX1TR  | 0.171 |   0.575 |    0.705 | 
     | PLACEDFE_OFC132_n955  | A ^ -> Y ^  | BUFX3TR    | 0.243 |   0.819 |    0.949 | 
     | PLACEDFE_OFC133_n955  | A ^ -> Y v  | CLKINVX2TR | 0.103 |   0.921 |    1.051 | 
     | PLACEDFE_OFC134_n955  | A v -> Y ^  | CLKINVX2TR | 0.133 |   1.055 |    1.185 | 
     | U1271                 | A1 ^ -> Y ^ | AO22X1TR   | 0.127 |   1.181 |    1.311 | 
     | clk_r_REG56_S1        | D ^         | DFFQX1TR   | 0.000 |   1.181 |    1.312 | 
     +-------------------------------------------------------------------------------+ 
Path 243: MET Setup Check with Pin clk_r_REG1_S1/CK 
Endpoint:   clk_r_REG1_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.182
= Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.245 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.181 |    0.312 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.402 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.534 | 
     | U1250                 | B v -> Y ^  | NOR2BX1TR  | 0.171 |   0.575 |    0.705 | 
     | PLACEDFE_OFC132_n955  | A ^ -> Y ^  | BUFX3TR    | 0.243 |   0.819 |    0.949 | 
     | PLACEDFE_OFC133_n955  | A ^ -> Y v  | CLKINVX2TR | 0.103 |   0.921 |    1.052 | 
     | PLACEDFE_OFC134_n955  | A v -> Y ^  | CLKINVX2TR | 0.133 |   1.055 |    1.185 | 
     | U1284                 | A1 ^ -> Y ^ | AO22X1TR   | 0.127 |   1.182 |    1.312 | 
     | clk_r_REG1_S1         | D ^         | DFFQX1TR   | 0.000 |   1.182 |    1.312 | 
     +-------------------------------------------------------------------------------+ 
Path 244: MET Setup Check with Pin clk_r_REG329_S2/CK 
Endpoint:   clk_r_REG329_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.173
= Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.159
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                     |                         |           |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                     | pe_in_pk_rdb_addr__0_ ^ |           |       |   0.159 |    0.289 | 
     | PLACEDFE_OFC93_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR   | 0.084 |   0.243 |    0.373 | 
     | U502                                | C v -> Y ^              | NOR3X1TR  | 0.443 |   0.686 |    0.816 | 
     | PLACEDFE_OFC231_n1076               | A ^ -> Y ^              | BUFX6TR   | 0.163 |   0.849 |    0.979 | 
     | PLACEDFE_OFC232_n1076               | A ^ -> Y ^              | BUFX6TR   | 0.132 |   0.981 |    1.111 | 
     | U1665                               | B0 ^ -> Y v             | AOI22X1TR | 0.069 |   1.050 |    1.180 | 
     | U1667                               | C v -> Y ^              | NAND4X1TR | 0.123 |   1.173 |    1.304 | 
     | clk_r_REG329_S2                     | D ^                     | DFFQX1TR  | 0.000 |   1.173 |    1.304 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 245: MET Setup Check with Pin clk_r_REG578_S1/CK 
Endpoint:   clk_r_REG578_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.330
- Arrival Time                  1.197
= Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                     |                         |           |       |  Time   |   Time   | 
     |---------------------+-------------------------+-----------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.273 | 
     | U1136               | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.531 | 
     | U1143               | B ^ -> Y v              | NAND2X2TR | 0.141 |   0.539 |    0.671 | 
     | U127                | A0 v -> Y ^             | OAI21X1TR | 0.275 |   0.814 |    0.946 | 
     | PLACEDFE_OFC69_n890 | A ^ -> Y ^              | BUFX4TR   | 0.126 |   0.940 |    1.072 | 
     | PLACEDFE_OFC70_n890 | A ^ -> Y v              | INVX2TR   | 0.070 |   1.010 |    1.142 | 
     | U1505               | B0 v -> Y v             | AO22X1TR  | 0.188 |   1.197 |    1.330 | 
     | clk_r_REG578_S1     | D v                     | DFFQX1TR  | 0.000 |   1.197 |    1.330 | 
     +----------------------------------------------------------------------------------------+ 
Path 246: MET Setup Check with Pin clk_r_REG519_S1/CK 
Endpoint:   clk_r_REG519_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.187
= Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.275 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.532 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.572 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.651 | 
     | U1200                    | A1 v -> Y ^             | OAI21X2TR | 0.324 |   0.841 |    0.975 | 
     | PLACEDFE_OFC80_n928      | A ^ -> Y v              | INVX2TR   | 0.127 |   0.968 |    1.102 | 
     | U1242                    | B0 v -> Y v             | AO22X1TR  | 0.219 |   1.186 |    1.320 | 
     | clk_r_REG519_S1          | D v                     | DFFQX1TR  | 0.000 |   1.187 |    1.320 | 
     +---------------------------------------------------------------------------------------------+ 
Path 247: MET Setup Check with Pin clk_r_REG236_S1/CK 
Endpoint:   clk_r_REG236_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.193
= Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                         |                         |           |       |  Time   |   Time   | 
     |-------------------------+-------------------------+-----------+-------+---------+----------| 
     |                         | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.275 | 
     | U1136                   | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.532 | 
     | U1170                   | B ^ -> Y v              | NAND2X2TR | 0.126 |   0.524 |    0.658 | 
     | U1205                   | A1 v -> Y ^             | OAI21X1TR | 0.303 |   0.827 |    0.961 | 
     | POSTROUTEFE_PSC238_n937 | A ^ -> Y ^              | BUFX3TR   | 0.122 |   0.950 |    1.084 | 
     | PLACEDFE_OFC198_n937    | A ^ -> Y v              | INVX4TR   | 0.045 |   0.995 |    1.129 | 
     | U1397                   | B0 v -> Y v             | AO22X1TR  | 0.198 |   1.193 |    1.327 | 
     | clk_r_REG236_S1         | D v                     | DFFQX1TR  | 0.000 |   1.193 |    1.327 | 
     +--------------------------------------------------------------------------------------------+ 
Path 248: MET Setup Check with Pin clk_r_REG152_S1/CK 
Endpoint:   clk_r_REG152_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.191
= Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.276 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.533 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.573 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.652 | 
     | U1200                    | A1 v -> Y ^             | OAI21X2TR | 0.324 |   0.841 |    0.976 | 
     | PLACEDFE_OFC80_n928      | A ^ -> Y v              | INVX2TR   | 0.127 |   0.968 |    1.103 | 
     | U1318                    | B0 v -> Y v             | AO22X1TR  | 0.223 |   1.191 |    1.326 | 
     | clk_r_REG152_S1          | D v                     | DFFQX1TR  | 0.000 |   1.191 |    1.326 | 
     +---------------------------------------------------------------------------------------------+ 
Path 249: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG85_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG85_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG454_S1/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.166
= Slack Time                    0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                 |              |             |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG454_S1                                 | CK ^         |             |       |   0.011 |    0.147 | 
     | clk_r_REG454_S1                                 | CK ^ -> Q v  | DFFQX4TR    | 0.312 |   0.323 |    0.459 | 
     | U433                                            | A0 v -> Y v  | AO22X2TR    | 0.176 |   0.499 |    0.635 | 
     | U410                                            | B v -> Y v   | XNOR2X1TR   | 0.124 |   0.623 |    0.759 | 
     | U344                                            | A0N v -> Y v | AOI2BB2X2TR | 0.135 |   0.758 |    0.894 | 
     | U149                                            | A v -> Y ^   | INVX4TR     | 0.068 |   0.826 |    0.962 | 
     | U773                                            | B ^ -> S ^   | ADDFHX4TR   | 0.122 |   0.948 |    1.084 | 
     | U400                                            | CI ^ -> S v  | ADDFHX2TR   | 0.132 |   1.080 |    1.217 | 
     | U1089                                           | A v -> Y ^   | NOR2X1TR    | 0.086 |   1.166 |    1.302 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG85_S3 | D ^          | DFFQX1TR    | 0.000 |   1.166 |    1.303 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 250: MET Setup Check with Pin clk_r_REG490_S1/CK 
Endpoint:   clk_r_REG490_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.331
- Arrival Time                  1.195
= Slack Time                    0.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                     |                         |           |       |  Time   |   Time   | 
     |---------------------+-------------------------+-----------+-------+---------+----------| 
     |                     | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.278 | 
     | U1136               | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.535 | 
     | U1143               | B ^ -> Y v              | NAND2X2TR | 0.141 |   0.539 |    0.675 | 
     | U127                | A0 v -> Y ^             | OAI21X1TR | 0.275 |   0.814 |    0.950 | 
     | PLACEDFE_OFC69_n890 | A ^ -> Y ^              | BUFX4TR   | 0.126 |   0.940 |    1.076 | 
     | PLACEDFE_OFC70_n890 | A ^ -> Y v              | INVX2TR   | 0.070 |   1.010 |    1.146 | 
     | U1149               | B0 v -> Y v             | AO22X1TR  | 0.185 |   1.195 |    1.331 | 
     | clk_r_REG490_S1     | D v                     | DFFQX1TR  | 0.000 |   1.195 |    1.331 | 
     +----------------------------------------------------------------------------------------+ 
Path 251: MET Setup Check with Pin clk_r_REG467_S1/CK 
Endpoint:   clk_r_REG467_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  1.168
= Slack Time                    0.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.253 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.320 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.410 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.542 | 
     | U87                   | B v -> Y ^  | NOR2BX1TR  | 0.088 |   0.492 |    0.630 | 
     | PLACEDFE_OFC140_n881  | A ^ -> Y ^  | BUFX3TR    | 0.178 |   0.670 |    0.808 | 
     | PLACEDFE_OFC141_n881  | A ^ -> Y ^  | BUFX3TR    | 0.195 |   0.865 |    1.003 | 
     | PLACEDFE_OFC142_n881  | A ^ -> Y ^  | BUFX3TR    | 0.173 |   1.038 |    1.176 | 
     | U1182                 | A1 ^ -> Y ^ | AO22X1TR   | 0.130 |   1.168 |    1.307 | 
     | clk_r_REG467_S1       | D ^         | DFFQX1TR   | 0.000 |   1.168 |    1.307 | 
     +-------------------------------------------------------------------------------+ 
Path 252: MET Setup Check with Pin clk_r_REG3_S1/CK 
Endpoint:   clk_r_REG3_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.173
= Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.253 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.320 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.411 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.543 | 
     | U1250                 | B v -> Y ^  | NOR2BX1TR  | 0.171 |   0.575 |    0.714 | 
     | PLACEDFE_OFC132_n955  | A ^ -> Y ^  | BUFX3TR    | 0.243 |   0.819 |    0.957 | 
     | PLACEDFE_OFC133_n955  | A ^ -> Y v  | CLKINVX2TR | 0.103 |   0.921 |    1.060 | 
     | PLACEDFE_OFC134_n955  | A v -> Y ^  | CLKINVX2TR | 0.133 |   1.055 |    1.194 | 
     | U1286                 | A1 ^ -> Y ^ | AO22X1TR   | 0.119 |   1.173 |    1.312 | 
     | clk_r_REG3_S1         | D ^         | DFFQX1TR   | 0.000 |   1.173 |    1.312 | 
     +-------------------------------------------------------------------------------+ 
Path 253: MET Setup Check with Pin clk_r_REG214_S3/CK 
Endpoint:   clk_r_REG214_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG454_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.171
= Slack Time                    0.139
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG454_S1 | CK ^        |           |       |   0.011 |    0.150 | 
     | clk_r_REG454_S1 | CK ^ -> Q v | DFFQX4TR  | 0.312 |   0.323 |    0.462 | 
     | U202            | A0 v -> Y v | AO22X2TR  | 0.185 |   0.508 |    0.647 | 
     | U932            | B v -> Y ^  | XNOR2X1TR | 0.170 |   0.677 |    0.817 | 
     | U937            | B1 ^ -> Y v | OAI22X2TR | 0.083 |   0.761 |    0.900 | 
     | U517            | B v -> S v  | ADDHX1TR  | 0.089 |   0.850 |    0.989 | 
     | U943            | A v -> Y v  | OR2X2TR   | 0.115 |   0.965 |    1.105 | 
     | U1568           | A v -> Y ^  | NAND2X1TR | 0.052 |   1.018 |    1.157 | 
     | U297            | A ^ -> Y ^  | XNOR2X1TR | 0.066 |   1.083 |    1.222 | 
     | U1569           | A ^ -> Y ^  | AND2X2TR  | 0.088 |   1.171 |    1.311 | 
     | clk_r_REG214_S3 | D ^         | DFFQX1TR  | 0.000 |   1.171 |    1.311 | 
     +------------------------------------------------------------------------+ 
Path 254: MET Setup Check with Pin clk_r_REG53_S1/CK 
Endpoint:   clk_r_REG53_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.171
= Slack Time                    0.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.256 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.323 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.413 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.545 | 
     | U1250                 | B v -> Y ^  | NOR2BX1TR  | 0.171 |   0.575 |    0.716 | 
     | PLACEDFE_OFC132_n955  | A ^ -> Y ^  | BUFX3TR    | 0.243 |   0.819 |    0.960 | 
     | PLACEDFE_OFC133_n955  | A ^ -> Y v  | CLKINVX2TR | 0.103 |   0.921 |    1.062 | 
     | PLACEDFE_OFC134_n955  | A v -> Y ^  | CLKINVX2TR | 0.133 |   1.055 |    1.196 | 
     | U1269                 | A1 ^ -> Y ^ | AO22X1TR   | 0.117 |   1.171 |    1.312 | 
     | clk_r_REG53_S1        | D ^         | DFFQX1TR   | 0.000 |   1.171 |    1.312 | 
     +-------------------------------------------------------------------------------+ 
Path 255: MET Setup Check with Pin clk_r_REG215_S2/CK 
Endpoint:   clk_r_REG215_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.098
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.175
= Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.127
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                     |                         |             |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                     | pe_in_pk_rdb_addr__0_ v |             |       |   0.127 |    0.269 | 
     | PLACEDFE_OFC93_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.100 |   0.227 |    0.369 | 
     | PLACEDFE_OFC94_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR     | 0.043 |   0.270 |    0.412 | 
     | U506                                | A v -> Y v              | AND2X1TR    | 0.102 |   0.372 |    0.513 | 
     | U1530                               | B v -> Y v              | CLKAND2X3TR | 0.211 |   0.582 |    0.724 | 
     | PLACEDFE_OFC136_n1098               | A v -> Y ^              | CLKINVX2TR  | 0.112 |   0.694 |    0.836 | 
     | PLACEDFE_OFC138_n1098               | A ^ -> Y v              | CLKINVX2TR  | 0.088 |   0.783 |    0.924 | 
     | U1689                               | A0 v -> Y ^             | AOI22X1TR   | 0.293 |   1.075 |    1.217 | 
     | U1692                               | B ^ -> Y v              | NAND4X1TR   | 0.100 |   1.175 |    1.317 | 
     | clk_r_REG215_S2                     | D v                     | DFFQX1TR    | 0.000 |   1.175 |    1.317 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 256: MET Setup Check with Pin clk_r_REG2_S1/CK 
Endpoint:   clk_r_REG2_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.172
= Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.256 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.323 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.414 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.546 | 
     | U1250                 | B v -> Y ^  | NOR2BX1TR  | 0.171 |   0.575 |    0.717 | 
     | PLACEDFE_OFC132_n955  | A ^ -> Y ^  | BUFX3TR    | 0.243 |   0.819 |    0.961 | 
     | PLACEDFE_OFC133_n955  | A ^ -> Y v  | CLKINVX2TR | 0.103 |   0.921 |    1.063 | 
     | PLACEDFE_OFC134_n955  | A v -> Y ^  | CLKINVX2TR | 0.133 |   1.055 |    1.197 | 
     | U1285                 | A1 ^ -> Y ^ | AO22X1TR   | 0.117 |   1.172 |    1.314 | 
     | clk_r_REG2_S1         | D ^         | DFFQX1TR   | 0.000 |   1.172 |    1.314 | 
     +-------------------------------------------------------------------------------+ 
Path 257: MET Setup Check with Pin clk_r_REG0_S1/CK 
Endpoint:   clk_r_REG0_S1/D       (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.322
- Arrival Time                  1.179
= Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                         |                         |           |       |  Time   |   Time   | 
     |-------------------------+-------------------------+-----------+-------+---------+----------| 
     |                         | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.284 | 
     | U1136                   | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.541 | 
     | U1170                   | B ^ -> Y v              | NAND2X2TR | 0.126 |   0.524 |    0.667 | 
     | U1205                   | A1 v -> Y ^             | OAI21X1TR | 0.303 |   0.827 |    0.970 | 
     | POSTROUTEFE_PSC238_n937 | A ^ -> Y ^              | BUFX3TR   | 0.122 |   0.950 |    1.092 | 
     | PLACEDFE_OFC198_n937    | A ^ -> Y v              | INVX4TR   | 0.045 |   0.995 |    1.138 | 
     | U1478                   | B0 v -> Y v             | AO22X1TR  | 0.184 |   1.179 |    1.322 | 
     | clk_r_REG0_S1           | D v                     | DFFQX1TR  | 0.000 |   1.179 |    1.322 | 
     +--------------------------------------------------------------------------------------------+ 
Path 258: MET Setup Check with Pin clk_r_REG324_S1/CK 
Endpoint:   clk_r_REG324_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.177
= Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                         |                         |           |       |  Time   |   Time   | 
     |-------------------------+-------------------------+-----------+-------+---------+----------| 
     |                         | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.288 | 
     | U1136                   | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.545 | 
     | U1170                   | B ^ -> Y v              | NAND2X2TR | 0.126 |   0.524 |    0.670 | 
     | U1205                   | A1 v -> Y ^             | OAI21X1TR | 0.303 |   0.827 |    0.974 | 
     | POSTROUTEFE_PSC238_n937 | A ^ -> Y ^              | BUFX3TR   | 0.122 |   0.950 |    1.096 | 
     | PLACEDFE_OFC198_n937    | A ^ -> Y v              | INVX4TR   | 0.045 |   0.995 |    1.141 | 
     | U1473                   | B0 v -> Y v             | AO22X1TR  | 0.182 |   1.177 |    1.323 | 
     | clk_r_REG324_S1         | D v                     | DFFQX1TR  | 0.000 |   1.177 |    1.323 | 
     +--------------------------------------------------------------------------------------------+ 
Path 259: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_
REG117_S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG117_S3/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG548_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  1.152
= Slack Time                    0.147
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG548_S1                                  | CK ^        |           |       |   0.006 |    0.152 | 
     | clk_r_REG548_S1                                  | CK ^ -> Q ^ | DFFHQX1TR | 0.288 |   0.294 |    0.441 | 
     | U779                                             | B0 ^ -> Y ^ | AO22X2TR  | 0.232 |   0.526 |    0.673 | 
     | U166                                             | AN ^ -> Y ^ | NOR2BX1TR | 0.157 |   0.683 |    0.830 | 
     | U901                                             | A ^ -> S ^  | ADDFHX2TR | 0.217 |   0.900 |    1.047 | 
     | U1008                                            | CI ^ -> S v | ADDFHX2TR | 0.145 |   1.046 |    1.192 | 
     | U586                                             | A v -> Y ^  | NOR2X1TR  | 0.106 |   1.151 |    1.298 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG117_S3 | D ^         | DFFQX1TR  | 0.000 |   1.152 |    1.298 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 260: MET Setup Check with Pin clk_r_REG55_S1/CK 
Endpoint:   clk_r_REG55_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.314
- Arrival Time                  1.167
= Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.261 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.328 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.419 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.551 | 
     | U1250                 | B v -> Y ^  | NOR2BX1TR  | 0.171 |   0.575 |    0.722 | 
     | PLACEDFE_OFC132_n955  | A ^ -> Y ^  | BUFX3TR    | 0.243 |   0.819 |    0.965 | 
     | PLACEDFE_OFC133_n955  | A ^ -> Y v  | CLKINVX2TR | 0.103 |   0.921 |    1.068 | 
     | PLACEDFE_OFC134_n955  | A v -> Y ^  | CLKINVX2TR | 0.133 |   1.055 |    1.202 | 
     | U1270                 | A1 ^ -> Y ^ | AO22X1TR   | 0.113 |   1.167 |    1.314 | 
     | clk_r_REG55_S1        | D ^         | DFFQX1TR   | 0.000 |   1.167 |    1.314 | 
     +-------------------------------------------------------------------------------+ 
Path 261: MET Setup Check with Pin clk_r_REG460_S1/CK 
Endpoint:   clk_r_REG460_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  1.160
= Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.261 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.181 |    0.328 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.419 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.551 | 
     | U87                   | B v -> Y ^  | NOR2BX1TR  | 0.088 |   0.492 |    0.639 | 
     | PLACEDFE_OFC140_n881  | A ^ -> Y ^  | BUFX3TR    | 0.178 |   0.670 |    0.817 | 
     | PLACEDFE_OFC141_n881  | A ^ -> Y ^  | BUFX3TR    | 0.195 |   0.865 |    1.012 | 
     | PLACEDFE_OFC142_n881  | A ^ -> Y ^  | BUFX3TR    | 0.173 |   1.038 |    1.185 | 
     | U1215                 | A1 ^ -> Y ^ | AO22X1TR   | 0.122 |   1.160 |    1.307 | 
     | clk_r_REG460_S1       | D ^         | DFFQX1TR   | 0.000 |   1.160 |    1.307 | 
     +-------------------------------------------------------------------------------+ 
Path 262: MET Setup Check with Pin clk_r_REG577_S1/CK 
Endpoint:   clk_r_REG577_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.330
- Arrival Time                  1.182
= Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.289 | 
     | U1136           | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.546 | 
     | U1143           | B ^ -> Y v              | NAND2X2TR | 0.141 |   0.539 |    0.686 | 
     | U116            | A0 v -> Y ^             | OAI21X2TR | 0.313 |   0.852 |    1.000 | 
     | U569            | A ^ -> Y v              | INVX2TR   | 0.124 |   0.976 |    1.124 | 
     | U1504           | B0 v -> Y v             | AO22X1TR  | 0.206 |   1.182 |    1.330 | 
     | clk_r_REG577_S1 | D v                     | DFFQX1TR  | 0.000 |   1.182 |    1.330 | 
     +------------------------------------------------------------------------------------+ 
Path 263: MET Setup Check with Pin clk_r_REG475_S1/CK 
Endpoint:   clk_r_REG475_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.179
= Slack Time                    0.148
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.290 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.547 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.586 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.665 | 
     | U1200                    | A1 v -> Y ^             | OAI21X2TR | 0.324 |   0.841 |    0.989 | 
     | PLACEDFE_OFC80_n928      | A ^ -> Y v              | INVX2TR   | 0.127 |   0.968 |    1.116 | 
     | U1201                    | B0 v -> Y v             | AO22X1TR  | 0.211 |   1.179 |    1.327 | 
     | clk_r_REG475_S1          | D v                     | DFFQX1TR  | 0.000 |   1.179 |    1.327 | 
     +---------------------------------------------------------------------------------------------+ 
Path 264: MET Setup Check with Pin clk_r_REG497_S1/CK 
Endpoint:   clk_r_REG497_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  1.153
= Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.264 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.181 |    0.331 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.421 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.553 | 
     | U87                   | B v -> Y ^  | NOR2BX1TR  | 0.088 |   0.492 |    0.641 | 
     | PLACEDFE_OFC140_n881  | A ^ -> Y ^  | BUFX3TR    | 0.178 |   0.670 |    0.819 | 
     | PLACEDFE_OFC141_n881  | A ^ -> Y ^  | BUFX3TR    | 0.195 |   0.865 |    1.014 | 
     | PLACEDFE_OFC142_n881  | A ^ -> Y ^  | BUFX3TR    | 0.173 |   1.038 |    1.187 | 
     | U1169                 | A1 ^ -> Y ^ | AO22X1TR   | 0.115 |   1.153 |    1.302 | 
     | clk_r_REG497_S1       | D ^         | DFFQX1TR   | 0.000 |   1.153 |    1.302 | 
     +-------------------------------------------------------------------------------+ 
Path 265: MET Setup Check with Pin clk_r_REG342_S1/CK 
Endpoint:   clk_r_REG342_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.178
= Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.291 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.548 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.588 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.667 | 
     | U1200                    | A1 v -> Y ^             | OAI21X2TR | 0.324 |   0.841 |    0.991 | 
     | PLACEDFE_OFC80_n928      | A ^ -> Y v              | INVX2TR   | 0.127 |   0.968 |    1.118 | 
     | U1469                    | B0 v -> Y v             | AO22X1TR  | 0.210 |   1.178 |    1.328 | 
     | clk_r_REG342_S1          | D v                     | DFFQX1TR  | 0.000 |   1.178 |    1.328 | 
     +---------------------------------------------------------------------------------------------+ 
Path 266: MET Setup Check with Pin clk_r_REG207_S1/CK 
Endpoint:   clk_r_REG207_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.178
= Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.291 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.548 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.588 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.667 | 
     | U1200                    | A1 v -> Y ^             | OAI21X2TR | 0.324 |   0.841 |    0.991 | 
     | PLACEDFE_OFC80_n928      | A ^ -> Y v              | INVX2TR   | 0.127 |   0.968 |    1.118 | 
     | U1355                    | B0 v -> Y v             | AO22X1TR  | 0.210 |   1.178 |    1.328 | 
     | clk_r_REG207_S1          | D v                     | DFFQX1TR  | 0.000 |   1.178 |    1.328 | 
     +---------------------------------------------------------------------------------------------+ 
Path 267: MET Setup Check with Pin clk_r_REG254_S1/CK 
Endpoint:   clk_r_REG254_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.178
= Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.291 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.548 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.588 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.667 | 
     | U1200                    | A1 v -> Y ^             | OAI21X2TR | 0.324 |   0.841 |    0.991 | 
     | PLACEDFE_OFC80_n928      | A ^ -> Y v              | INVX2TR   | 0.127 |   0.968 |    1.118 | 
     | U1393                    | B0 v -> Y v             | AO22X1TR  | 0.210 |   1.178 |    1.328 | 
     | clk_r_REG254_S1          | D v                     | DFFQX1TR  | 0.000 |   1.178 |    1.328 | 
     +---------------------------------------------------------------------------------------------+ 
Path 268: MET Setup Check with Pin clk_r_REG65_S1/CK 
Endpoint:   clk_r_REG65_S1/D      (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.177
= Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.292 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.549 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.589 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.667 | 
     | U1200                    | A1 v -> Y ^             | OAI21X2TR | 0.324 |   0.841 |    0.991 | 
     | PLACEDFE_OFC80_n928      | A ^ -> Y v              | INVX2TR   | 0.127 |   0.968 |    1.118 | 
     | U1280                    | B0 v -> Y v             | AO22X1TR  | 0.209 |   1.177 |    1.328 | 
     | clk_r_REG65_S1           | D v                     | DFFQX1TR  | 0.000 |   1.177 |    1.328 | 
     +---------------------------------------------------------------------------------------------+ 
Path 269: MET Setup Check with Pin clk_r_REG303_S2/CK 
Endpoint:   clk_r_REG303_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.120
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  1.140
= Slack Time                    0.151
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.267 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.344 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.419 | 
     | U503                                 | B v -> Y ^              | NOR3BX1TR  | 0.118 |   0.387 |    0.537 | 
     | PLACEDFE_OFC109_n1080                | A ^ -> Y ^              | BUFX3TR    | 0.227 |   0.614 |    0.765 | 
     | PLACEDFE_OFC110_n1080                | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.826 |    0.977 | 
     | U1742                                | B0 ^ -> Y v             | AOI22X1TR  | 0.092 |   0.918 |    1.068 | 
     | U1743                                | D v -> Y ^              | NAND4X1TR  | 0.221 |   1.139 |    1.290 | 
     | clk_r_REG303_S2                      | D ^                     | DFFQX1TR   | 0.001 |   1.140 |    1.290 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 270: MET Setup Check with Pin clk_r_REG489_S1/CK 
Endpoint:   clk_r_REG489_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.331
- Arrival Time                  1.178
= Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.294 | 
     | U1136           | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.551 | 
     | U1143           | B ^ -> Y v              | NAND2X2TR | 0.141 |   0.539 |    0.692 | 
     | U116            | A0 v -> Y ^             | OAI21X2TR | 0.313 |   0.853 |    1.005 | 
     | U569            | A ^ -> Y v              | INVX2TR   | 0.124 |   0.976 |    1.129 | 
     | U1148           | B0 v -> Y v             | AO22X1TR  | 0.202 |   1.178 |    1.331 | 
     | clk_r_REG489_S1 | D v                     | DFFQX1TR  | 0.000 |   1.178 |    1.331 | 
     +------------------------------------------------------------------------------------+ 
Path 271: MET Setup Check with Pin clk_r_REG466_S1/CK 
Endpoint:   clk_r_REG466_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.159
= Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.268 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.335 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.426 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.557 | 
     | U87                   | B v -> Y ^  | NOR2BX1TR  | 0.088 |   0.492 |    0.645 | 
     | PLACEDFE_OFC140_n881  | A ^ -> Y ^  | BUFX3TR    | 0.178 |   0.670 |    0.824 | 
     | PLACEDFE_OFC141_n881  | A ^ -> Y ^  | BUFX3TR    | 0.195 |   0.865 |    1.019 | 
     | PLACEDFE_OFC142_n881  | A ^ -> Y ^  | BUFX3TR    | 0.173 |   1.038 |    1.191 | 
     | U1179                 | A1 ^ -> Y ^ | AO22X1TR   | 0.121 |   1.159 |    1.313 | 
     | clk_r_REG466_S1       | D ^         | DFFQX1TR   | 0.000 |   1.159 |    1.313 | 
     +-------------------------------------------------------------------------------+ 
Path 272: MET Setup Check with Pin clk_r_REG491_S1/CK 
Endpoint:   clk_r_REG491_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.017
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.161
= Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.268 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.335 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.426 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.557 | 
     | U87                   | B v -> Y ^  | NOR2BX1TR  | 0.088 |   0.492 |    0.646 | 
     | PLACEDFE_OFC140_n881  | A ^ -> Y ^  | BUFX3TR    | 0.178 |   0.670 |    0.824 | 
     | PLACEDFE_OFC141_n881  | A ^ -> Y ^  | BUFX3TR    | 0.195 |   0.865 |    1.019 | 
     | PLACEDFE_OFC142_n881  | A ^ -> Y ^  | BUFX3TR    | 0.173 |   1.038 |    1.192 | 
     | U1150                 | A1 ^ -> Y ^ | AO22X1TR   | 0.123 |   1.161 |    1.315 | 
     | clk_r_REG491_S1       | D ^         | DFFQX1TR   | 0.000 |   1.161 |    1.315 | 
     +-------------------------------------------------------------------------------+ 
Path 273: MET Setup Check with Pin clk_r_REG298_S1/CK 
Endpoint:   clk_r_REG298_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.329
- Arrival Time                  1.175
= Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.295 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.552 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.592 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.671 | 
     | U1200                    | A1 v -> Y ^             | OAI21X2TR | 0.324 |   0.841 |    0.995 | 
     | PLACEDFE_OFC80_n928      | A ^ -> Y v              | INVX2TR   | 0.127 |   0.968 |    1.122 | 
     | U1431                    | B0 v -> Y v             | AO22X1TR  | 0.207 |   1.175 |    1.329 | 
     | clk_r_REG298_S1          | D v                     | DFFQX1TR  | 0.000 |   1.175 |    1.329 | 
     +---------------------------------------------------------------------------------------------+ 
Path 274: MET Setup Check with Pin clk_r_REG188_S3/CK 
Endpoint:   clk_r_REG188_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG194_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.155
= Slack Time                    0.156
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG194_S2 | CK ^        |           |       |   0.010 |    0.166 | 
     | clk_r_REG194_S2 | CK ^ -> Q v | DFFQX1TR  | 0.302 |   0.312 |    0.468 | 
     | U724            | A1 v -> Y v | AO22X4TR  | 0.146 |   0.458 |    0.614 | 
     | U429            | B v -> Y ^  | XNOR2X1TR | 0.173 |   0.631 |    0.787 | 
     | U867            | B0 ^ -> Y v | OAI22X2TR | 0.076 |   0.707 |    0.862 | 
     | U165            | A v -> S v  | ADDHX1TR  | 0.099 |   0.805 |    0.961 | 
     | U546            | A v -> Y v  | OR2X2TR   | 0.112 |   0.917 |    1.073 | 
     | U1572           | A v -> Y ^  | NAND2X1TR | 0.053 |   0.971 |    1.126 | 
     | U1573           | A ^ -> Y ^  | XNOR2X1TR | 0.095 |   1.065 |    1.221 | 
     | U1574           | A ^ -> Y ^  | AND2X2TR  | 0.090 |   1.155 |    1.311 | 
     | clk_r_REG188_S3 | D ^         | DFFQX1TR  | 0.000 |   1.155 |    1.311 | 
     +------------------------------------------------------------------------+ 
Path 275: MET Setup Check with Pin clk_r_REG457_S1/CK 
Endpoint:   clk_r_REG457_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.330
- Arrival Time                  1.173
= Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                         |                         |           |       |  Time   |   Time   | 
     |-------------------------+-------------------------+-----------+-------+---------+----------| 
     |                         | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.298 | 
     | U1136                   | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.555 | 
     | U1170                   | B ^ -> Y v              | NAND2X2TR | 0.126 |   0.524 |    0.680 | 
     | U1205                   | A1 v -> Y ^             | OAI21X1TR | 0.303 |   0.827 |    0.984 | 
     | POSTROUTEFE_PSC238_n937 | A ^ -> Y ^              | BUFX3TR   | 0.122 |   0.950 |    1.106 | 
     | PLACEDFE_OFC198_n937    | A ^ -> Y v              | INVX4TR   | 0.045 |   0.995 |    1.151 | 
     | U1208                   | B0 v -> Y v             | AO22X1TR  | 0.178 |   1.173 |    1.330 | 
     | clk_r_REG457_S1         | D v                     | DFFQX1TR  | 0.000 |   1.173 |    1.330 | 
     +--------------------------------------------------------------------------------------------+ 
Path 276: MET Setup Check with Pin clk_r_REG280_S1/CK 
Endpoint:   clk_r_REG280_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.330
- Arrival Time                  1.173
= Slack Time                    0.157
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                         |                         |           |       |  Time   |   Time   | 
     |-------------------------+-------------------------+-----------+-------+---------+----------| 
     |                         | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.298 | 
     | U1136                   | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.555 | 
     | U1170                   | B ^ -> Y v              | NAND2X2TR | 0.126 |   0.524 |    0.681 | 
     | U1205                   | A1 v -> Y ^             | OAI21X1TR | 0.303 |   0.827 |    0.984 | 
     | POSTROUTEFE_PSC238_n937 | A ^ -> Y ^              | BUFX3TR   | 0.122 |   0.950 |    1.107 | 
     | PLACEDFE_OFC198_n937    | A ^ -> Y v              | INVX4TR   | 0.045 |   0.995 |    1.152 | 
     | U1435                   | B0 v -> Y v             | AO22X1TR  | 0.178 |   1.173 |    1.330 | 
     | clk_r_REG280_S1         | D v                     | DFFQX1TR  | 0.000 |   1.173 |    1.330 | 
     +--------------------------------------------------------------------------------------------+ 
Path 277: MET Setup Check with Pin clk_r_REG487_S1/CK 
Endpoint:   clk_r_REG487_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.158
= Slack Time                    0.157
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.272 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.181 |    0.339 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.429 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.561 | 
     | U87                   | B v -> Y ^  | NOR2BX1TR  | 0.088 |   0.492 |    0.649 | 
     | PLACEDFE_OFC140_n881  | A ^ -> Y ^  | BUFX3TR    | 0.178 |   0.670 |    0.827 | 
     | PLACEDFE_OFC141_n881  | A ^ -> Y ^  | BUFX3TR    | 0.195 |   0.865 |    1.022 | 
     | PLACEDFE_OFC142_n881  | A ^ -> Y ^  | BUFX3TR    | 0.173 |   1.038 |    1.195 | 
     | U1145                 | A1 ^ -> Y ^ | AO22X1TR   | 0.120 |   1.158 |    1.315 | 
     | clk_r_REG487_S1       | D ^         | DFFQX1TR   | 0.000 |   1.158 |    1.315 | 
     +-------------------------------------------------------------------------------+ 
Path 278: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_R_4_clk_r_
REG118_S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_R_4_clk_r_REG118_S3/D (^) checked 
with  leading edge of 'clk'
Beginpoint: clk_r_REG500_S2/Q                                      (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  1.144
= Slack Time                    0.159
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                    |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG500_S2                                    | CK ^        |           |       |   0.016 |    0.175 | 
     | clk_r_REG500_S2                                    | CK ^ -> Q v | DFFQX1TR  | 0.295 |   0.311 |    0.470 | 
     | U787                                               | A1 v -> Y v | AO22X2TR  | 0.164 |   0.475 |    0.634 | 
     | U788                                               | B v -> Y v  | XNOR2X1TR | 0.115 |   0.590 |    0.749 | 
     | U789                                               | B0 v -> Y ^ | OAI22X2TR | 0.125 |   0.715 |    0.874 | 
     | U144                                               | A ^ -> S ^  | ADDFHX2TR | 0.208 |   0.923 |    1.082 | 
     | U417                                               | CI ^ -> S v | ADDFHX2TR | 0.138 |   1.061 |    1.220 | 
     | U529                                               | B v -> Y ^  | NAND2X1TR | 0.083 |   1.144 |    1.303 | 
     | PE_top0_buff_mult_arr0_mult_x_24_R_4_clk_r_REG118_ | D ^         | DFFQX1TR  | 0.000 |   1.144 |    1.303 | 
     | S3                                                 |             |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 279: MET Setup Check with Pin clk_r_REG463_S1/CK 
Endpoint:   clk_r_REG463_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.152
= Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.276 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.343 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.433 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.565 | 
     | U87                   | B v -> Y ^  | NOR2BX1TR  | 0.088 |   0.492 |    0.653 | 
     | PLACEDFE_OFC140_n881  | A ^ -> Y ^  | BUFX3TR    | 0.178 |   0.670 |    0.831 | 
     | PLACEDFE_OFC141_n881  | A ^ -> Y ^  | BUFX3TR    | 0.195 |   0.865 |    1.026 | 
     | PLACEDFE_OFC142_n881  | A ^ -> Y ^  | BUFX3TR    | 0.173 |   1.038 |    1.199 | 
     | U1173                 | A1 ^ -> Y ^ | AO22X1TR   | 0.114 |   1.152 |    1.313 | 
     | clk_r_REG463_S1       | D ^         | DFFQX1TR   | 0.000 |   1.152 |    1.313 | 
     +-------------------------------------------------------------------------------+ 
Path 280: MET Setup Check with Pin clk_r_REG567_S1/CK 
Endpoint:   clk_r_REG567_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.091
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.320
- Arrival Time                  1.158
= Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.276 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.343 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.294 |    0.455 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^  | INVX2TR    | 0.196 |   0.489 |    0.651 | 
     | PLACEDFE_OFC193_reset | A ^ -> Y ^  | BUFX3TR    | 0.187 |   0.676 |    0.837 | 
     | U568                  | B0 ^ -> Y v | OAI21X1TR  | 0.078 |   0.754 |    0.916 | 
     | PLACEDFE_OFC84_n947   | A v -> Y ^  | INVX2TR    | 0.176 |   0.930 |    1.092 | 
     | PLACEDFE_OFC87_n947   | A ^ -> Y v  | CLKINVX2TR | 0.054 |   0.985 |    1.146 | 
     | U1485                 | A0 v -> Y v | AO22X1TR   | 0.174 |   1.158 |    1.319 | 
     | clk_r_REG567_S1       | D v         | DFFQX1TR   | 0.000 |   1.158 |    1.320 | 
     +-------------------------------------------------------------------------------+ 
Path 281: MET Setup Check with Pin clk_r_REG304_S2/CK 
Endpoint:   clk_r_REG304_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.150
= Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.281 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.358 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.433 | 
     | U505                                 | C v -> Y v              | AND3X4TR   | 0.167 |   0.435 |    0.600 | 
     | PLACEDFE_OFC78_n1099                 | A v -> Y v              | CLKBUFX2TR | 0.268 |   0.703 |    0.868 | 
     | U1699                                | B0 v -> Y ^             | AOI22X1TR  | 0.334 |   1.037 |    1.202 | 
     | U1702                                | B ^ -> Y v              | NAND4X1TR  | 0.113 |   1.150 |    1.315 | 
     | clk_r_REG304_S2                      | D v                     | DFFQX1TR   | 0.000 |   1.150 |    1.315 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 282: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG87_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG87_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG454_S1/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  1.140
= Slack Time                    0.167
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                 |              |             |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG454_S1                                 | CK ^         |             |       |   0.011 |    0.177 | 
     | clk_r_REG454_S1                                 | CK ^ -> Q v  | DFFQX4TR    | 0.312 |   0.323 |    0.490 | 
     | U433                                            | A0 v -> Y v  | AO22X2TR    | 0.176 |   0.499 |    0.665 | 
     | U410                                            | B v -> Y v   | XNOR2X1TR   | 0.124 |   0.623 |    0.790 | 
     | U344                                            | A0N v -> Y v | AOI2BB2X2TR | 0.135 |   0.758 |    0.924 | 
     | U149                                            | A v -> Y ^   | INVX4TR     | 0.068 |   0.826 |    0.992 | 
     | U773                                            | B ^ -> S ^   | ADDFHX4TR   | 0.122 |   0.948 |    1.115 | 
     | U400                                            | CI ^ -> S v  | ADDFHX2TR   | 0.132 |   1.080 |    1.247 | 
     | U65                                             | A v -> Y ^   | NAND2X1TR   | 0.060 |   1.140 |    1.307 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG87_S3 | D ^          | DFFQX1TR    | 0.000 |   1.140 |    1.307 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 283: MET Setup Check with Pin clk_r_REG21_S3/CK 
Endpoint:   clk_r_REG21_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.141
= Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.282 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.349 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.294 |    0.461 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^  | INVX2TR    | 0.196 |   0.489 |    0.657 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^  | BUFX3TR    | 0.207 |   0.697 |    0.864 | 
     | PLACEDFE_OFC181_reset | A ^ -> Y v  | INVX2TR    | 0.132 |   0.829 |    0.996 | 
     | U88                   | B v -> Y ^  | NOR2X1TR   | 0.111 |   0.939 |    1.107 | 
     | U600                  | A ^ -> Y ^  | AND2X1TR   | 0.098 |   1.038 |    1.205 | 
     | U348                  | A1 ^ -> Y ^ | AO22X1TR   | 0.103 |   1.141 |    1.308 | 
     | clk_r_REG21_S3        | D ^         | DFFQX1TR   | 0.000 |   1.141 |    1.308 | 
     +-------------------------------------------------------------------------------+ 
Path 284: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_R_3_clk_r_
REG118_S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_R_3_clk_r_REG118_S3/D (^) checked 
with  leading edge of 'clk'
Beginpoint: clk_r_REG365_S2/Q                                      (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.143
= Slack Time                    0.168
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG365_S2                                    | CK ^        |            |       |   0.006 |    0.174 | 
     | clk_r_REG365_S2                                    | CK ^ -> Q v | DFFQX1TR   | 0.275 |   0.282 |    0.450 | 
     | U779                                               | B1 v -> Y v | AO22X2TR   | 0.233 |   0.515 |    0.682 | 
     | U480                                               | AN v -> Y v | NAND2BX1TR | 0.146 |   0.660 |    0.828 | 
     | U369                                               | B1 v -> Y ^ | OAI22X2TR  | 0.126 |   0.786 |    0.954 | 
     | U368                                               | B ^ -> S ^  | CMPR22X2TR | 0.082 |   0.868 |    1.036 | 
     | U417                                               | A ^ -> S ^  | ADDFHX2TR  | 0.205 |   1.073 |    1.241 | 
     | U72                                                | A ^ -> Y ^  | OR2X4TR    | 0.069 |   1.142 |    1.310 | 
     | PE_top0_buff_mult_arr0_mult_x_24_R_3_clk_r_REG118_ | D ^         | DFFQX1TR   | 0.000 |   1.143 |    1.310 | 
     | S3                                                 |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 285: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_R_5_clk_r_
REG123_S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_R_5_clk_r_REG123_S3/D (^) checked 
with  leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG392_S2/Q     (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  1.137
= Slack Time                    0.168
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                    |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG392_S2   | CK ^        |            |       |   0.007 |    0.176 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG392_S2   | CK ^ -> Q v | DFFQX4TR   | 0.329 |   0.336 |    0.504 | 
     | U784                                               | B v -> Y ^  | XNOR2X4TR  | 0.154 |   0.490 |    0.659 | 
     | U385                                               | B ^ -> Y v  | NAND2X2TR  | 0.123 |   0.613 |    0.782 | 
     | U1094                                              | A0 v -> Y ^ | OAI22X1TR  | 0.152 |   0.765 |    0.934 | 
     | U1098                                              | A ^ -> Y v  | CLKINVX2TR | 0.056 |   0.821 |    0.990 | 
     | U1101                                              | CI v -> S ^ | ADDFHX2TR  | 0.185 |   1.006 |    1.174 | 
     | U1103                                              | B ^ -> CO ^ | ADDFHX2TR  | 0.131 |   1.137 |    1.305 | 
     | PE_top0_buff_mult_arr0_mult_x_24_R_5_clk_r_REG123_ | D ^         | DFFQX1TR   | 0.000 |   1.137 |    1.305 | 
     | S3                                                 |             |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 286: MET Setup Check with Pin clk_r_REG192_S3/CK 
Endpoint:   clk_r_REG192_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.139
= Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.286 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.353 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.294 |    0.465 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^  | INVX2TR    | 0.196 |   0.489 |    0.661 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^  | BUFX3TR    | 0.207 |   0.696 |    0.868 | 
     | PLACEDFE_OFC181_reset | A ^ -> Y v  | INVX2TR    | 0.132 |   0.829 |    1.000 | 
     | U1117                 | B v -> Y ^  | NOR2BX1TR  | 0.105 |   0.934 |    1.106 | 
     | U598                  | A ^ -> Y ^  | AND2X1TR   | 0.104 |   1.038 |    1.210 | 
     | U1130                 | A1 ^ -> Y ^ | AO22X1TR   | 0.101 |   1.139 |    1.310 | 
     | clk_r_REG192_S3       | D ^         | DFFQX1TR   | 0.000 |   1.139 |    1.310 | 
     +-------------------------------------------------------------------------------+ 
Path 287: MET Setup Check with Pin clk_r_REG260_S2/CK 
Endpoint:   clk_r_REG260_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.138
= Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.127
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                     |                         |             |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                     | pe_in_pk_rdb_addr__0_ v |             |       |   0.127 |    0.300 | 
     | PLACEDFE_OFC93_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.100 |   0.227 |    0.400 | 
     | PLACEDFE_OFC94_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR     | 0.043 |   0.270 |    0.442 | 
     | U506                                | A v -> Y v              | AND2X1TR    | 0.102 |   0.372 |    0.544 | 
     | U1530                               | B v -> Y v              | CLKAND2X3TR | 0.211 |   0.582 |    0.755 | 
     | PLACEDFE_OFC136_n1098               | A v -> Y ^              | CLKINVX2TR  | 0.112 |   0.694 |    0.866 | 
     | PLACEDFE_OFC138_n1098               | A ^ -> Y v              | CLKINVX2TR  | 0.088 |   0.783 |    0.955 | 
     | U1694                               | A0 v -> Y ^             | AOI22X1TR   | 0.255 |   1.037 |    1.209 | 
     | U1697                               | B ^ -> Y v              | NAND4X1TR   | 0.101 |   1.138 |    1.311 | 
     | clk_r_REG260_S2                     | D v                     | DFFQX1TR    | 0.000 |   1.138 |    1.311 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 288: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG45_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG45_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG139_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  1.132
= Slack Time                    0.172
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                 |              |             |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG139_S2                                 | CK ^         |             |       |   0.010 |    0.183 | 
     | clk_r_REG139_S2                                 | CK ^ -> Q v  | DFFQX1TR    | 0.288 |   0.298 |    0.470 | 
     | U648                                            | B v -> Y ^   | NAND2X1TR   | 0.082 |   0.380 |    0.552 | 
     | U647                                            | B0 ^ -> Y v  | OAI2BB1X2TR | 0.087 |   0.467 |    0.639 | 
     | U393                                            | B v -> Y ^   | XNOR2X1TR   | 0.149 |   0.616 |    0.788 | 
     | U392                                            | A ^ -> Y v   | INVX2TR     | 0.025 |   0.641 |    0.814 | 
     | U725                                            | A1N v -> Y v | OAI2BB2X1TR | 0.124 |   0.765 |    0.938 | 
     | U739                                            | CI v -> S ^  | ADDFHX2TR   | 0.158 |   0.923 |    1.096 | 
     | U922                                            | CI ^ -> S v  | ADDFHX2TR   | 0.138 |   1.062 |    1.234 | 
     | U580                                            | A v -> Y ^   | NAND2X1TR   | 0.070 |   1.132 |    1.305 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG45_S3 | D ^          | DFFQX1TR    | 0.000 |   1.132 |    1.305 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 289: MET Setup Check with Pin clk_r_REG511_S1/CK 
Endpoint:   clk_r_REG511_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.154
= Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.289 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.181 |    0.356 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.293 |    0.468 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^  | INVX2TR    | 0.196 |   0.489 |    0.663 | 
     | PLACEDFE_OFC193_reset | A ^ -> Y ^  | BUFX3TR    | 0.187 |   0.676 |    0.850 | 
     | U1180                 | B0 ^ -> Y v | OAI21X1TR  | 0.065 |   0.741 |    0.915 | 
     | PLACEDFE_OFC143_n913  | A v -> Y ^  | CLKINVX2TR | 0.166 |   0.906 |    1.080 | 
     | PLACEDFE_OFC148_n913  | A ^ -> Y v  | CLKINVX2TR | 0.086 |   0.992 |    1.166 | 
     | U1235                 | A0 v -> Y v | AO22X1TR   | 0.162 |   1.154 |    1.328 | 
     | clk_r_REG511_S1       | D v         | DFFQX1TR   | 0.000 |   1.154 |    1.328 | 
     +-------------------------------------------------------------------------------+ 
Path 290: MET Setup Check with Pin clk_r_REG504_S1/CK 
Endpoint:   clk_r_REG504_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.321
- Arrival Time                  1.146
= Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.290 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.357 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.294 |    0.469 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^  | INVX2TR    | 0.196 |   0.489 |    0.665 | 
     | PLACEDFE_OFC193_reset | A ^ -> Y ^  | BUFX3TR    | 0.187 |   0.676 |    0.852 | 
     | U568                  | B0 ^ -> Y v | OAI21X1TR  | 0.078 |   0.754 |    0.930 | 
     | PLACEDFE_OFC84_n947   | A v -> Y ^  | INVX2TR    | 0.176 |   0.930 |    1.106 | 
     | PLACEDFE_OFC88_n947   | A ^ -> Y v  | CLKINVX2TR | 0.059 |   0.990 |    1.165 | 
     | U1249                 | A0 v -> Y v | AO22X1TR   | 0.156 |   1.146 |    1.321 | 
     | clk_r_REG504_S1       | D v         | DFFQX1TR   | 0.000 |   1.146 |    1.321 | 
     +-------------------------------------------------------------------------------+ 
Path 291: MET Setup Check with Pin clk_r_REG474_S1/CK 
Endpoint:   clk_r_REG474_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.151
= Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.317 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.574 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.614 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.693 | 
     | U1198                    | A1 v -> Y ^             | OAI21X2TR | 0.283 |   0.800 |    0.976 | 
     | PLACEDFE_OFC199_n927     | A ^ -> Y v              | INVX2TR   | 0.129 |   0.929 |    1.104 | 
     | U1199                    | B0 v -> Y v             | AO22X1TR  | 0.222 |   1.150 |    1.326 | 
     | clk_r_REG474_S1          | D v                     | DFFQX1TR  | 0.000 |   1.151 |    1.326 | 
     +---------------------------------------------------------------------------------------------+ 
Path 292: MET Setup Check with Pin clk_r_REG480_S2/CK 
Endpoint:   clk_r_REG480_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  1.123
= Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.292 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.369 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.444 | 
     | U503                                 | B v -> Y ^              | NOR3BX1TR  | 0.118 |   0.387 |    0.562 | 
     | PLACEDFE_OFC109_n1080                | A ^ -> Y ^              | BUFX3TR    | 0.227 |   0.614 |    0.790 | 
     | PLACEDFE_OFC110_n1080                | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.826 |    1.002 | 
     | U1712                                | B0 ^ -> Y v             | AOI22X1TR  | 0.132 |   0.958 |    1.134 | 
     | U1713                                | D v -> Y ^              | NAND4X1TR  | 0.165 |   1.123 |    1.298 | 
     | clk_r_REG480_S2                      | D ^                     | DFFQX1TR   | 0.000 |   1.123 |    1.299 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 293: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_
REG116_S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG116_S3/D (^) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG548_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  1.126
= Slack Time                    0.176
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG548_S1                                  | CK ^        |           |       |   0.006 |    0.182 | 
     | clk_r_REG548_S1                                  | CK ^ -> Q ^ | DFFHQX1TR | 0.288 |   0.294 |    0.470 | 
     | U779                                             | B0 ^ -> Y ^ | AO22X2TR  | 0.232 |   0.526 |    0.702 | 
     | U166                                             | AN ^ -> Y ^ | NOR2BX1TR | 0.157 |   0.683 |    0.859 | 
     | U901                                             | A ^ -> S ^  | ADDFHX2TR | 0.217 |   0.900 |    1.076 | 
     | U1008                                            | CI ^ -> S v | ADDFHX2TR | 0.145 |   1.046 |    1.222 | 
     | U666                                             | A v -> Y ^  | NAND2X1TR | 0.081 |   1.126 |    1.302 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG116_S3 | D ^         | DFFQX1TR  | 0.000 |   1.126 |    1.302 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 294: MET Setup Check with Pin clk_r_REG518_S1/CK 
Endpoint:   clk_r_REG518_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.150
= Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.318 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.575 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.615 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.694 | 
     | U1198                    | A1 v -> Y ^             | OAI21X2TR | 0.283 |   0.800 |    0.977 | 
     | PLACEDFE_OFC199_n927     | A ^ -> Y v              | INVX2TR   | 0.129 |   0.929 |    1.105 | 
     | U1241                    | B0 v -> Y v             | AO22X1TR  | 0.221 |   1.150 |    1.326 | 
     | clk_r_REG518_S1          | D v                     | DFFQX1TR  | 0.000 |   1.150 |    1.327 | 
     +---------------------------------------------------------------------------------------------+ 
Path 295: MET Setup Check with Pin clk_r_REG348_S2/CK 
Endpoint:   clk_r_REG348_S2/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.132
= Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.127
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                     |                         |             |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                     | pe_in_pk_rdb_addr__0_ v |             |       |   0.127 |    0.305 | 
     | PLACEDFE_OFC93_pe_in_pk_rdb_addr__0 | A v -> Y ^              | INVX2TR     | 0.100 |   0.227 |    0.404 | 
     | PLACEDFE_OFC94_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR     | 0.043 |   0.270 |    0.447 | 
     | U506                                | A v -> Y v              | AND2X1TR    | 0.102 |   0.372 |    0.549 | 
     | U1530                               | B v -> Y v              | CLKAND2X3TR | 0.211 |   0.582 |    0.760 | 
     | U1705                               | A0 v -> Y ^             | AOI22X1TR   | 0.442 |   1.025 |    1.202 | 
     | U1708                               | B ^ -> Y v              | NAND4X1TR   | 0.107 |   1.132 |    1.309 | 
     | clk_r_REG348_S2                     | D v                     | DFFQX1TR    | 0.000 |   1.132 |    1.309 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 296: MET Setup Check with Pin clk_r_REG579_S1/CK 
Endpoint:   clk_r_REG579_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.330
- Arrival Time                  1.151
= Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.219 |    0.398 | 
     | U175                 | A ^ -> Y v              | INVX2TR    | 0.065 |   0.284 |    0.463 | 
     | U279                 | B v -> Y ^              | NAND3X1TR  | 0.343 |   0.628 |    0.806 | 
     | U128                 | A1 ^ -> Y v             | OAI21X1TR  | 0.132 |   0.759 |    0.938 | 
     | PLACEDFE_OFC99_n891  | A v -> Y ^              | INVX2TR    | 0.190 |   0.949 |    1.128 | 
     | PLACEDFE_OFC100_n891 | A ^ -> Y v              | CLKINVX2TR | 0.053 |   1.003 |    1.182 | 
     | U1506                | A0 v -> Y v             | AO22X1TR   | 0.148 |   1.151 |    1.330 | 
     | clk_r_REG579_S1      | D v                     | DFFQX1TR   | 0.000 |   1.151 |    1.330 | 
     +------------------------------------------------------------------------------------------+ 
Path 297: MET Setup Check with Pin clk_r_REG151_S1/CK 
Endpoint:   clk_r_REG151_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.147
= Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.321 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.579 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.618 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.697 | 
     | U1198                    | A1 v -> Y ^             | OAI21X2TR | 0.283 |   0.800 |    0.980 | 
     | PLACEDFE_OFC199_n927     | A ^ -> Y v              | INVX2TR   | 0.129 |   0.929 |    1.109 | 
     | U1317                    | B0 v -> Y v             | AO22X1TR  | 0.218 |   1.147 |    1.327 | 
     | clk_r_REG151_S1          | D v                     | DFFQX1TR  | 0.000 |   1.147 |    1.327 | 
     +---------------------------------------------------------------------------------------------+ 
Path 298: MET Setup Check with Pin clk_r_REG131_S3/CK 
Endpoint:   clk_r_REG131_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG378_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.126
= Slack Time                    0.184
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                 |             |            |       |  Time   |   Time   | 
     |-----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG378_S2 | CK ^        |            |       |   0.012 |    0.195 | 
     | clk_r_REG378_S2 | CK ^ -> Q v | DFFQX1TR   | 0.291 |   0.303 |    0.487 | 
     | U628            | B v -> Y ^  | NOR2X1TR   | 0.348 |   0.651 |    0.835 | 
     | U464            | B ^ -> Y v  | NAND3BX1TR | 0.178 |   0.829 |    1.013 | 
     | U272            | A v -> Y ^  | INVX2TR    | 0.167 |   0.996 |    1.180 | 
     | U1132           | B0 ^ -> Y ^ | AO22X1TR   | 0.130 |   1.126 |    1.310 | 
     | clk_r_REG131_S3 | D ^         | DFFQX1TR   | 0.000 |   1.126 |    1.310 | 
     +-------------------------------------------------------------------------+ 
Path 299: MET Setup Check with Pin clk_r_REG10_S3/CK 
Endpoint:   clk_r_REG10_S3/D  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG378_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  1.112
= Slack Time                    0.184
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +---------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                 |              |             |       |  Time   |   Time   | 
     |-----------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG378_S2 | CK ^         |             |       |   0.012 |    0.196 | 
     | clk_r_REG378_S2 | CK ^ -> Q v  | DFFQX1TR    | 0.291 |   0.303 |    0.487 | 
     | U628            | B v -> Y ^   | NOR2X1TR    | 0.348 |   0.651 |    0.835 | 
     | U464            | B ^ -> Y v   | NAND3BX1TR  | 0.178 |   0.829 |    1.013 | 
     | U272            | A v -> Y ^   | INVX2TR     | 0.167 |   0.996 |    1.180 | 
     | U53             | A0N ^ -> Y ^ | OAI2BB2XLTR | 0.116 |   1.112 |    1.296 | 
     | clk_r_REG10_S3  | D ^          | DFFQX1TR    | 0.000 |   1.112 |    1.296 | 
     +---------------------------------------------------------------------------+ 
Path 300: MET Setup Check with Pin clk_r_REG325_S1/CK 
Endpoint:   clk_r_REG325_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.321
- Arrival Time                  1.136
= Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.299 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.366 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.294 |    0.478 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^  | INVX2TR    | 0.196 |   0.489 |    0.674 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^  | BUFX3TR    | 0.207 |   0.697 |    0.881 | 
     | U1209                 | B0 ^ -> Y v | OAI21X1TR  | 0.077 |   0.773 |    0.958 | 
     | PLACEDFE_OFC210_n939  | A v -> Y v  | CLKBUFX2TR | 0.175 |   0.948 |    1.132 | 
     | U1474                 | A0 v -> Y v | AO22X1TR   | 0.188 |   1.136 |    1.321 | 
     | clk_r_REG325_S1       | D v         | DFFQX1TR   | 0.000 |   1.136 |    1.321 | 
     +-------------------------------------------------------------------------------+ 
Path 301: MET Setup Check with Pin clk_r_REG341_S1/CK 
Endpoint:   clk_r_REG341_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.141
= Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.327 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.584 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.624 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.702 | 
     | U1198                    | A1 v -> Y ^             | OAI21X2TR | 0.283 |   0.800 |    0.986 | 
     | PLACEDFE_OFC199_n927     | A ^ -> Y v              | INVX2TR   | 0.129 |   0.929 |    1.114 | 
     | U1468                    | B0 v -> Y v             | AO22X1TR  | 0.213 |   1.141 |    1.327 | 
     | clk_r_REG341_S1          | D v                     | DFFQX1TR  | 0.000 |   1.141 |    1.327 | 
     +---------------------------------------------------------------------------------------------+ 
Path 302: MET Setup Check with Pin clk_r_REG137_S1/CK 
Endpoint:   clk_r_REG137_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.136
= Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.302 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.369 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.294 |    0.481 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^  | INVX2TR    | 0.196 |   0.489 |    0.676 | 
     | PLACEDFE_OFC193_reset | A ^ -> Y ^  | BUFX3TR    | 0.187 |   0.676 |    0.863 | 
     | U568                  | B0 ^ -> Y v | OAI21X1TR  | 0.078 |   0.754 |    0.941 | 
     | PLACEDFE_OFC84_n947   | A v -> Y ^  | INVX2TR    | 0.176 |   0.930 |    1.117 | 
     | PLACEDFE_OFC87_n947   | A ^ -> Y v  | CLKINVX2TR | 0.054 |   0.985 |    1.172 | 
     | U1325                 | A0 v -> Y v | AO22X1TR   | 0.151 |   1.136 |    1.323 | 
     | clk_r_REG137_S1       | D v         | DFFQX1TR   | 0.000 |   1.136 |    1.323 | 
     +-------------------------------------------------------------------------------+ 
Path 303: MET Setup Check with Pin clk_r_REG64_S1/CK 
Endpoint:   clk_r_REG64_S1/D      (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.140
= Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.329 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.586 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.626 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.705 | 
     | U1198                    | A1 v -> Y ^             | OAI21X2TR | 0.283 |   0.800 |    0.988 | 
     | PLACEDFE_OFC199_n927     | A ^ -> Y v              | INVX2TR   | 0.129 |   0.929 |    1.116 | 
     | U1279                    | B0 v -> Y v             | AO22X1TR  | 0.211 |   1.140 |    1.328 | 
     | clk_r_REG64_S1           | D v                     | DFFQX1TR  | 0.000 |   1.140 |    1.328 | 
     +---------------------------------------------------------------------------------------------+ 
Path 304: MET Setup Check with Pin clk_r_REG297_S1/CK 
Endpoint:   clk_r_REG297_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.140
= Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.329 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.586 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.626 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.705 | 
     | U1198                    | A1 v -> Y ^             | OAI21X2TR | 0.283 |   0.800 |    0.988 | 
     | PLACEDFE_OFC199_n927     | A ^ -> Y v              | INVX2TR   | 0.129 |   0.929 |    1.117 | 
     | U1430                    | B0 v -> Y v             | AO22X1TR  | 0.211 |   1.140 |    1.328 | 
     | clk_r_REG297_S1          | D v                     | DFFQX1TR  | 0.000 |   1.140 |    1.328 | 
     +---------------------------------------------------------------------------------------------+ 
Path 305: MET Setup Check with Pin clk_r_REG554_S1/CK 
Endpoint:   clk_r_REG554_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.139
= Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.330 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.587 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.627 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.705 | 
     | U1198                    | A1 v -> Y ^             | OAI21X2TR | 0.283 |   0.800 |    0.989 | 
     | PLACEDFE_OFC199_n927     | A ^ -> Y v              | INVX2TR   | 0.129 |   0.929 |    1.117 | 
     | U1491                    | B0 v -> Y v             | AO22X1TR  | 0.210 |   1.139 |    1.328 | 
     | clk_r_REG554_S1          | D v                     | DFFQX1TR  | 0.000 |   1.139 |    1.328 | 
     +---------------------------------------------------------------------------------------------+ 
Path 306: MET Setup Check with Pin clk_r_REG24_S3/CK 
Endpoint:   clk_r_REG24_S3/D  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG378_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  1.108
= Slack Time                    0.189
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +---------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                 |              |             |       |  Time   |   Time   | 
     |-----------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG378_S2 | CK ^         |             |       |   0.012 |    0.201 | 
     | clk_r_REG378_S2 | CK ^ -> Q v  | DFFQX1TR    | 0.291 |   0.303 |    0.492 | 
     | U628            | B v -> Y ^   | NOR2X1TR    | 0.348 |   0.651 |    0.840 | 
     | U464            | B ^ -> Y v   | NAND3BX1TR  | 0.178 |   0.829 |    1.018 | 
     | U272            | A v -> Y ^   | INVX2TR     | 0.167 |   0.996 |    1.185 | 
     | U1520           | A0N ^ -> Y ^ | OAI2BB2XLTR | 0.112 |   1.108 |    1.297 | 
     | clk_r_REG24_S3  | D ^          | DFFQX1TR    | 0.000 |   1.108 |    1.297 | 
     +---------------------------------------------------------------------------+ 
Path 307: MET Setup Check with Pin clk_r_REG327_S1/CK 
Endpoint:   clk_r_REG327_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.321
- Arrival Time                  1.132
= Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.304 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.181 |    0.371 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.293 |    0.483 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^  | INVX2TR    | 0.196 |   0.489 |    0.679 | 
     | PLACEDFE_OFC193_reset | A ^ -> Y ^  | BUFX3TR    | 0.187 |   0.676 |    0.865 | 
     | U568                  | B0 ^ -> Y v | OAI21X1TR  | 0.078 |   0.754 |    0.944 | 
     | PLACEDFE_OFC84_n947   | A v -> Y ^  | INVX2TR    | 0.176 |   0.930 |    1.120 | 
     | PLACEDFE_OFC85_n947   | A ^ -> Y v  | CLKINVX2TR | 0.044 |   0.974 |    1.164 | 
     | U1476                 | A0 v -> Y v | AO22X1TR   | 0.157 |   1.132 |    1.321 | 
     | clk_r_REG327_S1       | D v         | DFFQX1TR   | 0.000 |   1.132 |    1.321 | 
     +-------------------------------------------------------------------------------+ 
Path 308: MET Setup Check with Pin clk_r_REG347_S2/CK 
Endpoint:   clk_r_REG347_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.117
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.295
- Arrival Time                  1.106
= Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.159
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                     |                         |           |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                     | pe_in_pk_rdb_addr__0_ ^ |           |       |   0.159 |    0.348 | 
     | PLACEDFE_OFC93_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR   | 0.084 |   0.243 |    0.432 | 
     | U502                                | C v -> Y ^              | NOR3X1TR  | 0.443 |   0.686 |    0.875 | 
     | PLACEDFE_OFC231_n1076               | A ^ -> Y ^              | BUFX6TR   | 0.163 |   0.849 |    1.038 | 
     | U1747                               | B0 ^ -> Y v             | AOI22X1TR | 0.076 |   0.925 |    1.114 | 
     | U1749                               | C v -> Y ^              | NAND4X1TR | 0.180 |   1.105 |    1.295 | 
     | clk_r_REG347_S2                     | D ^                     | DFFQX1TR  | 0.000 |   1.106 |    1.295 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 309: MET Setup Check with Pin clk_r_REG206_S1/CK 
Endpoint:   clk_r_REG206_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.138
= Slack Time                    0.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.331 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.589 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.628 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.707 | 
     | U1198                    | A1 v -> Y ^             | OAI21X2TR | 0.283 |   0.800 |    0.990 | 
     | PLACEDFE_OFC199_n927     | A ^ -> Y v              | INVX2TR   | 0.129 |   0.929 |    1.119 | 
     | U1354                    | B0 v -> Y v             | AO22X1TR  | 0.209 |   1.138 |    1.328 | 
     | clk_r_REG206_S1          | D v                     | DFFQX1TR  | 0.000 |   1.138 |    1.328 | 
     +---------------------------------------------------------------------------------------------+ 
Path 310: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG44_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG44_S3/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG139_S2/Q                                 (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.117
= Slack Time                    0.190
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                 |              |             |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG139_S2                                 | CK ^         |             |       |   0.010 |    0.200 | 
     | clk_r_REG139_S2                                 | CK ^ -> Q v  | DFFQX1TR    | 0.288 |   0.298 |    0.488 | 
     | U648                                            | B v -> Y ^   | NAND2X1TR   | 0.082 |   0.380 |    0.570 | 
     | U647                                            | B0 ^ -> Y v  | OAI2BB1X2TR | 0.087 |   0.467 |    0.657 | 
     | U393                                            | B v -> Y ^   | XNOR2X1TR   | 0.149 |   0.616 |    0.806 | 
     | U392                                            | A ^ -> Y v   | INVX2TR     | 0.025 |   0.641 |    0.832 | 
     | U725                                            | A1N v -> Y v | OAI2BB2X1TR | 0.124 |   0.765 |    0.956 | 
     | U739                                            | CI v -> S ^  | ADDFHX2TR   | 0.158 |   0.923 |    1.114 | 
     | U922                                            | CI ^ -> S v  | ADDFHX2TR   | 0.138 |   1.062 |    1.252 | 
     | U924                                            | A v -> Y ^   | NOR2X2TR    | 0.055 |   1.117 |    1.308 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG44_S3 | D ^          | DFFQX1TR    | 0.000 |   1.117 |    1.308 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 311: MET Setup Check with Pin clk_r_REG253_S1/CK 
Endpoint:   clk_r_REG253_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.137
= Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                          |                         |           |       |  Time   |   Time   | 
     |--------------------------+-------------------------+-----------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.333 | 
     | U1136                    | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.590 | 
     | U1183                    | B ^ -> Y v              | NAND2X2TR | 0.040 |   0.438 |    0.630 | 
     | POSTROUTEFE_PSBC236_n915 | A v -> Y v              | BUFX8TR   | 0.079 |   0.517 |    0.708 | 
     | U1198                    | A1 v -> Y ^             | OAI21X2TR | 0.283 |   0.800 |    0.992 | 
     | PLACEDFE_OFC199_n927     | A ^ -> Y v              | INVX2TR   | 0.129 |   0.929 |    1.120 | 
     | U1392                    | B0 v -> Y v             | AO22X1TR  | 0.208 |   1.137 |    1.328 | 
     | clk_r_REG253_S1          | D v                     | DFFQX1TR  | 0.000 |   1.137 |    1.328 | 
     +---------------------------------------------------------------------------------------------+ 
Path 312: MET Setup Check with Pin clk_r_REG238_S1/CK 
Endpoint:   clk_r_REG238_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.121
= Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.307 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.374 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.464 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.596 | 
     | U1363                 | B v -> Y ^  | NOR2BX2TR  | 0.384 |   0.788 |    0.980 | 
     | PLACEDFE_OFC153_n967  | A ^ -> Y ^  | BUFX4TR    | 0.201 |   0.989 |    1.181 | 
     | U1399                 | A1 ^ -> Y ^ | AO22X1TR   | 0.132 |   1.121 |    1.313 | 
     | clk_r_REG238_S1       | D ^         | DFFQX1TR   | 0.000 |   1.121 |    1.313 | 
     +-------------------------------------------------------------------------------+ 
Path 313: MET Setup Check with Pin clk_r_REG161_S2/CK 
Endpoint:   clk_r_REG161_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.114
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  1.109
= Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.159
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                     |                         |           |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                     | pe_in_pk_rdb_addr__0_ ^ |           |       |   0.159 |    0.351 | 
     | PLACEDFE_OFC93_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR   | 0.084 |   0.243 |    0.435 | 
     | U502                                | C v -> Y ^              | NOR3X1TR  | 0.443 |   0.686 |    0.878 | 
     | PLACEDFE_OFC231_n1076               | A ^ -> Y ^              | BUFX6TR   | 0.163 |   0.849 |    1.041 | 
     | U1685                               | B0 ^ -> Y v             | AOI22X1TR | 0.094 |   0.942 |    1.134 | 
     | U1687                               | C v -> Y ^              | NAND4X1TR | 0.167 |   1.109 |    1.301 | 
     | clk_r_REG161_S2                     | D ^                     | DFFQX1TR  | 0.000 |   1.109 |    1.302 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 314: MET Setup Check with Pin clk_r_REG281_S1/CK 
Endpoint:   clk_r_REG281_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.134
= Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.308 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.375 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.294 |    0.487 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^  | INVX2TR    | 0.196 |   0.489 |    0.683 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^  | BUFX3TR    | 0.207 |   0.697 |    0.890 | 
     | U1209                 | B0 ^ -> Y v | OAI21X1TR  | 0.077 |   0.773 |    0.967 | 
     | PLACEDFE_OFC210_n939  | A v -> Y v  | CLKBUFX2TR | 0.175 |   0.948 |    1.141 | 
     | U1436                 | A0 v -> Y v | AO22X1TR   | 0.186 |   1.134 |    1.327 | 
     | clk_r_REG281_S1       | D v         | DFFQX1TR   | 0.000 |   1.134 |    1.328 | 
     +-------------------------------------------------------------------------------+ 
Path 315: MET Setup Check with Pin clk_r_REG257_S1/CK 
Endpoint:   clk_r_REG257_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.115
= Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.309 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.376 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.466 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.598 | 
     | U1363                 | B v -> Y ^  | NOR2BX2TR  | 0.384 |   0.788 |    0.982 | 
     | PLACEDFE_OFC153_n967  | A ^ -> Y ^  | BUFX4TR    | 0.201 |   0.989 |    1.183 | 
     | U1396                 | A1 ^ -> Y ^ | AO22X1TR   | 0.126 |   1.115 |    1.309 | 
     | clk_r_REG257_S1       | D ^         | DFFQX1TR   | 0.000 |   1.115 |    1.309 | 
     +-------------------------------------------------------------------------------+ 
Path 316: MET Setup Check with Pin clk_r_REG246_S1/CK 
Endpoint:   clk_r_REG246_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  1.112
= Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.310 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.377 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.468 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.599 | 
     | U1363                 | B v -> Y ^  | NOR2BX2TR  | 0.384 |   0.788 |    0.983 | 
     | PLACEDFE_OFC153_n967  | A ^ -> Y ^  | BUFX4TR    | 0.201 |   0.989 |    1.184 | 
     | U1385                 | A1 ^ -> Y ^ | AO22X1TR   | 0.123 |   1.112 |    1.307 | 
     | clk_r_REG246_S1       | D ^         | DFFQX1TR   | 0.000 |   1.112 |    1.307 | 
     +-------------------------------------------------------------------------------+ 
Path 317: MET Setup Check with Pin clk_r_REG333_S1/CK 
Endpoint:   clk_r_REG333_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.132
= Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.310 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.181 |    0.377 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.293 |    0.489 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^  | INVX2TR    | 0.196 |   0.489 |    0.685 | 
     | PLACEDFE_OFC193_reset | A ^ -> Y ^  | BUFX3TR    | 0.187 |   0.676 |    0.871 | 
     | U1178                 | B0 ^ -> Y v | OAI21X1TR  | 0.063 |   0.739 |    0.934 | 
     | PLACEDFE_OFC76_n912   | A v -> Y ^  | INVX2TR    | 0.133 |   0.873 |    1.068 | 
     | PLACEDFE_OFC77_n912   | A ^ -> Y v  | INVX2TR    | 0.090 |   0.963 |    1.158 | 
     | U1460                 | A0 v -> Y v | AO22X1TR   | 0.169 |   1.132 |    1.327 | 
     | clk_r_REG333_S1       | D v         | DFFQX1TR   | 0.000 |   1.132 |    1.327 | 
     +-------------------------------------------------------------------------------+ 
Path 318: MET Setup Check with Pin clk_r_REG262_S1/CK 
Endpoint:   clk_r_REG262_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.110
= Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.313 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.181 |    0.380 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.471 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.602 | 
     | U1363                 | B v -> Y ^  | NOR2BX2TR  | 0.384 |   0.788 |    0.986 | 
     | PLACEDFE_OFC153_n967  | A ^ -> Y ^  | BUFX4TR    | 0.201 |   0.989 |    1.187 | 
     | U1366                 | A1 ^ -> Y ^ | AO22X1TR   | 0.122 |   1.110 |    1.309 | 
     | clk_r_REG262_S1       | D ^         | DFFQX1TR   | 0.000 |   1.110 |    1.309 | 
     +-------------------------------------------------------------------------------+ 
Path 319: MET Setup Check with Pin clk_r_REG107_S1/CK 
Endpoint:   clk_r_REG107_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.127
= Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.418 | 
     | U1155           | A ^ -> Y v              | NAND3X1TR | 0.253 |   0.473 |    0.671 | 
     | U1156           | A1 v -> Y ^             | OAI21X1TR | 0.369 |   0.842 |    1.040 | 
     | U1157           | A ^ -> Y v              | INVX4TR   | 0.079 |   0.920 |    1.119 | 
     | U1263           | B0 v -> Y v             | AO22X1TR  | 0.206 |   1.127 |    1.325 | 
     | clk_r_REG107_S1 | D v                     | DFFQX1TR  | 0.000 |   1.127 |    1.325 | 
     +------------------------------------------------------------------------------------+ 
Path 320: MET Setup Check with Pin clk_r_REG561_S1/CK 
Endpoint:   clk_r_REG561_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.123
= Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.314 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.381 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.294 |    0.493 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^  | INVX2TR    | 0.196 |   0.489 |    0.689 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^  | BUFX3TR    | 0.207 |   0.696 |    0.896 | 
     | U1209                 | B0 ^ -> Y v | OAI21X1TR  | 0.077 |   0.773 |    0.973 | 
     | PLACEDFE_OFC210_n939  | A v -> Y v  | CLKBUFX2TR | 0.175 |   0.948 |    1.147 | 
     | U1480                 | A0 v -> Y v | AO22X1TR   | 0.175 |   1.123 |    1.322 | 
     | clk_r_REG561_S1       | D v         | DFFQX1TR   | 0.000 |   1.123 |    1.323 | 
     +-------------------------------------------------------------------------------+ 
Path 321: MET Setup Check with Pin clk_r_REG493_S1/CK 
Endpoint:   clk_r_REG493_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.125
= Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.420 | 
     | U1155           | A ^ -> Y v              | NAND3X1TR | 0.253 |   0.473 |    0.673 | 
     | U1156           | A1 v -> Y ^             | OAI21X1TR | 0.369 |   0.842 |    1.042 | 
     | U1157           | A ^ -> Y v              | INVX4TR   | 0.079 |   0.920 |    1.121 | 
     | U1158           | B0 v -> Y v             | AO22X1TR  | 0.205 |   1.125 |    1.325 | 
     | clk_r_REG493_S1 | D v                     | DFFQX1TR  | 0.000 |   1.125 |    1.325 | 
     +------------------------------------------------------------------------------------+ 
Path 322: MET Setup Check with Pin clk_r_REG158_S2/CK 
Endpoint:   clk_r_REG158_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  1.099
= Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.317 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.394 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.469 | 
     | U503                                 | B v -> Y ^              | NOR3BX1TR  | 0.118 |   0.387 |    0.587 | 
     | PLACEDFE_OFC109_n1080                | A ^ -> Y ^              | BUFX3TR    | 0.227 |   0.614 |    0.815 | 
     | PLACEDFE_OFC110_n1080                | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.826 |    1.027 | 
     | U1727                                | B0 ^ -> Y v             | AOI22X1TR  | 0.101 |   0.927 |    1.128 | 
     | U1728                                | D v -> Y ^              | NAND4X1TR  | 0.171 |   1.099 |    1.299 | 
     | clk_r_REG158_S2                      | D ^                     | DFFQX1TR   | 0.000 |   1.099 |    1.299 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 323: MET Setup Check with Pin clk_r_REG259_S2/CK 
Endpoint:   clk_r_REG259_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.116
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  1.096
= Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.159
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                     |                         |           |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                     | pe_in_pk_rdb_addr__0_ ^ |           |       |   0.159 |    0.360 | 
     | PLACEDFE_OFC93_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR   | 0.084 |   0.243 |    0.443 | 
     | U502                                | C v -> Y ^              | NOR3X1TR  | 0.443 |   0.686 |    0.886 | 
     | PLACEDFE_OFC231_n1076               | A ^ -> Y ^              | BUFX6TR   | 0.163 |   0.849 |    1.049 | 
     | U1736                               | B0 ^ -> Y v             | AOI22X1TR | 0.077 |   0.925 |    1.126 | 
     | U1738                               | C v -> Y ^              | NAND4X1TR | 0.170 |   1.095 |    1.296 | 
     | clk_r_REG259_S2                     | D ^                     | DFFQX1TR  | 0.000 |   1.096 |    1.296 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 324: MET Setup Check with Pin clk_r_REG242_S1/CK 
Endpoint:   clk_r_REG242_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.111
= Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.316 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.383 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.474 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.605 | 
     | U1363                 | B v -> Y ^  | NOR2BX2TR  | 0.384 |   0.788 |    0.989 | 
     | PLACEDFE_OFC153_n967  | A ^ -> Y ^  | BUFX4TR    | 0.201 |   0.989 |    1.190 | 
     | U1382                 | A1 ^ -> Y ^ | AO22X1TR   | 0.122 |   1.111 |    1.312 | 
     | clk_r_REG242_S1       | D ^         | DFFQX1TR   | 0.000 |   1.111 |    1.312 | 
     +-------------------------------------------------------------------------------+ 
Path 325: MET Setup Check with Pin clk_r_REG173_S1/CK 
Endpoint:   clk_r_REG173_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.123
= Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.422 | 
     | U1155           | A ^ -> Y v              | NAND3X1TR | 0.253 |   0.473 |    0.675 | 
     | U1156           | A1 v -> Y ^             | OAI21X1TR | 0.369 |   0.842 |    1.044 | 
     | U1157           | A ^ -> Y v              | INVX4TR   | 0.079 |   0.920 |    1.123 | 
     | U1301           | B0 v -> Y v             | AO22X1TR  | 0.203 |   1.123 |    1.326 | 
     | clk_r_REG173_S1 | D v                     | DFFQX1TR  | 0.000 |   1.123 |    1.326 | 
     +------------------------------------------------------------------------------------+ 
Path 326: MET Setup Check with Pin clk_r_REG565_S1/CK 
Endpoint:   clk_r_REG565_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.124
= Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.318 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.181 |    0.385 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.293 |    0.497 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^  | INVX2TR    | 0.196 |   0.489 |    0.693 | 
     | PLACEDFE_OFC193_reset | A ^ -> Y ^  | BUFX3TR    | 0.187 |   0.676 |    0.879 | 
     | U1178                 | B0 ^ -> Y v | OAI21X1TR  | 0.063 |   0.739 |    0.942 | 
     | PLACEDFE_OFC76_n912   | A v -> Y ^  | INVX2TR    | 0.133 |   0.873 |    1.076 | 
     | PLACEDFE_OFC77_n912   | A ^ -> Y v  | INVX2TR    | 0.090 |   0.963 |    1.166 | 
     | U1483                 | A0 v -> Y v | AO22X1TR   | 0.161 |   1.124 |    1.328 | 
     | clk_r_REG565_S1       | D v         | DFFQX1TR   | 0.000 |   1.124 |    1.328 | 
     +-------------------------------------------------------------------------------+ 
Path 327: MET Setup Check with Pin clk_r_REG144_S1/CK 
Endpoint:   clk_r_REG144_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.124
= Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.318 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.385 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.294 |    0.497 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^  | INVX2TR    | 0.196 |   0.489 |    0.693 | 
     | PLACEDFE_OFC193_reset | A ^ -> Y ^  | BUFX3TR    | 0.187 |   0.676 |    0.879 | 
     | U1180                 | B0 ^ -> Y v | OAI21X1TR  | 0.065 |   0.741 |    0.944 | 
     | PLACEDFE_OFC143_n913  | A v -> Y ^  | CLKINVX2TR | 0.166 |   0.906 |    1.110 | 
     | PLACEDFE_OFC144_n913  | A ^ -> Y v  | CLKINVX2TR | 0.058 |   0.964 |    1.167 | 
     | U1310                 | A0 v -> Y v | AO22X1TR   | 0.160 |   1.124 |    1.327 | 
     | clk_r_REG144_S1       | D v         | DFFQX1TR   | 0.000 |   1.124 |    1.327 | 
     +-------------------------------------------------------------------------------+ 
Path 328: MET Setup Check with Pin clk_r_REG299_S1/CK 
Endpoint:   clk_r_REG299_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.119
= Slack Time                    0.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.346 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.603 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.652 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.735 | 
     | U117                  | A1 v -> Y ^             | OAI21X2TR | 0.272 |   0.803 |    1.007 | 
     | U256                  | A ^ -> Y v              | INVX2TR   | 0.104 |   0.907 |    1.111 | 
     | U1432                 | B0 v -> Y v             | AO22X1TR  | 0.212 |   1.119 |    1.323 | 
     | clk_r_REG299_S1       | D v                     | DFFQX1TR  | 0.000 |   1.119 |    1.323 | 
     +------------------------------------------------------------------------------------------+ 
Path 329: MET Setup Check with Pin clk_r_REG458_S1/CK 
Endpoint:   clk_r_REG458_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.329
- Arrival Time                  1.124
= Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.319 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.386 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.294 |    0.498 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^  | INVX2TR    | 0.196 |   0.489 |    0.694 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^  | BUFX3TR    | 0.207 |   0.696 |    0.901 | 
     | U1209                 | B0 ^ -> Y v | OAI21X1TR  | 0.077 |   0.773 |    0.978 | 
     | PLACEDFE_OFC210_n939  | A v -> Y v  | CLKBUFX2TR | 0.175 |   0.948 |    1.153 | 
     | U1212                 | A0 v -> Y v | AO22X1TR   | 0.176 |   1.124 |    1.329 | 
     | clk_r_REG458_S1       | D v         | DFFQX1TR   | 0.000 |   1.124 |    1.329 | 
     +-------------------------------------------------------------------------------+ 
Path 330: MET Setup Check with Pin clk_r_REG316_S1/CK 
Endpoint:   clk_r_REG316_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.121
= Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.424 | 
     | U1155           | A ^ -> Y v              | NAND3X1TR | 0.253 |   0.473 |    0.678 | 
     | U1156           | A1 v -> Y ^             | OAI21X1TR | 0.369 |   0.842 |    1.047 | 
     | U1157           | A ^ -> Y v              | INVX4TR   | 0.079 |   0.920 |    1.125 | 
     | U1414           | B0 v -> Y v             | AO22X1TR  | 0.200 |   1.121 |    1.326 | 
     | clk_r_REG316_S1 | D v                     | DFFQX1TR  | 0.000 |   1.121 |    1.326 | 
     +------------------------------------------------------------------------------------+ 
Path 331: MET Setup Check with Pin clk_r_REG244_S1/CK 
Endpoint:   clk_r_REG244_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.315
- Arrival Time                  1.110
= Slack Time                    0.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.319 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.386 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.477 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.609 | 
     | U1363                 | B v -> Y ^  | NOR2BX2TR  | 0.384 |   0.788 |    0.993 | 
     | PLACEDFE_OFC153_n967  | A ^ -> Y ^  | BUFX4TR    | 0.201 |   0.989 |    1.194 | 
     | U1383                 | A1 ^ -> Y ^ | AO22X1TR   | 0.121 |   1.110 |    1.315 | 
     | clk_r_REG244_S1       | D ^         | DFFQX1TR   | 0.000 |   1.110 |    1.315 | 
     +-------------------------------------------------------------------------------+ 
Path 332: MET Setup Check with Pin clk_r_REG537_S1/CK 
Endpoint:   clk_r_REG537_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.120
= Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.426 | 
     | U1155           | A ^ -> Y v              | NAND3X1TR | 0.253 |   0.473 |    0.679 | 
     | U1156           | A1 v -> Y ^             | OAI21X1TR | 0.369 |   0.842 |    1.048 | 
     | U1157           | A ^ -> Y v              | INVX4TR   | 0.079 |   0.920 |    1.127 | 
     | U1227           | B0 v -> Y v             | AO22X1TR  | 0.200 |   1.120 |    1.326 | 
     | clk_r_REG537_S1 | D v                     | DFFQX1TR  | 0.000 |   1.120 |    1.326 | 
     +------------------------------------------------------------------------------------+ 
Path 333: MET Setup Check with Pin clk_r_REG261_S1/CK 
Endpoint:   clk_r_REG261_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.103
= Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.321 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.181 |    0.388 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.479 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.611 | 
     | U1363                 | B v -> Y ^  | NOR2BX2TR  | 0.384 |   0.788 |    0.995 | 
     | PLACEDFE_OFC153_n967  | A ^ -> Y ^  | BUFX4TR    | 0.201 |   0.989 |    1.196 | 
     | U1365                 | A1 ^ -> Y ^ | AO22X1TR   | 0.114 |   1.103 |    1.310 | 
     | clk_r_REG261_S1       | D ^         | DFFQX1TR   | 0.000 |   1.103 |    1.310 | 
     +-------------------------------------------------------------------------------+ 
Path 334: MET Setup Check with Pin clk_r_REG559_S1/CK 
Endpoint:   clk_r_REG559_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.118
= Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.426 | 
     | U1155           | A ^ -> Y v              | NAND3X1TR | 0.253 |   0.473 |    0.680 | 
     | U1156           | A1 v -> Y ^             | OAI21X1TR | 0.369 |   0.842 |    1.049 | 
     | U1157           | A ^ -> Y v              | INVX4TR   | 0.079 |   0.920 |    1.127 | 
     | U1496           | B0 v -> Y v             | AO22X1TR  | 0.198 |   1.118 |    1.325 | 
     | clk_r_REG559_S1 | D v                     | DFFQX1TR  | 0.000 |   1.118 |    1.325 | 
     +------------------------------------------------------------------------------------+ 
Path 335: MET Setup Check with Pin clk_r_REG360_S1/CK 
Endpoint:   clk_r_REG360_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.117
= Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.428 | 
     | U1155           | A ^ -> Y v              | NAND3X1TR | 0.253 |   0.473 |    0.681 | 
     | U1156           | A1 v -> Y ^             | OAI21X1TR | 0.369 |   0.842 |    1.050 | 
     | U1157           | A ^ -> Y v              | INVX4TR   | 0.079 |   0.920 |    1.129 | 
     | U1452           | B0 v -> Y v             | AO22X1TR  | 0.196 |   1.117 |    1.325 | 
     | clk_r_REG360_S1 | D v                     | DFFQX1TR  | 0.000 |   1.117 |    1.325 | 
     +------------------------------------------------------------------------------------+ 
Path 336: MET Setup Check with Pin clk_r_REG248_S1/CK 
Endpoint:   clk_r_REG248_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.100
= Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.323 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.390 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.481 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.612 | 
     | U1363                 | B v -> Y ^  | NOR2BX2TR  | 0.384 |   0.788 |    0.996 | 
     | PLACEDFE_OFC153_n967  | A ^ -> Y ^  | BUFX4TR    | 0.201 |   0.989 |    1.197 | 
     | U1387                 | A1 ^ -> Y ^ | AO22X1TR   | 0.112 |   1.100 |    1.309 | 
     | clk_r_REG248_S1       | D ^         | DFFQX1TR   | 0.000 |   1.100 |    1.309 | 
     +-------------------------------------------------------------------------------+ 
Path 337: MET Setup Check with Pin clk_r_REG237_S1/CK 
Endpoint:   clk_r_REG237_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.330
- Arrival Time                  1.121
= Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.324 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.391 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.294 |    0.503 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^  | INVX2TR    | 0.196 |   0.489 |    0.698 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^  | BUFX3TR    | 0.207 |   0.697 |    0.906 | 
     | U1209                 | B0 ^ -> Y v | OAI21X1TR  | 0.077 |   0.773 |    0.982 | 
     | PLACEDFE_OFC210_n939  | A v -> Y v  | CLKBUFX2TR | 0.175 |   0.948 |    1.157 | 
     | U1398                 | A0 v -> Y v | AO22X1TR   | 0.173 |   1.121 |    1.330 | 
     | clk_r_REG237_S1       | D v         | DFFQX1TR   | 0.000 |   1.121 |    1.330 | 
     +-------------------------------------------------------------------------------+ 
Path 338: MET Setup Check with Pin clk_r_REG564_S1/CK 
Endpoint:   clk_r_REG564_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.322
- Arrival Time                  1.113
= Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.351 | 
     | U1136           | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.608 | 
     | U1170           | B ^ -> Y v              | NAND2X2TR | 0.126 |   0.524 |    0.733 | 
     | U1175           | A1 v -> Y ^             | OAI21X2TR | 0.298 |   0.822 |    1.031 | 
     | U57             | A ^ -> Y v              | INVX4TR   | 0.084 |   0.905 |    1.115 | 
     | U1482           | B0 v -> Y v             | AO22X1TR  | 0.207 |   1.113 |    1.322 | 
     | clk_r_REG564_S1 | D v                     | DFFQX1TR  | 0.000 |   1.113 |    1.322 | 
     +------------------------------------------------------------------------------------+ 
Path 339: MET Setup Check with Pin clk_r_REG476_S1/CK 
Endpoint:   clk_r_REG476_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.114
= Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.351 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.608 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.658 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.741 | 
     | U117                  | A1 v -> Y ^             | OAI21X2TR | 0.272 |   0.803 |    1.013 | 
     | U256                  | A ^ -> Y v              | INVX2TR   | 0.104 |   0.907 |    1.117 | 
     | U1202                 | B0 v -> Y v             | AO22X1TR  | 0.208 |   1.114 |    1.324 | 
     | clk_r_REG476_S1       | D v                     | DFFQX1TR  | 0.000 |   1.114 |    1.324 | 
     +------------------------------------------------------------------------------------------+ 
Path 340: MET Setup Check with Pin clk_r_REG208_S1/CK 
Endpoint:   clk_r_REG208_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.113
= Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.352 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.609 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.658 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.741 | 
     | U117                  | A1 v -> Y ^             | OAI21X2TR | 0.272 |   0.803 |    1.013 | 
     | U256                  | A ^ -> Y v              | INVX2TR   | 0.104 |   0.906 |    1.117 | 
     | U1356                 | B0 v -> Y v             | AO22X1TR  | 0.207 |   1.113 |    1.324 | 
     | clk_r_REG208_S1       | D v                     | DFFQX1TR  | 0.000 |   1.113 |    1.324 | 
     +------------------------------------------------------------------------------------------+ 
Path 341: MET Setup Check with Pin clk_r_REG32_S1/CK 
Endpoint:   clk_r_REG32_S1/D                                  (^) checked with  
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG84_S3/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.100
= Slack Time                    0.211
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                 |             |            |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG84_S3 | CK ^        |            |       |   0.012 |    0.223 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG84_S3 | CK ^ -> Q v | DFFQX1TR   | 0.281 |   0.293 |    0.504 | 
     | U805                                            | B v -> Y ^  | XOR2X1TR   | 0.109 |   0.402 |    0.613 | 
     | U677                                            | AN ^ -> Y ^ | NOR2BX1TR  | 0.123 |   0.524 |    0.735 | 
     | U806                                            | AN ^ -> Y ^ | NOR2BX1TR  | 0.116 |   0.640 |    0.851 | 
     | U881                                            | A ^ -> S v  | CMPR32X2TR | 0.244 |   0.884 |    1.095 | 
     | U896                                            | CI v -> S v | ADDFX2TR   | 0.138 |   1.022 |    1.233 | 
     | U50                                             | A v -> Y ^  | NOR2X1TR   | 0.078 |   1.100 |    1.311 | 
     | clk_r_REG32_S1                                  | D ^         | DFFQX1TR   | 0.000 |   1.100 |    1.311 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 342: MET Setup Check with Pin clk_r_REG334_S1/CK 
Endpoint:   clk_r_REG334_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.117
= Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.326 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.393 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.294 |    0.505 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^  | INVX2TR    | 0.196 |   0.489 |    0.701 | 
     | PLACEDFE_OFC193_reset | A ^ -> Y ^  | BUFX3TR    | 0.187 |   0.676 |    0.887 | 
     | U1180                 | B0 ^ -> Y v | OAI21X1TR  | 0.065 |   0.741 |    0.952 | 
     | PLACEDFE_OFC143_n913  | A v -> Y ^  | CLKINVX2TR | 0.166 |   0.906 |    1.118 | 
     | PLACEDFE_OFC144_n913  | A ^ -> Y v  | CLKINVX2TR | 0.058 |   0.964 |    1.176 | 
     | U1461                 | A0 v -> Y v | AO22X1TR   | 0.153 |   1.117 |    1.328 | 
     | clk_r_REG334_S1       | D v         | DFFQX1TR   | 0.000 |   1.117 |    1.328 | 
     +-------------------------------------------------------------------------------+ 
Path 343: MET Setup Check with Pin clk_r_REG343_S1/CK 
Endpoint:   clk_r_REG343_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.112
= Slack Time                    0.212
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.354 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.611 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.660 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.743 | 
     | U117                  | A1 v -> Y ^             | OAI21X2TR | 0.272 |   0.803 |    1.015 | 
     | U256                  | A ^ -> Y v              | INVX2TR   | 0.104 |   0.906 |    1.119 | 
     | U1470                 | B0 v -> Y v             | AO22X1TR  | 0.205 |   1.112 |    1.324 | 
     | clk_r_REG343_S1       | D v                     | DFFQX1TR  | 0.000 |   1.112 |    1.324 | 
     +------------------------------------------------------------------------------------------+ 
Path 344: MET Setup Check with Pin clk_r_REG520_S1/CK 
Endpoint:   clk_r_REG520_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.111
= Slack Time                    0.214
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.355 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.612 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.661 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.744 | 
     | U117                  | A1 v -> Y ^             | OAI21X2TR | 0.272 |   0.803 |    1.016 | 
     | U256                  | A ^ -> Y v              | INVX2TR   | 0.104 |   0.907 |    1.120 | 
     | U1243                 | B0 v -> Y v             | AO22X1TR  | 0.205 |   1.111 |    1.325 | 
     | clk_r_REG520_S1       | D v                     | DFFQX1TR  | 0.000 |   1.111 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 345: MET Setup Check with Pin clk_r_REG556_S1/CK 
Endpoint:   clk_r_REG556_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.322
- Arrival Time                  1.109
= Slack Time                    0.214
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                         |             |            |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+---------+----------| 
     |                         | reset ^     |            |       |   0.133 |    0.347 | 
     | PLACEDFE_OFC185_reset   | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.418 | 
     | PLACEDFE_OFC188_reset   | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.536 | 
     | PLACEDFE_OFC192_reset   | A ^ -> Y v  | CLKINVX2TR | 0.216 |   0.538 |    0.751 | 
     | U115                    | B0 v -> Y ^ | OAI21X1TR  | 0.158 |   0.695 |    0.909 | 
     | POSTROUTEFE_PSC235_n880 | A ^ -> Y ^  | BUFX3TR    | 0.137 |   0.833 |    1.047 | 
     | U257                    | A ^ -> Y v  | INVX2TR    | 0.079 |   0.912 |    1.126 | 
     | U1493                   | B0 v -> Y v | AO22X1TR   | 0.197 |   1.109 |    1.322 | 
     | clk_r_REG556_S1         | D v         | DFFQX1TR   | 0.000 |   1.109 |    1.322 | 
     +---------------------------------------------------------------------------------+ 
Path 346: MET Setup Check with Pin clk_r_REG305_S1/CK 
Endpoint:   clk_r_REG305_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.109
= Slack Time                    0.214
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                         |             |            |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+---------+----------| 
     |                         | reset ^     |            |       |   0.133 |    0.347 | 
     | PLACEDFE_OFC185_reset   | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.418 | 
     | PLACEDFE_OFC188_reset   | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.536 | 
     | PLACEDFE_OFC192_reset   | A ^ -> Y v  | CLKINVX2TR | 0.216 |   0.538 |    0.752 | 
     | U115                    | B0 v -> Y ^ | OAI21X1TR  | 0.158 |   0.695 |    0.910 | 
     | POSTROUTEFE_PSC235_n880 | A ^ -> Y ^  | BUFX3TR    | 0.137 |   0.833 |    1.047 | 
     | U257                    | A ^ -> Y v  | INVX2TR    | 0.079 |   0.912 |    1.126 | 
     | U1403                   | B0 v -> Y v | AO22X1TR   | 0.197 |   1.109 |    1.323 | 
     | clk_r_REG305_S1         | D v         | DFFQX1TR   | 0.000 |   1.109 |    1.323 | 
     +---------------------------------------------------------------------------------+ 
Path 347: MET Setup Check with Pin clk_r_REG572_S1/CK 
Endpoint:   clk_r_REG572_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.110
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.356 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.613 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.662 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.745 | 
     | U117                  | A1 v -> Y ^             | OAI21X2TR | 0.272 |   0.803 |    1.017 | 
     | U256                  | A ^ -> Y v              | INVX2TR   | 0.104 |   0.907 |    1.121 | 
     | U1499                 | B0 v -> Y v             | AO22X1TR  | 0.203 |   1.110 |    1.324 | 
     | clk_r_REG572_S1       | D v                     | DFFQX1TR  | 0.000 |   1.110 |    1.324 | 
     +------------------------------------------------------------------------------------------+ 
Path 348: MET Setup Check with Pin clk_r_REG349_S1/CK 
Endpoint:   clk_r_REG349_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.107
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                         |             |            |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+---------+----------| 
     |                         | reset ^     |            |       |   0.133 |    0.348 | 
     | PLACEDFE_OFC185_reset   | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.420 | 
     | PLACEDFE_OFC188_reset   | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.537 | 
     | PLACEDFE_OFC192_reset   | A ^ -> Y v  | CLKINVX2TR | 0.216 |   0.538 |    0.753 | 
     | U115                    | B0 v -> Y ^ | OAI21X1TR  | 0.158 |   0.696 |    0.911 | 
     | POSTROUTEFE_PSC235_n880 | A ^ -> Y ^  | BUFX3TR    | 0.137 |   0.833 |    1.048 | 
     | U257                    | A ^ -> Y v  | INVX2TR    | 0.079 |   0.912 |    1.127 | 
     | U1441                   | B0 v -> Y v | AO22X1TR   | 0.196 |   1.107 |    1.323 | 
     | clk_r_REG349_S1         | D v         | DFFQX1TR   | 0.000 |   1.107 |    1.323 | 
     +---------------------------------------------------------------------------------+ 
Path 349: MET Setup Check with Pin clk_r_REG153_S1/CK 
Endpoint:   clk_r_REG153_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.110
= Slack Time                    0.216
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.357 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.614 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.663 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.746 | 
     | U117                  | A1 v -> Y ^             | OAI21X2TR | 0.272 |   0.803 |    1.018 | 
     | U256                  | A ^ -> Y v              | INVX2TR   | 0.104 |   0.906 |    1.122 | 
     | U1319                 | B0 v -> Y v             | AO22X1TR  | 0.203 |   1.110 |    1.325 | 
     | clk_r_REG153_S1       | D v                     | DFFQX1TR  | 0.000 |   1.110 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 350: MET Setup Check with Pin clk_r_REG541_S1/CK 
Endpoint:   clk_r_REG541_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.099
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.358 | 
     | U1136           | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.615 | 
     | U1143           | B ^ -> Y v              | NAND2X2TR | 0.141 |   0.539 |    0.756 | 
     | U1167           | A1 v -> Y ^             | OAI21X2TR | 0.260 |   0.799 |    1.016 | 
     | U1168           | A ^ -> Y v              | INVX2TR   | 0.097 |   0.896 |    1.113 | 
     | U1231           | B0 v -> Y v             | AO22X1TR  | 0.203 |   1.099 |    1.316 | 
     | clk_r_REG541_S1 | D v                     | DFFQX1TR  | 0.000 |   1.099 |    1.316 | 
     +------------------------------------------------------------------------------------+ 
Path 351: MET Setup Check with Pin clk_r_REG255_S1/CK 
Endpoint:   clk_r_REG255_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.106
= Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.360 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.617 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.667 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.750 | 
     | U117                  | A1 v -> Y ^             | OAI21X2TR | 0.272 |   0.803 |    1.022 | 
     | U256                  | A ^ -> Y v              | INVX2TR   | 0.104 |   0.906 |    1.125 | 
     | U1394                 | B0 v -> Y v             | AO22X1TR  | 0.200 |   1.106 |    1.325 | 
     | clk_r_REG255_S1       | D v                     | DFFQX1TR  | 0.000 |   1.106 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 352: MET Setup Check with Pin clk_r_REG96_S1/CK 
Endpoint:   clk_r_REG96_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.105
= Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                         |             |            |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+---------+----------| 
     |                         | reset ^     |            |       |   0.133 |    0.352 | 
     | PLACEDFE_OFC185_reset   | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.424 | 
     | PLACEDFE_OFC188_reset   | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.541 | 
     | PLACEDFE_OFC192_reset   | A ^ -> Y v  | CLKINVX2TR | 0.216 |   0.538 |    0.757 | 
     | U115                    | B0 v -> Y ^ | OAI21X1TR  | 0.158 |   0.696 |    0.915 | 
     | POSTROUTEFE_PSC235_n880 | A ^ -> Y ^  | BUFX3TR    | 0.137 |   0.833 |    1.052 | 
     | U257                    | A ^ -> Y v  | INVX2TR    | 0.079 |   0.912 |    1.131 | 
     | U1252                   | B0 v -> Y v | AO22X1TR   | 0.193 |   1.105 |    1.324 | 
     | clk_r_REG96_S1          | D v         | DFFQX1TR   | 0.000 |   1.105 |    1.324 | 
     +---------------------------------------------------------------------------------+ 
Path 353: MET Setup Check with Pin clk_r_REG66_S1/CK 
Endpoint:   clk_r_REG66_S1/D      (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.106
= Slack Time                    0.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.361 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.618 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.668 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.751 | 
     | U117                  | A1 v -> Y ^             | OAI21X2TR | 0.272 |   0.803 |    1.023 | 
     | U256                  | A ^ -> Y v              | INVX2TR   | 0.104 |   0.906 |    1.127 | 
     | U1281                 | B0 v -> Y v             | AO22X1TR  | 0.199 |   1.106 |    1.326 | 
     | clk_r_REG66_S1        | D v                     | DFFQX1TR  | 0.000 |   1.106 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 354: MET Setup Check with Pin clk_r_REG216_S1/CK 
Endpoint:   clk_r_REG216_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.103
= Slack Time                    0.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                         |             |            |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+---------+----------| 
     |                         | reset ^     |            |       |   0.133 |    0.353 | 
     | PLACEDFE_OFC185_reset   | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.425 | 
     | PLACEDFE_OFC188_reset   | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.542 | 
     | PLACEDFE_OFC192_reset   | A ^ -> Y v  | CLKINVX2TR | 0.216 |   0.538 |    0.758 | 
     | U115                    | B0 v -> Y ^ | OAI21X1TR  | 0.158 |   0.695 |    0.916 | 
     | POSTROUTEFE_PSC235_n880 | A ^ -> Y ^  | BUFX3TR    | 0.137 |   0.833 |    1.053 | 
     | U257                    | A ^ -> Y v  | INVX2TR    | 0.079 |   0.912 |    1.132 | 
     | U1328                   | B0 v -> Y v | AO22X1TR   | 0.191 |   1.103 |    1.323 | 
     | clk_r_REG216_S1         | D v         | DFFQX1TR   | 0.000 |   1.103 |    1.323 | 
     +---------------------------------------------------------------------------------+ 
Path 355: MET Setup Check with Pin clk_r_REG582_S1/CK 
Endpoint:   clk_r_REG582_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  1.096
= Slack Time                    0.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.362 | 
     | U1136           | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.619 | 
     | U1143           | B ^ -> Y v              | NAND2X2TR | 0.141 |   0.539 |    0.759 | 
     | U1167           | A1 v -> Y ^             | OAI21X2TR | 0.260 |   0.799 |    1.019 | 
     | U1168           | A ^ -> Y v              | INVX2TR   | 0.097 |   0.896 |    1.117 | 
     | U1509           | B0 v -> Y v             | AO22X1TR  | 0.200 |   1.096 |    1.317 | 
     | clk_r_REG582_S1 | D v                     | DFFQX1TR  | 0.000 |   1.096 |    1.317 | 
     +------------------------------------------------------------------------------------+ 
Path 356: MET Setup Check with Pin clk_r_REG332_S1/CK 
Endpoint:   clk_r_REG332_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.103
= Slack Time                    0.221
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.362 | 
     | U1136           | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.619 | 
     | U1170           | B ^ -> Y v              | NAND2X2TR | 0.126 |   0.524 |    0.745 | 
     | U1175           | A1 v -> Y ^             | OAI21X2TR | 0.298 |   0.822 |    1.043 | 
     | U57             | A ^ -> Y v              | INVX4TR   | 0.084 |   0.905 |    1.126 | 
     | U1459           | B0 v -> Y v             | AO22X1TR  | 0.197 |   1.103 |    1.324 | 
     | clk_r_REG332_S1 | D v                     | DFFQX1TR  | 0.000 |   1.103 |    1.324 | 
     +------------------------------------------------------------------------------------+ 
Path 357: MET Setup Check with Pin clk_r_REG162_S1/CK 
Endpoint:   clk_r_REG162_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.102
= Slack Time                    0.222
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                         |             |            |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+---------+----------| 
     |                         | reset ^     |            |       |   0.133 |    0.355 | 
     | PLACEDFE_OFC185_reset   | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.426 | 
     | PLACEDFE_OFC188_reset   | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.544 | 
     | PLACEDFE_OFC192_reset   | A ^ -> Y v  | CLKINVX2TR | 0.216 |   0.538 |    0.759 | 
     | U115                    | B0 v -> Y ^ | OAI21X1TR  | 0.158 |   0.695 |    0.917 | 
     | POSTROUTEFE_PSC235_n880 | A ^ -> Y ^  | BUFX3TR    | 0.137 |   0.833 |    1.055 | 
     | U257                    | A ^ -> Y v  | INVX2TR    | 0.079 |   0.912 |    1.134 | 
     | U1290                   | B0 v -> Y v | AO22X1TR   | 0.190 |   1.102 |    1.324 | 
     | clk_r_REG162_S1         | D v         | DFFQX1TR   | 0.000 |   1.102 |    1.324 | 
     +---------------------------------------------------------------------------------+ 
Path 358: MET Setup Check with Pin clk_r_REG482_S1/CK 
Endpoint:   clk_r_REG482_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.101
= Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                         |             |            |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+---------+----------| 
     |                         | reset ^     |            |       |   0.133 |    0.356 | 
     | PLACEDFE_OFC185_reset   | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.427 | 
     | PLACEDFE_OFC188_reset   | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.545 | 
     | PLACEDFE_OFC192_reset   | A ^ -> Y v  | CLKINVX2TR | 0.216 |   0.538 |    0.760 | 
     | U115                    | B0 v -> Y ^ | OAI21X1TR  | 0.158 |   0.695 |    0.918 | 
     | POSTROUTEFE_PSC235_n880 | A ^ -> Y ^  | BUFX3TR    | 0.137 |   0.833 |    1.056 | 
     | U257                    | A ^ -> Y v  | INVX2TR    | 0.079 |   0.912 |    1.135 | 
     | U1138                   | B0 v -> Y v | AO22X1TR   | 0.189 |   1.101 |    1.324 | 
     | clk_r_REG482_S1         | D v         | DFFQX1TR   | 0.000 |   1.101 |    1.324 | 
     +---------------------------------------------------------------------------------+ 
Path 359: MET Setup Check with Pin clk_r_REG288_S1/CK 
Endpoint:   clk_r_REG288_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.329
- Arrival Time                  1.106
= Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.365 | 
     | U1136           | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.622 | 
     | U1170           | B ^ -> Y v              | NAND2X2TR | 0.126 |   0.524 |    0.747 | 
     | U1175           | A1 v -> Y ^             | OAI21X2TR | 0.298 |   0.822 |    1.045 | 
     | U57             | A ^ -> Y v              | INVX4TR   | 0.084 |   0.905 |    1.129 | 
     | U1421           | B0 v -> Y v             | AO22X1TR  | 0.201 |   1.106 |    1.329 | 
     | clk_r_REG288_S1 | D v                     | DFFQX1TR  | 0.000 |   1.106 |    1.329 | 
     +------------------------------------------------------------------------------------+ 
Path 360: MET Setup Check with Pin clk_r_REG465_S1/CK 
Endpoint:   clk_r_REG465_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.330
- Arrival Time                  1.106
= Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.365 | 
     | U1136           | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.622 | 
     | U1170           | B ^ -> Y v              | NAND2X2TR | 0.126 |   0.524 |    0.747 | 
     | U1175           | A1 v -> Y ^             | OAI21X2TR | 0.298 |   0.822 |    1.045 | 
     | U57             | A ^ -> Y v              | INVX4TR   | 0.084 |   0.905 |    1.129 | 
     | U1177           | B0 v -> Y v             | AO22X1TR  | 0.201 |   1.106 |    1.330 | 
     | clk_r_REG465_S1 | D v                     | DFFQX1TR  | 0.000 |   1.106 |    1.330 | 
     +------------------------------------------------------------------------------------+ 
Path 361: MET Setup Check with Pin clk_r_REG526_S1/CK 
Endpoint:   clk_r_REG526_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.100
= Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +---------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                         |             |            |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+---------+----------| 
     |                         | reset ^     |            |       |   0.133 |    0.358 | 
     | PLACEDFE_OFC185_reset   | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.429 | 
     | PLACEDFE_OFC188_reset   | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.546 | 
     | PLACEDFE_OFC192_reset   | A ^ -> Y v  | CLKINVX2TR | 0.216 |   0.538 |    0.762 | 
     | U115                    | B0 v -> Y ^ | OAI21X1TR  | 0.158 |   0.696 |    0.920 | 
     | POSTROUTEFE_PSC235_n880 | A ^ -> Y ^  | BUFX3TR    | 0.137 |   0.833 |    1.058 | 
     | U257                    | A ^ -> Y v  | INVX2TR    | 0.079 |   0.912 |    1.137 | 
     | U1216                   | B0 v -> Y v | AO22X1TR   | 0.188 |   1.100 |    1.325 | 
     | clk_r_REG526_S1         | D v         | DFFQX1TR   | 0.000 |   1.100 |    1.325 | 
     +---------------------------------------------------------------------------------+ 
Path 362: MET Setup Check with Pin clk_r_REG11_S3/CK 
Endpoint:   clk_r_REG11_S3/D  (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG131_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.083
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.102
= Slack Time                    0.226
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                 |             |            |       |  Time   |   Time   | 
     |-----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG131_S3 | CK ^        |            |       |   0.013 |    0.238 | 
     | clk_r_REG131_S3 | CK ^ -> Q v | DFFQX1TR   | 0.296 |   0.309 |    0.535 | 
     | U1131           | A v -> CO v | AFHCINX2TR | 0.204 |   0.513 |    0.739 | 
     | U630            | A0 v -> Y ^ | AOI21X1TR  | 0.154 |   0.667 |    0.893 | 
     | U629            | A0 ^ -> Y v | OAI21X1TR  | 0.076 |   0.743 |    0.969 | 
     | U635            | A0 v -> Y ^ | AOI21X1TR  | 0.123 |   0.866 |    1.091 | 
     | U423            | A0 ^ -> Y v | OAI21X1TR  | 0.055 |   0.920 |    1.146 | 
     | U422            | A v -> Y v  | XNOR2X1TR  | 0.086 |   1.006 |    1.232 | 
     | U597            | A v -> Y v  | AND2X2TR   | 0.096 |   1.102 |    1.328 | 
     | clk_r_REG11_S3  | D v         | DFFQX1TR   | 0.000 |   1.102 |    1.328 | 
     +-------------------------------------------------------------------------+ 
Path 363: MET Setup Check with Pin clk_r_REG496_S1/CK 
Endpoint:   clk_r_REG496_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.097
= Slack Time                    0.226
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.360 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.431 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.548 | 
     | PLACEDFE_OFC174_reset | A ^ -> Y v  | CLKINVX2TR | 0.193 |   0.515 |    0.741 | 
     | U120                  | B0 v -> Y ^ | OAI21X1TR  | 0.269 |   0.784 |    1.010 | 
     | U1165                 | A ^ -> Y v  | INVX2TR    | 0.098 |   0.882 |    1.108 | 
     | U1166                 | B0 v -> Y v | AO22X1TR   | 0.215 |   1.097 |    1.323 | 
     | clk_r_REG496_S1       | D v         | DFFQX1TR   | 0.000 |   1.097 |    1.323 | 
     +-------------------------------------------------------------------------------+ 
Path 364: MET Setup Check with Pin clk_r_REG560_S1/CK 
Endpoint:   clk_r_REG560_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.322
- Arrival Time                  1.095
= Slack Time                    0.226
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.360 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.431 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.548 | 
     | PLACEDFE_OFC174_reset | A ^ -> Y v  | CLKINVX2TR | 0.193 |   0.515 |    0.741 | 
     | U120                  | B0 v -> Y ^ | OAI21X1TR  | 0.269 |   0.784 |    1.010 | 
     | U1165                 | A ^ -> Y v  | INVX2TR    | 0.098 |   0.882 |    1.108 | 
     | U1497                 | B0 v -> Y v | AO22X1TR   | 0.214 |   1.095 |    1.322 | 
     | clk_r_REG560_S1       | D v         | DFFQX1TR   | 0.000 |   1.095 |    1.322 | 
     +-------------------------------------------------------------------------------+ 
Path 365: MET Setup Check with Pin clk_r_REG562_S1/CK 
Endpoint:   clk_r_REG562_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.100
= Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.342 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.181 |    0.409 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.293 |    0.521 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^  | INVX2TR    | 0.196 |   0.489 |    0.716 | 
     | PLACEDFE_OFC193_reset | A ^ -> Y ^  | BUFX3TR    | 0.187 |   0.676 |    0.903 | 
     | U1171                 | B0 ^ -> Y v | OAI21X1TR  | 0.062 |   0.739 |    0.966 | 
     | PLACEDFE_OFC158_n909  | A v -> Y ^  | CLKINVX2TR | 0.165 |   0.904 |    1.131 | 
     | PLACEDFE_OFC161_n909  | A ^ -> Y v  | CLKINVX2TR | 0.042 |   0.946 |    1.173 | 
     | U1481                 | A0 v -> Y v | AO22X1TR   | 0.155 |   1.100 |    1.327 | 
     | clk_r_REG562_S1       | D v         | DFFQX1TR   | 0.000 |   1.100 |    1.327 | 
     +-------------------------------------------------------------------------------+ 
Path 366: MET Setup Check with Pin clk_r_REG217_S1/CK 
Endpoint:   clk_r_REG217_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.096
= Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.368 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.625 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.675 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.758 | 
     | U699                  | A1 v -> Y ^             | OAI21X2TR | 0.241 |   0.772 |    0.999 | 
     | U55                   | A ^ -> Y v              | INVX2TR   | 0.116 |   0.887 |    1.114 | 
     | U1329                 | B0 v -> Y v             | AO22X1TR  | 0.209 |   1.096 |    1.323 | 
     | clk_r_REG217_S1       | D v                     | DFFQX1TR  | 0.000 |   1.096 |    1.323 | 
     +------------------------------------------------------------------------------------------+ 
Path 367: MET Setup Check with Pin clk_r_REG524_S2/CK 
Endpoint:   clk_r_REG524_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  1.075
= Slack Time                    0.229
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.345 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.423 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.498 | 
     | U503                                 | B v -> Y ^              | NOR3BX1TR  | 0.118 |   0.387 |    0.616 | 
     | PLACEDFE_OFC109_n1080                | A ^ -> Y ^              | BUFX3TR    | 0.227 |   0.614 |    0.843 | 
     | PLACEDFE_OFC110_n1080                | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.826 |    1.055 | 
     | U1717                                | B0 ^ -> Y v             | AOI22X1TR  | 0.128 |   0.954 |    1.183 | 
     | U1718                                | D v -> Y ^              | NAND4X1TR  | 0.121 |   1.075 |    1.304 | 
     | clk_r_REG524_S2                      | D ^                     | DFFQX1TR   | 0.000 |   1.075 |    1.304 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 368: MET Setup Check with Pin clk_r_REG540_S1/CK 
Endpoint:   clk_r_REG540_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.094
= Slack Time                    0.229
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.363 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.434 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.551 | 
     | PLACEDFE_OFC174_reset | A ^ -> Y v  | CLKINVX2TR | 0.193 |   0.515 |    0.744 | 
     | U120                  | B0 v -> Y ^ | OAI21X1TR  | 0.269 |   0.784 |    1.013 | 
     | U1165                 | A ^ -> Y v  | INVX2TR    | 0.098 |   0.882 |    1.111 | 
     | U1230                 | B0 v -> Y v | AO22X1TR   | 0.212 |   1.094 |    1.324 | 
     | clk_r_REG540_S1       | D v         | DFFQX1TR   | 0.000 |   1.094 |    1.324 | 
     +-------------------------------------------------------------------------------+ 
Path 369: MET Setup Check with Pin clk_r_REG272_S1/CK 
Endpoint:   clk_r_REG272_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.082
= Slack Time                    0.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                         |                         |            |       |  Time   |   Time   | 
     |-------------------------+-------------------------+------------+-------+---------+----------| 
     |                         | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.219 |    0.449 | 
     | U1155                   | A ^ -> Y v              | NAND3X1TR  | 0.253 |   0.473 |    0.702 | 
     | U1156                   | A1 v -> Y ^             | OAI21X1TR  | 0.369 |   0.842 |    1.072 | 
     | POSTROUTEFE_PSC237_n900 | A ^ -> Y ^              | CLKBUFX2TR | 0.153 |   0.995 |    1.224 | 
     | U1376                   | A0 ^ -> Y ^             | AO22X2TR   | 0.088 |   1.082 |    1.312 | 
     | clk_r_REG272_S1         | D ^                     | DFFQX1TR   | 0.000 |   1.082 |    1.312 | 
     +---------------------------------------------------------------------------------------------+ 
Path 370: MET Setup Check with Pin clk_r_REG230_S1/CK 
Endpoint:   clk_r_REG230_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.093
= Slack Time                    0.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.363 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.434 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.552 | 
     | PLACEDFE_OFC174_reset | A ^ -> Y v  | CLKINVX2TR | 0.193 |   0.515 |    0.745 | 
     | U120                  | B0 v -> Y ^ | OAI21X1TR  | 0.269 |   0.784 |    1.014 | 
     | U1165                 | A ^ -> Y v  | INVX2TR    | 0.098 |   0.882 |    1.112 | 
     | U1342                 | B0 v -> Y v | AO22X1TR   | 0.211 |   1.093 |    1.323 | 
     | clk_r_REG230_S1       | D v         | DFFQX1TR   | 0.000 |   1.093 |    1.323 | 
     +-------------------------------------------------------------------------------+ 
Path 371: MET Setup Check with Pin clk_r_REG7_S1/CK 
Endpoint:   clk_r_REG7_S1/D                                   (v) checked with  
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG84_S3/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.081
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.334
- Arrival Time                  1.103
= Slack Time                    0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +---------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                 |             |            |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG84_S3 | CK ^        |            |       |   0.012 |    0.243 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG84_S3 | CK ^ -> Q v | DFFQX1TR   | 0.281 |   0.293 |    0.524 | 
     | U805                                            | B v -> Y ^  | XOR2X1TR   | 0.109 |   0.402 |    0.633 | 
     | U677                                            | AN ^ -> Y ^ | NOR2BX1TR  | 0.123 |   0.524 |    0.755 | 
     | U806                                            | AN ^ -> Y ^ | NOR2BX1TR  | 0.116 |   0.640 |    0.871 | 
     | U881                                            | A ^ -> S v  | CMPR32X2TR | 0.244 |   0.884 |    1.115 | 
     | U896                                            | CI v -> S ^ | ADDFX2TR   | 0.190 |   1.074 |    1.305 | 
     | U465                                            | A ^ -> Y v  | NAND2X1TR  | 0.029 |   1.103 |    1.334 | 
     | clk_r_REG7_S1                                   | D v         | DFFQX1TR   | 0.000 |   1.103 |    1.334 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 372: MET Setup Check with Pin clk_r_REG163_S1/CK 
Endpoint:   clk_r_REG163_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.093
= Slack Time                    0.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.372 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.630 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.679 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.762 | 
     | U699                  | A1 v -> Y ^             | OAI21X2TR | 0.241 |   0.772 |    1.003 | 
     | U55                   | A ^ -> Y v              | INVX2TR   | 0.116 |   0.887 |    1.119 | 
     | U1291                 | B0 v -> Y v             | AO22X1TR  | 0.206 |   1.093 |    1.324 | 
     | clk_r_REG163_S1       | D v                     | DFFQX1TR  | 0.000 |   1.093 |    1.324 | 
     +------------------------------------------------------------------------------------------+ 
Path 373: MET Setup Check with Pin clk_r_REG306_S1/CK 
Endpoint:   clk_r_REG306_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.093
= Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.373 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.630 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.679 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.762 | 
     | U699                  | A1 v -> Y ^             | OAI21X2TR | 0.241 |   0.772 |    1.003 | 
     | U55                   | A ^ -> Y v              | INVX2TR   | 0.116 |   0.887 |    1.119 | 
     | U1404                 | B0 v -> Y v             | AO22X1TR  | 0.206 |   1.093 |    1.324 | 
     | clk_r_REG306_S1       | D v                     | DFFQX1TR  | 0.000 |   1.093 |    1.324 | 
     +------------------------------------------------------------------------------------------+ 
Path 374: MET Setup Check with Pin clk_r_REG110_S1/CK 
Endpoint:   clk_r_REG110_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.092
= Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.365 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.436 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.553 | 
     | PLACEDFE_OFC174_reset | A ^ -> Y v  | CLKINVX2TR | 0.193 |   0.515 |    0.746 | 
     | U120                  | B0 v -> Y ^ | OAI21X1TR  | 0.269 |   0.784 |    1.015 | 
     | U1165                 | A ^ -> Y v  | INVX2TR    | 0.098 |   0.882 |    1.114 | 
     | U1267                 | B0 v -> Y v | AO22X1TR   | 0.210 |   1.092 |    1.323 | 
     | clk_r_REG110_S1       | D v         | DFFQX1TR   | 0.000 |   1.092 |    1.323 | 
     +-------------------------------------------------------------------------------+ 
Path 375: MET Setup Check with Pin clk_r_REG557_S1/CK 
Endpoint:   clk_r_REG557_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.092
= Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.373 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.630 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.679 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.762 | 
     | U699                  | A1 v -> Y ^             | OAI21X2TR | 0.241 |   0.772 |    1.003 | 
     | U55                   | A ^ -> Y v              | INVX2TR   | 0.116 |   0.887 |    1.119 | 
     | U1494                 | B0 v -> Y v             | AO22X1TR  | 0.204 |   1.092 |    1.323 | 
     | clk_r_REG557_S1       | D v                     | DFFQX1TR  | 0.000 |   1.092 |    1.324 | 
     +------------------------------------------------------------------------------------------+ 
Path 376: MET Setup Check with Pin clk_r_REG97_S1/CK 
Endpoint:   clk_r_REG97_S1/D      (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.093
= Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.373 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.630 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.680 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.763 | 
     | U699                  | A1 v -> Y ^             | OAI21X2TR | 0.241 |   0.772 |    1.003 | 
     | U55                   | A ^ -> Y v              | INVX2TR   | 0.116 |   0.887 |    1.119 | 
     | U1253                 | B0 v -> Y v             | AO22X1TR  | 0.205 |   1.093 |    1.324 | 
     | clk_r_REG97_S1        | D v                     | DFFQX1TR  | 0.000 |   1.093 |    1.324 | 
     +------------------------------------------------------------------------------------------+ 
Path 377: MET Setup Check with Pin clk_r_REG483_S1/CK 
Endpoint:   clk_r_REG483_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.091
= Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.374 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.631 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.680 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.763 | 
     | U699                  | A1 v -> Y ^             | OAI21X2TR | 0.241 |   0.772 |    1.004 | 
     | U55                   | A ^ -> Y v              | INVX2TR   | 0.116 |   0.887 |    1.120 | 
     | U1140                 | B0 v -> Y v             | AO22X1TR  | 0.204 |   1.091 |    1.324 | 
     | clk_r_REG483_S1       | D v                     | DFFQX1TR  | 0.000 |   1.091 |    1.324 | 
     +------------------------------------------------------------------------------------------+ 
Path 378: MET Setup Check with Pin clk_r_REG363_S1/CK 
Endpoint:   clk_r_REG363_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.090
= Slack Time                    0.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.366 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.438 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.555 | 
     | PLACEDFE_OFC174_reset | A ^ -> Y v  | CLKINVX2TR | 0.193 |   0.515 |    0.748 | 
     | U120                  | B0 v -> Y ^ | OAI21X1TR  | 0.269 |   0.784 |    1.017 | 
     | U1165                 | A ^ -> Y v  | INVX2TR    | 0.098 |   0.882 |    1.115 | 
     | U1456                 | B0 v -> Y v | AO22X1TR   | 0.208 |   1.090 |    1.324 | 
     | clk_r_REG363_S1       | D v         | DFFQX1TR   | 0.000 |   1.090 |    1.324 | 
     +-------------------------------------------------------------------------------+ 
Path 379: MET Setup Check with Pin clk_r_REG213_S2/CK 
Endpoint:   clk_r_REG213_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.066
= Slack Time                    0.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.350 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.427 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.502 | 
     | U503                                 | B v -> Y ^              | NOR3BX1TR  | 0.118 |   0.387 |    0.620 | 
     | PLACEDFE_OFC109_n1080                | A ^ -> Y ^              | BUFX3TR    | 0.227 |   0.614 |    0.848 | 
     | PLACEDFE_OFC110_n1080                | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.826 |    1.059 | 
     | U1732                                | B0 ^ -> Y v             | AOI22X1TR  | 0.092 |   0.918 |    1.151 | 
     | U1733                                | D v -> Y ^              | NAND4X1TR  | 0.148 |   1.066 |    1.299 | 
     | clk_r_REG213_S2                      | D ^                     | DFFQX1TR   | 0.000 |   1.066 |    1.300 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 380: MET Setup Check with Pin clk_r_REG319_S1/CK 
Endpoint:   clk_r_REG319_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.089
= Slack Time                    0.234
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.368 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.439 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.556 | 
     | PLACEDFE_OFC174_reset | A ^ -> Y v  | CLKINVX2TR | 0.193 |   0.515 |    0.749 | 
     | U120                  | B0 v -> Y ^ | OAI21X1TR  | 0.269 |   0.784 |    1.018 | 
     | U1165                 | A ^ -> Y v  | INVX2TR    | 0.098 |   0.882 |    1.116 | 
     | U1418                 | B0 v -> Y v | AO22X1TR   | 0.207 |   1.089 |    1.324 | 
     | clk_r_REG319_S1       | D v         | DFFQX1TR   | 0.000 |   1.089 |    1.324 | 
     +-------------------------------------------------------------------------------+ 
Path 381: MET Setup Check with Pin clk_r_REG481_S2/CK 
Endpoint:   clk_r_REG481_S2/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__0_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.113
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  1.067
= Slack Time                    0.235
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.159
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                                     |                         |           |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                                     | pe_in_pk_rdb_addr__0_ ^ |           |       |   0.159 |    0.394 | 
     | PLACEDFE_OFC93_pe_in_pk_rdb_addr__0 | A ^ -> Y v              | INVX2TR   | 0.084 |   0.243 |    0.478 | 
     | U502                                | C v -> Y ^              | NOR3X1TR  | 0.443 |   0.686 |    0.921 | 
     | PLACEDFE_OFC231_n1076               | A ^ -> Y ^              | BUFX6TR   | 0.163 |   0.849 |    1.084 | 
     | U1670                               | B0 ^ -> Y v             | AOI22X1TR | 0.076 |   0.925 |    1.160 | 
     | U1672                               | C v -> Y ^              | NAND4X1TR | 0.142 |   1.066 |    1.302 | 
     | clk_r_REG481_S2                     | D ^                     | DFFQX1TR  | 0.000 |   1.067 |    1.302 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 382: MET Setup Check with Pin clk_r_REG275_S1/CK 
Endpoint:   clk_r_REG275_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.087
= Slack Time                    0.237
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.370 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.442 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.559 | 
     | PLACEDFE_OFC174_reset | A ^ -> Y v  | CLKINVX2TR | 0.193 |   0.515 |    0.752 | 
     | U120                  | B0 v -> Y ^ | OAI21X1TR  | 0.269 |   0.784 |    1.021 | 
     | U1165                 | A ^ -> Y v  | INVX2TR    | 0.098 |   0.882 |    1.119 | 
     | U1380                 | B0 v -> Y v | AO22X1TR   | 0.205 |   1.087 |    1.324 | 
     | clk_r_REG275_S1       | D v         | DFFQX1TR   | 0.000 |   1.087 |    1.324 | 
     +-------------------------------------------------------------------------------+ 
Path 383: MET Setup Check with Pin clk_r_REG176_S1/CK 
Endpoint:   clk_r_REG176_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.088
= Slack Time                    0.237
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.370 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.442 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.559 | 
     | PLACEDFE_OFC174_reset | A ^ -> Y v  | CLKINVX2TR | 0.193 |   0.515 |    0.752 | 
     | U120                  | B0 v -> Y ^ | OAI21X1TR  | 0.269 |   0.784 |    1.021 | 
     | U1165                 | A ^ -> Y v  | INVX2TR    | 0.098 |   0.882 |    1.119 | 
     | U1305                 | B0 v -> Y v | AO22X1TR   | 0.206 |   1.088 |    1.325 | 
     | clk_r_REG176_S1       | D v         | DFFQX1TR   | 0.000 |   1.088 |    1.325 | 
     +-------------------------------------------------------------------------------+ 
Path 384: MET Setup Check with Pin clk_r_REG82_S2/CK 
Endpoint:   clk_r_REG82_S2/D      (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  1.067
= Slack Time                    0.239
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.355 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.432 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.507 | 
     | U503                                 | B v -> Y ^              | NOR3BX1TR  | 0.118 |   0.387 |    0.625 | 
     | PLACEDFE_OFC109_n1080                | A ^ -> Y ^              | BUFX3TR    | 0.227 |   0.614 |    0.853 | 
     | PLACEDFE_OFC110_n1080                | A ^ -> Y ^              | CLKBUFX2TR | 0.212 |   0.826 |    1.065 | 
     | U1722                                | B0 ^ -> Y v             | AOI22X1TR  | 0.133 |   0.959 |    1.198 | 
     | U1723                                | D v -> Y ^              | NAND4X1TR  | 0.107 |   1.066 |    1.305 | 
     | clk_r_REG82_S2                       | D ^                     | DFFQX1TR   | 0.000 |   1.067 |    1.305 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 385: MET Setup Check with Pin clk_r_REG566_S1/CK 
Endpoint:   clk_r_REG566_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.329
- Arrival Time                  1.090
= Slack Time                    0.239
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.354 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.181 |    0.421 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.293 |    0.533 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^  | INVX2TR    | 0.196 |   0.489 |    0.729 | 
     | PLACEDFE_OFC193_reset | A ^ -> Y ^  | BUFX3TR    | 0.187 |   0.676 |    0.915 | 
     | U1180                 | B0 ^ -> Y v | OAI21X1TR  | 0.065 |   0.741 |    0.980 | 
     | PLACEDFE_OFC143_n913  | A v -> Y ^  | CLKINVX2TR | 0.166 |   0.906 |    1.146 | 
     | PLACEDFE_OFC145_n913  | A ^ -> Y v  | CLKINVX2TR | 0.041 |   0.947 |    1.187 | 
     | U1484                 | A0 v -> Y v | AO22X1TR   | 0.142 |   1.090 |    1.329 | 
     | clk_r_REG566_S1       | D v         | DFFQX1TR   | 0.000 |   1.090 |    1.329 | 
     +-------------------------------------------------------------------------------+ 
Path 386: MET Setup Check with Pin clk_r_REG575_S1/CK 
Endpoint:   clk_r_REG575_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  1.089
= Slack Time                    0.239
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.219 |    0.459 | 
     | U1136                | A0 ^ -> Y v             | OAI31X4TR  | 0.162 |   0.381 |    0.620 | 
     | U1143                | B v -> Y ^              | NAND2X2TR  | 0.229 |   0.610 |    0.849 | 
     | U130                 | A0 ^ -> Y v             | OAI21X1TR  | 0.095 |   0.705 |    0.944 | 
     | PLACEDFE_OFC223_n887 | A v -> Y ^              | INVX2TR    | 0.193 |   0.897 |    1.137 | 
     | PLACEDFE_OFC224_n887 | A ^ -> Y v              | CLKINVX2TR | 0.043 |   0.940 |    1.180 | 
     | U1502                | A0 v -> Y v             | AO22X1TR   | 0.149 |   1.089 |    1.328 | 
     | clk_r_REG575_S1      | D v                     | DFFQX1TR   | 0.000 |   1.089 |    1.328 | 
     +------------------------------------------------------------------------------------------+ 
Path 387: MET Setup Check with Pin clk_r_REG527_S1/CK 
Endpoint:   clk_r_REG527_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.086
= Slack Time                    0.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.381 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.638 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.687 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.770 | 
     | U699                  | A1 v -> Y ^             | OAI21X2TR | 0.241 |   0.772 |    1.011 | 
     | U55                   | A ^ -> Y v              | INVX2TR   | 0.116 |   0.887 |    1.127 | 
     | U1217                 | B0 v -> Y v             | AO22X1TR  | 0.199 |   1.086 |    1.326 | 
     | clk_r_REG527_S1       | D v                     | DFFQX1TR  | 0.000 |   1.086 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 388: MET Setup Check with Pin clk_r_REG350_S1/CK 
Endpoint:   clk_r_REG350_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.085
= Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.383 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.640 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.689 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.772 | 
     | U699                  | A1 v -> Y ^             | OAI21X2TR | 0.241 |   0.772 |    1.013 | 
     | U55                   | A ^ -> Y v              | INVX2TR   | 0.116 |   0.887 |    1.129 | 
     | U1442                 | B0 v -> Y v             | AO22X1TR  | 0.197 |   1.085 |    1.326 | 
     | clk_r_REG350_S1       | D v                     | DFFQX1TR  | 0.000 |   1.085 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 389: MET Setup Check with Pin clk_r_REG558_S1/CK 
Endpoint:   clk_r_REG558_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.082
= Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.384 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.641 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.690 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.773 | 
     | U357                  | A1 v -> Y ^             | OAI21X2TR | 0.226 |   0.757 |    1.000 | 
     | PLACEDFE_OFC215_n884  | A ^ -> Y v              | INVX2TR   | 0.116 |   0.874 |    1.116 | 
     | U1495                 | B0 v -> Y v             | AO22X1TR  | 0.209 |   1.082 |    1.325 | 
     | clk_r_REG558_S1       | D v                     | DFFQX1TR  | 0.000 |   1.082 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 390: MET Setup Check with Pin clk_r_REG459_S1/CK 
Endpoint:   clk_r_REG459_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.330
- Arrival Time                  1.087
= Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.219 |    0.463 | 
     | U1136                | A0 ^ -> Y v             | OAI31X4TR  | 0.162 |   0.381 |    0.624 | 
     | U1170                | B v -> Y ^              | NAND2X2TR  | 0.200 |   0.581 |    0.824 | 
     | U1213                | A1 ^ -> Y v             | OAI21X1TR  | 0.074 |   0.655 |    0.898 | 
     | PLACEDFE_OFC216_n943 | A v -> Y ^              | INVX2TR    | 0.178 |   0.832 |    1.075 | 
     | PLACEDFE_OFC222_n943 | A ^ -> Y v              | CLKINVX2TR | 0.095 |   0.928 |    1.171 | 
     | U1214                | A0 v -> Y v             | AO22X1TR   | 0.159 |   1.087 |    1.330 | 
     | clk_r_REG459_S1      | D v                     | DFFQX1TR   | 0.000 |   1.087 |    1.330 | 
     +------------------------------------------------------------------------------------------+ 
Path 391: MET Setup Check with Pin clk_r_REG165_S1/CK 
Endpoint:   clk_r_REG165_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.082
= Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.384 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.642 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.691 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.774 | 
     | U357                  | A1 v -> Y ^             | OAI21X2TR | 0.226 |   0.757 |    1.000 | 
     | PLACEDFE_OFC215_n884  | A ^ -> Y v              | INVX2TR   | 0.116 |   0.874 |    1.117 | 
     | U1293                 | B0 v -> Y v             | AO22X1TR  | 0.208 |   1.082 |    1.325 | 
     | clk_r_REG165_S1       | D v                     | DFFQX1TR  | 0.000 |   1.082 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 392: MET Setup Check with Pin clk_r_REG352_S1/CK 
Endpoint:   clk_r_REG352_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.080
= Slack Time                    0.244
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.385 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.642 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.692 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.775 | 
     | U357                  | A1 v -> Y ^             | OAI21X2TR | 0.226 |   0.757 |    1.001 | 
     | PLACEDFE_OFC215_n884  | A ^ -> Y v              | INVX2TR   | 0.116 |   0.874 |    1.118 | 
     | U1444                 | B0 v -> Y v             | AO22X1TR  | 0.207 |   1.080 |    1.325 | 
     | clk_r_REG352_S1       | D v                     | DFFQX1TR  | 0.000 |   1.080 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 393: MET Setup Check with Pin clk_r_REG308_S1/CK 
Endpoint:   clk_r_REG308_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.080
= Slack Time                    0.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.386 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.643 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.693 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.776 | 
     | U357                  | A1 v -> Y ^             | OAI21X2TR | 0.226 |   0.757 |    1.002 | 
     | PLACEDFE_OFC215_n884  | A ^ -> Y v              | INVX2TR   | 0.116 |   0.874 |    1.119 | 
     | U1406                 | B0 v -> Y v             | AO22X1TR  | 0.206 |   1.080 |    1.325 | 
     | clk_r_REG308_S1       | D v                     | DFFQX1TR  | 0.000 |   1.080 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 394: MET Setup Check with Pin clk_r_REG294_S1/CK 
Endpoint:   clk_r_REG294_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.065
= Slack Time                    0.248
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.362 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.429 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.520 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.652 | 
     | U1401                 | B v -> Y ^  | NOR2BX2TR  | 0.312 |   0.716 |    0.964 | 
     | PLACEDFE_OFC150_n971  | A ^ -> Y ^  | BUFX3TR    | 0.217 |   0.933 |    1.181 | 
     | U1428                 | A1 ^ -> Y ^ | AO22X1TR   | 0.132 |   1.065 |    1.313 | 
     | clk_r_REG294_S1       | D ^         | DFFQX1TR   | 0.000 |   1.065 |    1.313 | 
     +-------------------------------------------------------------------------------+ 
Path 395: MET Setup Check with Pin clk_r_REG99_S1/CK 
Endpoint:   clk_r_REG99_S1/D      (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.077
= Slack Time                    0.249
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.391 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.648 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.697 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.780 | 
     | U357                  | A1 v -> Y ^             | OAI21X2TR | 0.226 |   0.757 |    1.007 | 
     | PLACEDFE_OFC215_n884  | A ^ -> Y v              | INVX2TR   | 0.116 |   0.874 |    1.123 | 
     | U1255                 | B0 v -> Y v             | AO22X1TR  | 0.203 |   1.077 |    1.326 | 
     | clk_r_REG99_S1        | D v                     | DFFQX1TR  | 0.000 |   1.077 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 396: MET Setup Check with Pin clk_r_REG264_S1/CK 
Endpoint:   clk_r_REG264_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.077
= Slack Time                    0.250
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.391 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.648 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.697 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.780 | 
     | U357                  | A1 v -> Y ^             | OAI21X2TR | 0.226 |   0.757 |    1.007 | 
     | PLACEDFE_OFC215_n884  | A ^ -> Y v              | INVX2TR   | 0.116 |   0.874 |    1.123 | 
     | U1368                 | B0 v -> Y v             | AO22X1TR  | 0.203 |   1.077 |    1.326 | 
     | clk_r_REG264_S1       | D v                     | DFFQX1TR  | 0.000 |   1.077 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 397: MET Setup Check with Pin clk_r_REG485_S1/CK 
Endpoint:   clk_r_REG485_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.076
= Slack Time                    0.250
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.391 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.649 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.698 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.781 | 
     | U357                  | A1 v -> Y ^             | OAI21X2TR | 0.226 |   0.757 |    1.007 | 
     | PLACEDFE_OFC215_n884  | A ^ -> Y v              | INVX2TR   | 0.116 |   0.874 |    1.124 | 
     | U1142                 | B0 v -> Y v             | AO22X1TR  | 0.202 |   1.076 |    1.326 | 
     | clk_r_REG485_S1       | D v                     | DFFQX1TR  | 0.000 |   1.076 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 398: MET Setup Check with Pin clk_r_REG29_S2/CK 
Endpoint:   clk_r_REG29_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG7_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  1.055
= Slack Time                    0.251
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG7_S1  | CK ^        |           |       |   0.016 |    0.267 | 
     | clk_r_REG7_S1  | CK ^ -> Q ^ | DFFQX1TR  | 0.301 |   0.317 |    0.568 | 
     | U1109          | A1 ^ -> Y v | OAI21X1TR | 0.058 |   0.375 |    0.626 | 
     | U1110          | B0 v -> Y ^ | AOI21X1TR | 0.185 |   0.560 |    0.810 | 
     | U1590          | A0 ^ -> Y v | OAI21X1TR | 0.055 |   0.615 |    0.866 | 
     | U1592          | A v -> Y ^  | XNOR2X1TR | 0.318 |   0.933 |    1.184 | 
     | U1593          | AN ^ -> Y ^ | NOR2BX1TR | 0.122 |   1.055 |    1.306 | 
     | clk_r_REG29_S2 | D ^         | DFFQX1TR  | 0.000 |   1.055 |    1.306 | 
     +-----------------------------------------------------------------------+ 
Path 399: MET Setup Check with Pin clk_r_REG28_S2/CK 
Endpoint:   clk_r_REG28_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG7_S1/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  1.055
= Slack Time                    0.251
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG7_S1  | CK ^        |           |       |   0.016 |    0.267 | 
     | clk_r_REG7_S1  | CK ^ -> Q ^ | DFFQX1TR  | 0.301 |   0.317 |    0.568 | 
     | U1109          | A1 ^ -> Y v | OAI21X1TR | 0.058 |   0.375 |    0.626 | 
     | U1110          | B0 v -> Y ^ | AOI21X1TR | 0.185 |   0.560 |    0.811 | 
     | U1114          | A0 ^ -> Y v | OAI21X1TR | 0.061 |   0.621 |    0.872 | 
     | U1115          | A v -> Y ^  | XNOR2X1TR | 0.313 |   0.934 |    1.185 | 
     | U1116          | AN ^ -> Y ^ | NOR2BX1TR | 0.121 |   1.055 |    1.306 | 
     | clk_r_REG28_S2 | D ^         | DFFQX1TR  | 0.000 |   1.055 |    1.306 | 
     +-----------------------------------------------------------------------+ 
Path 400: MET Setup Check with Pin clk_r_REG529_S1/CK 
Endpoint:   clk_r_REG529_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.074
= Slack Time                    0.253
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.394 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.651 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.701 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.784 | 
     | U357                  | A1 v -> Y ^             | OAI21X2TR | 0.226 |   0.757 |    1.010 | 
     | PLACEDFE_OFC215_n884  | A ^ -> Y v              | INVX2TR   | 0.116 |   0.874 |    1.127 | 
     | U1219                 | B0 v -> Y v             | AO22X1TR  | 0.200 |   1.074 |    1.327 | 
     | clk_r_REG529_S1       | D v                     | DFFQX1TR  | 0.000 |   1.074 |    1.327 | 
     +------------------------------------------------------------------------------------------+ 
Path 401: MET Setup Check with Pin clk_r_REG307_S1/CK 
Endpoint:   clk_r_REG307_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.055
= Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.369 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.181 |    0.436 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.526 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.658 | 
     | U1401                 | B v -> Y ^  | NOR2BX2TR  | 0.312 |   0.716 |    0.970 | 
     | PLACEDFE_OFC150_n971  | A ^ -> Y ^  | BUFX3TR    | 0.217 |   0.933 |    1.187 | 
     | U1405                 | A1 ^ -> Y ^ | AO22X1TR   | 0.122 |   1.055 |    1.310 | 
     | clk_r_REG307_S1       | D ^         | DFFQX1TR   | 0.000 |   1.055 |    1.310 | 
     +-------------------------------------------------------------------------------+ 
Path 402: MET Setup Check with Pin clk_r_REG282_S1/CK 
Endpoint:   clk_r_REG282_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  1.054
= Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.374 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.441 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.531 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.663 | 
     | U1401                 | B v -> Y ^  | NOR2BX2TR  | 0.312 |   0.716 |    0.975 | 
     | PLACEDFE_OFC150_n971  | A ^ -> Y ^  | BUFX3TR    | 0.217 |   0.933 |    1.192 | 
     | U1437                 | A1 ^ -> Y ^ | AO22X1TR   | 0.121 |   1.054 |    1.313 | 
     | clk_r_REG282_S1       | D ^         | DFFQX1TR   | 0.000 |   1.054 |    1.313 | 
     +-------------------------------------------------------------------------------+ 
Path 403: MET Setup Check with Pin clk_r_REG385_S4/CK 
Endpoint:   clk_r_REG385_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.049
= Slack Time                    0.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.115 |    0.374 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.441 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v | CLKINVX6TR | 0.112 |   0.294 |    0.553 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^ | INVX2TR    | 0.196 |   0.489 |    0.749 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^ | BUFX3TR    | 0.207 |   0.697 |    0.956 | 
     | PLACEDFE_OFC181_reset | A ^ -> Y v | INVX2TR    | 0.132 |   0.829 |    1.089 | 
     | PLACEDFE_OFC182_reset | A v -> Y ^ | CLKINVX2TR | 0.114 |   0.943 |    1.203 | 
     | U602                  | B ^ -> Y ^ | AND2X1TR   | 0.106 |   1.049 |    1.309 | 
     | clk_r_REG385_S4       | D ^        | DFFQX1TR   | 0.000 |   1.049 |    1.309 | 
     +------------------------------------------------------------------------------+ 
Path 404: MET Setup Check with Pin clk_r_REG263_S1/CK 
Endpoint:   clk_r_REG263_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.063
= Slack Time                    0.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.403 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.660 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.709 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.792 | 
     | U697                  | A1 v -> Y ^             | OAI21X2TR | 0.224 |   0.755 |    1.016 | 
     | PLACEDFE_OFC197_n883  | A ^ -> Y v              | INVX2TR   | 0.100 |   0.854 |    1.116 | 
     | U1367                 | B0 v -> Y v             | AO22X1TR  | 0.209 |   1.063 |    1.324 | 
     | clk_r_REG263_S1       | D v                     | DFFQX1TR  | 0.000 |   1.063 |    1.324 | 
     +------------------------------------------------------------------------------------------+ 
Path 405: MET Setup Check with Pin clk_r_REG379_S3/CK 
Endpoint:   clk_r_REG379_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.044
= Slack Time                    0.266
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.380 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.447 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v | CLKINVX6TR | 0.112 |   0.294 |    0.559 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^ | INVX2TR    | 0.196 |   0.489 |    0.755 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^ | BUFX3TR    | 0.207 |   0.696 |    0.962 | 
     | PLACEDFE_OFC181_reset | A ^ -> Y v | INVX2TR    | 0.132 |   0.829 |    1.095 | 
     | PLACEDFE_OFC182_reset | A v -> Y ^ | CLKINVX2TR | 0.114 |   0.943 |    1.209 | 
     | U1119                 | B ^ -> Y ^ | AND2X1TR   | 0.101 |   1.044 |    1.310 | 
     | clk_r_REG379_S3       | D ^        | DFFQX1TR   | 0.000 |   1.044 |    1.310 | 
     +------------------------------------------------------------------------------+ 
Path 406: MET Setup Check with Pin clk_r_REG351_S1/CK 
Endpoint:   clk_r_REG351_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.057
= Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.409 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.666 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.716 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.799 | 
     | U697                  | A1 v -> Y ^             | OAI21X2TR | 0.224 |   0.755 |    1.023 | 
     | PLACEDFE_OFC197_n883  | A ^ -> Y v              | INVX2TR   | 0.100 |   0.854 |    1.122 | 
     | U1443                 | B0 v -> Y v             | AO22X1TR  | 0.203 |   1.057 |    1.325 | 
     | clk_r_REG351_S1       | D v                     | DFFQX1TR  | 0.000 |   1.057 |    1.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 407: MET Setup Check with Pin clk_r_REG27_S2/CK 
Endpoint:   clk_r_REG27_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.041
= Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.115 |    0.383 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.450 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v | CLKINVX6TR | 0.112 |   0.294 |    0.562 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^ | INVX2TR    | 0.196 |   0.489 |    0.757 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^ | BUFX3TR    | 0.207 |   0.697 |    0.965 | 
     | PLACEDFE_OFC181_reset | A ^ -> Y v | INVX2TR    | 0.132 |   0.829 |    1.097 | 
     | PLACEDFE_OFC182_reset | A v -> Y ^ | CLKINVX2TR | 0.114 |   0.943 |    1.211 | 
     | U1582                 | B ^ -> Y ^ | AND2X1TR   | 0.098 |   1.041 |    1.309 | 
     | clk_r_REG27_S2        | D ^        | DFFQX1TR   | 0.000 |   1.041 |    1.309 | 
     +------------------------------------------------------------------------------+ 
Path 408: MET Setup Check with Pin clk_r_REG98_S1/CK 
Endpoint:   clk_r_REG98_S1/D      (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.057
= Slack Time                    0.269
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.410 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.667 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.717 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.800 | 
     | U697                  | A1 v -> Y ^             | OAI21X2TR | 0.224 |   0.755 |    1.024 | 
     | PLACEDFE_OFC197_n883  | A ^ -> Y v              | INVX2TR   | 0.100 |   0.854 |    1.124 | 
     | U1254                 | B0 v -> Y v             | AO22X1TR  | 0.202 |   1.057 |    1.326 | 
     | clk_r_REG98_S1        | D v                     | DFFQX1TR  | 0.000 |   1.057 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 409: MET Setup Check with Pin clk_r_REG210_S1/CK 
Endpoint:   clk_r_REG210_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.322
- Arrival Time                  1.052
= Slack Time                    0.270
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.403 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.474 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.568 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.729 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.509 |    0.779 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    1.076 | 
     | U1358                 | A1 v -> Y v | AO22X1TR   | 0.245 |   1.052 |    1.322 | 
     | clk_r_REG210_S1       | D v         | DFFQX1TR   | 0.000 |   1.052 |    1.322 | 
     +-------------------------------------------------------------------------------+ 
Path 410: MET Setup Check with Pin clk_r_REG484_S1/CK 
Endpoint:   clk_r_REG484_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.056
= Slack Time                    0.270
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.411 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.669 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.718 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.801 | 
     | U697                  | A1 v -> Y ^             | OAI21X2TR | 0.224 |   0.755 |    1.025 | 
     | PLACEDFE_OFC197_n883  | A ^ -> Y v              | INVX2TR   | 0.100 |   0.854 |    1.125 | 
     | U1141                 | B0 v -> Y v             | AO22X1TR  | 0.201 |   1.056 |    1.326 | 
     | clk_r_REG484_S1       | D v                     | DFFQX1TR  | 0.000 |   1.056 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 411: MET Setup Check with Pin clk_r_REG571_S1/CK 
Endpoint:   clk_r_REG571_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.055
= Slack Time                    0.270
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.411 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.669 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.718 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.801 | 
     | U697                  | A1 v -> Y ^             | OAI21X2TR | 0.224 |   0.755 |    1.025 | 
     | PLACEDFE_OFC197_n883  | A ^ -> Y v              | INVX2TR   | 0.100 |   0.854 |    1.125 | 
     | U1498                 | B0 v -> Y v             | AO22X1TR  | 0.201 |   1.055 |    1.326 | 
     | clk_r_REG571_S1       | D v                     | DFFQX1TR  | 0.000 |   1.055 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 412: MET Setup Check with Pin clk_r_REG373_S3/CK 
Endpoint:   clk_r_REG373_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.040
= Slack Time                    0.271
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.115 |    0.385 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.452 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v | CLKINVX6TR | 0.112 |   0.294 |    0.564 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^ | INVX2TR    | 0.196 |   0.489 |    0.760 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^ | BUFX3TR    | 0.207 |   0.697 |    0.967 | 
     | PLACEDFE_OFC181_reset | A ^ -> Y v | INVX2TR    | 0.132 |   0.829 |    1.100 | 
     | PLACEDFE_OFC182_reset | A v -> Y ^ | CLKINVX2TR | 0.114 |   0.943 |    1.214 | 
     | U1120                 | B ^ -> Y ^ | AND2X1TR   | 0.097 |   1.040 |    1.311 | 
     | clk_r_REG373_S3       | D ^        | DFFQX1TR   | 0.000 |   1.040 |    1.311 | 
     +------------------------------------------------------------------------------+ 
Path 413: MET Setup Check with Pin clk_r_REG164_S1/CK 
Endpoint:   clk_r_REG164_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.055
= Slack Time                    0.271
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.412 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.669 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.719 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.802 | 
     | U697                  | A1 v -> Y ^             | OAI21X2TR | 0.224 |   0.755 |    1.026 | 
     | PLACEDFE_OFC197_n883  | A ^ -> Y v              | INVX2TR   | 0.100 |   0.854 |    1.125 | 
     | U1292                 | B0 v -> Y v             | AO22X1TR  | 0.201 |   1.055 |    1.326 | 
     | clk_r_REG164_S1       | D v                     | DFFQX1TR  | 0.000 |   1.055 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 414: MET Setup Check with Pin clk_r_REG528_S1/CK 
Endpoint:   clk_r_REG528_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.054
= Slack Time                    0.272
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.141
     +------------------------------------------------------------------------------------------+ 
     |       Instance        |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                       |                         |           |       |  Time   |   Time   | 
     |-----------------------+-------------------------+-----------+-------+---------+----------| 
     |                       | pe_in_pk_wrb_addr__1_ v |           |       |   0.141 |    0.413 | 
     | U1136                 | A2 v -> Y ^             | OAI31X4TR | 0.257 |   0.398 |    0.671 | 
     | U1137                 | B ^ -> Y v              | NAND2X2TR | 0.049 |   0.448 |    0.720 | 
     | PLACEDFE_OCPC235_n879 | A v -> Y v              | BUFX8TR   | 0.083 |   0.531 |    0.803 | 
     | U697                  | A1 v -> Y ^             | OAI21X2TR | 0.224 |   0.755 |    1.027 | 
     | PLACEDFE_OFC197_n883  | A ^ -> Y v              | INVX2TR   | 0.100 |   0.854 |    1.127 | 
     | U1218                 | B0 v -> Y v             | AO22X1TR  | 0.200 |   1.054 |    1.326 | 
     | clk_r_REG528_S1       | D v                     | DFFQX1TR  | 0.000 |   1.054 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 415: MET Setup Check with Pin clk_r_REG17_S3/CK 
Endpoint:   clk_r_REG17_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.036
= Slack Time                    0.274
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.389 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.456 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v | CLKINVX6TR | 0.112 |   0.294 |    0.568 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^ | INVX2TR    | 0.196 |   0.489 |    0.764 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^ | BUFX3TR    | 0.207 |   0.696 |    0.971 | 
     | PLACEDFE_OFC181_reset | A ^ -> Y v | INVX2TR    | 0.132 |   0.829 |    1.103 | 
     | PLACEDFE_OFC182_reset | A v -> Y ^ | CLKINVX2TR | 0.114 |   0.943 |    1.217 | 
     | U596                  | B ^ -> Y ^ | AND2X2TR   | 0.093 |   1.036 |    1.310 | 
     | clk_r_REG17_S3        | D ^        | DFFQX1TR   | 0.000 |   1.036 |    1.310 | 
     +------------------------------------------------------------------------------+ 
Path 416: MET Setup Check with Pin clk_r_REG209_S1/CK 
Endpoint:   clk_r_REG209_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.049
= Slack Time                    0.276
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.409 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.480 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.575 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.736 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.510 |    0.786 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    1.083 | 
     | U1357                 | A1 v -> Y v | AO22X1TR   | 0.242 |   1.049 |    1.325 | 
     | clk_r_REG209_S1       | D v         | DFFQX1TR   | 0.000 |   1.049 |    1.325 | 
     +-------------------------------------------------------------------------------+ 
Path 417: MET Setup Check with Pin clk_r_REG146_S1/CK 
Endpoint:   clk_r_REG146_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.047
= Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.410 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.481 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.576 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.737 | 
     | U1288                 | B ^ -> Y v  | NOR2BX1TR  | 0.048 |   0.508 |    0.784 | 
     | PLACEDFE_OFC119_n959  | A v -> Y v  | CLKBUFX2TR | 0.176 |   0.684 |    0.961 | 
     | PLACEDFE_OFC120_n959  | A v -> Y v  | BUFX3TR    | 0.176 |   0.860 |    1.137 | 
     | U1312                 | A1 v -> Y v | AO22X1TR   | 0.187 |   1.047 |    1.324 | 
     | clk_r_REG146_S1       | D v         | DFFQX1TR   | 0.000 |   1.047 |    1.324 | 
     +-------------------------------------------------------------------------------+ 
Path 418: MET Setup Check with Pin clk_r_REG201_S1/CK 
Endpoint:   clk_r_REG201_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.045
= Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.411 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.483 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.577 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.738 | 
     | U1326                 | B ^ -> Y v  | NOR2BX1TR  | 0.050 |   0.510 |    0.788 | 
     | PLACEDFE_OFC122_n963  | A v -> Y v  | CLKBUFX2TR | 0.297 |   0.807 |    1.085 | 
     | U1349                 | A1 v -> Y v | AO22X1TR   | 0.238 |   1.045 |    1.323 | 
     | clk_r_REG201_S1       | D v         | DFFQX1TR   | 0.000 |   1.045 |    1.323 | 
     +-------------------------------------------------------------------------------+ 
Path 419: MET Setup Check with Pin clk_r_REG14_S3/CK 
Endpoint:   clk_r_REG14_S3/D  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG131_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.111
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  1.020
= Slack Time                    0.281
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                 |             |            |       |  Time   |   Time   | 
     |-----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG131_S3 | CK ^        |            |       |   0.013 |    0.293 | 
     | clk_r_REG131_S3 | CK ^ -> Q v | DFFQX1TR   | 0.296 |   0.309 |    0.589 | 
     | U1131           | A v -> CO v | AFHCINX2TR | 0.204 |   0.513 |    0.794 | 
     | U630            | A0 v -> Y ^ | AOI21X1TR  | 0.154 |   0.667 |    0.948 | 
     | U629            | A0 ^ -> Y v | OAI21X1TR  | 0.076 |   0.743 |    1.024 | 
     | U635            | A0 v -> Y ^ | AOI21X1TR  | 0.123 |   0.866 |    1.146 | 
     | U633            | A ^ -> Y v  | XNOR2X1TR  | 0.050 |   0.915 |    1.196 | 
     | U85             | A v -> Y ^  | NOR2X1TR   | 0.104 |   1.020 |    1.301 | 
     | clk_r_REG14_S3  | D ^         | DFFQX1TR   | 0.000 |   1.020 |    1.301 | 
     +-------------------------------------------------------------------------+ 
Path 420: MET Setup Check with Pin clk_r_REG155_S1/CK 
Endpoint:   clk_r_REG155_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  1.039
= Slack Time                    0.285
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.418 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.490 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.584 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.745 | 
     | U1288                 | B ^ -> Y v  | NOR2BX1TR  | 0.048 |   0.508 |    0.793 | 
     | PLACEDFE_OFC119_n959  | A v -> Y v  | CLKBUFX2TR | 0.176 |   0.684 |    0.969 | 
     | PLACEDFE_OFC120_n959  | A v -> Y v  | BUFX3TR    | 0.176 |   0.860 |    1.145 | 
     | U1321                 | A1 v -> Y v | AO22X1TR   | 0.179 |   1.039 |    1.324 | 
     | clk_r_REG155_S1       | D v         | DFFQX1TR   | 0.000 |   1.039 |    1.324 | 
     +-------------------------------------------------------------------------------+ 
Path 421: MET Setup Check with Pin clk_r_REG31_S2/CK 
Endpoint:   clk_r_REG31_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG7_S1/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.125
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.286
- Arrival Time                  1.000
= Slack Time                    0.285
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG7_S1  | CK ^        |           |       |   0.016 |    0.301 | 
     | clk_r_REG7_S1  | CK ^ -> Q v | DFFQX1TR  | 0.308 |   0.323 |    0.609 | 
     | U1109          | A1 v -> Y ^ | OAI21X1TR | 0.105 |   0.428 |    0.713 | 
     | U1110          | B0 ^ -> Y v | AOI21X1TR | 0.079 |   0.507 |    0.792 | 
     | U1586          | A0 v -> Y ^ | OAI21X1TR | 0.105 |   0.612 |    0.897 | 
     | U1588          | A ^ -> Y ^  | XNOR2X1TR | 0.076 |   0.688 |    0.973 | 
     | U1589          | AN ^ -> Y ^ | NOR2BX1TR | 0.311 |   0.999 |    1.284 | 
     | clk_r_REG31_S2 | D ^         | DFFQX1TR  | 0.001 |   1.000 |    1.286 | 
     +-----------------------------------------------------------------------+ 
Path 422: MET Setup Check with Pin clk_r_REG148_S1/CK 
Endpoint:   clk_r_REG148_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  1.037
= Slack Time                    0.288
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.421 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.492 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.587 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.748 | 
     | U1288                 | B ^ -> Y v  | NOR2BX1TR  | 0.048 |   0.508 |    0.795 | 
     | PLACEDFE_OFC119_n959  | A v -> Y v  | CLKBUFX2TR | 0.176 |   0.684 |    0.972 | 
     | PLACEDFE_OFC120_n959  | A v -> Y v  | BUFX3TR    | 0.176 |   0.860 |    1.147 | 
     | U1315                 | A1 v -> Y v | AO22X1TR   | 0.177 |   1.037 |    1.325 | 
     | clk_r_REG148_S1       | D v         | DFFQX1TR   | 0.000 |   1.037 |    1.325 | 
     +-------------------------------------------------------------------------------+ 
Path 423: MET Setup Check with Pin clk_r_REG133_S1/CK 
Endpoint:   clk_r_REG133_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG450_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.331
- Arrival Time                  1.042
= Slack Time                    0.288
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG450_S1              | CK ^        |           |       |   0.011 |    0.299 | 
     | clk_r_REG450_S1              | CK ^ -> Q v | DFFHQX1TR | 0.154 |   0.165 |    0.453 | 
     | PLACEDFE_DBTC0_n2195         | A v -> Y ^  | INVX2TR   | 0.117 |   0.282 |    0.570 | 
     | PLACEDFE_OFC0_FE_DBTN0_n2195 | A ^ -> Y ^  | BUFX3TR   | 0.165 |   0.447 |    0.735 | 
     | U812                         | B ^ -> Y v  | NOR2BX1TR | 0.055 |   0.502 |    0.790 | 
     | U813                         | AN v -> Y v | NOR2BX1TR | 0.118 |   0.620 |    0.908 | 
     | U859                         | B v -> S v  | ADDFX2TR  | 0.268 |   0.888 |    1.176 | 
     | U860                         | A v -> Y ^  | NOR2X1TR  | 0.111 |   0.998 |    1.287 | 
     | U1563                        | A0 ^ -> Y v | OAI21X1TR | 0.044 |   1.042 |    1.331 | 
     | clk_r_REG133_S1              | D v         | DFFQX1TR  | 0.000 |   1.042 |    1.331 | 
     +-------------------------------------------------------------------------------------+ 
Path 424: MET Setup Check with Pin clk_r_REG326_S1/CK 
Endpoint:   clk_r_REG326_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.326
- Arrival Time                  1.036
= Slack Time                    0.289
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.219 |    0.509 | 
     | U1136                | A0 ^ -> Y v             | OAI31X4TR  | 0.162 |   0.381 |    0.670 | 
     | U1170                | B v -> Y ^              | NAND2X2TR  | 0.200 |   0.581 |    0.870 | 
     | U1213                | A1 ^ -> Y v             | OAI21X1TR  | 0.074 |   0.655 |    0.944 | 
     | PLACEDFE_OFC216_n943 | A v -> Y ^              | INVX2TR    | 0.178 |   0.832 |    1.121 | 
     | PLACEDFE_OFC217_n943 | A ^ -> Y v              | CLKINVX2TR | 0.043 |   0.875 |    1.164 | 
     | U1475                | A0 v -> Y v             | AO22X1TR   | 0.162 |   1.036 |    1.326 | 
     | clk_r_REG326_S1      | D v                     | DFFQX1TR   | 0.000 |   1.036 |    1.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 425: MET Setup Check with Pin clk_r_REG336_S1/CK 
Endpoint:   clk_r_REG336_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  1.014
= Slack Time                    0.293
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.427 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.498 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.615 | 
     | PLACEDFE_OFC192_reset | A ^ -> Y v  | CLKINVX2TR | 0.216 |   0.538 |    0.831 | 
     | U437                  | B0 v -> Y ^ | OAI21X1TR  | 0.125 |   0.663 |    0.956 | 
     | PLACEDFE_OFC195_n917  | A ^ -> Y v  | INVX2TR    | 0.091 |   0.754 |    1.047 | 
     | PLACEDFE_OFC196_n917  | A v -> Y ^  | INVX2TR    | 0.140 |   0.893 |    1.187 | 
     | U1463                 | A0 ^ -> Y ^ | AO22X1TR   | 0.120 |   1.014 |    1.307 | 
     | clk_r_REG336_S1       | D ^         | DFFQX1TR   | 0.000 |   1.014 |    1.307 | 
     +-------------------------------------------------------------------------------+ 
Path 426: MET Setup Check with Pin clk_r_REG61_S1/CK 
Endpoint:   clk_r_REG61_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.031
= Slack Time                    0.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.411 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.181 |    0.478 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.293 |    0.590 | 
     | PLACEDFE_OFC192_reset | A v -> Y ^  | CLKINVX2TR | 0.226 |   0.520 |    0.816 | 
     | U1192                 | B0 ^ -> Y v | OAI21X1TR  | 0.069 |   0.588 |    0.884 | 
     | PLACEDFE_OFC203_n921  | A v -> Y ^  | INVX2TR    | 0.177 |   0.765 |    1.061 | 
     | PLACEDFE_OFC208_n921  | A ^ -> Y v  | CLKINVX2TR | 0.100 |   0.866 |    1.162 | 
     | U1277                 | A0 v -> Y v | AO22X1TR   | 0.165 |   1.031 |    1.327 | 
     | clk_r_REG61_S1        | D v         | DFFQX1TR   | 0.000 |   1.031 |    1.327 | 
     +-------------------------------------------------------------------------------+ 
Path 427: MET Setup Check with Pin clk_r_REG551_S1/CK 
Endpoint:   clk_r_REG551_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.026
= Slack Time                    0.297
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.412 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.181 |    0.479 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.293 |    0.591 | 
     | PLACEDFE_OFC192_reset | A v -> Y ^  | CLKINVX2TR | 0.226 |   0.520 |    0.817 | 
     | U1192                 | B0 ^ -> Y v | OAI21X1TR  | 0.069 |   0.588 |    0.886 | 
     | PLACEDFE_OFC203_n921  | A v -> Y ^  | INVX2TR    | 0.177 |   0.765 |    1.063 | 
     | PLACEDFE_OFC208_n921  | A ^ -> Y v  | CLKINVX2TR | 0.100 |   0.866 |    1.163 | 
     | U1489                 | A0 v -> Y v | AO22X1TR   | 0.160 |   1.026 |    1.323 | 
     | clk_r_REG551_S1       | D v         | DFFQX1TR   | 0.000 |   1.026 |    1.323 | 
     +-------------------------------------------------------------------------------+ 
Path 428: MET Setup Check with Pin clk_r_REG59_S1/CK 
Endpoint:   clk_r_REG59_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.013
= Slack Time                    0.299
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.432 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.503 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.621 | 
     | PLACEDFE_OFC192_reset | A ^ -> Y v  | CLKINVX2TR | 0.216 |   0.538 |    0.836 | 
     | U437                  | B0 v -> Y ^ | OAI21X1TR  | 0.125 |   0.663 |    0.962 | 
     | PLACEDFE_OFC195_n917  | A ^ -> Y v  | INVX2TR    | 0.091 |   0.754 |    1.052 | 
     | PLACEDFE_OFC196_n917  | A v -> Y ^  | INVX2TR    | 0.140 |   0.893 |    1.192 | 
     | U1274                 | A0 ^ -> Y ^ | AO22X1TR   | 0.120 |   1.013 |    1.312 | 
     | clk_r_REG59_S1        | D ^         | DFFQX1TR   | 0.000 |   1.013 |    1.312 | 
     +-------------------------------------------------------------------------------+ 
Path 429: MET Setup Check with Pin clk_r_REG513_S1/CK 
Endpoint:   clk_r_REG513_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.007
= Slack Time                    0.303
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.437 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.508 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.625 | 
     | PLACEDFE_OFC192_reset | A ^ -> Y v  | CLKINVX2TR | 0.216 |   0.538 |    0.841 | 
     | U437                  | B0 v -> Y ^ | OAI21X1TR  | 0.125 |   0.663 |    0.966 | 
     | PLACEDFE_OFC195_n917  | A ^ -> Y v  | INVX2TR    | 0.091 |   0.754 |    1.057 | 
     | PLACEDFE_OFC196_n917  | A v -> Y ^  | INVX2TR    | 0.140 |   0.893 |    1.197 | 
     | U1237                 | A0 ^ -> Y ^ | AO22X1TR   | 0.113 |   1.007 |    1.310 | 
     | clk_r_REG513_S1       | D ^         | DFFQX1TR   | 0.000 |   1.007 |    1.310 | 
     +-------------------------------------------------------------------------------+ 
Path 430: MET Setup Check with Pin clk_r_REG469_S1/CK 
Endpoint:   clk_r_REG469_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.006
= Slack Time                    0.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.437 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.508 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.625 | 
     | PLACEDFE_OFC192_reset | A ^ -> Y v  | CLKINVX2TR | 0.216 |   0.538 |    0.841 | 
     | U437                  | B0 v -> Y ^ | OAI21X1TR  | 0.125 |   0.663 |    0.967 | 
     | PLACEDFE_OFC195_n917  | A ^ -> Y v  | INVX2TR    | 0.091 |   0.754 |    1.057 | 
     | PLACEDFE_OFC196_n917  | A v -> Y ^  | INVX2TR    | 0.140 |   0.893 |    1.197 | 
     | U1189                 | A0 ^ -> Y ^ | AO22X1TR   | 0.112 |   1.006 |    1.309 | 
     | clk_r_REG469_S1       | D ^         | DFFQX1TR   | 0.000 |   1.006 |    1.309 | 
     +-------------------------------------------------------------------------------+ 
Path 431: MET Setup Check with Pin clk_r_REG549_S1/CK 
Endpoint:   clk_r_REG549_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.312
- Arrival Time                  1.008
= Slack Time                    0.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.437 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.508 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.626 | 
     | PLACEDFE_OFC192_reset | A ^ -> Y v  | CLKINVX2TR | 0.216 |   0.538 |    0.841 | 
     | U437                  | B0 v -> Y ^ | OAI21X1TR  | 0.125 |   0.663 |    0.967 | 
     | PLACEDFE_OFC195_n917  | A ^ -> Y v  | INVX2TR    | 0.091 |   0.754 |    1.057 | 
     | PLACEDFE_OFC196_n917  | A v -> Y ^  | INVX2TR    | 0.140 |   0.893 |    1.197 | 
     | U1487                 | A0 ^ -> Y ^ | AO22X1TR   | 0.115 |   1.008 |    1.312 | 
     | clk_r_REG549_S1       | D ^         | DFFQX1TR   | 0.000 |   1.008 |    1.312 | 
     +-------------------------------------------------------------------------------+ 
Path 432: MET Setup Check with Pin clk_r_REG292_S1/CK 
Endpoint:   clk_r_REG292_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  1.004
= Slack Time                    0.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.437 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.508 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^  | CLKINVX6TR | 0.117 |   0.322 |    0.626 | 
     | PLACEDFE_OFC192_reset | A ^ -> Y v  | CLKINVX2TR | 0.216 |   0.538 |    0.841 | 
     | U437                  | B0 v -> Y ^ | OAI21X1TR  | 0.125 |   0.663 |    0.967 | 
     | PLACEDFE_OFC195_n917  | A ^ -> Y v  | INVX2TR    | 0.091 |   0.754 |    1.057 | 
     | PLACEDFE_OFC196_n917  | A v -> Y ^  | INVX2TR    | 0.140 |   0.893 |    1.197 | 
     | U1425                 | A0 ^ -> Y ^ | AO22X1TR   | 0.111 |   1.004 |    1.308 | 
     | clk_r_REG292_S1       | D ^         | DFFQX1TR   | 0.000 |   1.004 |    1.308 | 
     +-------------------------------------------------------------------------------+ 
Path 433: MET Setup Check with Pin clk_r_REG344_S1/CK 
Endpoint:   clk_r_REG344_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.003
= Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.525 | 
     | U175            | A ^ -> Y v              | INVX2TR   | 0.065 |   0.284 |    0.589 | 
     | U279            | B v -> Y ^              | NAND3X1TR | 0.343 |   0.628 |    0.933 | 
     | U700            | A0 ^ -> Y v             | OAI21X4TR | 0.113 |   0.740 |    1.045 | 
     | U243            | A v -> Y ^              | INVX2TR   | 0.134 |   0.874 |    1.179 | 
     | U1471           | B0 ^ -> Y ^             | AO22X1TR  | 0.130 |   1.003 |    1.309 | 
     | clk_r_REG344_S1 | D ^                     | DFFQX1TR  | 0.000 |   1.003 |    1.309 | 
     +------------------------------------------------------------------------------------+ 
Path 434: MET Setup Check with Pin clk_r_REG451_S1/CK 
Endpoint:   clk_r_REG451_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.329
- Arrival Time                  1.023
= Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +------------------------------------------------------------------------------------------+ 
     |       Instance       |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                      |                         |            |       |  Time   |   Time   | 
     |----------------------+-------------------------+------------+-------+---------+----------| 
     |                      | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.219 |    0.526 | 
     | U1136                | A0 ^ -> Y v             | OAI31X4TR  | 0.162 |   0.381 |    0.687 | 
     | U1170                | B v -> Y ^              | NAND2X2TR  | 0.200 |   0.581 |    0.887 | 
     | U1213                | A1 ^ -> Y v             | OAI21X1TR  | 0.074 |   0.655 |    0.961 | 
     | PLACEDFE_OFC216_n943 | A v -> Y ^              | INVX2TR    | 0.178 |   0.832 |    1.138 | 
     | PLACEDFE_OFC218_n943 | A ^ -> Y v              | CLKINVX2TR | 0.045 |   0.877 |    1.183 | 
     | U1479                | A0 v -> Y v             | AO22X1TR   | 0.146 |   1.023 |    1.329 | 
     | clk_r_REG451_S1      | D v                     | DFFQX1TR   | 0.000 |   1.023 |    1.329 | 
     +------------------------------------------------------------------------------------------+ 
Path 435: MET Setup Check with Pin clk_r_REG573_S1/CK 
Endpoint:   clk_r_REG573_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  1.003
= Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.528 | 
     | U175            | A ^ -> Y v              | INVX2TR   | 0.065 |   0.284 |    0.593 | 
     | U279            | B v -> Y ^              | NAND3X1TR | 0.343 |   0.627 |    0.936 | 
     | U700            | A0 ^ -> Y v             | OAI21X4TR | 0.113 |   0.740 |    1.048 | 
     | U243            | A v -> Y ^              | INVX2TR   | 0.134 |   0.874 |    1.182 | 
     | U1500           | B0 ^ -> Y ^             | AO22X1TR  | 0.129 |   1.003 |    1.311 | 
     | clk_r_REG573_S1 | D ^                     | DFFQX1TR  | 0.000 |   1.003 |    1.311 | 
     +------------------------------------------------------------------------------------+ 
Path 436: MET Setup Check with Pin clk_r_REG300_S1/CK 
Endpoint:   clk_r_REG300_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.000
= Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.529 | 
     | U175            | A ^ -> Y v              | INVX2TR   | 0.065 |   0.284 |    0.594 | 
     | U279            | B v -> Y ^              | NAND3X1TR | 0.343 |   0.627 |    0.937 | 
     | U700            | A0 ^ -> Y v             | OAI21X4TR | 0.113 |   0.740 |    1.049 | 
     | U243            | A v -> Y ^              | INVX2TR   | 0.134 |   0.874 |    1.183 | 
     | U1433           | B0 ^ -> Y ^             | AO22X1TR  | 0.126 |   1.000 |    1.309 | 
     | clk_r_REG300_S1 | D ^                     | DFFQX1TR  | 0.000 |   1.000 |    1.309 | 
     +------------------------------------------------------------------------------------+ 
Path 437: MET Setup Check with Pin clk_r_REG521_S1/CK 
Endpoint:   clk_r_REG521_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.000
= Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.529 | 
     | U175            | A ^ -> Y v              | INVX2TR   | 0.065 |   0.284 |    0.594 | 
     | U279            | B v -> Y ^              | NAND3X1TR | 0.343 |   0.627 |    0.937 | 
     | U700            | A0 ^ -> Y v             | OAI21X4TR | 0.113 |   0.740 |    1.050 | 
     | U243            | A v -> Y ^              | INVX2TR   | 0.134 |   0.874 |    1.183 | 
     | U1244           | B0 ^ -> Y ^             | AO22X1TR  | 0.127 |   1.000 |    1.310 | 
     | clk_r_REG521_S1 | D ^                     | DFFQX1TR  | 0.000 |   1.000 |    1.310 | 
     +------------------------------------------------------------------------------------+ 
Path 438: MET Setup Check with Pin clk_r_REG477_S1/CK 
Endpoint:   clk_r_REG477_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  1.000
= Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.529 | 
     | U175            | A ^ -> Y v              | INVX2TR   | 0.065 |   0.284 |    0.594 | 
     | U279            | B v -> Y ^              | NAND3X1TR | 0.343 |   0.627 |    0.937 | 
     | U700            | A0 ^ -> Y v             | OAI21X4TR | 0.113 |   0.740 |    1.050 | 
     | U243            | A v -> Y ^              | INVX2TR   | 0.134 |   0.874 |    1.183 | 
     | U1203           | B0 ^ -> Y ^             | AO22X1TR  | 0.126 |   1.000 |    1.309 | 
     | clk_r_REG477_S1 | D ^                     | DFFQX1TR  | 0.000 |   1.000 |    1.309 | 
     +------------------------------------------------------------------------------------+ 
Path 439: MET Setup Check with Pin clk_r_REG380_S4/CK 
Endpoint:   clk_r_REG380_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.115
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  0.991
= Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.115 |    0.424 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.491 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v | CLKINVX6TR | 0.112 |   0.294 |    0.603 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^ | INVX2TR    | 0.196 |   0.489 |    0.799 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^ | BUFX3TR    | 0.207 |   0.697 |    1.006 | 
     | PLACEDFE_OFC181_reset | A ^ -> Y v | INVX2TR    | 0.132 |   0.829 |    1.139 | 
     | U1803                 | B v -> Y ^ | NOR2BX1TR  | 0.162 |   0.991 |    1.301 | 
     | clk_r_REG380_S4       | D ^        | DFFQX1TR   | 0.000 |   0.991 |    1.301 | 
     +------------------------------------------------------------------------------+ 
Path 440: MET Setup Check with Pin clk_r_REG154_S1/CK 
Endpoint:   clk_r_REG154_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  1.000
= Slack Time                    0.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.530 | 
     | U175            | A ^ -> Y v              | INVX2TR   | 0.065 |   0.284 |    0.595 | 
     | U279            | B v -> Y ^              | NAND3X1TR | 0.343 |   0.628 |    0.938 | 
     | U700            | A0 ^ -> Y v             | OAI21X4TR | 0.113 |   0.740 |    1.051 | 
     | U243            | A v -> Y ^              | INVX2TR   | 0.134 |   0.874 |    1.184 | 
     | U1320           | B0 ^ -> Y ^             | AO22X1TR  | 0.126 |   1.000 |    1.310 | 
     | clk_r_REG154_S1 | D ^                     | DFFQX1TR  | 0.000 |   1.000 |    1.310 | 
     +------------------------------------------------------------------------------------+ 
Path 441: MET Setup Check with Pin clk_r_REG345_S1/CK 
Endpoint:   clk_r_REG345_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  1.011
= Slack Time                    0.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.445 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.516 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.611 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.772 | 
     | U1439                 | B ^ -> Y v  | NOR2BX1TR  | 0.054 |   0.514 |    0.826 | 
     | PLACEDFE_OFC114_n975  | A v -> Y ^  | CLKINVX2TR | 0.067 |   0.581 |    0.893 | 
     | PLACEDFE_OFC115_n975  | A ^ -> Y v  | CLKINVX2TR | 0.199 |   0.780 |    1.092 | 
     | U1472                 | A1 v -> Y v | AO22X1TR   | 0.231 |   1.011 |    1.323 | 
     | clk_r_REG345_S1       | D v         | DFFQX1TR   | 0.000 |   1.011 |    1.323 | 
     +-------------------------------------------------------------------------------+ 
Path 442: MET Setup Check with Pin clk_r_REG67_S1/CK 
Endpoint:   clk_r_REG67_S1/D      (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.013
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  0.997
= Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +-----------------------------------------------------------------------------------+ 
     |    Instance    |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                |                         |           |       |  Time   |   Time   | 
     |----------------+-------------------------+-----------+-------+---------+----------| 
     |                | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.533 | 
     | U175           | A ^ -> Y v              | INVX2TR   | 0.065 |   0.284 |    0.598 | 
     | U279           | B v -> Y ^              | NAND3X1TR | 0.343 |   0.627 |    0.941 | 
     | U700           | A0 ^ -> Y v             | OAI21X4TR | 0.113 |   0.740 |    1.054 | 
     | U243           | A v -> Y ^              | INVX2TR   | 0.134 |   0.874 |    1.188 | 
     | U1282          | B0 ^ -> Y ^             | AO22X1TR  | 0.123 |   0.997 |    1.310 | 
     | clk_r_REG67_S1 | D ^                     | DFFQX1TR  | 0.000 |   0.997 |    1.310 | 
     +-----------------------------------------------------------------------------------+ 
Path 443: MET Setup Check with Pin clk_r_REG338_S1/CK 
Endpoint:   clk_r_REG338_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.321
- Arrival Time                  1.006
= Slack Time                    0.315
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset ^     |            |       |   0.133 |    0.448 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v  | CLKINVX6TR | 0.071 |   0.204 |    0.519 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^  | CLKINVX4TR | 0.095 |   0.299 |    0.614 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^  | BUFX4TR    | 0.161 |   0.460 |    0.775 | 
     | U1439                 | B ^ -> Y v  | NOR2BX1TR  | 0.054 |   0.514 |    0.829 | 
     | PLACEDFE_OFC114_n975  | A v -> Y ^  | CLKINVX2TR | 0.067 |   0.581 |    0.896 | 
     | PLACEDFE_OFC117_n975  | A ^ -> Y v  | CLKINVX2TR | 0.180 |   0.761 |    1.076 | 
     | U1466                 | A1 v -> Y v | AO22X1TR   | 0.245 |   1.006 |    1.320 | 
     | clk_r_REG338_S1       | D v         | DFFQX1TR   | 0.000 |   1.006 |    1.321 | 
     +-------------------------------------------------------------------------------+ 
Path 444: MET Setup Check with Pin clk_r_REG256_S1/CK 
Endpoint:   clk_r_REG256_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.014
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  0.996
= Slack Time                    0.315
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_addr__2_ ^ |           |       |   0.219 |    0.534 | 
     | U175            | A ^ -> Y v              | INVX2TR   | 0.065 |   0.284 |    0.599 | 
     | U279            | B v -> Y ^              | NAND3X1TR | 0.343 |   0.627 |    0.942 | 
     | U700            | A0 ^ -> Y v             | OAI21X4TR | 0.113 |   0.740 |    1.055 | 
     | U243            | A v -> Y ^              | INVX2TR   | 0.134 |   0.874 |    1.189 | 
     | U1395           | B0 ^ -> Y ^             | AO22X1TR  | 0.122 |   0.996 |    1.311 | 
     | clk_r_REG256_S1 | D ^                     | DFFQX1TR  | 0.000 |   0.996 |    1.311 | 
     +------------------------------------------------------------------------------------+ 
Path 445: MET Setup Check with Pin clk_r_REG471_S1/CK 
Endpoint:   clk_r_REG471_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.313
- Arrival Time                  0.991
= Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.436 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.503 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.593 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.725 | 
     | U87                   | B v -> Y ^  | NOR2BX1TR  | 0.088 |   0.492 |    0.813 | 
     | PLACEDFE_OFC140_n881  | A ^ -> Y ^  | BUFX3TR    | 0.178 |   0.670 |    0.991 | 
     | PLACEDFE_OFC141_n881  | A ^ -> Y ^  | BUFX3TR    | 0.195 |   0.865 |    1.186 | 
     | U1193                 | A1 ^ -> Y ^ | AO22X1TR   | 0.126 |   0.991 |    1.313 | 
     | clk_r_REG471_S1       | D ^         | DFFQX1TR   | 0.000 |   0.991 |    1.313 | 
     +-------------------------------------------------------------------------------+ 
Path 446: MET Setup Check with Pin clk_r_REG374_S4/CK 
Endpoint:   clk_r_REG374_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.964
= Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.115 |    0.454 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.521 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v | CLKINVX6TR | 0.112 |   0.294 |    0.633 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^ | INVX2TR    | 0.196 |   0.489 |    0.829 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^ | BUFX3TR    | 0.207 |   0.697 |    1.036 | 
     | PLACEDFE_OFC181_reset | A ^ -> Y v | INVX2TR    | 0.132 |   0.829 |    1.168 | 
     | U1804                 | B v -> Y ^ | NOR2BX1TR  | 0.135 |   0.964 |    1.304 | 
     | clk_r_REG374_S4       | D ^        | DFFQX1TR   | 0.000 |   0.964 |    1.304 | 
     +------------------------------------------------------------------------------+ 
Path 447: MET Setup Check with Pin clk_r_REG250_S1/CK 
Endpoint:   clk_r_REG250_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  0.973
= Slack Time                    0.351
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.465 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.532 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.294 |    0.644 | 
     | PLACEDFE_OFC192_reset | A v -> Y ^  | CLKINVX2TR | 0.226 |   0.520 |    0.870 | 
     | U1192                 | B0 ^ -> Y v | OAI21X1TR  | 0.069 |   0.588 |    0.939 | 
     | PLACEDFE_OFC203_n921  | A v -> Y ^  | INVX2TR    | 0.177 |   0.765 |    1.116 | 
     | PLACEDFE_OFC205_n921  | A ^ -> Y v  | CLKINVX2TR | 0.058 |   0.823 |    1.174 | 
     | U1390                 | A0 v -> Y v | AO22X1TR   | 0.149 |   0.973 |    1.323 | 
     | clk_r_REG250_S1       | D v         | DFFQX1TR   | 0.000 |   0.973 |    1.323 | 
     +-------------------------------------------------------------------------------+ 
Path 448: MET Setup Check with Pin clk_r_REG515_S1/CK 
Endpoint:   clk_r_REG515_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  0.963
= Slack Time                    0.360
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.115 |    0.474 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.541 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v  | CLKINVX6TR | 0.112 |   0.294 |    0.653 | 
     | PLACEDFE_OFC192_reset | A v -> Y ^  | CLKINVX2TR | 0.226 |   0.520 |    0.880 | 
     | U1192                 | B0 ^ -> Y v | OAI21X1TR  | 0.069 |   0.588 |    0.948 | 
     | PLACEDFE_OFC203_n921  | A v -> Y ^  | INVX2TR    | 0.177 |   0.765 |    1.125 | 
     | PLACEDFE_OFC207_n921  | A ^ -> Y v  | CLKINVX2TR | 0.047 |   0.812 |    1.172 | 
     | U1239                 | A0 v -> Y v | AO22X1TR   | 0.151 |   0.963 |    1.323 | 
     | clk_r_REG515_S1       | D v         | DFFQX1TR   | 0.000 |   0.963 |    1.323 | 
     +-------------------------------------------------------------------------------+ 
Path 449: MET Setup Check with Pin clk_r_REG386_S5/CK 
Endpoint:   clk_r_REG386_S5/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  0.947
= Slack Time                    0.361
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.115 |    0.475 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.542 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v | CLKINVX6TR | 0.112 |   0.294 |    0.654 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^ | INVX2TR    | 0.196 |   0.489 |    0.850 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^ | BUFX3TR    | 0.207 |   0.697 |    1.057 | 
     | PLACEDFE_OFC181_reset | A ^ -> Y v | INVX2TR    | 0.132 |   0.829 |    1.189 | 
     | U1802                 | B v -> Y ^ | NOR2BX1TR  | 0.118 |   0.946 |    1.307 | 
     | clk_r_REG386_S5       | D ^        | DFFQX1TR   | 0.000 |   0.947 |    1.307 | 
     +------------------------------------------------------------------------------+ 
Path 450: MET Setup Check with Pin clk_r_REG20_S3/CK 
Endpoint:   clk_r_REG20_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  0.939
= Slack Time                    0.363
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.115 |    0.478 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.545 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v | CLKINVX6TR | 0.112 |   0.294 |    0.657 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^ | INVX2TR    | 0.196 |   0.489 |    0.853 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^ | BUFX3TR    | 0.207 |   0.697 |    1.060 | 
     | PLACEDFE_OFC181_reset | A ^ -> Y v | INVX2TR    | 0.132 |   0.829 |    1.192 | 
     | U88                   | B v -> Y ^ | NOR2X1TR   | 0.111 |   0.939 |    1.303 | 
     | clk_r_REG20_S3        | D ^        | DFFQX1TR   | 0.000 |   0.939 |    1.303 | 
     +------------------------------------------------------------------------------+ 
Path 451: MET Setup Check with Pin clk_r_REG68_S1/CK 
Endpoint:   clk_r_REG68_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  0.941
= Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+---------+----------| 
     |                       | reset v     |            |       |   0.114 |    0.483 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^  | CLKINVX6TR | 0.067 |   0.182 |    0.550 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v  | CLKINVX4TR | 0.091 |   0.272 |    0.640 | 
     | PLACEDFE_OFC189_reset | A v -> Y v  | BUFX4TR    | 0.132 |   0.404 |    0.772 | 
     | U1250                 | B v -> Y ^  | NOR2BX1TR  | 0.171 |   0.575 |    0.943 | 
     | PLACEDFE_OFC132_n955  | A ^ -> Y ^  | BUFX3TR    | 0.243 |   0.819 |    1.187 | 
     | U1283                 | A1 ^ -> Y ^ | AO22X1TR   | 0.123 |   0.941 |    1.309 | 
     | clk_r_REG68_S1        | D ^         | DFFQX1TR   | 0.000 |   0.941 |    1.309 | 
     +-------------------------------------------------------------------------------+ 
Path 452: MET Setup Check with Pin clk_r_REG191_S3/CK 
Endpoint:   clk_r_REG191_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.934
= Slack Time                    0.370
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.485 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    0.552 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v | CLKINVX6TR | 0.112 |   0.293 |    0.664 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^ | INVX2TR    | 0.196 |   0.489 |    0.860 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^ | BUFX3TR    | 0.207 |   0.696 |    1.067 | 
     | PLACEDFE_OFC181_reset | A ^ -> Y v | INVX2TR    | 0.132 |   0.829 |    1.199 | 
     | U1117                 | B v -> Y ^ | NOR2BX1TR  | 0.105 |   0.934 |    1.305 | 
     | clk_r_REG191_S3       | D ^        | DFFQX1TR   | 0.000 |   0.934 |    1.305 | 
     +------------------------------------------------------------------------------+ 
Path 453: MET Setup Check with Pin clk_r_REG568_S1/CK 
Endpoint:   clk_r_REG568_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  0.952
= Slack Time                    0.371
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                          |                         |            |       |  Time   |   Time   | 
     |--------------------------+-------------------------+------------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.219 |    0.591 | 
     | U1136                    | A0 ^ -> Y v             | OAI31X4TR  | 0.162 |   0.381 |    0.752 | 
     | U1183                    | B v -> Y ^              | NAND2X2TR  | 0.057 |   0.438 |    0.809 | 
     | POSTROUTEFE_PSBC236_n915 | A ^ -> Y ^              | BUFX8TR    | 0.089 |   0.527 |    0.898 | 
     | U124                     | A1 ^ -> Y v             | OAI21X1TR  | 0.053 |   0.579 |    0.951 | 
     | PLACEDFE_OFC71_n935      | A v -> Y ^              | INVX2TR    | 0.107 |   0.687 |    1.058 | 
     | PLACEDFE_OFC73_n935      | A ^ -> Y v              | CLKINVX2TR | 0.104 |   0.790 |    1.161 | 
     | U1486                    | A0 v -> Y v             | AO22X1TR   | 0.162 |   0.952 |    1.323 | 
     | clk_r_REG568_S1          | D v                     | DFFQX1TR   | 0.000 |   0.952 |    1.323 | 
     +----------------------------------------------------------------------------------------------+ 
Path 454: MET Setup Check with Pin clk_r_REG522_S1/CK 
Endpoint:   clk_r_REG522_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  0.951
= Slack Time                    0.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                          |                         |            |       |  Time   |   Time   | 
     |--------------------------+-------------------------+------------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.219 |    0.591 | 
     | U1136                    | A0 ^ -> Y v             | OAI31X4TR  | 0.162 |   0.381 |    0.753 | 
     | U1183                    | B v -> Y ^              | NAND2X2TR  | 0.057 |   0.438 |    0.810 | 
     | POSTROUTEFE_PSBC236_n915 | A ^ -> Y ^              | BUFX8TR    | 0.089 |   0.527 |    0.899 | 
     | U124                     | A1 ^ -> Y v             | OAI21X1TR  | 0.053 |   0.579 |    0.951 | 
     | PLACEDFE_OFC71_n935      | A v -> Y ^              | INVX2TR    | 0.107 |   0.687 |    1.058 | 
     | PLACEDFE_OFC73_n935      | A ^ -> Y v              | CLKINVX2TR | 0.104 |   0.790 |    1.162 | 
     | U1245                    | A0 v -> Y v             | AO22X1TR   | 0.161 |   0.951 |    1.323 | 
     | clk_r_REG522_S1          | D v                     | DFFQX1TR   | 0.000 |   0.951 |    1.323 | 
     +----------------------------------------------------------------------------------------------+ 
Path 455: MET Setup Check with Pin clk_r_REG301_S1/CK 
Endpoint:   clk_r_REG301_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  0.951
= Slack Time                    0.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                          |                         |            |       |  Time   |   Time   | 
     |--------------------------+-------------------------+------------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.219 |    0.591 | 
     | U1136                    | A0 ^ -> Y v             | OAI31X4TR  | 0.162 |   0.381 |    0.753 | 
     | U1183                    | B v -> Y ^              | NAND2X2TR  | 0.057 |   0.438 |    0.810 | 
     | POSTROUTEFE_PSBC236_n915 | A ^ -> Y ^              | BUFX8TR    | 0.089 |   0.527 |    0.899 | 
     | U124                     | A1 ^ -> Y v             | OAI21X1TR  | 0.053 |   0.579 |    0.951 | 
     | PLACEDFE_OFC71_n935      | A v -> Y ^              | INVX2TR    | 0.107 |   0.687 |    1.059 | 
     | PLACEDFE_OFC73_n935      | A ^ -> Y v              | CLKINVX2TR | 0.104 |   0.790 |    1.162 | 
     | U1434                    | A0 v -> Y v             | AO22X1TR   | 0.161 |   0.951 |    1.323 | 
     | clk_r_REG301_S1          | D v                     | DFFQX1TR   | 0.000 |   0.951 |    1.323 | 
     +----------------------------------------------------------------------------------------------+ 
Path 456: MET Setup Check with Pin clk_r_REG478_S1/CK 
Endpoint:   clk_r_REG478_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_addr__2_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  0.950
= Slack Time                    0.374
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.219
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                          |                         |            |       |  Time   |   Time   | 
     |--------------------------+-------------------------+------------+-------+---------+----------| 
     |                          | pe_in_pk_wrb_addr__2_ ^ |            |       |   0.219 |    0.594 | 
     | U1136                    | A0 ^ -> Y v             | OAI31X4TR  | 0.162 |   0.381 |    0.755 | 
     | U1183                    | B v -> Y ^              | NAND2X2TR  | 0.057 |   0.438 |    0.812 | 
     | POSTROUTEFE_PSBC236_n915 | A ^ -> Y ^              | BUFX8TR    | 0.089 |   0.527 |    0.901 | 
     | U124                     | A1 ^ -> Y v             | OAI21X1TR  | 0.053 |   0.579 |    0.954 | 
     | PLACEDFE_OFC71_n935      | A v -> Y ^              | INVX2TR    | 0.107 |   0.687 |    1.061 | 
     | PLACEDFE_OFC73_n935      | A ^ -> Y v              | CLKINVX2TR | 0.104 |   0.790 |    1.164 | 
     | U1204                    | A0 v -> Y v             | AO22X1TR   | 0.160 |   0.950 |    1.324 | 
     | clk_r_REG478_S1          | D v                     | DFFQX1TR   | 0.000 |   0.950 |    1.324 | 
     +----------------------------------------------------------------------------------------------+ 
Path 457: MET Setup Check with Pin clk_r_REG546_S1/CK 
Endpoint:   clk_r_REG546_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  0.948
= Slack Time                    0.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.493 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.570 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.645 | 
     | U503                                 | B v -> Y ^              | NOR3BX1TR  | 0.118 |   0.387 |    0.763 | 
     | PLACEDFE_OFC109_n1080                | A ^ -> Y ^              | BUFX3TR    | 0.227 |   0.614 |    0.991 | 
     | U533                                 | B ^ -> Y v              | NAND3X1TR  | 0.210 |   0.824 |    1.201 | 
     | U1703                                | B v -> Y ^              | NOR2BX1TR  | 0.124 |   0.948 |    1.325 | 
     | clk_r_REG546_S1                      | D ^                     | DFFHQX1TR  | 0.000 |   0.948 |    1.325 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 458: MET Setup Check with Pin clk_r_REG13_S4/CK 
Endpoint:   clk_r_REG13_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.927
= Slack Time                    0.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.115 |    0.492 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.559 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v | CLKINVX6TR | 0.112 |   0.294 |    0.671 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^ | INVX2TR    | 0.196 |   0.489 |    0.867 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^ | BUFX3TR    | 0.207 |   0.697 |    1.074 | 
     | PLACEDFE_OFC181_reset | A ^ -> Y v | INVX2TR    | 0.132 |   0.829 |    1.206 | 
     | U1801                 | A v -> Y ^ | NOR2X1TR   | 0.099 |   0.927 |    1.305 | 
     | clk_r_REG13_S4        | D ^        | DFFQX1TR   | 0.000 |   0.927 |    1.305 | 
     +------------------------------------------------------------------------------+ 
Path 459: MET Setup Check with Pin clk_r_REG548_S1/CK 
Endpoint:   clk_r_REG548_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.319
- Arrival Time                  0.937
= Slack Time                    0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.498 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.575 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.650 | 
     | U503                                 | B v -> Y ^              | NOR3BX1TR  | 0.118 |   0.387 |    0.768 | 
     | PLACEDFE_OFC109_n1080                | A ^ -> Y ^              | BUFX3TR    | 0.227 |   0.614 |    0.996 | 
     | U533                                 | B ^ -> Y v              | NAND3X1TR  | 0.210 |   0.824 |    1.206 | 
     | U1785                                | B v -> Y ^              | NOR2BX1TR  | 0.113 |   0.937 |    1.319 | 
     | clk_r_REG548_S1                      | D ^                     | DFFHQX1TR  | 0.000 |   0.937 |    1.319 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 460: MET Setup Check with Pin clk_r_REG190_S2/CK 
Endpoint:   clk_r_REG190_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  0.913
= Slack Time                    0.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.510 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.577 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v | CLKINVX6TR | 0.112 |   0.294 |    0.689 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^ | INVX2TR    | 0.196 |   0.489 |    0.884 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^ | BUFX3TR    | 0.207 |   0.696 |    1.092 | 
     | PLACEDFE_OFC181_reset | A ^ -> Y v | INVX2TR    | 0.132 |   0.829 |    1.224 | 
     | U1575                 | B v -> Y ^ | NOR2BX1TR  | 0.084 |   0.913 |    1.308 | 
     | clk_r_REG190_S2       | D ^        | DFFQX1TR   | 0.000 |   0.913 |    1.308 | 
     +------------------------------------------------------------------------------+ 
Path 461: MET Setup Check with Pin clk_r_REG30_S2/CK 
Endpoint:   clk_r_REG30_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  0.908
= Slack Time                    0.400
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.115 |    0.515 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.582 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v | CLKINVX6TR | 0.112 |   0.294 |    0.694 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^ | INVX2TR    | 0.196 |   0.489 |    0.889 | 
     | PLACEDFE_OFC194_reset | A ^ -> Y ^ | BUFX3TR    | 0.207 |   0.697 |    1.097 | 
     | PLACEDFE_OFC181_reset | A ^ -> Y v | INVX2TR    | 0.132 |   0.829 |    1.229 | 
     | U1585                 | B v -> Y ^ | NOR2BX1TR  | 0.079 |   0.908 |    1.308 | 
     | clk_r_REG30_S2        | D ^        | DFFQX1TR   | 0.000 |   0.908 |    1.308 | 
     +------------------------------------------------------------------------------+ 
Path 462: MET Setup Check with Pin clk_r_REG383_S2/CK 
Endpoint:   clk_r_REG383_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.126
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.286
- Arrival Time                  0.876
= Slack Time                    0.410
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.525 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.592 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v | CLKINVX4TR | 0.091 |   0.272 |    0.683 | 
     | PLACEDFE_OFC189_reset | A v -> Y v | BUFX4TR    | 0.132 |   0.404 |    0.814 | 
     | U1799                 | B v -> Y ^ | NOR2BX1TR  | 0.471 |   0.874 |    1.285 | 
     | clk_r_REG383_S2       | D ^        | DFFQX1TR   | 0.001 |   0.876 |    1.286 | 
     +------------------------------------------------------------------------------+ 
Path 463: MET Setup Check with Pin clk_r_REG545_S1/CK 
Endpoint:   clk_r_REG545_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.070
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.341
- Arrival Time                  0.928
= Slack Time                    0.413
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.529 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.607 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.682 | 
     | U503                                 | B v -> Y ^              | NOR3BX1TR  | 0.118 |   0.387 |    0.800 | 
     | PLACEDFE_OFC109_n1080                | A ^ -> Y ^              | BUFX3TR    | 0.227 |   0.614 |    1.027 | 
     | U533                                 | B ^ -> Y v              | NAND3X1TR  | 0.210 |   0.824 |    1.237 | 
     | U1662                                | B v -> Y ^              | NOR2BX1TR  | 0.104 |   0.928 |    1.341 | 
     | clk_r_REG545_S1                      | D ^                     | DFFHQX2TR  | 0.000 |   0.928 |    1.341 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 464: MET Setup Check with Pin clk_r_REG547_S1/CK 
Endpoint:   clk_r_REG547_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.069
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.343
- Arrival Time                  0.922
= Slack Time                    0.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |           Arc           |    Cell    | Delay | Arrival | Required | 
     |                                      |                         |            |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------+------------+-------+---------+----------| 
     |                                      | pe_in_pk_rdb_addr__2_ v |            |       |   0.116 |    0.537 | 
     | PLACEDFE_OFC127_pe_in_pk_rdb_addr__2 | A v -> Y ^              | INVX2TR    | 0.078 |   0.194 |    0.614 | 
     | PLACEDFE_OFC128_pe_in_pk_rdb_addr__2 | A ^ -> Y v              | CLKINVX2TR | 0.075 |   0.269 |    0.689 | 
     | U503                                 | B v -> Y ^              | NOR3BX1TR  | 0.118 |   0.387 |    0.807 | 
     | PLACEDFE_OFC109_n1080                | A ^ -> Y ^              | BUFX3TR    | 0.227 |   0.614 |    1.035 | 
     | U533                                 | B ^ -> Y v              | NAND3X1TR  | 0.210 |   0.824 |    1.245 | 
     | U1744                                | B v -> Y ^              | NOR2BX1TR  | 0.098 |   0.922 |    1.343 | 
     | clk_r_REG547_S1                      | D ^                     | DFFHQX2TR  | 0.000 |   0.922 |    1.343 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 465: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG444_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG444_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  0.874
= Slack Time                    0.427
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.115 |    0.541 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.608 | 
     | PLACEDFE_OFC169_reset                            | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    0.747 | 
     | PLACEDFE_OFC4_reset                              | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    0.964 | 
     | PLACEDFE_OFC7_reset                              | A v -> Y v | CLKBUFX2TR | 0.222 |   0.758 |    1.185 | 
     | U1606                                            | B v -> Y ^ | NOR2BX1TR  | 0.116 |   0.874 |    1.301 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG444_S2 | D ^        | DFFQX1TR   | 0.000 |   0.874 |    1.301 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 466: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG440_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG440_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.857
= Slack Time                    0.447
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    0.561 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    0.628 | 
     | PLACEDFE_OFC169_reset                            | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    0.767 | 
     | PLACEDFE_OFC4_reset                              | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    0.983 | 
     | PLACEDFE_OFC7_reset                              | A v -> Y v | CLKBUFX2TR | 0.222 |   0.758 |    1.205 | 
     | U1608                                            | B v -> Y ^ | NOR2BX1TR  | 0.099 |   0.857 |    1.304 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG440_S2 | D ^        | DFFQX1TR   | 0.000 |   0.857 |    1.304 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 467: MET Setup Check with Pin clk_r_REG377_S1/CK 
Endpoint:   clk_r_REG377_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.127
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.286
- Arrival Time                  0.839
= Slack Time                    0.447
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.561 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.628 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v | CLKINVX4TR | 0.091 |   0.272 |    0.719 | 
     | PLACEDFE_OFC189_reset | A v -> Y v | BUFX4TR    | 0.132 |   0.404 |    0.851 | 
     | U1798                 | B v -> Y ^ | NOR2BX1TR  | 0.434 |   0.837 |    1.284 | 
     | clk_r_REG377_S1       | D ^        | DFFQX1TR   | 0.002 |   0.839 |    1.286 | 
     +------------------------------------------------------------------------------+ 
Path 468: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG436_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG436_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.855
= Slack Time                    0.449
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    0.563 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.630 | 
     | PLACEDFE_OFC169_reset                            | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    0.769 | 
     | PLACEDFE_OFC4_reset                              | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    0.985 | 
     | PLACEDFE_OFC7_reset                              | A v -> Y v | CLKBUFX2TR | 0.222 |   0.758 |    1.207 | 
     | U1610                                            | B v -> Y ^ | NOR2BX1TR  | 0.097 |   0.855 |    1.304 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG436_S2 | D ^        | DFFQX1TR   | 0.000 |   0.855 |    1.304 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 469: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG446_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  0.858
= Slack Time                    0.449
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    0.564 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.631 | 
     | PLACEDFE_OFC169_reset                            | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    0.770 | 
     | PLACEDFE_OFC4_reset                              | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    0.986 | 
     | PLACEDFE_OFC7_reset                              | A v -> Y v | CLKBUFX2TR | 0.222 |   0.758 |    1.208 | 
     | U1605                                            | B v -> Y ^ | NOR2BX1TR  | 0.100 |   0.858 |    1.307 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG446_S2 | D ^        | DFFQX4TR   | 0.000 |   0.858 |    1.307 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 470: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG448_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG448_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.854
= Slack Time                    0.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    0.564 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.631 | 
     | PLACEDFE_OFC169_reset                            | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    0.770 | 
     | PLACEDFE_OFC4_reset                              | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    0.986 | 
     | PLACEDFE_OFC7_reset                              | A v -> Y v | CLKBUFX2TR | 0.222 |   0.758 |    1.208 | 
     | U1604                                            | B v -> Y ^ | NOR2BX1TR  | 0.096 |   0.854 |    1.304 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG448_S2 | D ^        | DFFQX1TR   | 0.000 |   0.854 |    1.304 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 471: MET Setup Check with Pin clk_r_REG443_S1/CK 
Endpoint:   clk_r_REG443_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.854
= Slack Time                    0.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.115 |    0.565 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.632 | 
     | PLACEDFE_OFC169_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    0.771 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    0.987 | 
     | PLACEDFE_OFC7_reset   | A v -> Y v | CLKBUFX2TR | 0.222 |   0.758 |    1.209 | 
     | U1833                 | B v -> Y ^ | NOR2BX1TR  | 0.096 |   0.854 |    1.304 | 
     | clk_r_REG443_S1       | D ^        | DFFQX1TR   | 0.000 |   0.854 |    1.304 | 
     +------------------------------------------------------------------------------+ 
Path 472: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG438_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG438_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  0.856
= Slack Time                    0.451
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    0.566 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.633 | 
     | PLACEDFE_OFC169_reset                            | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    0.772 | 
     | PLACEDFE_OFC4_reset                              | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    0.988 | 
     | PLACEDFE_OFC7_reset                              | A v -> Y v | CLKBUFX2TR | 0.222 |   0.758 |    1.210 | 
     | U1609                                            | B v -> Y ^ | NOR2BX1TR  | 0.098 |   0.856 |    1.308 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG438_S2 | D ^        | DFFQX4TR   | 0.000 |   0.856 |    1.308 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 473: MET Setup Check with Pin clk_r_REG439_S1/CK 
Endpoint:   clk_r_REG439_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.851
= Slack Time                    0.453
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.115 |    0.568 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.635 | 
     | PLACEDFE_OFC169_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    0.774 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    0.990 | 
     | PLACEDFE_OFC7_reset   | A v -> Y v | CLKBUFX2TR | 0.222 |   0.758 |    1.212 | 
     | U1831                 | B v -> Y ^ | NOR2BX1TR  | 0.093 |   0.851 |    1.305 | 
     | clk_r_REG439_S1       | D ^        | DFFQX1TR   | 0.000 |   0.851 |    1.305 | 
     +------------------------------------------------------------------------------+ 
Path 474: MET Setup Check with Pin clk_r_REG437_S1/CK 
Endpoint:   clk_r_REG437_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.850
= Slack Time                    0.454
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.569 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    0.636 | 
     | PLACEDFE_OFC169_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    0.775 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    0.991 | 
     | PLACEDFE_OFC7_reset   | A v -> Y v | CLKBUFX2TR | 0.222 |   0.758 |    1.213 | 
     | U1830                 | B v -> Y ^ | NOR2BX1TR  | 0.092 |   0.850 |    1.305 | 
     | clk_r_REG437_S1       | D ^        | DFFQX1TR   | 0.000 |   0.850 |    1.305 | 
     +------------------------------------------------------------------------------+ 
Path 475: MET Setup Check with Pin clk_r_REG435_S1/CK 
Endpoint:   clk_r_REG435_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.850
= Slack Time                    0.455
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.115 |    0.570 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.637 | 
     | PLACEDFE_OFC169_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    0.776 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    0.992 | 
     | PLACEDFE_OFC7_reset   | A v -> Y v | CLKBUFX2TR | 0.222 |   0.758 |    1.214 | 
     | U1829                 | B v -> Y ^ | NOR2BX1TR  | 0.091 |   0.850 |    1.305 | 
     | clk_r_REG435_S1       | D ^        | DFFQX1TR   | 0.000 |   0.850 |    1.305 | 
     +------------------------------------------------------------------------------+ 
Path 476: MET Setup Check with Pin clk_r_REG441_S1/CK 
Endpoint:   clk_r_REG441_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.848
= Slack Time                    0.457
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.115 |    0.571 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.638 | 
     | PLACEDFE_OFC169_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    0.777 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    0.993 | 
     | PLACEDFE_OFC7_reset   | A v -> Y v | CLKBUFX2TR | 0.222 |   0.758 |    1.215 | 
     | U1832                 | B v -> Y ^ | NOR2BX1TR  | 0.090 |   0.848 |    1.305 | 
     | clk_r_REG441_S1       | D ^        | DFFQX1TR   | 0.000 |   0.848 |    1.305 | 
     +------------------------------------------------------------------------------+ 
Path 477: MET Setup Check with Pin clk_r_REG445_S1/CK 
Endpoint:   clk_r_REG445_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.848
= Slack Time                    0.457
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.115 |    0.571 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.638 | 
     | PLACEDFE_OFC169_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    0.777 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    0.994 | 
     | PLACEDFE_OFC7_reset   | A v -> Y v | CLKBUFX2TR | 0.222 |   0.758 |    1.215 | 
     | U1834                 | B v -> Y ^ | NOR2BX1TR  | 0.090 |   0.848 |    1.305 | 
     | clk_r_REG445_S1       | D ^        | DFFQX1TR   | 0.000 |   0.848 |    1.305 | 
     +------------------------------------------------------------------------------+ 
Path 478: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG442_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG442_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  0.850
= Slack Time                    0.458
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    0.573 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.640 | 
     | PLACEDFE_OFC169_reset                            | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    0.779 | 
     | PLACEDFE_OFC4_reset                              | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    0.995 | 
     | PLACEDFE_OFC7_reset                              | A v -> Y v | CLKBUFX2TR | 0.222 |   0.758 |    1.217 | 
     | U1607                                            | B v -> Y ^ | NOR2BX1TR  | 0.092 |   0.850 |    1.308 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG442_S2 | D ^        | DFFQX4TR   | 0.000 |   0.850 |    1.308 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 479: MET Setup Check with Pin clk_r_REG447_S1/CK 
Endpoint:   clk_r_REG447_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  0.844
= Slack Time                    0.461
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.576 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.643 | 
     | PLACEDFE_OFC169_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    0.782 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    0.998 | 
     | PLACEDFE_OFC7_reset   | A v -> Y v | CLKBUFX2TR | 0.222 |   0.758 |    1.220 | 
     | U1835                 | B v -> Y ^ | NOR2BX1TR  | 0.086 |   0.844 |    1.306 | 
     | clk_r_REG447_S1       | D ^        | DFFQX1TR   | 0.000 |   0.844 |    1.306 | 
     +------------------------------------------------------------------------------+ 
Path 480: MET Setup Check with Pin clk_r_REG8_S2/CK 
Endpoint:   clk_r_REG8_S2/D   (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG133_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  0.817
= Slack Time                    0.492
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG133_S1 | CK ^        |          |       |   0.016 |    0.508 | 
     | clk_r_REG133_S1 | CK ^ -> Q v | DFFQX1TR | 0.297 |   0.313 |    0.805 | 
     | U283            | A v -> Y ^  | INVX1TR  | 0.078 |   0.392 |    0.883 | 
     | U1577           | B ^ -> Y ^  | XOR2X1TR | 0.305 |   0.697 |    1.188 | 
     | U1578           | A ^ -> Y ^  | AND2X1TR | 0.121 |   0.817 |    1.309 | 
     | clk_r_REG8_S2   | D ^         | DFFQX1TR | 0.000 |   0.817 |    1.309 | 
     +-----------------------------------------------------------------------+ 
Path 481: MET Setup Check with Pin clk_r_REG23_S3/CK 
Endpoint:   clk_r_REG23_S3/D  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG129_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  0.785
= Slack Time                    0.525
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                 |             |            |       |  Time   |   Time   | 
     |-----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG129_S2 | CK ^        |            |       |   0.013 |    0.538 | 
     | clk_r_REG129_S2 | CK ^ -> Q ^ | DFFQX1TR   | 0.303 |   0.316 |    0.841 | 
     | U1131           | B ^ -> CO ^ | AFHCINX2TR | 0.179 |   0.495 |    1.020 | 
     | U223            | A ^ -> Y v  | INVX1TR    | 0.038 |   0.532 |    1.057 | 
     | U1515           | A0 v -> Y ^ | OAI21X1TR  | 0.085 |   0.617 |    1.142 | 
     | U1517           | A ^ -> Y ^  | XNOR2X1TR  | 0.075 |   0.691 |    1.216 | 
     | U1518           | A ^ -> Y ^  | AND2X2TR   | 0.094 |   0.785 |    1.310 | 
     | clk_r_REG23_S3  | D ^         | DFFQX1TR   | 0.000 |   0.785 |    1.310 | 
     +-------------------------------------------------------------------------+ 
Path 482: MET Setup Check with Pin clk_r_REG371_S1/CK 
Endpoint:   clk_r_REG371_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.126
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.286
- Arrival Time                  0.756
= Slack Time                    0.530
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.645 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.712 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v | CLKINVX4TR | 0.091 |   0.272 |    0.802 | 
     | PLACEDFE_OFC189_reset | A v -> Y v | BUFX4TR    | 0.132 |   0.404 |    0.934 | 
     | U1797                 | B v -> Y ^ | NOR2BX1TR  | 0.351 |   0.755 |    1.285 | 
     | clk_r_REG371_S1       | D ^        | DFFQX1TR   | 0.001 |   0.756 |    1.286 | 
     +------------------------------------------------------------------------------+ 
Path 483: MET Setup Check with Pin clk_r_REG9_S3/CK 
Endpoint:   clk_r_REG9_S3/D  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG10_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.311
- Arrival Time                  0.722
= Slack Time                    0.590
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG10_S3 | CK ^        |           |       |   0.012 |    0.601 | 
     | clk_r_REG10_S3 | CK ^ -> Q v | DFFQX1TR  | 0.296 |   0.307 |    0.897 | 
     | U360           | B v -> Y ^  | NOR2X1TR  | 0.139 |   0.447 |    1.036 | 
     | U595           | A ^ -> Y v  | INVX1TR   | 0.039 |   0.486 |    1.075 | 
     | U1511          | A v -> Y ^  | NAND2X1TR | 0.053 |   0.538 |    1.128 | 
     | U1512          | B ^ -> Y ^  | XNOR2X1TR | 0.091 |   0.629 |    1.219 | 
     | U594           | A ^ -> Y ^  | AND2X2TR  | 0.092 |   0.721 |    1.311 | 
     | clk_r_REG9_S3  | D ^         | DFFQX1TR  | 0.000 |   0.722 |    1.311 | 
     +-----------------------------------------------------------------------+ 
Path 484: MET Setup Check with Pin clk_r_REG189_S1/CK 
Endpoint:   clk_r_REG189_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG214_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.016
- Setup                         0.112
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.693
= Slack Time                    0.611
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG214_S3 | CK ^        |           |       |   0.012 |    0.623 | 
     | clk_r_REG214_S3 | CK ^ -> Q ^ | DFFQX1TR  | 0.254 |   0.266 |    0.876 | 
     | U233            | AN ^ -> Y ^ | NOR2BX1TR | 0.111 |   0.377 |    0.988 | 
     | U865            | A ^ -> S ^  | ADDHXLTR  | 0.205 |   0.582 |    1.193 | 
     | U1565           | B ^ -> Y ^  | XNOR2X1TR | 0.111 |   0.693 |    1.304 | 
     | clk_r_REG189_S1 | D ^         | DFFQX1TR  | 0.000 |   0.693 |    1.304 | 
     +------------------------------------------------------------------------+ 
Path 485: MET Setup Check with Pin clk_r_REG569_S1/CK 
Endpoint:   clk_r_REG569_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.120
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.291
- Arrival Time                  0.678
= Slack Time                    0.612
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.115 |    0.727 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.794 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v | CLKINVX6TR | 0.112 |   0.294 |    0.906 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^ | INVX2TR    | 0.196 |   0.489 |    1.102 | 
     | PLACEDFE_OFC193_reset | A ^ -> Y ^ | BUFX3TR    | 0.187 |   0.676 |    1.288 | 
     | clk_r_REG569_S1       | D ^        | DFFQX1TR   | 0.002 |   0.678 |    1.291 | 
     +------------------------------------------------------------------------------+ 
Path 486: MET Setup Check with Pin clk_r_REG450_S1/CK 
Endpoint:   clk_r_REG450_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.310
- Arrival Time                  0.678
= Slack Time                    0.632
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.746 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.813 | 
     | PLACEDFE_OFC188_reset | A ^ -> Y v | CLKINVX6TR | 0.112 |   0.294 |    0.925 | 
     | PLACEDFE_OFC190_reset | A v -> Y ^ | INVX2TR    | 0.196 |   0.489 |    1.121 | 
     | PLACEDFE_OFC193_reset | A ^ -> Y ^ | BUFX3TR    | 0.187 |   0.676 |    1.308 | 
     | clk_r_REG450_S1       | D ^        | DFFHQX1TR  | 0.002 |   0.678 |    1.310 | 
     +------------------------------------------------------------------------------+ 
Path 487: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_
REG432_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG432_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.632
= Slack Time                    0.673
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    0.787 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.854 | 
     | PLACEDFE_OFC169_reset                            | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    0.993 | 
     | PLACEDFE_OFC4_reset                              | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    1.209 | 
     | U1612                                            | B v -> Y ^ | NOR2BX1TR  | 0.095 |   0.632 |    1.305 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG432_S2 | D ^        | DFFQX1TR   | 0.000 |   0.632 |    1.305 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 488: MET Setup Check with Pin clk_r_REG433_S1/CK 
Endpoint:   clk_r_REG433_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.630
= Slack Time                    0.675
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.789 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    0.856 | 
     | PLACEDFE_OFC169_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    0.995 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    1.211 | 
     | U1828                 | B v -> Y ^ | NOR2BX1TR  | 0.093 |   0.630 |    1.305 | 
     | clk_r_REG433_S1       | D ^        | DFFQX1TR   | 0.000 |   0.630 |    1.305 | 
     +------------------------------------------------------------------------------+ 
Path 489: MET Setup Check with Pin clk_r_REG431_S1/CK 
Endpoint:   clk_r_REG431_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.629
= Slack Time                    0.676
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.790 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.857 | 
     | PLACEDFE_OFC169_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    0.996 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    1.212 | 
     | U1827                 | B v -> Y ^ | NOR2BX1TR  | 0.093 |   0.629 |    1.305 | 
     | clk_r_REG431_S1       | D ^        | DFFQX1TR   | 0.000 |   0.629 |    1.305 | 
     +------------------------------------------------------------------------------+ 
Path 490: MET Setup Check with Pin clk_r_REG429_S1/CK 
Endpoint:   clk_r_REG429_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.628
= Slack Time                    0.676
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.791 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    0.858 | 
     | PLACEDFE_OFC169_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    0.997 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    1.213 | 
     | U1826                 | B v -> Y ^ | NOR2BX1TR  | 0.092 |   0.628 |    1.305 | 
     | clk_r_REG429_S1       | D ^        | DFFQX1TR   | 0.000 |   0.628 |    1.305 | 
     +------------------------------------------------------------------------------+ 
Path 491: MET Setup Check with Pin clk_r_REG427_S1/CK 
Endpoint:   clk_r_REG427_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.628
= Slack Time                    0.677
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.792 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    0.859 | 
     | PLACEDFE_OFC169_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    0.998 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    1.214 | 
     | U1825                 | B v -> Y ^ | NOR2BX1TR  | 0.091 |   0.628 |    1.305 | 
     | clk_r_REG427_S1       | D ^        | DFFQX1TR   | 0.000 |   0.628 |    1.305 | 
     +------------------------------------------------------------------------------+ 
Path 492: MET Setup Check with Pin clk_r_REG423_S1/CK 
Endpoint:   clk_r_REG423_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.627
= Slack Time                    0.678
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.793 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.860 | 
     | PLACEDFE_OFC169_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    0.999 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    1.215 | 
     | U1823                 | B v -> Y ^ | NOR2BX1TR  | 0.090 |   0.627 |    1.305 | 
     | clk_r_REG423_S1       | D ^        | DFFQX1TR   | 0.000 |   0.627 |    1.305 | 
     +------------------------------------------------------------------------------+ 
Path 493: MET Setup Check with Pin clk_r_REG130_S3/CK 
Endpoint:   clk_r_REG130_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG192_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  0.647
= Slack Time                    0.680
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +--------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                 |              |            |       |  Time   |   Time   | 
     |-----------------+--------------+------------+-------+---------+----------| 
     | clk_r_REG192_S3 | CK ^         |            |       |   0.012 |    0.693 | 
     | clk_r_REG192_S3 | CK ^ -> Q v  | DFFQX1TR   | 0.293 |   0.305 |    0.986 | 
     | U1024           | B v -> Y ^   | NAND2X1TR  | 0.112 |   0.417 |    1.098 | 
     | U1131           | CIN ^ -> S v | AFHCINX2TR | 0.127 |   0.545 |    1.225 | 
     | U528            | A v -> Y v   | AND2X1TR   | 0.102 |   0.647 |    1.327 | 
     | clk_r_REG130_S3 | D v          | DFFQX1TR   | 0.000 |   0.647 |    1.327 | 
     +--------------------------------------------------------------------------+ 
Path 494: MET Setup Check with Pin clk_r_REG421_S1/CK 
Endpoint:   clk_r_REG421_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.622
= Slack Time                    0.682
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.797 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    0.864 | 
     | PLACEDFE_OFC169_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    1.003 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    1.219 | 
     | U1822                 | B v -> Y ^ | NOR2BX1TR  | 0.086 |   0.622 |    1.305 | 
     | clk_r_REG421_S1       | D ^        | DFFQX1TR   | 0.000 |   0.622 |    1.305 | 
     +------------------------------------------------------------------------------+ 
Path 495: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_
REG428_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG428_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.623
= Slack Time                    0.682
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.115 |    0.797 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.864 | 
     | PLACEDFE_OFC169_reset                            | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    1.003 | 
     | PLACEDFE_OFC4_reset                              | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    1.219 | 
     | U1614                                            | B v -> Y ^ | NOR2BX1TR  | 0.086 |   0.623 |    1.305 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG428_S2 | D ^        | DFFQX1TR   | 0.000 |   0.623 |    1.305 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 496: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_
REG434_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG434_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  0.623
= Slack Time                    0.683
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    0.797 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    0.864 | 
     | PLACEDFE_OFC169_reset                            | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    1.003 | 
     | PLACEDFE_OFC4_reset                              | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    1.219 | 
     | U1611                                            | B v -> Y ^ | NOR2BX1TR  | 0.086 |   0.623 |    1.306 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG434_S2 | D ^        | DFFQX1TR   | 0.000 |   0.623 |    1.306 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 497: MET Setup Check with Pin clk_r_REG419_S1/CK 
Endpoint:   clk_r_REG419_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.622
= Slack Time                    0.683
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.797 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    0.864 | 
     | PLACEDFE_OFC169_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    1.003 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    1.219 | 
     | U1821                 | B v -> Y ^ | NOR2BX1TR  | 0.086 |   0.622 |    1.305 | 
     | clk_r_REG419_S1       | D ^        | DFFQX1TR   | 0.000 |   0.622 |    1.305 | 
     +------------------------------------------------------------------------------+ 
Path 498: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_
REG430_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG430_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  0.623
= Slack Time                    0.683
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    0.798 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.865 | 
     | PLACEDFE_OFC169_reset                            | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    1.004 | 
     | PLACEDFE_OFC4_reset                              | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    1.220 | 
     | U1613                                            | B v -> Y ^ | NOR2BX1TR  | 0.087 |   0.623 |    1.307 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG430_S2 | D ^        | DFFQX2TR   | 0.000 |   0.623 |    1.307 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 499: MET Setup Check with Pin clk_r_REG425_S1/CK 
Endpoint:   clk_r_REG425_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  0.622
= Slack Time                    0.684
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.798 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.865 | 
     | PLACEDFE_OFC169_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    1.004 | 
     | PLACEDFE_OFC4_reset   | A v -> Y v | CLKBUFX2TR | 0.216 |   0.537 |    1.220 | 
     | U1824                 | B v -> Y ^ | NOR2BX1TR  | 0.085 |   0.622 |    1.306 | 
     | clk_r_REG425_S1       | D ^        | DFFQX1TR   | 0.000 |   0.622 |    1.306 | 
     +------------------------------------------------------------------------------+ 
Path 500: MET Setup Check with Pin clk_r_REG372_S2/CK 
Endpoint:   clk_r_REG372_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.084
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  0.605
= Slack Time                    0.723
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.133 |    0.856 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v | CLKINVX6TR | 0.071 |   0.204 |    0.927 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^ | CLKINVX6TR | 0.117 |   0.322 |    1.044 | 
     | PLACEDFE_OFC177_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.461 |    1.183 | 
     | U589                  | B v -> Y v | AND2X1TR   | 0.144 |   0.605 |    1.327 | 
     | clk_r_REG372_S2       | D v        | DFFQX1TR   | 0.000 |   0.605 |    1.327 | 
     +------------------------------------------------------------------------------+ 
Path 501: MET Setup Check with Pin clk_r_REG384_S3/CK 
Endpoint:   clk_r_REG384_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.084
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  0.604
= Slack Time                    0.724
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.133 |    0.857 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v | CLKINVX6TR | 0.071 |   0.204 |    0.929 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^ | CLKINVX6TR | 0.117 |   0.322 |    1.046 | 
     | PLACEDFE_OFC177_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.461 |    1.185 | 
     | U603                  | B v -> Y v | AND2X1TR   | 0.143 |   0.604 |    1.328 | 
     | clk_r_REG384_S3       | D v        | DFFQX1TR   | 0.000 |   0.604 |    1.328 | 
     +------------------------------------------------------------------------------+ 
Path 502: MET Setup Check with Pin clk_r_REG378_S2/CK 
Endpoint:   clk_r_REG378_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.083
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  0.602
= Slack Time                    0.726
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.133 |    0.860 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v | CLKINVX6TR | 0.071 |   0.204 |    0.931 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^ | CLKINVX6TR | 0.117 |   0.322 |    1.048 | 
     | PLACEDFE_OFC177_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.461 |    1.187 | 
     | U588                  | B v -> Y v | AND2X1TR   | 0.141 |   0.602 |    1.328 | 
     | clk_r_REG378_S2       | D v        | DFFQX1TR   | 0.000 |   0.602 |    1.328 | 
     +------------------------------------------------------------------------------+ 
Path 503: MET Late External Delay Assertion 
Endpoint:   pk_out_data__0_  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG13_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.566
= Slack Time                    0.734
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +----------------------------------------------------------------------------+ 
     |    Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                |                   |          |       |  Time   |   Time   | 
     |----------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG13_S4 | CK ^              |          |       |   0.012 |    0.745 | 
     | clk_r_REG13_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.329 |   0.341 |    1.074 | 
     | U1122          | A ^ -> Y ^        | AND2X1TR | 0.225 |   0.566 |    1.300 | 
     |                | pk_out_data__0_ ^ |          | 0.000 |   0.566 |    1.300 | 
     +----------------------------------------------------------------------------+ 
Path 504: MET Setup Check with Pin clk_r_REG129_S2/CK 
Endpoint:   clk_r_REG129_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.082
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.331
- Arrival Time                  0.582
= Slack Time                    0.749
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.133 |    0.882 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v | CLKINVX6TR | 0.071 |   0.204 |    0.953 | 
     | PLACEDFE_OFC188_reset | A v -> Y ^ | CLKINVX6TR | 0.117 |   0.322 |    1.070 | 
     | PLACEDFE_OFC177_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.461 |    1.209 | 
     | U592                  | B v -> Y v | AND2X2TR   | 0.121 |   0.582 |    1.331 | 
     | clk_r_REG129_S2       | D v        | DFFQX1TR   | 0.000 |   0.582 |    1.331 | 
     +------------------------------------------------------------------------------+ 
Path 505: MET Late External Delay Assertion 
Endpoint:   pk_out_data__1_  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG13_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.544
= Slack Time                    0.756
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +----------------------------------------------------------------------------+ 
     |    Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                |                   |          |       |  Time   |   Time   | 
     |----------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG13_S4 | CK ^              |          |       |   0.012 |    0.767 | 
     | clk_r_REG13_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.329 |   0.341 |    1.096 | 
     | U1123          | A ^ -> Y ^        | AND2X1TR | 0.204 |   0.544 |    1.300 | 
     |                | pk_out_data__1_ ^ |          | 0.000 |   0.544 |    1.300 | 
     +----------------------------------------------------------------------------+ 
Path 506: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_
REG456_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG456_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.124
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.286
- Arrival Time                  0.523
= Slack Time                    0.763
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.115 |    0.877 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.944 | 
     | PLACEDFE_OFC169_reset                            | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    1.083 | 
     | U1603                                            | B v -> Y ^ | NOR2BX1TR  | 0.202 |   0.523 |    1.286 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG456_S2 | D ^        | DFFQX2TR   | 0.000 |   0.523 |    1.286 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 507: MET Late External Delay Assertion 
Endpoint:   pk_out_data__2_  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG13_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.532
= Slack Time                    0.768
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +----------------------------------------------------------------------------+ 
     |    Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                |                   |          |       |  Time   |   Time   | 
     |----------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG13_S4 | CK ^              |          |       |   0.012 |    0.779 | 
     | clk_r_REG13_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.329 |   0.341 |    1.108 | 
     | U1127          | A ^ -> Y ^        | AND2X1TR | 0.192 |   0.532 |    1.300 | 
     |                | pk_out_data__2_ ^ |          | 0.000 |   0.532 |    1.300 | 
     +----------------------------------------------------------------------------+ 
Path 508: MET Late External Delay Assertion 
Endpoint:   pk_out_data__6_  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG13_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.525
= Slack Time                    0.775
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +----------------------------------------------------------------------------+ 
     |    Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                |                   |          |       |  Time   |   Time   | 
     |----------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG13_S4 | CK ^              |          |       |   0.012 |    0.787 | 
     | clk_r_REG13_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.329 |   0.341 |    1.116 | 
     | U1124          | A ^ -> Y ^        | AND2X1TR | 0.184 |   0.524 |    1.300 | 
     |                | pk_out_data__6_ ^ |          | 0.000 |   0.525 |    1.300 | 
     +----------------------------------------------------------------------------+ 
Path 509: MET Late External Delay Assertion 
Endpoint:   pk_out_data__3_  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG13_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.518
= Slack Time                    0.782
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +----------------------------------------------------------------------------+ 
     |    Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                |                   |          |       |  Time   |   Time   | 
     |----------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG13_S4 | CK ^              |          |       |   0.012 |    0.794 | 
     | clk_r_REG13_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.329 |   0.341 |    1.123 | 
     | U1121          | A ^ -> Y ^        | AND2X1TR | 0.177 |   0.518 |    1.300 | 
     |                | pk_out_data__3_ ^ |          | 0.000 |   0.518 |    1.300 | 
     +----------------------------------------------------------------------------+ 
Path 510: MET Late External Delay Assertion 
Endpoint:   pk_out_data__4_  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG13_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.518
= Slack Time                    0.782
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +----------------------------------------------------------------------------+ 
     |    Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                |                   |          |       |  Time   |   Time   | 
     |----------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG13_S4 | CK ^              |          |       |   0.012 |    0.794 | 
     | clk_r_REG13_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.329 |   0.341 |    1.123 | 
     | U1126          | A ^ -> Y ^        | AND2X1TR | 0.177 |   0.518 |    1.300 | 
     |                | pk_out_data__4_ ^ |          | 0.000 |   0.518 |    1.300 | 
     +----------------------------------------------------------------------------+ 
Path 511: MET Late External Delay Assertion 
Endpoint:   pk_out_data__5_  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG13_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.517
= Slack Time                    0.783
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +----------------------------------------------------------------------------+ 
     |    Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                |                   |          |       |  Time   |   Time   | 
     |----------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG13_S4 | CK ^              |          |       |   0.012 |    0.794 | 
     | clk_r_REG13_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.329 |   0.341 |    1.123 | 
     | U1125          | A ^ -> Y ^        | AND2X1TR | 0.177 |   0.517 |    1.300 | 
     |                | pk_out_data__5_ ^ |          | 0.000 |   0.517 |    1.300 | 
     +----------------------------------------------------------------------------+ 
Path 512: MET Setup Check with Pin clk_r_REG455_S1/CK 
Endpoint:   clk_r_REG455_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.118
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.292
- Arrival Time                  0.479
= Slack Time                    0.812
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.927 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    0.994 | 
     | PLACEDFE_OFC166_reset | A ^ -> Y v | CLKINVX2TR | 0.117 |   0.298 |    1.111 | 
     | U1836                 | B v -> Y ^ | NOR2BX1TR  | 0.181 |   0.479 |    1.292 | 
     | clk_r_REG455_S1       | D ^        | DFFQX1TR   | 0.000 |   0.479 |    1.292 | 
     +------------------------------------------------------------------------------+ 
Path 513: MET Setup Check with Pin clk_r_REG382_S1/CK 
Endpoint:   clk_r_REG382_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  0.507
= Slack Time                    0.817
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.133 |    0.950 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v | CLKINVX6TR | 0.071 |   0.204 |    1.021 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^ | CLKINVX4TR | 0.095 |   0.299 |    1.116 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^ | BUFX4TR    | 0.161 |   0.460 |    1.277 | 
     | U1796                 | B ^ -> Y v | NOR2BX1TR  | 0.047 |   0.507 |    1.324 | 
     | clk_r_REG382_S1       | D v        | DFFQX1TR   | 0.000 |   0.507 |    1.324 | 
     +------------------------------------------------------------------------------+ 
Path 514: MET Setup Check with Pin clk_r_REG370_S1/CK 
Endpoint:   clk_r_REG370_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  0.506
= Slack Time                    0.818
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.133 |    0.951 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v | CLKINVX6TR | 0.071 |   0.204 |    1.022 | 
     | PLACEDFE_OFC186_reset | A v -> Y ^ | CLKINVX4TR | 0.095 |   0.299 |    1.117 | 
     | PLACEDFE_OFC189_reset | A ^ -> Y ^ | BUFX4TR    | 0.161 |   0.460 |    1.278 | 
     | U1794                 | B ^ -> Y v | NOR2BX1TR  | 0.046 |   0.506 |    1.324 | 
     | clk_r_REG370_S1       | D v        | DFFQX1TR   | 0.000 |   0.506 |    1.324 | 
     +------------------------------------------------------------------------------+ 
Path 515: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_
REG368_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG368_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.111
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.296
- Arrival Time                  0.474
= Slack Time                    0.822
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    0.936 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.003 | 
     | PLACEDFE_OFC167_reset                            | A ^ -> Y v | CLKINVX2TR | 0.166 |   0.348 |    1.170 | 
     | U1594                                            | B v -> Y ^ | NOR2BX1TR  | 0.126 |   0.474 |    1.296 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG368_S1 | D ^        | DFFQX1TR   | 0.000 |   0.474 |    1.296 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 516: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_
REG396_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.468
= Slack Time                    0.833
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.115 |    0.947 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    1.014 | 
     | PLACEDFE_OFC167_reset                            | A ^ -> Y v | CLKINVX2TR | 0.166 |   0.348 |    1.181 | 
     | U1599                                            | B v -> Y ^ | NOR2BX1TR  | 0.119 |   0.467 |    1.300 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG396_S2 | D ^        | DFFQX4TR   | 0.000 |   0.468 |    1.300 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 517: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_
REG402_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG402_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.110
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  0.463
= Slack Time                    0.834
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    0.949 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.016 | 
     | PLACEDFE_OFC167_reset                            | A ^ -> Y v | CLKINVX2TR | 0.166 |   0.348 |    1.182 | 
     | U1596                                            | B v -> Y ^ | NOR2BX1TR  | 0.115 |   0.463 |    1.297 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG402_S2 | D ^        | DFFQX1TR   | 0.000 |   0.463 |    1.297 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 518: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_
REG394_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG394_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  0.460
= Slack Time                    0.838
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.115 |    0.953 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    1.020 | 
     | PLACEDFE_OFC167_reset                            | A ^ -> Y v | CLKINVX2TR | 0.166 |   0.348 |    1.186 | 
     | U1600                                            | B v -> Y ^ | NOR2BX1TR  | 0.112 |   0.460 |    1.298 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG394_S2 | D ^        | DFFQX1TR   | 0.000 |   0.460 |    1.298 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 519: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_
REG400_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.463
= Slack Time                    0.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    0.953 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.020 | 
     | PLACEDFE_OFC167_reset                            | A ^ -> Y v | CLKINVX2TR | 0.166 |   0.348 |    1.187 | 
     | U1597                                            | B v -> Y ^ | NOR2BX1TR  | 0.115 |   0.463 |    1.302 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG400_S2 | D ^        | DFFQX4TR   | 0.000 |   0.463 |    1.302 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 520: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_
REG398_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG398_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  0.453
= Slack Time                    0.845
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    0.960 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.027 | 
     | PLACEDFE_OFC167_reset                            | A ^ -> Y v | CLKINVX2TR | 0.166 |   0.348 |    1.193 | 
     | U1598                                            | B v -> Y ^ | NOR2BX1TR  | 0.105 |   0.453 |    1.299 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG398_S2 | D ^        | DFFQX1TR   | 0.000 |   0.453 |    1.299 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 521: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_
REG392_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG392_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.454
= Slack Time                    0.848
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    0.962 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    1.029 | 
     | PLACEDFE_OFC167_reset                            | A ^ -> Y v | CLKINVX2TR | 0.166 |   0.348 |    1.196 | 
     | U1601                                            | B v -> Y ^ | NOR2BX1TR  | 0.106 |   0.454 |    1.302 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG392_S2 | D ^        | DFFQX4TR   | 0.000 |   0.454 |    1.302 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 522: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_
REG390_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG390_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.445
= Slack Time                    0.855
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    0.970 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.037 | 
     | PLACEDFE_OFC167_reset                            | A ^ -> Y v | CLKINVX2TR | 0.166 |   0.348 |    1.203 | 
     | U1602                                            | B v -> Y ^ | NOR2BX1TR  | 0.097 |   0.445 |    1.300 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG390_S2 | D ^        | DFFQX1TR   | 0.000 |   0.445 |    1.300 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 523: MET Setup Check with Pin clk_r_REG389_S1/CK 
Endpoint:   clk_r_REG389_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.444
= Slack Time                    0.855
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.970 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.037 | 
     | PLACEDFE_OFC167_reset | A ^ -> Y v | CLKINVX2TR | 0.166 |   0.348 |    1.203 | 
     | U1805                 | B v -> Y ^ | NOR2BX1TR  | 0.096 |   0.444 |    1.300 | 
     | clk_r_REG389_S1       | D ^        | DFFQX1TR   | 0.000 |   0.444 |    1.300 | 
     +------------------------------------------------------------------------------+ 
Path 524: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_
REG411_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG411_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.103
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.307
- Arrival Time                  0.450
= Slack Time                    0.857
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    0.972 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    1.039 | 
     | PLACEDFE_OFC167_reset                            | A ^ -> Y v | CLKINVX2TR | 0.166 |   0.348 |    1.205 | 
     | U1623                                            | B v -> Y ^ | NOR2BX1TR  | 0.102 |   0.450 |    1.307 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG411_S2 | D ^        | DFFQX4TR   | 0.000 |   0.450 |    1.307 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 525: MET Setup Check with Pin clk_r_REG408_S1/CK 
Endpoint:   clk_r_REG408_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.445
= Slack Time                    0.859
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.974 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.041 | 
     | PLACEDFE_OFC167_reset | A ^ -> Y v | CLKINVX2TR | 0.166 |   0.348 |    1.207 | 
     | U1815                 | B v -> Y ^ | NOR2BX1TR  | 0.097 |   0.445 |    1.304 | 
     | clk_r_REG408_S1       | D ^        | DFFQX1TR   | 0.000 |   0.445 |    1.304 | 
     +------------------------------------------------------------------------------+ 
Path 526: MET Setup Check with Pin clk_r_REG406_S1/CK 
Endpoint:   clk_r_REG406_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.444
= Slack Time                    0.860
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.975 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    1.042 | 
     | PLACEDFE_OFC167_reset | A ^ -> Y v | CLKINVX2TR | 0.166 |   0.348 |    1.208 | 
     | U1814                 | B v -> Y ^ | NOR2BX1TR  | 0.096 |   0.444 |    1.304 | 
     | clk_r_REG406_S1       | D ^        | DFFQX1TR   | 0.000 |   0.444 |    1.304 | 
     +------------------------------------------------------------------------------+ 
Path 527: MET Setup Check with Pin clk_r_REG404_S1/CK 
Endpoint:   clk_r_REG404_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.442
= Slack Time                    0.862
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.977 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.044 | 
     | PLACEDFE_OFC167_reset | A ^ -> Y v | CLKINVX2TR | 0.166 |   0.348 |    1.210 | 
     | U1813                 | B v -> Y ^ | NOR2BX1TR  | 0.094 |   0.442 |    1.305 | 
     | clk_r_REG404_S1       | D ^        | DFFQX1TR   | 0.000 |   0.442 |    1.305 | 
     +------------------------------------------------------------------------------+ 
Path 528: MET Setup Check with Pin clk_r_REG410_S1/CK 
Endpoint:   clk_r_REG410_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.439
= Slack Time                    0.866
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    0.980 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.047 | 
     | PLACEDFE_OFC167_reset | A ^ -> Y v | CLKINVX2TR | 0.166 |   0.348 |    1.214 | 
     | U1816                 | B v -> Y ^ | NOR2BX1TR  | 0.091 |   0.439 |    1.305 | 
     | clk_r_REG410_S1       | D ^        | DFFQX1TR   | 0.000 |   0.439 |    1.305 | 
     +------------------------------------------------------------------------------+ 
Path 529: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_
REG126_S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG126_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.439
= Slack Time                    0.866
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.115 |    0.981 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    1.048 | 
     | PLACEDFE_OFC167_reset                            | A ^ -> Y v | CLKINVX2TR | 0.166 |   0.348 |    1.214 | 
     | U1622                                            | B v -> Y ^ | NOR2BX1TR  | 0.091 |   0.439 |    1.305 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG126_S1 | D ^        | DFFQX1TR   | 0.000 |   0.439 |    1.305 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 530: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_
REG426_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  0.414
= Slack Time                    0.894
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    1.009 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.076 | 
     | PLACEDFE_OFC169_reset                            | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    1.215 | 
     | U1615                                            | B v -> Y ^ | NOR2BX1TR  | 0.093 |   0.414 |    1.308 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG426_S2 | D ^        | DFFQX4TR   | 0.000 |   0.414 |    1.308 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 531: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_
REG414_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG414_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  0.412
= Slack Time                    0.896
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    1.011 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.078 | 
     | PLACEDFE_OFC169_reset                            | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    1.217 | 
     | U1621                                            | B v -> Y ^ | NOR2BX1TR  | 0.092 |   0.412 |    1.308 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG414_S2 | D ^        | DFFQX4TR   | 0.000 |   0.412 |    1.308 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 532: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_
REG420_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG420_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.408
= Slack Time                    0.897
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    1.011 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.078 | 
     | PLACEDFE_OFC169_reset                            | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    1.217 | 
     | U1618                                            | B v -> Y ^ | NOR2BX1TR  | 0.088 |   0.408 |    1.305 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG420_S2 | D ^        | DFFQX1TR   | 0.000 |   0.408 |    1.305 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 533: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_
REG422_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG422_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  0.411
= Slack Time                    0.898
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    1.012 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    1.079 | 
     | PLACEDFE_OFC169_reset                            | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    1.218 | 
     | U1617                                            | B v -> Y ^ | NOR2BX1TR  | 0.090 |   0.411 |    1.308 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG422_S2 | D ^        | DFFQX4TR   | 0.000 |   0.411 |    1.308 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 534: MET Setup Check with Pin clk_r_REG412_S1/CK 
Endpoint:   clk_r_REG412_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.407
= Slack Time                    0.898
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    1.013 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.080 | 
     | PLACEDFE_OFC169_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    1.219 | 
     | U1817                 | B v -> Y ^ | NOR2BX1TR  | 0.087 |   0.407 |    1.305 | 
     | clk_r_REG412_S1       | D ^        | DFFQX1TR   | 0.000 |   0.407 |    1.305 | 
     +------------------------------------------------------------------------------+ 
Path 535: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_
REG424_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG424_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.406
= Slack Time                    0.900
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    1.014 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.081 | 
     | PLACEDFE_OFC169_reset                            | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    1.220 | 
     | U1616                                            | B v -> Y ^ | NOR2BX1TR  | 0.086 |   0.406 |    1.305 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG424_S2 | D ^        | DFFQX1TR   | 0.000 |   0.406 |    1.305 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 536: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_
REG418_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG418_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  0.406
= Slack Time                    0.900
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    1.015 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.082 | 
     | PLACEDFE_OFC169_reset                            | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    1.221 | 
     | U1619                                            | B v -> Y ^ | NOR2BX1TR  | 0.086 |   0.406 |    1.306 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG418_S2 | D ^        | DFFQX2TR   | 0.000 |   0.406 |    1.306 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 537: MET Setup Check with Pin clk_r_REG415_S1/CK 
Endpoint:   clk_r_REG415_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  0.405
= Slack Time                    0.901
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.115 |    1.015 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    1.082 | 
     | PLACEDFE_OFC169_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    1.221 | 
     | U1819                 | B v -> Y ^ | NOR2BX1TR  | 0.085 |   0.405 |    1.306 | 
     | clk_r_REG415_S1       | D ^        | DFFQX1TR   | 0.000 |   0.405 |    1.306 | 
     +------------------------------------------------------------------------------+ 
Path 538: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_
REG416_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG416_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  0.405
= Slack Time                    0.901
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    1.016 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.083 | 
     | PLACEDFE_OFC169_reset                            | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    1.222 | 
     | U1620                                            | B v -> Y ^ | NOR2BX1TR  | 0.084 |   0.405 |    1.306 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG416_S2 | D ^        | DFFQX1TR   | 0.000 |   0.405 |    1.306 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 539: MET Setup Check with Pin clk_r_REG413_S1/CK 
Endpoint:   clk_r_REG413_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  0.405
= Slack Time                    0.901
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    1.016 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.083 | 
     | PLACEDFE_OFC169_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    1.222 | 
     | U1818                 | B v -> Y ^ | NOR2BX1TR  | 0.084 |   0.405 |    1.306 | 
     | clk_r_REG413_S1       | D ^        | DFFQX1TR   | 0.000 |   0.405 |    1.306 | 
     +------------------------------------------------------------------------------+ 
Path 540: MET Setup Check with Pin clk_r_REG417_S1/CK 
Endpoint:   clk_r_REG417_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  0.404
= Slack Time                    0.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    1.016 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.083 | 
     | PLACEDFE_OFC169_reset | A ^ -> Y v | CLKINVX2TR | 0.139 |   0.320 |    1.222 | 
     | U1820                 | B v -> Y ^ | NOR2BX1TR  | 0.084 |   0.404 |    1.306 | 
     | clk_r_REG417_S1       | D ^        | DFFQX1TR   | 0.000 |   0.404 |    1.306 | 
     +------------------------------------------------------------------------------+ 
Path 541: MET Setup Check with Pin clk_r_REG403_S1/CK 
Endpoint:   clk_r_REG403_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.299
- Arrival Time                  0.395
= Slack Time                    0.904
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    1.019 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.086 | 
     | PLACEDFE_OFC166_reset | A ^ -> Y v | CLKINVX2TR | 0.117 |   0.298 |    1.202 | 
     | U1812                 | B v -> Y ^ | NOR2BX1TR  | 0.097 |   0.395 |    1.299 | 
     | clk_r_REG403_S1       | D ^        | DFFQX1TR   | 0.000 |   0.395 |    1.299 | 
     +------------------------------------------------------------------------------+ 
Path 542: MET Setup Check with Pin clk_r_REG399_S1/CK 
Endpoint:   clk_r_REG399_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  0.386
= Slack Time                    0.915
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    1.030 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.097 | 
     | PLACEDFE_OFC166_reset | A ^ -> Y v | CLKINVX2TR | 0.117 |   0.298 |    1.214 | 
     | U1810                 | B v -> Y ^ | NOR2BX1TR  | 0.087 |   0.386 |    1.301 | 
     | clk_r_REG399_S1       | D ^        | DFFQX1TR   | 0.000 |   0.386 |    1.301 | 
     +------------------------------------------------------------------------------+ 
Path 543: MET Setup Check with Pin clk_r_REG395_S1/CK 
Endpoint:   clk_r_REG395_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  0.385
= Slack Time                    0.916
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    1.030 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.097 | 
     | PLACEDFE_OFC166_reset | A ^ -> Y v | CLKINVX2TR | 0.117 |   0.298 |    1.214 | 
     | U1808                 | B v -> Y ^ | NOR2BX1TR  | 0.087 |   0.385 |    1.301 | 
     | clk_r_REG395_S1       | D ^        | DFFQX1TR   | 0.000 |   0.385 |    1.301 | 
     +------------------------------------------------------------------------------+ 
Path 544: MET Setup Check with Pin clk_r_REG401_S1/CK 
Endpoint:   clk_r_REG401_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  0.383
= Slack Time                    0.918
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    1.033 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.100 | 
     | PLACEDFE_OFC166_reset | A ^ -> Y v | CLKINVX2TR | 0.117 |   0.298 |    1.217 | 
     | U1811                 | B v -> Y ^ | NOR2BX1TR  | 0.085 |   0.383 |    1.301 | 
     | clk_r_REG401_S1       | D ^        | DFFQX1TR   | 0.000 |   0.383 |    1.301 | 
     +------------------------------------------------------------------------------+ 
Path 545: MET Setup Check with Pin clk_r_REG393_S1/CK 
Endpoint:   clk_r_REG393_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.301
- Arrival Time                  0.383
= Slack Time                    0.919
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    1.033 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.100 | 
     | PLACEDFE_OFC166_reset | A ^ -> Y v | CLKINVX2TR | 0.117 |   0.298 |    1.217 | 
     | U1807                 | B v -> Y ^ | NOR2BX1TR  | 0.084 |   0.383 |    1.301 | 
     | clk_r_REG393_S1       | D ^        | DFFQX1TR   | 0.000 |   0.383 |    1.301 | 
     +------------------------------------------------------------------------------+ 
Path 546: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_
REG405_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG405_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.381
= Slack Time                    0.921
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    1.035 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.102 | 
     | PLACEDFE_OFC166_reset                            | A ^ -> Y v | CLKINVX2TR | 0.117 |   0.298 |    1.219 | 
     | U1626                                            | B v -> Y ^ | NOR2BX1TR  | 0.082 |   0.381 |    1.302 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG405_S2 | D ^        | DFFQX1TR   | 0.000 |   0.381 |    1.302 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 547: MET Setup Check with Pin clk_r_REG391_S1/CK 
Endpoint:   clk_r_REG391_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.380
= Slack Time                    0.921
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    1.036 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.103 | 
     | PLACEDFE_OFC166_reset | A ^ -> Y v | CLKINVX2TR | 0.117 |   0.298 |    1.219 | 
     | U1806                 | B v -> Y ^ | NOR2BX1TR  | 0.082 |   0.380 |    1.302 | 
     | clk_r_REG391_S1       | D ^        | DFFQX1TR   | 0.000 |   0.380 |    1.302 | 
     +------------------------------------------------------------------------------+ 
Path 548: MET Setup Check with Pin clk_r_REG397_S1/CK 
Endpoint:   clk_r_REG397_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.105
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.380
= Slack Time                    0.921
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    1.036 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.103 | 
     | PLACEDFE_OFC166_reset | A ^ -> Y v | CLKINVX2TR | 0.117 |   0.298 |    1.220 | 
     | U1809                 | B v -> Y ^ | NOR2BX1TR  | 0.082 |   0.380 |    1.302 | 
     | clk_r_REG397_S1       | D ^        | DFFQX1TR   | 0.000 |   0.380 |    1.302 | 
     +------------------------------------------------------------------------------+ 
Path 549: MET Setup Check with Pin clk_r_REG369_S1/CK 
Endpoint:   clk_r_REG369_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.381
= Slack Time                    0.924
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    1.038 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.105 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v | CLKINVX4TR | 0.091 |   0.272 |    1.196 | 
     | U1791                 | B v -> Y ^ | NOR2BX1TR  | 0.108 |   0.380 |    1.304 | 
     | clk_r_REG369_S1       | D ^        | DFFQX1TR   | 0.000 |   0.381 |    1.304 | 
     +------------------------------------------------------------------------------+ 
Path 550: MET Setup Check with Pin clk_r_REG452_S1/CK 
Endpoint:   clk_r_REG452_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.121
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.290
- Arrival Time                  0.366
= Slack Time                    0.924
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.133
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.133 |    1.057 | 
     | PLACEDFE_OFC185_reset | A ^ -> Y v | CLKINVX6TR | 0.071 |   0.204 |    1.128 | 
     | PLACEDFE_OFC172_reset | A v -> Y ^ | CLKINVX2TR | 0.162 |   0.366 |    1.290 | 
     | clk_r_REG452_S1       | D ^        | DFFQX1TR   | 0.000 |   0.366 |    1.290 | 
     +------------------------------------------------------------------------------+ 
Path 551: MET Late External Delay Assertion 
Endpoint:   pk_out_PE_state__2_ (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG374_S4/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.376
= Slack Time                    0.924
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +---------------------------------------------------------------------------------+ 
     |    Instance     |          Arc          |   Cell   | Delay | Arrival | Required | 
     |                 |                       |          |       |  Time   |   Time   | 
     |-----------------+-----------------------+----------+-------+---------+----------| 
     | clk_r_REG374_S4 | CK ^                  |          |       |   0.016 |    0.941 | 
     | clk_r_REG374_S4 | CK ^ -> Q ^           | DFFQX1TR | 0.359 |   0.375 |    1.299 | 
     |                 | pk_out_PE_state__2_ ^ |          | 0.000 |   0.376 |    1.300 | 
     +---------------------------------------------------------------------------------+ 
Path 552: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_
REG407_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG407_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.101
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.309
- Arrival Time                  0.383
= Slack Time                    0.926
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    1.040 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.107 | 
     | PLACEDFE_OFC166_reset                            | A ^ -> Y v | CLKINVX2TR | 0.117 |   0.298 |    1.224 | 
     | U1625                                            | B v -> Y ^ | NOR2BX1TR  | 0.085 |   0.383 |    1.309 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG407_S2 | D ^        | DFFQX4TR   | 0.000 |   0.383 |    1.309 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 553: MET Setup Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_
REG409_S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG409_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: reset                                              (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  0.380
= Slack Time                    0.926
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |            |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+---------+----------| 
     |                                                  | reset v    |            |       |   0.114 |    1.041 | 
     | PLACEDFE_OFC185_reset                            | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.108 | 
     | PLACEDFE_OFC166_reset                            | A ^ -> Y v | CLKINVX2TR | 0.117 |   0.298 |    1.225 | 
     | U1624                                            | B v -> Y ^ | NOR2BX1TR  | 0.082 |   0.380 |    1.306 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG409_S2 | D ^        | DFFQX1TR   | 0.000 |   0.380 |    1.306 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 554: MET Late External Delay Assertion 
Endpoint:   pk_out_PE_state__1_ (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG380_S4/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.371
= Slack Time                    0.929
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +---------------------------------------------------------------------------------+ 
     |    Instance     |          Arc          |   Cell   | Delay | Arrival | Required | 
     |                 |                       |          |       |  Time   |   Time   | 
     |-----------------+-----------------------+----------+-------+---------+----------| 
     | clk_r_REG380_S4 | CK ^                  |          |       |   0.016 |    0.945 | 
     | clk_r_REG380_S4 | CK ^ -> Q ^           | DFFQX1TR | 0.354 |   0.371 |    1.299 | 
     |                 | pk_out_PE_state__1_ ^ |          | 0.000 |   0.371 |    1.300 | 
     +---------------------------------------------------------------------------------+ 
Path 555: MET Setup Check with Pin clk_r_REG381_S1/CK 
Endpoint:   clk_r_REG381_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.306
- Arrival Time                  0.368
= Slack Time                    0.937
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    1.052 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.181 |    1.119 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v | CLKINVX4TR | 0.091 |   0.272 |    1.209 | 
     | U1793                 | B v -> Y ^ | NOR2BX1TR  | 0.096 |   0.368 |    1.306 | 
     | clk_r_REG381_S1       | D ^        | DFFQX1TR   | 0.000 |   0.368 |    1.306 | 
     +------------------------------------------------------------------------------+ 
Path 556: MET Late External Delay Assertion 
Endpoint:   pk_out_PE_state__0_ (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG386_S5/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  0.350
= Slack Time                    0.950
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.016
     = Beginpoint Arrival Time       0.016
     +---------------------------------------------------------------------------------+ 
     |    Instance     |          Arc          |   Cell   | Delay | Arrival | Required | 
     |                 |                       |          |       |  Time   |   Time   | 
     |-----------------+-----------------------+----------+-------+---------+----------| 
     | clk_r_REG386_S5 | CK ^                  |          |       |   0.016 |    0.966 | 
     | clk_r_REG386_S5 | CK ^ -> Q ^           | DFFQX1TR | 0.333 |   0.349 |    1.300 | 
     |                 | pk_out_PE_state__0_ ^ |          | 0.000 |   0.350 |    1.300 | 
     +---------------------------------------------------------------------------------+ 
Path 557: MET Setup Check with Pin clk_r_REG376_S1/CK 
Endpoint:   clk_r_REG376_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG375_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.084
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  0.377
= Slack Time                    0.951
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG375_S1 | CK ^        |           |       |   0.012 |    0.963 | 
     | clk_r_REG375_S1 | CK ^ -> Q v | DFFQX1TR  | 0.271 |   0.283 |    1.234 | 
     | U1795           | AN v -> Y v | NOR2BX1TR | 0.094 |   0.377 |    1.328 | 
     | clk_r_REG376_S1 | D v         | DFFQX1TR  | 0.000 |   0.377 |    1.328 | 
     +------------------------------------------------------------------------+ 
Path 558: MET Setup Check with Pin clk_r_REG375_S1/CK 
Endpoint:   clk_r_REG375_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.104
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.308
- Arrival Time                  0.347
= Slack Time                    0.961
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.115
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.114 |    1.075 | 
     | PLACEDFE_OFC185_reset | A v -> Y ^ | CLKINVX6TR | 0.067 |   0.182 |    1.142 | 
     | PLACEDFE_OFC186_reset | A ^ -> Y v | CLKINVX4TR | 0.091 |   0.272 |    1.233 | 
     | U1792                 | B v -> Y ^ | NOR2BX1TR  | 0.075 |   0.347 |    1.308 | 
     | clk_r_REG375_S1       | D ^        | DFFQX1TR   | 0.000 |   0.347 |    1.308 | 
     +------------------------------------------------------------------------------+ 
Path 559: MET Setup Check with Pin clk_r_REG258_S2/CK 
Endpoint:   clk_r_REG258_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG257_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.296
= Slack Time                    1.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG257_S1 | CK ^        |          |       |   0.012 |    1.019 | 
     | clk_r_REG257_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.285 |   0.296 |    1.304 | 
     | clk_r_REG258_S2 | D ^         | DFFQX1TR | 0.000 |   0.296 |    1.304 | 
     +-----------------------------------------------------------------------+ 
Path 560: MET Setup Check with Pin clk_r_REG181_S2/CK 
Endpoint:   clk_r_REG181_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG176_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.305
- Arrival Time                  0.298
= Slack Time                    1.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG176_S1 | CK ^        |          |       |   0.013 |    1.020 | 
     | clk_r_REG176_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.285 |   0.298 |    1.305 | 
     | clk_r_REG181_S2 | D ^         | DFFQX1TR | 0.000 |   0.298 |    1.305 | 
     +-----------------------------------------------------------------------+ 
Path 561: MET Setup Check with Pin clk_r_REG461_S2/CK 
Endpoint:   clk_r_REG461_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG460_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.302
- Arrival Time                  0.294
= Slack Time                    1.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG460_S1 | CK ^        |          |       |   0.010 |    1.018 | 
     | clk_r_REG460_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.284 |   0.294 |    1.302 | 
     | clk_r_REG461_S2 | D ^         | DFFQX1TR | 0.000 |   0.294 |    1.302 | 
     +-----------------------------------------------------------------------+ 
Path 562: MET Setup Check with Pin clk_r_REG328_S2/CK 
Endpoint:   clk_r_REG328_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG327_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  0.295
= Slack Time                    1.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG327_S1 | CK ^        |          |       |   0.010 |    1.018 | 
     | clk_r_REG327_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.285 |   0.295 |    1.303 | 
     | clk_r_REG328_S2 | D ^         | DFFQX1TR | 0.000 |   0.295 |    1.303 | 
     +-----------------------------------------------------------------------+ 
Path 563: MET Setup Check with Pin clk_r_REG498_S2/CK 
Endpoint:   clk_r_REG498_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG497_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.109
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.297
- Arrival Time                  0.287
= Slack Time                    1.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG497_S1 | CK ^        |          |       |   0.006 |    1.016 | 
     | clk_r_REG497_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.281 |   0.287 |    1.297 | 
     | clk_r_REG498_S2 | D ^         | DFFQX1TR | 0.000 |   0.287 |    1.297 | 
     +-----------------------------------------------------------------------+ 
Path 564: MET Setup Check with Pin clk_r_REG302_S2/CK 
Endpoint:   clk_r_REG302_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG301_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  0.293
= Slack Time                    1.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG301_S1 | CK ^        |          |       |   0.012 |    1.022 | 
     | clk_r_REG301_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.281 |   0.293 |    1.303 | 
     | clk_r_REG302_S2 | D ^         | DFFQX1TR | 0.000 |   0.293 |    1.303 | 
     +-----------------------------------------------------------------------+ 
Path 565: MET Setup Check with Pin clk_r_REG284_S2/CK 
Endpoint:   clk_r_REG284_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG283_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.291
= Slack Time                    1.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG283_S1 | CK ^        |          |       |   0.010 |    1.022 | 
     | clk_r_REG283_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.281 |   0.291 |    1.303 | 
     | clk_r_REG284_S2 | D ^         | DFFQX1TR | 0.000 |   0.291 |    1.304 | 
     +-----------------------------------------------------------------------+ 
Path 566: MET Setup Check with Pin clk_r_REG346_S2/CK 
Endpoint:   clk_r_REG346_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG345_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.291
= Slack Time                    1.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG345_S1 | CK ^        |          |       |   0.012 |    1.025 | 
     | clk_r_REG345_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.279 |   0.291 |    1.304 | 
     | clk_r_REG346_S2 | D ^         | DFFQX1TR | 0.000 |   0.291 |    1.304 | 
     +-----------------------------------------------------------------------+ 
Path 567: MET Setup Check with Pin clk_r_REG240_S2/CK 
Endpoint:   clk_r_REG240_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG239_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.303
- Arrival Time                  0.289
= Slack Time                    1.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG239_S1 | CK ^        |          |       |   0.010 |    1.024 | 
     | clk_r_REG239_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.279 |   0.289 |    1.303 | 
     | clk_r_REG240_S2 | D ^         | DFFQX1TR | 0.000 |   0.289 |    1.303 | 
     +-----------------------------------------------------------------------+ 
Path 568: MET Setup Check with Pin clk_r_REG542_S2/CK 
Endpoint:   clk_r_REG542_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG541_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.108
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.298
- Arrival Time                  0.283
= Slack Time                    1.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG541_S1 | CK ^        |          |       |   0.006 |    1.021 | 
     | clk_r_REG541_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.277 |   0.283 |    1.298 | 
     | clk_r_REG542_S2 | D ^         | DFFQX1TR | 0.000 |   0.283 |    1.298 | 
     +-----------------------------------------------------------------------+ 
Path 569: MET Setup Check with Pin clk_r_REG211_S2/CK 
Endpoint:   clk_r_REG211_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG210_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.107
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.287
= Slack Time                    1.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG210_S1 | CK ^        |          |       |   0.011 |    1.029 | 
     | clk_r_REG210_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.286 |    1.304 | 
     | clk_r_REG211_S2 | D ^         | DFFQX1TR | 0.000 |   0.287 |    1.304 | 
     +-----------------------------------------------------------------------+ 
Path 570: MET Setup Check with Pin clk_r_REG505_S2/CK 
Endpoint:   clk_r_REG505_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG504_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.284
= Slack Time                    1.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG504_S1 | CK ^        |          |       |   0.010 |    1.030 | 
     | clk_r_REG504_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.284 |    1.304 | 
     | clk_r_REG505_S2 | D ^         | DFFQX1TR | 0.000 |   0.284 |    1.304 | 
     +-----------------------------------------------------------------------+ 
Path 571: MET Setup Check with Pin clk_r_REG124_S2/CK 
Endpoint:   clk_r_REG124_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG110_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  0.304
= Slack Time                    1.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG110_S1 | CK ^        |          |       |   0.012 |    1.032 | 
     | clk_r_REG110_S1 | CK ^ -> Q v | DFFQX1TR | 0.292 |   0.304 |    1.324 | 
     | clk_r_REG124_S2 | D v         | DFFQX1TR | 0.000 |   0.304 |    1.324 | 
     +-----------------------------------------------------------------------+ 
Path 572: MET Setup Check with Pin clk_r_REG5_S2/CK 
Endpoint:   clk_r_REG5_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG4_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.106
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.304
- Arrival Time                  0.283
= Slack Time                    1.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |               |             |          |       |  Time   |   Time   | 
     |---------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG4_S1 | CK ^        |          |       |   0.010 |    1.031 | 
     | clk_r_REG4_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.283 |    1.304 | 
     | clk_r_REG5_S2 | D ^         | DFFQX1TR | 0.000 |   0.283 |    1.304 | 
     +---------------------------------------------------------------------+ 
Path 573: MET Setup Check with Pin clk_r_REG178_S2/CK 
Endpoint:   clk_r_REG178_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG177_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  0.295
= Slack Time                    1.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG177_S1 | CK ^        |          |       |   0.006 |    1.028 | 
     | clk_r_REG177_S1 | CK ^ -> Q v | DFFQX1TR | 0.289 |   0.295 |    1.317 | 
     | clk_r_REG178_S2 | D v         | DFFQX1TR | 0.000 |   0.295 |    1.317 | 
     +-----------------------------------------------------------------------+ 
Path 574: MET Setup Check with Pin clk_r_REG232_S2/CK 
Endpoint:   clk_r_REG232_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG231_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.090
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  0.294
= Slack Time                    1.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG231_S1 | CK ^        |          |       |   0.006 |    1.029 | 
     | clk_r_REG231_S1 | CK ^ -> Q v | DFFQX1TR | 0.287 |   0.293 |    1.317 | 
     | clk_r_REG232_S2 | D v         | DFFQX1TR | 0.000 |   0.294 |    1.317 | 
     +-----------------------------------------------------------------------+ 
Path 575: MET Setup Check with Pin clk_r_REG69_S2/CK 
Endpoint:   clk_r_REG69_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG68_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.323
- Arrival Time                  0.299
= Slack Time                    1.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG68_S1 | CK ^        |          |       |   0.012 |    1.036 | 
     | clk_r_REG68_S1 | CK ^ -> Q v | DFFQX1TR | 0.287 |   0.299 |    1.323 | 
     | clk_r_REG69_S2 | D v         | DFFQX1TR | 0.000 |   0.299 |    1.323 | 
     +----------------------------------------------------------------------+ 
Path 576: MET Setup Check with Pin clk_r_REG234_S2/CK 
Endpoint:   clk_r_REG234_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG230_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  0.300
= Slack Time                    1.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG230_S1 | CK ^        |          |       |   0.012 |    1.036 | 
     | clk_r_REG230_S1 | CK ^ -> Q v | DFFQX1TR | 0.288 |   0.300 |    1.324 | 
     | clk_r_REG234_S2 | D v         | DFFQX1TR | 0.000 |   0.300 |    1.324 | 
     +-----------------------------------------------------------------------+ 
Path 577: MET Setup Check with Pin clk_r_REG523_S2/CK 
Endpoint:   clk_r_REG523_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG522_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  0.299
= Slack Time                    1.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG522_S1 | CK ^        |          |       |   0.012 |    1.036 | 
     | clk_r_REG522_S1 | CK ^ -> Q v | DFFQX1TR | 0.287 |   0.299 |    1.324 | 
     | clk_r_REG523_S2 | D v         | DFFQX1TR | 0.000 |   0.299 |    1.324 | 
     +-----------------------------------------------------------------------+ 
Path 578: MET Setup Check with Pin clk_r_REG156_S2/CK 
Endpoint:   clk_r_REG156_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG155_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.015
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  0.303
= Slack Time                    1.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG155_S1 | CK ^        |          |       |   0.012 |    1.037 | 
     | clk_r_REG155_S1 | CK ^ -> Q v | DFFQX1TR | 0.291 |   0.302 |    1.327 | 
     | clk_r_REG156_S2 | D v         | DFFQX1TR | 0.000 |   0.303 |    1.328 | 
     +-----------------------------------------------------------------------+ 
Path 579: MET Setup Check with Pin clk_r_REG277_S2/CK 
Endpoint:   clk_r_REG277_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG276_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  0.291
= Slack Time                    1.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG276_S1 | CK ^        |          |       |   0.006 |    1.031 | 
     | clk_r_REG276_S1 | CK ^ -> Q v | DFFQX1TR | 0.285 |   0.291 |    1.317 | 
     | clk_r_REG277_S2 | D v         | DFFQX1TR | 0.000 |   0.291 |    1.317 | 
     +-----------------------------------------------------------------------+ 
Path 580: MET Setup Check with Pin clk_r_REG499_S2/CK 
Endpoint:   clk_r_REG499_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG496_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  0.299
= Slack Time                    1.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG496_S1 | CK ^        |          |       |   0.012 |    1.038 | 
     | clk_r_REG496_S1 | CK ^ -> Q v | DFFQX1TR | 0.287 |   0.299 |    1.325 | 
     | clk_r_REG499_S2 | D v         | DFFQX1TR | 0.000 |   0.299 |    1.325 | 
     +-----------------------------------------------------------------------+ 
Path 581: MET Setup Check with Pin clk_r_REG365_S2/CK 
Endpoint:   clk_r_REG365_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG364_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.089
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.317
- Arrival Time                  0.291
= Slack Time                    1.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG364_S1 | CK ^        |          |       |   0.006 |    1.033 | 
     | clk_r_REG364_S1 | CK ^ -> Q v | DFFQX1TR | 0.284 |   0.291 |    1.317 | 
     | clk_r_REG365_S2 | D v         | DFFQX1TR | 0.000 |   0.291 |    1.317 | 
     +-----------------------------------------------------------------------+ 
Path 582: MET Setup Check with Pin clk_r_REG112_S2/CK 
Endpoint:   clk_r_REG112_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG111_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  0.290
= Slack Time                    1.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG111_S1 | CK ^        |          |       |   0.006 |    1.034 | 
     | clk_r_REG111_S1 | CK ^ -> Q v | DFFQX1TR | 0.284 |   0.290 |    1.318 | 
     | clk_r_REG112_S2 | D v         | DFFQX1TR | 0.000 |   0.290 |    1.318 | 
     +-----------------------------------------------------------------------+ 
Path 583: MET Setup Check with Pin clk_r_REG322_S2/CK 
Endpoint:   clk_r_REG322_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG319_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  0.297
= Slack Time                    1.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG319_S1 | CK ^        |          |       |   0.012 |    1.040 | 
     | clk_r_REG319_S1 | CK ^ -> Q v | DFFQX1TR | 0.285 |   0.297 |    1.324 | 
     | clk_r_REG322_S2 | D v         | DFFQX1TR | 0.000 |   0.297 |    1.325 | 
     +-----------------------------------------------------------------------+ 
Path 584: MET Setup Check with Pin clk_r_REG138_S2/CK 
Endpoint:   clk_r_REG138_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG137_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  0.293
= Slack Time                    1.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG137_S1 | CK ^        |          |       |   0.010 |    1.041 | 
     | clk_r_REG137_S1 | CK ^ -> Q v | DFFQX1TR | 0.283 |   0.293 |    1.324 | 
     | clk_r_REG138_S2 | D v         | DFFQX1TR | 0.000 |   0.293 |    1.324 | 
     +-----------------------------------------------------------------------+ 
Path 585: MET Setup Check with Pin clk_r_REG479_S2/CK 
Endpoint:   clk_r_REG479_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG478_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  0.293
= Slack Time                    1.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG478_S1 | CK ^        |          |       |   0.012 |    1.042 | 
     | clk_r_REG478_S1 | CK ^ -> Q v | DFFQX1TR | 0.282 |   0.293 |    1.324 | 
     | clk_r_REG479_S2 | D v         | DFFQX1TR | 0.000 |   0.293 |    1.324 | 
     +-----------------------------------------------------------------------+ 
Path 586: MET Setup Check with Pin clk_r_REG278_S2/CK 
Endpoint:   clk_r_REG278_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG275_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  0.295
= Slack Time                    1.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG275_S1 | CK ^        |          |       |   0.012 |    1.043 | 
     | clk_r_REG275_S1 | CK ^ -> Q v | DFFQX1TR | 0.283 |   0.295 |    1.325 | 
     | clk_r_REG278_S2 | D v         | DFFQX1TR | 0.000 |   0.295 |    1.325 | 
     +-----------------------------------------------------------------------+ 
Path 587: MET Setup Check with Pin clk_r_REG366_S2/CK 
Endpoint:   clk_r_REG366_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG363_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  0.293
= Slack Time                    1.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG363_S1 | CK ^        |          |       |   0.012 |    1.044 | 
     | clk_r_REG363_S1 | CK ^ -> Q v | DFFQX1TR | 0.282 |   0.293 |    1.325 | 
     | clk_r_REG366_S2 | D v         | DFFQX1TR | 0.000 |   0.293 |    1.325 | 
     +-----------------------------------------------------------------------+ 
Path 588: MET Setup Check with Pin clk_r_REG321_S2/CK 
Endpoint:   clk_r_REG321_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG320_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.006
- Setup                         0.088
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.318
- Arrival Time                  0.287
= Slack Time                    1.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG320_S1 | CK ^        |          |       |   0.006 |    1.038 | 
     | clk_r_REG320_S1 | CK ^ -> Q v | DFFQX1TR | 0.280 |   0.287 |    1.318 | 
     | clk_r_REG321_S2 | D v         | DFFQX1TR | 0.000 |   0.287 |    1.318 | 
     +-----------------------------------------------------------------------+ 
Path 589: MET Setup Check with Pin clk_r_REG543_S2/CK 
Endpoint:   clk_r_REG543_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG540_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.325
- Arrival Time                  0.293
= Slack Time                    1.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG540_S1 | CK ^        |          |       |   0.012 |    1.044 | 
     | clk_r_REG540_S1 | CK ^ -> Q v | DFFQX1TR | 0.281 |   0.293 |    1.325 | 
     | clk_r_REG543_S2 | D v         | DFFQX1TR | 0.000 |   0.293 |    1.325 | 
     +-----------------------------------------------------------------------+ 
Path 590: MET Setup Check with Pin clk_r_REG187_S2/CK 
Endpoint:   clk_r_REG187_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG186_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.086
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.324
- Arrival Time                  0.291
= Slack Time                    1.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG186_S1 | CK ^        |          |       |   0.011 |    1.044 | 
     | clk_r_REG186_S1 | CK ^ -> Q v | DFFQX1TR | 0.280 |   0.291 |    1.324 | 
     | clk_r_REG187_S2 | D v         | DFFQX1TR | 0.000 |   0.291 |    1.324 | 
     +-----------------------------------------------------------------------+ 
Path 591: MET Setup Check with Pin clk_r_REG16_S4/CK 
Endpoint:   clk_r_REG16_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG14_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  0.286
= Slack Time                    1.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG14_S3 | CK ^        |          |       |   0.012 |    1.052 | 
     | clk_r_REG14_S3 | CK ^ -> Q v | DFFQX1TR | 0.275 |   0.286 |    1.327 | 
     | clk_r_REG16_S4 | D v         | DFFQX1TR | 0.000 |   0.286 |    1.327 | 
     +----------------------------------------------------------------------+ 
Path 592: MET Setup Check with Pin clk_r_REG26_S4/CK 
Endpoint:   clk_r_REG26_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG9_S3/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.085
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  0.285
= Slack Time                    1.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG9_S3  | CK ^        |          |       |   0.013 |    1.055 | 
     | clk_r_REG9_S3  | CK ^ -> Q v | DFFQX1TR | 0.273 |   0.285 |    1.328 | 
     | clk_r_REG26_S4 | D v         | DFFQX1TR | 0.000 |   0.285 |    1.328 | 
     +----------------------------------------------------------------------+ 
Path 593: MET Setup Check with Pin clk_r_REG132_S4/CK 
Endpoint:   clk_r_REG132_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG130_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.084
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  0.285
= Slack Time                    1.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG130_S3 | CK ^        |          |       |   0.013 |    1.056 | 
     | clk_r_REG130_S3 | CK ^ -> Q v | DFFQX1TR | 0.272 |   0.285 |    1.328 | 
     | clk_r_REG132_S4 | D v         | DFFQX1TR | 0.000 |   0.285 |    1.328 | 
     +-----------------------------------------------------------------------+ 
Path 594: MET Setup Check with Pin clk_r_REG19_S4/CK 
Endpoint:   clk_r_REG19_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG17_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.084
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  0.281
= Slack Time                    1.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG17_S3 | CK ^        |          |       |   0.011 |    1.057 | 
     | clk_r_REG17_S3 | CK ^ -> Q v | DFFQX1TR | 0.270 |   0.281 |    1.327 | 
     | clk_r_REG19_S4 | D v         | DFFQX1TR | 0.000 |   0.281 |    1.327 | 
     +----------------------------------------------------------------------+ 
Path 595: MET Setup Check with Pin clk_r_REG22_S4/CK 
Endpoint:   clk_r_REG22_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG20_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.084
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  0.281
= Slack Time                    1.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG20_S3 | CK ^        |          |       |   0.012 |    1.059 | 
     | clk_r_REG20_S3 | CK ^ -> Q v | DFFQX1TR | 0.269 |   0.281 |    1.328 | 
     | clk_r_REG22_S4 | D v         | DFFQX1TR | 0.000 |   0.281 |    1.328 | 
     +----------------------------------------------------------------------+ 
Path 596: MET Setup Check with Pin clk_r_REG25_S4/CK 
Endpoint:   clk_r_REG25_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG23_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.011
- Setup                         0.084
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.328
- Arrival Time                  0.281
= Slack Time                    1.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG23_S3 | CK ^        |          |       |   0.012 |    1.059 | 
     | clk_r_REG23_S3 | CK ^ -> Q v | DFFQX1TR | 0.269 |   0.281 |    1.328 | 
     | clk_r_REG25_S4 | D v         | DFFQX1TR | 0.000 |   0.281 |    1.328 | 
     +----------------------------------------------------------------------+ 
Path 597: MET Setup Check with Pin clk_r_REG193_S4/CK 
Endpoint:   clk_r_REG193_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG191_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.012
- Setup                         0.084
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.329
- Arrival Time                  0.281
= Slack Time                    1.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG191_S3 | CK ^        |          |       |   0.013 |    1.060 | 
     | clk_r_REG191_S3 | CK ^ -> Q v | DFFQX1TR | 0.269 |   0.281 |    1.329 | 
     | clk_r_REG193_S4 | D v         | DFFQX1TR | 0.000 |   0.281 |    1.329 | 
     +-----------------------------------------------------------------------+ 

