// Seed: 3222249815
module module_0;
  wire id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply0 id_0
);
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_28 = 32'd22,
    parameter id_8  = 32'd84
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13#(.id_14(-1)),
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    _id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38
);
  inout wire id_37;
  inout wire id_36;
  input wire id_35;
  input wire id_34;
  input wire id_33;
  inout wire id_32;
  inout wire id_31;
  inout wire id_30;
  module_0 modCall_1 ();
  inout wire id_29;
  input wire _id_28;
  inout wire id_27;
  output wire id_26;
  inout logic [7:0] id_25;
  input wire id_24;
  output wire id_23;
  inout logic [7:0] id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire _id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [1 : id_8] id_39;
  wire id_40 = id_29;
  id_41 :
  assert property (@(id_38 or -1'b0 - id_22[1]) 1)
  else;
  wire [id_28  ==  -1 : 1 'b0] id_42 = id_25[-1];
endmodule
