#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Feb 17 16:53:18 2026
# Process ID: 37588
# Current directory: D:/Kaynes/HDC302-uvisp/HDC302-uvisp.runs/design_1_hdc302x_i2c_master_0_0_synth_1
# Command line: vivado.exe -log design_1_hdc302x_i2c_master_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_hdc302x_i2c_master_0_0.tcl
# Log file: D:/Kaynes/HDC302-uvisp/HDC302-uvisp.runs/design_1_hdc302x_i2c_master_0_0_synth_1/design_1_hdc302x_i2c_master_0_0.vds
# Journal file: D:/Kaynes/HDC302-uvisp/HDC302-uvisp.runs/design_1_hdc302x_i2c_master_0_0_synth_1\vivado.jou
# Running On: LAPTOP-9FF0L5N1, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16541 MB
#-----------------------------------------------------------
source design_1_hdc302x_i2c_master_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1637.520 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_hdc302x_i2c_master_0_0 -part xczu7cg-ffvc1156-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7cg'
INFO: [Device 21-403] Loading part xczu7cg-ffvc1156-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13980
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2229.363 ; gain = 324.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_hdc302x_i2c_master_0_0' [d:/Kaynes/HDC302-uvisp/HDC302-uvisp.gen/sources_1/bd/design_1/ip/design_1_hdc302x_i2c_master_0_0/synth/design_1_hdc302x_i2c_master_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'hdc302x_i2c_master' [D:/Kaynes/HDC302-uvisp/HDC302-uvisp.srcs/sources_1/new/i2c_master.v:3]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [D:/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Kaynes/HDC302-uvisp/HDC302-uvisp.srcs/sources_1/new/i2c_master.v:205]
INFO: [Synth 8-6155] done synthesizing module 'hdc302x_i2c_master' (0#1) [D:/Kaynes/HDC302-uvisp/HDC302-uvisp.srcs/sources_1/new/i2c_master.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_hdc302x_i2c_master_0_0' (0#1) [d:/Kaynes/HDC302-uvisp/HDC302-uvisp.gen/sources_1/bd/design_1/ip/design_1_hdc302x_i2c_master_0_0/synth/design_1_hdc302x_i2c_master_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element temp_crc_reg was removed.  [D:/Kaynes/HDC302-uvisp/HDC302-uvisp.srcs/sources_1/new/i2c_master.v:200]
WARNING: [Synth 8-6014] Unused sequential element rh_crc_reg was removed.  [D:/Kaynes/HDC302-uvisp/HDC302-uvisp.srcs/sources_1/new/i2c_master.v:201]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2319.039 ; gain = 414.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2336.949 ; gain = 432.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2336.949 ; gain = 432.289
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2348.961 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2442.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2460.465 ; gain = 17.855
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2460.465 ; gain = 555.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7cg-ffvc1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2460.465 ; gain = 555.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2460.465 ; gain = 555.805
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'hdc302x_i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                            00000
                   START |                             0001 |                            00001
               SEND_BYTE |                             0010 |                            00010
                WAIT_ACK |                             0011 |                            00011
               READ_BYTE |                             0100 |                            00111
        SEND_MASTER_NACK |                             0101 |                            01001
                    STOP |                             0110 |                            00100
        WAIT_MEASUREMENT |                             0111 |                            00101
                 RESTART |                             1000 |                            00110
                COMPLETE |                             1001 |                            01010
         SEND_MASTER_ACK |                             1010 |                            01000
                   ERROR |                             1011 |                            01011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'hdc302x_i2c_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2460.465 ; gain = 555.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  12 Input   25 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 1     
	  12 Input    8 Bit        Muxes := 2     
	  12 Input    5 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 15    
	   2 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 4     
	  12 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2460.465 ; gain = 555.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2900.852 ; gain = 996.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2901.000 ; gain = 996.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 2920.070 ; gain = 1015.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 2928.484 ; gain = 1023.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 2928.484 ; gain = 1023.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 2928.484 ; gain = 1023.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 2928.484 ; gain = 1023.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 2928.484 ; gain = 1023.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 2928.484 ; gain = 1023.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     3|
|2     |LUT1   |     3|
|3     |LUT2   |    31|
|4     |LUT3   |    11|
|5     |LUT4   |    17|
|6     |LUT5   |    19|
|7     |LUT6   |    34|
|8     |FDCE   |   118|
|9     |FDPE   |     2|
|10    |FDRE   |     4|
|11    |IOBUF  |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 2928.484 ; gain = 1023.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 2928.484 ; gain = 900.309
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 2928.484 ; gain = 1023.824
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2928.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

Synth Design complete, checksum: cbbf9713
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 2973.340 ; gain = 1335.820
INFO: [Common 17-1381] The checkpoint 'D:/Kaynes/HDC302-uvisp/HDC302-uvisp.runs/design_1_hdc302x_i2c_master_0_0_synth_1/design_1_hdc302x_i2c_master_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_hdc302x_i2c_master_0_0, cache-ID = d923ef57ea3d8d4f
INFO: [Common 17-1381] The checkpoint 'D:/Kaynes/HDC302-uvisp/HDC302-uvisp.runs/design_1_hdc302x_i2c_master_0_0_synth_1/design_1_hdc302x_i2c_master_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_hdc302x_i2c_master_0_0_utilization_synth.rpt -pb design_1_hdc302x_i2c_master_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 16:54:50 2026...
