/*
 * (C) Copyright 2007 Michal Simek
 *
 * Michal  SIMEK <monstr@monstr.eu>
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 12.1 
* DO NOT EDIT.
*
* Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver parameters
*
*******************************************************************/

#define STDIN_BASEADDRESS 0x84000000
#define STDOUT_BASEADDRESS 0x84000000

/******************************************************************/

/* Definitions for driver MPMC */
#define XPAR_XMPMC_NUM_INSTANCES 1

/* Definitions for peripheral DDR3_SDRAM */
#define XPAR_DDR3_SDRAM_DEVICE_ID 0
#define XPAR_DDR3_SDRAM_MPMC_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_DDR3_SDRAM_INCLUDE_ECC_SUPPORT 0
#define XPAR_DDR3_SDRAM_USE_STATIC_PHY 0
#define XPAR_DDR3_SDRAM_PM_ENABLE 0
#define XPAR_DDR3_SDRAM_NUM_PORTS 2
#define XPAR_DDR3_SDRAM_MEM_DATA_WIDTH 32
#define XPAR_DDR3_SDRAM_MEM_PART_NUM_BANK_BITS 3
#define XPAR_DDR3_SDRAM_MEM_PART_NUM_ROW_BITS 13
#define XPAR_DDR3_SDRAM_MEM_PART_NUM_COL_BITS 10
#define XPAR_DDR3_SDRAM_MEM_TYPE DDR3
#define XPAR_DDR3_SDRAM_ECC_SEC_THRESHOLD 1
#define XPAR_DDR3_SDRAM_ECC_DEC_THRESHOLD 1
#define XPAR_DDR3_SDRAM_ECC_PEC_THRESHOLD 1
#define XPAR_DDR3_SDRAM_MEM_DQS_WIDTH 4
#define XPAR_DDR3_SDRAM_MPMC_CLK0_PERIOD_PS 5000


/******************************************************************/


/* Definitions for peripheral DDR3_SDRAM */
#define XPAR_DDR3_SDRAM_MPMC_BASEADDR 0x50000000
#define XPAR_DDR3_SDRAM_MPMC_HIGHADDR 0x5FFFFFFF
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL0 0x000
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL0 0x00f
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL1 0x010
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL1 0x01b
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL2 0x01c
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL2 0x02b
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL3 0x02c
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL3 0x037
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL4 0x038
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL4 0x047
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL5 0x048
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL5 0x053
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL6 0x054
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL6 0x063
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL7 0x064
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL7 0x06f
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL8 0x070
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL8 0x081
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL9 0x082
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL9 0x08e
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL10 0x08f
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL10 0x0a4
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL11 0x0a5
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL11 0x0b5
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL12 0x0b6
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL12 0x0d3
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL13 0x0d4
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL13 0x0ec
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL16 0x108
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL16 0x110


/******************************************************************/

/* Canonical definitions for peripheral DDR3_SDRAM */
#define XPAR_MPMC_0_DEVICE_ID XPAR_DDR3_SDRAM_DEVICE_ID
#define XPAR_MPMC_0_MPMC_BASEADDR 0x50000000
#define XPAR_MPMC_0_MPMC_HIGHADDR 0x5FFFFFFF
#define XPAR_MPMC_0_MPMC_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_MPMC_0_INCLUDE_ECC_SUPPORT 0
#define XPAR_MPMC_0_USE_STATIC_PHY 0
#define XPAR_MPMC_0_PM_ENABLE 0
#define XPAR_MPMC_0_NUM_PORTS 2
#define XPAR_MPMC_0_MEM_DATA_WIDTH 32
#define XPAR_MPMC_0_MEM_PART_NUM_BANK_BITS 3
#define XPAR_MPMC_0_MEM_PART_NUM_ROW_BITS 13
#define XPAR_MPMC_0_MEM_PART_NUM_COL_BITS 10
#define XPAR_MPMC_0_MEM_TYPE DDR3
#define XPAR_MPMC_0_ECC_SEC_THRESHOLD 1
#define XPAR_MPMC_0_ECC_DEC_THRESHOLD 1
#define XPAR_MPMC_0_ECC_PEC_THRESHOLD 1
#define XPAR_MPMC_0_MEM_DQS_WIDTH 4
#define XPAR_MPMC_0_MPMC_CLK0_PERIOD_PS 5000


/******************************************************************/

/* Definitions for driver GPIO */
#define XPAR_XGPIO_NUM_INSTANCES 4

/* Definitions for peripheral DIP_SWITCHES_8BIT */
#define XPAR_DIP_SWITCHES_8BIT_BASEADDR 0x81460000
#define XPAR_DIP_SWITCHES_8BIT_HIGHADDR 0x8146FFFF
#define XPAR_DIP_SWITCHES_8BIT_DEVICE_ID 0
#define XPAR_DIP_SWITCHES_8BIT_INTERRUPT_PRESENT 1
#define XPAR_DIP_SWITCHES_8BIT_IS_DUAL 0


/* Definitions for peripheral LEDS_8BIT */
#define XPAR_LEDS_8BIT_BASEADDR 0x81440000
#define XPAR_LEDS_8BIT_HIGHADDR 0x8144FFFF
#define XPAR_LEDS_8BIT_DEVICE_ID 1
#define XPAR_LEDS_8BIT_INTERRUPT_PRESENT 1
#define XPAR_LEDS_8BIT_IS_DUAL 0


/* Definitions for peripheral LEDS_POSITIONS */
#define XPAR_LEDS_POSITIONS_BASEADDR 0x81420000
#define XPAR_LEDS_POSITIONS_HIGHADDR 0x8142FFFF
#define XPAR_LEDS_POSITIONS_DEVICE_ID 2
#define XPAR_LEDS_POSITIONS_INTERRUPT_PRESENT 1
#define XPAR_LEDS_POSITIONS_IS_DUAL 0


/* Definitions for peripheral PUSH_BUTTONS_5BIT */
#define XPAR_PUSH_BUTTONS_5BIT_BASEADDR 0x81400000
#define XPAR_PUSH_BUTTONS_5BIT_HIGHADDR 0x8140FFFF
#define XPAR_PUSH_BUTTONS_5BIT_DEVICE_ID 3
#define XPAR_PUSH_BUTTONS_5BIT_INTERRUPT_PRESENT 1
#define XPAR_PUSH_BUTTONS_5BIT_IS_DUAL 0


/******************************************************************/


/* Definitions for peripheral FLASH */
#define XPAR_FLASH_NUM_BANKS_MEM 1


/******************************************************************/

/* Definitions for peripheral FLASH */
#define XPAR_FLASH_MEM0_BASEADDR 0x86000000
#define XPAR_FLASH_MEM0_HIGHADDR 0x87FFFFFF

/******************************************************************/

/* Canonical definitions for peripheral FLASH */
#define XPAR_EMC_0_NUM_BANKS_MEM 1

#define XPAR_EMC_0_MEM0_BASEADDR 0x86000000
#define XPAR_EMC_0_MEM0_HIGHADDR 0x87FFFFFF

/******************************************************************/

/* Definitions for driver LLTEMAC */
#define XPAR_XLLTEMAC_NUM_INSTANCES 1

/* Definitions for peripheral HARD_ETHERNET_MAC Channel 0 */
#define XPAR_HARD_ETHERNET_MAC_CHAN_0_DEVICE_ID 0
#define XPAR_HARD_ETHERNET_MAC_CHAN_0_BASEADDR 0x85280000
#define XPAR_HARD_ETHERNET_MAC_CHAN_0_HIGHADDR 0x852fffff
#define XPAR_HARD_ETHERNET_MAC_CHAN_0_TXCSUM 0
#define XPAR_HARD_ETHERNET_MAC_CHAN_0_RXCSUM 0
#define XPAR_HARD_ETHERNET_MAC_CHAN_0_PHY_TYPE 1
#define XPAR_HARD_ETHERNET_MAC_CHAN_0_TXVLAN_TRAN 0
#define XPAR_HARD_ETHERNET_MAC_CHAN_0_RXVLAN_TRAN 0
#define XPAR_HARD_ETHERNET_MAC_CHAN_0_TXVLAN_TAG 0
#define XPAR_HARD_ETHERNET_MAC_CHAN_0_RXVLAN_TAG 0
#define XPAR_HARD_ETHERNET_MAC_CHAN_0_TXVLAN_STRP 0
#define XPAR_HARD_ETHERNET_MAC_CHAN_0_RXVLAN_STRP 0
#define XPAR_HARD_ETHERNET_MAC_CHAN_0_MCAST_EXTEND 0

/* Canonical definitions for peripheral HARD_ETHERNET_MAC Channel 0 */
#define XPAR_LLTEMAC_0_DEVICE_ID 0
#define XPAR_LLTEMAC_0_BASEADDR 0x85280000
#define XPAR_LLTEMAC_0_HIGHADDR 0x852fffff
#define XPAR_LLTEMAC_0_TXCSUM 0
#define XPAR_LLTEMAC_0_RXCSUM 0
#define XPAR_LLTEMAC_0_PHY_TYPE 1
#define XPAR_LLTEMAC_0_TXVLAN_TRAN 0
#define XPAR_LLTEMAC_0_RXVLAN_TRAN 0
#define XPAR_LLTEMAC_0_TXVLAN_TAG 0
#define XPAR_LLTEMAC_0_RXVLAN_TAG 0
#define XPAR_LLTEMAC_0_TXVLAN_STRP 0
#define XPAR_LLTEMAC_0_RXVLAN_STRP 0
#define XPAR_LLTEMAC_0_MCAST_EXTEND 0
#define XPAR_LLTEMAC_0_INTR 2


/* LocalLink TYPE Enumerations */
#define XPAR_LL_FIFO    1
#define XPAR_LL_DMA     2


/* Canonical LocalLink parameters for HARD_ETHERNET_MAC */
#define XPAR_LLTEMAC_0_LLINK_CONNECTED_TYPE XPAR_LL_FIFO
#define XPAR_LLTEMAC_0_LLINK_CONNECTED_BASEADDR 0x81a00000
#define XPAR_LLTEMAC_0_LLINK_CONNECTED_FIFO_INTR 0
#define XPAR_LLTEMAC_0_LLINK_CONNECTED_DMARX_INTR 0xFF
#define XPAR_LLTEMAC_0_LLINK_CONNECTED_DMATX_INTR 0xFF


/******************************************************************/

/* Definitions for driver LLFIFO */
#define XPAR_XLLFIFO_NUM_INSTANCES 1

/* Definitions for peripheral HARD_ETHERNET_MAC_FIFO */
#define XPAR_HARD_ETHERNET_MAC_FIFO_DEVICE_ID 0
#define XPAR_HARD_ETHERNET_MAC_FIFO_BASEADDR 0x81A00000
#define XPAR_HARD_ETHERNET_MAC_FIFO_HIGHADDR 0x81A0FFFF


/******************************************************************/

/* Canonical definitions for peripheral HARD_ETHERNET_MAC_FIFO */
#define XPAR_LLFIFO_0_DEVICE_ID XPAR_HARD_ETHERNET_MAC_FIFO_DEVICE_ID
#define XPAR_LLFIFO_0_BASEADDR 0x81A00000
#define XPAR_LLFIFO_0_HIGHADDR 0x81A0FFFF


/******************************************************************/

/* Definitions for driver IIC */
#define XPAR_XIIC_NUM_INSTANCES 1

/* Definitions for peripheral IIC_EEPROM */
#define XPAR_IIC_EEPROM_DEVICE_ID 0
#define XPAR_IIC_EEPROM_BASEADDR 0x81600000
#define XPAR_IIC_EEPROM_HIGHADDR 0x8160FFFF
#define XPAR_IIC_EEPROM_TEN_BIT_ADR 0
#define XPAR_IIC_EEPROM_GPO_WIDTH 1


/******************************************************************/

/* Canonical definitions for peripheral IIC_EEPROM */
#define XPAR_IIC_0_DEVICE_ID XPAR_IIC_EEPROM_DEVICE_ID
#define XPAR_IIC_0_BASEADDR 0x81600000
#define XPAR_IIC_0_HIGHADDR 0x8160FFFF
#define XPAR_IIC_0_TEN_BIT_ADR 0
#define XPAR_IIC_0_GPO_WIDTH 1


/******************************************************************/

/* Definitions for driver UARTLITE */
#define XPAR_XUARTLITE_NUM_INSTANCES 2

/* Definitions for peripheral MDM_0 */
#define XPAR_MDM_0_BASEADDR 0x84400000
#define XPAR_MDM_0_HIGHADDR 0x8440FFFF
#define XPAR_MDM_0_DEVICE_ID 0
#define XPAR_MDM_0_BAUDRATE 0
#define XPAR_MDM_0_USE_PARITY 0
#define XPAR_MDM_0_ODD_PARITY 0
#define XPAR_MDM_0_DATA_BITS 0


/* Definitions for peripheral RS232_UART_1 */
#define XPAR_RS232_UART_1_BASEADDR 0x84000000
#define XPAR_RS232_UART_1_HIGHADDR 0x8400FFFF
#define XPAR_RS232_UART_1_DEVICE_ID 1
#define XPAR_RS232_UART_1_BAUDRATE 9600
#define XPAR_RS232_UART_1_USE_PARITY 0
#define XPAR_RS232_UART_1_ODD_PARITY 0
#define XPAR_RS232_UART_1_DATA_BITS 8


/******************************************************************/


/* Canonical definitions for peripheral MDM_0 */
#define XPAR_UARTLITE_0_DEVICE_ID XPAR_MDM_0_DEVICE_ID
#define XPAR_UARTLITE_0_BASEADDR 0x84400000
#define XPAR_UARTLITE_0_HIGHADDR 0x8440FFFF
#define XPAR_UARTLITE_0_BAUDRATE 0
#define XPAR_UARTLITE_0_USE_PARITY 0
#define XPAR_UARTLITE_0_ODD_PARITY 0
#define XPAR_UARTLITE_0_DATA_BITS 0
#define XPAR_UARTLITE_0_SIO_CHAN -1


/* Canonical definitions for peripheral RS232_UART_1 */
#define XPAR_UARTLITE_1_DEVICE_ID XPAR_RS232_UART_1_DEVICE_ID
#define XPAR_UARTLITE_1_BASEADDR 0x84000000
#define XPAR_UARTLITE_1_HIGHADDR 0x8400FFFF
#define XPAR_UARTLITE_1_BAUDRATE 9600
#define XPAR_UARTLITE_1_USE_PARITY 0
#define XPAR_UARTLITE_1_ODD_PARITY 0
#define XPAR_UARTLITE_1_DATA_BITS 8
#define XPAR_UARTLITE_1_SIO_CHAN 0


/******************************************************************/

#define XPAR_XSYSACE_MEM_WIDTH 8
/* Definitions for driver SYSACE */
#define XPAR_XSYSACE_NUM_INSTANCES 1

/* Definitions for peripheral SYSACE_COMPACTFLASH */
#define XPAR_SYSACE_COMPACTFLASH_DEVICE_ID 0
#define XPAR_SYSACE_COMPACTFLASH_BASEADDR 0x83600000
#define XPAR_SYSACE_COMPACTFLASH_HIGHADDR 0x8360FFFF
#define XPAR_SYSACE_COMPACTFLASH_MEM_WIDTH 8


/******************************************************************/

/* Canonical definitions for peripheral SYSACE_COMPACTFLASH */
#define XPAR_SYSACE_0_DEVICE_ID XPAR_SYSACE_COMPACTFLASH_DEVICE_ID
#define XPAR_SYSACE_0_BASEADDR 0x83600000
#define XPAR_SYSACE_0_HIGHADDR 0x8360FFFF
#define XPAR_SYSACE_0_MEM_WIDTH 8


/******************************************************************/


/* Definitions for peripheral DLMB_CNTLR */
#define XPAR_DLMB_CNTLR_BASEADDR 0x00000000
#define XPAR_DLMB_CNTLR_HIGHADDR 0x00001FFF


/* Definitions for peripheral ILMB_CNTLR */
#define XPAR_ILMB_CNTLR_BASEADDR 0x00000000
#define XPAR_ILMB_CNTLR_HIGHADDR 0x00001FFF


/******************************************************************/

#define XPAR_INTC_MAX_NUM_INTR_INPUTS 10
#define XPAR_XINTC_HAS_IPR 1
#define XPAR_XINTC_USE_DCR 0
/* Definitions for driver INTC */
#define XPAR_XINTC_NUM_INSTANCES 1

/* Definitions for peripheral XPS_INTC_0 */
#define XPAR_XPS_INTC_0_DEVICE_ID 0
#define XPAR_XPS_INTC_0_BASEADDR 0x81800000
#define XPAR_XPS_INTC_0_HIGHADDR 0x8180FFFF
#define XPAR_XPS_INTC_0_KIND_OF_INTR 0xFFFFFE02


/******************************************************************/

#define XPAR_INTC_SINGLE_BASEADDR 0x81800000
#define XPAR_INTC_SINGLE_HIGHADDR 0x8180FFFF
#define XPAR_INTC_SINGLE_DEVICE_ID XPAR_XPS_INTC_0_DEVICE_ID
#define XPAR_HARD_ETHERNET_MAC_FIFO_IP2INTC_IRPT_MASK 0X000001
#define XPAR_XPS_INTC_0_HARD_ETHERNET_MAC_FIFO_IP2INTC_IRPT_INTR 0
#define XPAR_XPS_TIMER_0_INTERRUPT_MASK 0X000002
#define XPAR_XPS_INTC_0_XPS_TIMER_0_INTERRUPT_INTR 1
#define XPAR_HARD_ETHERNET_MAC_TEMACINTC0_IRPT_MASK 0X000004
#define XPAR_XPS_INTC_0_HARD_ETHERNET_MAC_TEMACINTC0_IRPT_INTR 2
#define XPAR_SYSACE_COMPACTFLASH_SYSACE_IRQ_MASK 0X000008
#define XPAR_XPS_INTC_0_SYSACE_COMPACTFLASH_SYSACE_IRQ_INTR 3
#define XPAR_IIC_EEPROM_IIC2INTC_IRPT_MASK 0X000010
#define XPAR_XPS_INTC_0_IIC_EEPROM_IIC2INTC_IRPT_INTR 4
#define XPAR_DIP_SWITCHES_8BIT_IP2INTC_IRPT_MASK 0X000020
#define XPAR_XPS_INTC_0_DIP_SWITCHES_8BIT_IP2INTC_IRPT_INTR 5
#define XPAR_PUSH_BUTTONS_5BIT_IP2INTC_IRPT_MASK 0X000040
#define XPAR_XPS_INTC_0_PUSH_BUTTONS_5BIT_IP2INTC_IRPT_INTR 6
#define XPAR_LEDS_POSITIONS_IP2INTC_IRPT_MASK 0X000080
#define XPAR_XPS_INTC_0_LEDS_POSITIONS_IP2INTC_IRPT_INTR 7
#define XPAR_LEDS_8BIT_IP2INTC_IRPT_MASK 0X000100
#define XPAR_XPS_INTC_0_LEDS_8BIT_IP2INTC_IRPT_INTR 8
#define XPAR_RS232_UART_1_INTERRUPT_MASK 0X000200
#define XPAR_XPS_INTC_0_RS232_UART_1_INTERRUPT_INTR 9

/******************************************************************/

/* Canonical definitions for peripheral XPS_INTC_0 */
#define XPAR_INTC_0_DEVICE_ID XPAR_XPS_INTC_0_DEVICE_ID
#define XPAR_INTC_0_BASEADDR 0x81800000
#define XPAR_INTC_0_HIGHADDR 0x8180FFFF
#define XPAR_INTC_0_KIND_OF_INTR 0xFFFFFE02

#define XPAR_INTC_0_LLFIFO_0_VEC_ID XPAR_XPS_INTC_0_HARD_ETHERNET_MAC_FIFO_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_TMRCTR_0_VEC_ID XPAR_XPS_INTC_0_XPS_TIMER_0_INTERRUPT_INTR
#define XPAR_INTC_0_LLTEMAC_0_VEC_ID XPAR_XPS_INTC_0_HARD_ETHERNET_MAC_TEMACINTC0_IRPT_INTR
#define XPAR_INTC_0_SYSACE_0_VEC_ID XPAR_XPS_INTC_0_SYSACE_COMPACTFLASH_SYSACE_IRQ_INTR
#define XPAR_INTC_0_IIC_0_VEC_ID XPAR_XPS_INTC_0_IIC_EEPROM_IIC2INTC_IRPT_INTR
#define XPAR_INTC_0_GPIO_0_VEC_ID XPAR_XPS_INTC_0_DIP_SWITCHES_8BIT_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_GPIO_3_VEC_ID XPAR_XPS_INTC_0_PUSH_BUTTONS_5BIT_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_GPIO_2_VEC_ID XPAR_XPS_INTC_0_LEDS_POSITIONS_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_GPIO_1_VEC_ID XPAR_XPS_INTC_0_LEDS_8BIT_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_UARTLITE_1_VEC_ID XPAR_XPS_INTC_0_RS232_UART_1_INTERRUPT_INTR

/******************************************************************/

/* Definitions for driver TMRCTR */
#define XPAR_XTMRCTR_NUM_INSTANCES 1

/* Definitions for peripheral XPS_TIMER_0 */
#define XPAR_XPS_TIMER_0_DEVICE_ID 0
#define XPAR_XPS_TIMER_0_BASEADDR 0x83C00000
#define XPAR_XPS_TIMER_0_HIGHADDR 0x83C0FFFF


/******************************************************************/

/* Canonical definitions for peripheral XPS_TIMER_0 */
#define XPAR_TMRCTR_0_DEVICE_ID XPAR_XPS_TIMER_0_DEVICE_ID
#define XPAR_TMRCTR_0_BASEADDR 0x83C00000
#define XPAR_TMRCTR_0_HIGHADDR 0x83C0FFFF


/******************************************************************/

/* Definitions for bus frequencies */
#define XPAR_CPU_DPLB_FREQ_HZ 100000000
#define XPAR_CPU_IPLB_FREQ_HZ 100000000
/******************************************************************/

/* Canonical definitions for bus frequencies */
#define XPAR_PROC_BUS_0_FREQ_HZ 100000000
/******************************************************************/

#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 100000000
#define XPAR_MICROBLAZE_CORE_CLOCK_FREQ_HZ 100000000

/******************************************************************/


/* Definitions for peripheral MICROBLAZE_0 */
#define XPAR_MICROBLAZE_0_SCO 0
#define XPAR_MICROBLAZE_0_FREQ 100000000
#define XPAR_MICROBLAZE_0_DATA_SIZE 32
#define XPAR_MICROBLAZE_0_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_0_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE_0_OPTIMIZATION 0
#define XPAR_MICROBLAZE_0_INTERCONNECT 1
#define XPAR_MICROBLAZE_0_DPLB_DWIDTH 32
#define XPAR_MICROBLAZE_0_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_0_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_0_DPLB_P2P 0
#define XPAR_MICROBLAZE_0_IPLB_DWIDTH 32
#define XPAR_MICROBLAZE_0_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_0_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_0_IPLB_P2P 0
#define XPAR_MICROBLAZE_0_D_PLB 1
#define XPAR_MICROBLAZE_0_D_LMB 1
#define XPAR_MICROBLAZE_0_I_PLB 1
#define XPAR_MICROBLAZE_0_I_LMB 1
#define XPAR_MICROBLAZE_0_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_0_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_0_USE_BARREL 0
#define XPAR_MICROBLAZE_0_USE_DIV 0
#define XPAR_MICROBLAZE_0_USE_HW_MUL 1
#define XPAR_MICROBLAZE_0_USE_FPU 0
#define XPAR_MICROBLAZE_0_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_0_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_0_IPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_DPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_0_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_0_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_0_PVR 0
#define XPAR_MICROBLAZE_0_PVR_USER1 0x00
#define XPAR_MICROBLAZE_0_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_0_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_0_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_0_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_0_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_0_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_0_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_0_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_0_OPCODE_0X0_ILLEGAL 0
#define XPAR_MICROBLAZE_0_FSL_LINKS 0
#define XPAR_MICROBLAZE_0_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_0_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_0_ICACHE_BASEADDR 0x50000000
#define XPAR_MICROBLAZE_0_ICACHE_HIGHADDR 0x5FFFFFFF
#define XPAR_MICROBLAZE_0_USE_ICACHE 1
#define XPAR_MICROBLAZE_0_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_0_ADDR_TAG_BITS 17
#define XPAR_MICROBLAZE_0_CACHE_BYTE_SIZE 2048
#define XPAR_MICROBLAZE_0_ICACHE_USE_FSL 1
#define XPAR_MICROBLAZE_0_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_0_ICACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_0_ICACHE_INTERFACE 0
#define XPAR_MICROBLAZE_0_ICACHE_VICTIMS 0
#define XPAR_MICROBLAZE_0_ICACHE_STREAMS 0
#define XPAR_MICROBLAZE_0_DCACHE_BASEADDR 0x50000000
#define XPAR_MICROBLAZE_0_DCACHE_HIGHADDR 0x5FFFFFFF
#define XPAR_MICROBLAZE_0_USE_DCACHE 1
#define XPAR_MICROBLAZE_0_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_0_DCACHE_ADDR_TAG 17
#define XPAR_MICROBLAZE_0_DCACHE_BYTE_SIZE 2048
#define XPAR_MICROBLAZE_0_DCACHE_USE_FSL 1
#define XPAR_MICROBLAZE_0_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_0_DCACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_0_DCACHE_INTERFACE 0
#define XPAR_MICROBLAZE_0_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_0_DCACHE_VICTIMS 0
#define XPAR_MICROBLAZE_0_USE_MMU 3
#define XPAR_MICROBLAZE_0_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_0_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_0_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_0_MMU_ZONES 2
#define XPAR_MICROBLAZE_0_USE_INTERRUPT 1
#define XPAR_MICROBLAZE_0_USE_EXT_BRK 1
#define XPAR_MICROBLAZE_0_USE_EXT_NM_BRK 1
#define XPAR_MICROBLAZE_0_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MICROBLAZE_0_BRANCH_TARGET_CACHE_SIZE 0

/******************************************************************/

#define XPAR_CPU_ID 0
#define XPAR_MICROBLAZE_ID 0
#define XPAR_MICROBLAZE_SCO 0
#define XPAR_MICROBLAZE_FREQ 100000000
#define XPAR_MICROBLAZE_DATA_SIZE 32
#define XPAR_MICROBLAZE_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE_OPTIMIZATION 0
#define XPAR_MICROBLAZE_INTERCONNECT 1
#define XPAR_MICROBLAZE_DPLB_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_DPLB_P2P 0
#define XPAR_MICROBLAZE_IPLB_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_IPLB_P2P 0
#define XPAR_MICROBLAZE_D_PLB 1
#define XPAR_MICROBLAZE_D_LMB 1
#define XPAR_MICROBLAZE_I_PLB 1
#define XPAR_MICROBLAZE_I_LMB 1
#define XPAR_MICROBLAZE_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_USE_BARREL 0
#define XPAR_MICROBLAZE_USE_DIV 0
#define XPAR_MICROBLAZE_USE_HW_MUL 1
#define XPAR_MICROBLAZE_USE_FPU 0
#define XPAR_MICROBLAZE_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_IPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_PVR 0
#define XPAR_MICROBLAZE_PVR_USER1 0x00
#define XPAR_MICROBLAZE_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_OPCODE_0X0_ILLEGAL 0
#define XPAR_MICROBLAZE_FSL_LINKS 0
#define XPAR_MICROBLAZE_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_ICACHE_BASEADDR 0x50000000
#define XPAR_MICROBLAZE_ICACHE_HIGHADDR 0x5FFFFFFF
#define XPAR_MICROBLAZE_USE_ICACHE 1
#define XPAR_MICROBLAZE_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_ADDR_TAG_BITS 17
#define XPAR_MICROBLAZE_CACHE_BYTE_SIZE 2048
#define XPAR_MICROBLAZE_ICACHE_USE_FSL 1
#define XPAR_MICROBLAZE_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_ICACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_ICACHE_INTERFACE 0
#define XPAR_MICROBLAZE_ICACHE_VICTIMS 0
#define XPAR_MICROBLAZE_ICACHE_STREAMS 0
#define XPAR_MICROBLAZE_DCACHE_BASEADDR 0x50000000
#define XPAR_MICROBLAZE_DCACHE_HIGHADDR 0x5FFFFFFF
#define XPAR_MICROBLAZE_USE_DCACHE 1
#define XPAR_MICROBLAZE_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_DCACHE_ADDR_TAG 17
#define XPAR_MICROBLAZE_DCACHE_BYTE_SIZE 2048
#define XPAR_MICROBLAZE_DCACHE_USE_FSL 1
#define XPAR_MICROBLAZE_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_DCACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_DCACHE_INTERFACE 0
#define XPAR_MICROBLAZE_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_DCACHE_VICTIMS 0
#define XPAR_MICROBLAZE_USE_MMU 3
#define XPAR_MICROBLAZE_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_MMU_ZONES 2
#define XPAR_MICROBLAZE_USE_INTERRUPT 1
#define XPAR_MICROBLAZE_USE_EXT_BRK 1
#define XPAR_MICROBLAZE_USE_EXT_NM_BRK 1
#define XPAR_MICROBLAZE_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MICROBLAZE_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_MICROBLAZE_HW_VER "7.30.a"

/******************************************************************/

