<profile>

<section name = "Vitis HLS Report for 'sobel_rgb_green_outline_fixed'" level="0">
<item name = "Date">Tue Nov  4 16:59:31 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">ContourDetect_ver2</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.080 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">153614, 153614, 1.536 ms, 1.536 ms, 153615, 153615, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- OUTER">153612, 153612, 15, 2, 2, 76800, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 647, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 7, 230, 212, -</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 86, -</column>
<column name="Register">-, -, 928, 288, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 4, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_11s_11s_21_1_1_U5">mul_11s_11s_21_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_41ns_43ns_56_3_1_U1">mul_41ns_43ns_56_3_1, 0, 6, 230, 147, 0</column>
<column name="mul_8ns_7ns_14_1_1_U2">mul_8ns_7ns_14_1_1, 0, 0, 0, 41, 0</column>
<column name="mux_2_1_8_1_1_U3">mux_2_1_8_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_2_1_8_1_1_U4">mux_2_1_8_1_1, 0, 0, 0, 9, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_11s_11s_21s_21_4_1_U7">mac_muladd_11s_11s_21s_21_4_1, i0 + i1 * i1</column>
<column name="mac_muladd_8ns_4ns_14ns_41_4_1_U6">mac_muladd_8ns_4ns_14ns_41_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_U">sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 320, 8, 1, 2560</column>
<column name="sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_U">sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 320, 8, 1, 2560</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln103_fu_566_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln46_1_fu_386_p2">+, 0, 0, 48, 41, 41</column>
<column name="add_ln74_fu_666_p2">+, 0, 0, 11, 11, 11</column>
<column name="add_ln76_fu_537_p2">+, 0, 0, 13, 10, 10</column>
<column name="add_ln78_fu_712_p2">+, 0, 0, 11, 11, 11</column>
<column name="add_ln79_fu_555_p2">+, 0, 0, 13, 10, 10</column>
<column name="col_1_fu_423_p2">+, 0, 0, 39, 32, 1</column>
<column name="gx_fu_672_p2">+, 0, 0, 11, 11, 11</column>
<column name="i_2_fu_278_p2">+, 0, 0, 24, 17, 1</column>
<column name="gy_fu_718_p2">-, 0, 0, 11, 11, 11</column>
<column name="sub_ln46_fu_372_p2">-, 0, 0, 17, 14, 14</column>
<column name="sub_ln74_fu_630_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln76_fu_660_p2">-, 0, 0, 12, 11, 11</column>
<column name="sub_ln78_fu_702_p2">-, 0, 0, 14, 9, 9</column>
<column name="sub_ln79_fu_696_p2">-, 0, 0, 12, 11, 11</column>
<column name="and_ln73_fu_516_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_329">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state7_pp0_iter3_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state8_pp0_iter3_stage1">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state9_pp0_iter4_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op136_store_state9">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op138_store_state9">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln103_fu_561_p2">icmp, 0, 0, 39, 32, 9</column>
<column name="icmp_ln35_fu_272_p2">icmp, 0, 0, 24, 17, 17</column>
<column name="icmp_ln56_fu_462_p2">icmp, 0, 0, 38, 31, 1</column>
<column name="icmp_ln57_fu_486_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="icmp_ln73_fu_417_p2">icmp, 0, 0, 38, 31, 1</column>
<column name="icmp_ln84_fu_745_p2">icmp, 0, 0, 28, 21, 16</column>
<column name="ap_block_pp0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="col_2_fu_572_p3">select, 0, 0, 32, 1, 1</column>
<column name="middle_3_fu_502_p3">select, 0, 0, 8, 1, 8</column>
<column name="outB_1_fu_764_p3">select, 0, 0, 8, 1, 1</column>
<column name="outB_2_fu_783_p3">select, 0, 0, 8, 1, 8</column>
<column name="outG_1_fu_757_p3">select, 0, 0, 8, 1, 2</column>
<column name="outG_2_fu_777_p3">select, 0, 0, 8, 1, 8</column>
<column name="outR_1_fu_750_p3">select, 0, 0, 8, 1, 1</column>
<column name="outR_2_fu_771_p3">select, 0, 0, 8, 1, 8</column>
<column name="row_3_fu_579_p3">select, 0, 0, 32, 1, 32</column>
<column name="top_3_fu_478_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter7">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 17, 34</column>
<column name="col_fu_138">9, 2, 32, 64</column>
<column name="i_fu_134">9, 2, 17, 34</column>
<column name="in_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="out_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="row_fu_142">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="B_reg_899">8, 0, 8, 0</column>
<column name="G_reg_905">8, 0, 8, 0</column>
<column name="R_reg_912">8, 0, 8, 0</column>
<column name="add_ln46_1_reg_930">41, 0, 41, 0</column>
<column name="add_ln76_reg_994">10, 0, 10, 0</column>
<column name="add_ln79_reg_999">10, 0, 10, 0</column>
<column name="and_ln73_reg_987">1, 0, 1, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="col_1_reg_957">32, 0, 32, 0</column>
<column name="col_fu_138">32, 0, 32, 0</column>
<column name="gray_1_fu_166">8, 0, 8, 0</column>
<column name="gray_reg_967">8, 0, 8, 0</column>
<column name="gx_reg_1004">11, 0, 11, 0</column>
<column name="gy_reg_1009">11, 0, 11, 0</column>
<column name="i_fu_134">17, 0, 17, 0</column>
<column name="icmp_ln35_reg_875">1, 0, 1, 0</column>
<column name="icmp_ln73_reg_952">1, 0, 1, 0</column>
<column name="in_pix_keep_V_reg_879">3, 0, 3, 0</column>
<column name="in_pix_last_V_reg_894">1, 0, 1, 0</column>
<column name="in_pix_strb_V_reg_884">3, 0, 3, 0</column>
<column name="in_pix_user_V_reg_889">1, 0, 1, 0</column>
<column name="middle_2_fu_162">8, 0, 8, 0</column>
<column name="middle_3_reg_982">8, 0, 8, 0</column>
<column name="mul_ln81_reg_1014">21, 0, 21, 0</column>
<column name="p_0_0_010211419_fu_146">8, 0, 8, 0</column>
<column name="p_0_0_01021_11421_fu_150">8, 0, 8, 0</column>
<column name="p_0_0_01021_21423_fu_154">8, 0, 8, 0</column>
<column name="row_fu_142">32, 0, 32, 0</column>
<column name="sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_addr_reg_940">9, 0, 9, 0</column>
<column name="sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_addr_reg_946">9, 0, 9, 0</column>
<column name="top_2_fu_158">8, 0, 8, 0</column>
<column name="top_3_reg_975">8, 0, 8, 0</column>
<column name="trunc_ln35_reg_963">1, 0, 1, 0</column>
<column name="B_reg_899">64, 32, 8, 0</column>
<column name="G_reg_905">64, 32, 8, 0</column>
<column name="R_reg_912">64, 32, 8, 0</column>
<column name="and_ln73_reg_987">64, 32, 1, 0</column>
<column name="icmp_ln35_reg_875">64, 32, 1, 0</column>
<column name="in_pix_keep_V_reg_879">64, 32, 3, 0</column>
<column name="in_pix_last_V_reg_894">64, 32, 1, 0</column>
<column name="in_pix_strb_V_reg_884">64, 32, 3, 0</column>
<column name="in_pix_user_V_reg_889">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, sobel_rgb_green_outline_fixed, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, sobel_rgb_green_outline_fixed, return value</column>
<column name="in_stream_TVALID">in, 1, axis, in_stream_V_dest_V, pointer</column>
<column name="in_stream_TREADY">out, 1, axis, in_stream_V_dest_V, pointer</column>
<column name="in_stream_TDEST">in, 1, axis, in_stream_V_dest_V, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream_V_dest_V, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream_V_dest_V, pointer</column>
<column name="out_stream_TDEST">out, 1, axis, out_stream_V_dest_V, pointer</column>
<column name="in_stream_TDATA">in, 24, axis, in_stream_V_data_V, pointer</column>
<column name="in_stream_TKEEP">in, 3, axis, in_stream_V_keep_V, pointer</column>
<column name="in_stream_TSTRB">in, 3, axis, in_stream_V_strb_V, pointer</column>
<column name="in_stream_TUSER">in, 1, axis, in_stream_V_user_V, pointer</column>
<column name="in_stream_TLAST">in, 1, axis, in_stream_V_last_V, pointer</column>
<column name="in_stream_TID">in, 1, axis, in_stream_V_id_V, pointer</column>
<column name="out_stream_TDATA">out, 24, axis, out_stream_V_data_V, pointer</column>
<column name="out_stream_TKEEP">out, 3, axis, out_stream_V_keep_V, pointer</column>
<column name="out_stream_TSTRB">out, 3, axis, out_stream_V_strb_V, pointer</column>
<column name="out_stream_TUSER">out, 1, axis, out_stream_V_user_V, pointer</column>
<column name="out_stream_TLAST">out, 1, axis, out_stream_V_last_V, pointer</column>
<column name="out_stream_TID">out, 1, axis, out_stream_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
