// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
// Date        : Sun May 13 12:50:16 2018
// Host        : AVACO-PC2 running 64-bit Service Pack 1  (build 7601)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Uart_ETH_DMA_Send_0_16_stub.v
// Design      : Uart_ETH_DMA_Send_0_16
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "DMA_Send,Vivado 2017.2" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(s_axi_AXILiteS_AWADDR, 
  s_axi_AXILiteS_AWVALID, s_axi_AXILiteS_AWREADY, s_axi_AXILiteS_WDATA, 
  s_axi_AXILiteS_WSTRB, s_axi_AXILiteS_WVALID, s_axi_AXILiteS_WREADY, 
  s_axi_AXILiteS_BRESP, s_axi_AXILiteS_BVALID, s_axi_AXILiteS_BREADY, 
  s_axi_AXILiteS_ARADDR, s_axi_AXILiteS_ARVALID, s_axi_AXILiteS_ARREADY, 
  s_axi_AXILiteS_RDATA, s_axi_AXILiteS_RRESP, s_axi_AXILiteS_RVALID, 
  s_axi_AXILiteS_RREADY, ap_clk, ap_rst_n, uart_V_din, uart_V_full_n, uart_V_write, 
  m_axi_DRAM_AWADDR, m_axi_DRAM_AWLEN, m_axi_DRAM_AWSIZE, m_axi_DRAM_AWBURST, 
  m_axi_DRAM_AWLOCK, m_axi_DRAM_AWREGION, m_axi_DRAM_AWCACHE, m_axi_DRAM_AWPROT, 
  m_axi_DRAM_AWQOS, m_axi_DRAM_AWVALID, m_axi_DRAM_AWREADY, m_axi_DRAM_WDATA, 
  m_axi_DRAM_WSTRB, m_axi_DRAM_WLAST, m_axi_DRAM_WVALID, m_axi_DRAM_WREADY, 
  m_axi_DRAM_BRESP, m_axi_DRAM_BVALID, m_axi_DRAM_BREADY, m_axi_DRAM_ARADDR, 
  m_axi_DRAM_ARLEN, m_axi_DRAM_ARSIZE, m_axi_DRAM_ARBURST, m_axi_DRAM_ARLOCK, 
  m_axi_DRAM_ARREGION, m_axi_DRAM_ARCACHE, m_axi_DRAM_ARPROT, m_axi_DRAM_ARQOS, 
  m_axi_DRAM_ARVALID, m_axi_DRAM_ARREADY, m_axi_DRAM_RDATA, m_axi_DRAM_RRESP, 
  m_axi_DRAM_RLAST, m_axi_DRAM_RVALID, m_axi_DRAM_RREADY)
/* synthesis syn_black_box black_box_pad_pin="s_axi_AXILiteS_AWADDR[4:0],s_axi_AXILiteS_AWVALID,s_axi_AXILiteS_AWREADY,s_axi_AXILiteS_WDATA[31:0],s_axi_AXILiteS_WSTRB[3:0],s_axi_AXILiteS_WVALID,s_axi_AXILiteS_WREADY,s_axi_AXILiteS_BRESP[1:0],s_axi_AXILiteS_BVALID,s_axi_AXILiteS_BREADY,s_axi_AXILiteS_ARADDR[4:0],s_axi_AXILiteS_ARVALID,s_axi_AXILiteS_ARREADY,s_axi_AXILiteS_RDATA[31:0],s_axi_AXILiteS_RRESP[1:0],s_axi_AXILiteS_RVALID,s_axi_AXILiteS_RREADY,ap_clk,ap_rst_n,uart_V_din[7:0],uart_V_full_n,uart_V_write,m_axi_DRAM_AWADDR[31:0],m_axi_DRAM_AWLEN[7:0],m_axi_DRAM_AWSIZE[2:0],m_axi_DRAM_AWBURST[1:0],m_axi_DRAM_AWLOCK[1:0],m_axi_DRAM_AWREGION[3:0],m_axi_DRAM_AWCACHE[3:0],m_axi_DRAM_AWPROT[2:0],m_axi_DRAM_AWQOS[3:0],m_axi_DRAM_AWVALID,m_axi_DRAM_AWREADY,m_axi_DRAM_WDATA[31:0],m_axi_DRAM_WSTRB[3:0],m_axi_DRAM_WLAST,m_axi_DRAM_WVALID,m_axi_DRAM_WREADY,m_axi_DRAM_BRESP[1:0],m_axi_DRAM_BVALID,m_axi_DRAM_BREADY,m_axi_DRAM_ARADDR[31:0],m_axi_DRAM_ARLEN[7:0],m_axi_DRAM_ARSIZE[2:0],m_axi_DRAM_ARBURST[1:0],m_axi_DRAM_ARLOCK[1:0],m_axi_DRAM_ARREGION[3:0],m_axi_DRAM_ARCACHE[3:0],m_axi_DRAM_ARPROT[2:0],m_axi_DRAM_ARQOS[3:0],m_axi_DRAM_ARVALID,m_axi_DRAM_ARREADY,m_axi_DRAM_RDATA[31:0],m_axi_DRAM_RRESP[1:0],m_axi_DRAM_RLAST,m_axi_DRAM_RVALID,m_axi_DRAM_RREADY" */;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  input ap_clk;
  input ap_rst_n;
  output [7:0]uart_V_din;
  input uart_V_full_n;
  output uart_V_write;
  output [31:0]m_axi_DRAM_AWADDR;
  output [7:0]m_axi_DRAM_AWLEN;
  output [2:0]m_axi_DRAM_AWSIZE;
  output [1:0]m_axi_DRAM_AWBURST;
  output [1:0]m_axi_DRAM_AWLOCK;
  output [3:0]m_axi_DRAM_AWREGION;
  output [3:0]m_axi_DRAM_AWCACHE;
  output [2:0]m_axi_DRAM_AWPROT;
  output [3:0]m_axi_DRAM_AWQOS;
  output m_axi_DRAM_AWVALID;
  input m_axi_DRAM_AWREADY;
  output [31:0]m_axi_DRAM_WDATA;
  output [3:0]m_axi_DRAM_WSTRB;
  output m_axi_DRAM_WLAST;
  output m_axi_DRAM_WVALID;
  input m_axi_DRAM_WREADY;
  input [1:0]m_axi_DRAM_BRESP;
  input m_axi_DRAM_BVALID;
  output m_axi_DRAM_BREADY;
  output [31:0]m_axi_DRAM_ARADDR;
  output [7:0]m_axi_DRAM_ARLEN;
  output [2:0]m_axi_DRAM_ARSIZE;
  output [1:0]m_axi_DRAM_ARBURST;
  output [1:0]m_axi_DRAM_ARLOCK;
  output [3:0]m_axi_DRAM_ARREGION;
  output [3:0]m_axi_DRAM_ARCACHE;
  output [2:0]m_axi_DRAM_ARPROT;
  output [3:0]m_axi_DRAM_ARQOS;
  output m_axi_DRAM_ARVALID;
  input m_axi_DRAM_ARREADY;
  input [31:0]m_axi_DRAM_RDATA;
  input [1:0]m_axi_DRAM_RRESP;
  input m_axi_DRAM_RLAST;
  input m_axi_DRAM_RVALID;
  output m_axi_DRAM_RREADY;
endmodule
