$date
	Sat Jun 13 00:00:55 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module alu_tb $end
$var reg 1 ! clock $end
$upscope $end
$scope module alu_tb $end
$var reg 32 " a [31:0] $end
$upscope $end
$scope module alu_tb $end
$var reg 32 # b [31:0] $end
$upscope $end
$scope module alu_tb $end
$var reg 2 $ op [1:0] $end
$upscope $end
$scope module alu_tb $end
$var wire 32 % out [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
b1 $
b11000001001111101011001110000000 #
b111111000101011110100011001 "
0!
$end
#1000
1!
#2000
0!
#3000
b1000001001111101011001110000000 %
1!
#4000
0!
b10010000110011111101110000111010 #
b1001101100111100110111000111111 "
#5000
1!
#6000
0!
#7000
b1001101100111100110111000111111 %
1!
#8000
0!
b10000101110100000011100101111101 #
b10010000010110001000000011000 "
#9000
1!
#10000
0!
#11000
b10010000010110001000000011000 %
1!
#12000
0!
b10101011011110110111010000010011 #
b11000100010110111011111101110010 "
#13000
1!
#14000
0!
#15000
b11000100010110111011111101110010 %
1!
#16000
0!
b10101100010011110110110101101010 #
b1010110011010000010001011110000 "
#17000
1!
#18000
0!
#19000
b1010110011010000010001011110000 %
1!
#20000
0!
b110001000111010001111011011001 #
b10101010100111011010010000011100 "
#21000
1!
#22000
0!
#23000
b10110001000111010010001111000110 %
1!
#24000
0!
b10100100000101001011100001100111 #
b1101110010101000101001000011100 "
#25000
1!
#26000
0!
#27000
b1101110010101000101001000011100 %
1!
#28000
0!
b1000100101011010001101111111000 #
b1110100100010010010011001001 "
#29000
1!
#30000
0!
#31000
b11000100101011010001101111111000 %
1!
#32000
0!
b10010011100111100110101011111110 #
b1100011010111111010100100000100 "
#33000
1!
#34000
0!
#35000
b1100011010111111010100100000100 %
1!
#36000
0!
b101011010001111011101000110000 #
b1100110011101101001010110000100 "
#37000
1!
#38000
0!
#39000
b1100110011101101001010110000100 %
1!
#40000
0!
