{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 让大模型自己生成代码并测试"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 生成与迭代反馈"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 41,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "-----------------------------code generate by LLM -------------------------------------------\n",
      "`timescale 1ns/100ps\n",
      "module TopModule (\n",
      "       input                    clk,\n",
      "       input                    rstn,\n",
      "       input                    en,\n",
      "\n",
      "       input signed [23:0]      x0_real,\n",
      "       input signed [23:0]      x0_imag,\n",
      "       input signed [23:0]      x1_real,\n",
      "       input signed [23:0]      x1_imag,\n",
      "       input signed [23:0]      x2_real,\n",
      "       input signed [23:0]      x2_imag,\n",
      "       input signed [23:0]      x3_real,\n",
      "       input signed [23:0]      x3_imag,\n",
      "\n",
      "       output                   yout_valid,\n",
      "       output signed [23:0]     y0_real,\n",
      "       output signed [23:0]     y0_imag,\n",
      "       output signed [23:0]     y1_real,\n",
      "       output signed [23:0]     y1_imag,\n",
      "       output signed [23:0]     y2_real,\n",
      "       output signed [23:0]     y2_imag,\n",
      "       output signed [23:0]     y3_real,\n",
      "       output signed [23:0]     y3_imag\n",
      "       );\n",
      "\n",
      "   // Operating data\n",
      "   wire signed [23:0]             xm_real [2:0] [3:0];\n",
      "   wire signed [23:0]             xm_imag [2:0] [3:0];\n",
      "   wire                           en_connect [5:0];\n",
      "   assign                         en_connect[0] = en;\n",
      "   assign                         en_connect[1] = en;\n",
      "\n",
      "   // Define rotation factors for 4-point FFT\n",
      "   wire signed [15:0]             factor_real [1:0];\n",
      "   wire signed [15:0]             factor_imag [1:0];\n",
      "   assign factor_real[0]        = 16'h2000; // 1\n",
      "   assign factor_imag[0]        = 16'h0000; // 0\n",
      "   assign factor_real[1]        = 16'h0000; // 0\n",
      "   assign factor_imag[1]        = 16'hE000; // -1\n",
      "\n",
      "   // Input initialization (bit-reversal)\n",
      "   assign xm_real[0][0] = x0_real;\n",
      "   assign xm_real[0][1] = x2_real;\n",
      "   assign xm_real[0][2] = x1_real;\n",
      "   assign xm_real[0][3] = x3_real;\n",
      "\n",
      "   assign xm_imag[0][0] = x0_imag;\n",
      "   assign xm_imag[0][1] = x2_imag;\n",
      "   assign xm_imag[0][2] = x1_imag;\n",
      "   assign xm_imag[0][3] = x3_imag;\n",
      "\n",
      "   // Butterfly instantiation\n",
      "   genvar               m, k;\n",
      "   generate\n",
      "      for(m=0; m<=1; m=m+1) begin: stage\n",
      "         for (k=0; k<=1; k=k+1) begin: unit\n",
      "            SubModule u_butter (\n",
      "               .clk         (clk                                     ),\n",
      "               .rstn        (rstn                                    ),\n",
      "               .en          (en_connect[m*2 + k]                     ),\n",
      "\n",
      "               // Input data\n",
      "               .xp_real     (xm_real[m][k<1 ? 0 : k+1-m]             ),\n",
      "               .xp_imag     (xm_imag[m][k<1 ? 0 : k+1-m]             ),\n",
      "               .xq_real     (xm_real[m][k<1 ? 1+m : k+2]             ),\n",
      "               .xq_imag     (xm_imag[m][k<1 ? 1+m : k+2]             ),\n",
      "\n",
      "               .factor_real (factor_real[(m&k)? 1 : 0]               ),\n",
      "               .factor_imag (factor_imag[(m&k)? 1 : 0]               ),\n",
      "\n",
      "               // Output data\n",
      "               .valid       (en_connect[(m+1)*2 + k]                 ),\n",
      "               .yp_real     (xm_real[m+1][k<1 ? 0 : k+1-m]           ),\n",
      "               .yp_imag     (xm_imag[m+1][k<1 ? 0 : k+1-m]           ),\n",
      "               .yq_real     (xm_real[m+1][k<1 ? 1+m : k+2]           ),\n",
      "               .yq_imag     (xm_imag[m+1][k<1 ? 1+m : k+2]           )\n",
      "            );\n",
      "         end\n",
      "      end\n",
      "   endgenerate\n",
      "\n",
      "   assign     yout_valid = en_connect[5];\n",
      "   assign     y0_real = xm_real[2][0];\n",
      "   assign     y0_imag = xm_imag[2][0];\n",
      "   assign     y1_real = xm_real[2][1];\n",
      "   assign     y1_imag = xm_imag[2][1];\n",
      "   assign     y2_real = xm_real[2][2];\n",
      "   assign     y2_imag = xm_imag[2][2];\n",
      "   assign     y3_real = xm_real[2][3];\n",
      "   assign     y3_imag = xm_imag[2][3];\n",
      "\n",
      "endmodule\n",
      "====================================================DEBUG ROUND 1, current history length: 19170=========================================================\n",
      "No Syntax error\n",
      "No Functional error\n",
      "Each channel total test input numembers: 44\n",
      "MSE result: 0.0\n",
      "Congratulations! All is well!\n",
      "Code has been written to Result\\fft4_(8guide4)\\fft4_(8guide4)_llm_gen.v\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "import json\n",
    "from pprint import pprint\n",
    "import subprocess\n",
    "import json\n",
    "import argparse\n",
    "import numpy as np\n",
    "import re\n",
    "from scipy.fftpack import fft\n",
    "from typing import Tuple\n",
    "from pathlib import Path\n",
    "from typing import Dict\n",
    "from langchain_openai import ChatOpenAI\n",
    "from functools import partial\n",
    "from scipy.signal import lfilter\n",
    "\n",
    "# --------------------------------------- API配置 ----------------------------------------\n",
    "os.environ[\"OPENAI_API_KEY\"] = \"sk-cwiXW4bSS8W4ykhB8Z2K9W1fGnHMiNcF6qoFMIqpAK5Qw6Zs\"\n",
    "os.environ[\"OPENAI_API_BASE\"] = \"https://api.closeai-proxy.xyz/v1\"\n",
    "model = ChatOpenAI(model=\"gpt-4o\")\n",
    "\n",
    "# 流式输出结果\n",
    "def stream_and_model(question, _model) -> str:\n",
    "    all_text = \"\"\n",
    "    for chunk in _model.stream(question):\n",
    "        # print(chunk.content, end=\"\", flush=True)\n",
    "        all_text += chunk.content\n",
    "    return all_text\n",
    "stream = partial(stream_and_model, _model=model)\n",
    "# --------------------------------------- 基础配置 ----------------------------------------\n",
    "task_name = \"fft4_(8guide4)\" #fft4 fft8 fft4_(8guide4) fir16\n",
    "workspace = Path(\"Result\")\n",
    "questions_path = Path(\"G:/Desktop/LLM_ICDesign/课题\") / task_name\n",
    "problem_prompt_path = questions_path / f\"{task_name}_prompt.txt\"\n",
    "\n",
    "# ----------------------------------- LLM 第一次生成结果 -----------------------------------\n",
    "history = []\n",
    "history.append(\"System: You are a Verilog expert, I need your help to write verilog code for me\")\n",
    "history.append(f\"User: {problem_prompt_path.read_text()}\")\n",
    "history.append(f\"User: above is all the information for you to solve the problem. Remember, your code's top module name should always be `TopModule`\")\n",
    "history.append(f\"User: Now you analyze the problem and at last write the code for me.\")\n",
    "\n",
    "ans = stream(str(history))\n",
    "history.append(f\"AI: {ans}\")\n",
    "\n",
    "def remove_markdown(json_text) -> str:\n",
    "    json_text = json_text.replace(\"```json\", \"\").replace(\"```\", \"\")\n",
    "    return json_text\n",
    "\n",
    "def abstract_code_from_answer(ans: str) -> Dict:\n",
    "    prompt = f\"\"\"User: You have analyzed the verilog code writing problem and write the code for me.\n",
    "I need you to extract the analysis and code from the above text.\n",
    "You should output in Json format as below:\n",
    "{{\n",
    "    analysis: \"Your analysis here\",\n",
    "    code: \"Your code here\"\n",
    "}}\n",
    "-------------------------\n",
    "Here is the text:\n",
    "{ans}\n",
    "\"\"\"\n",
    "    ans = stream(prompt)\n",
    "    return json.loads(remove_markdown(ans))\n",
    "\n",
    "code = abstract_code_from_answer(ans)[\"code\"]\n",
    "print(\"\\n-----------------------------code generate by LLM -------------------------------------------\")\n",
    "print(code)\n",
    "history.append(\"AI: The first generated code:\")\n",
    "history.append(code)\n",
    "\n",
    "# -----------------------------------对LLM 生成的结果进行测试-----------------------------------    \n",
    "# ----------------------------------- 声明语法和功能检查工具 -----------------------------------   \n",
    "def read_coefficients(input_file):\n",
    "    with open(input_file, 'r') as file:\n",
    "        coef = []\n",
    "        for line in file:\n",
    "            # 去除行末的换行符和空格\n",
    "            line = line.strip()\n",
    "            # 处理每一行的数据\n",
    "            if line:\n",
    "                coef.append(int(line))\n",
    "    return coef\n",
    "\n",
    "def fir_eval(h_coe=None,in_bitwidths = 16,out_bitwidths = 32,VCD_dir=None,signinter=False):\n",
    "\n",
    "    in_name = \"xin\"\n",
    "    out_name = \"yout\"\n",
    "    signals, timestamps=read_vcd(VCD_dir)\n",
    "\n",
    "    check_port_name = []\n",
    "    for signal_id, signal in signals.items():\n",
    "        check_port_name.append(signal['name'])\n",
    "    \n",
    "    assert in_name in check_port_name ,\"Make sure your input port name is xin!\"\n",
    "    assert out_name in check_port_name ,\"Make sure your output port name is yout!\"  \n",
    "    assert 'clk' in check_port_name,\"Make sure your clock name is clk!\"\n",
    "    assert 'xin_en' in check_port_name,\"Make sure you have xin_en signal!\"      \n",
    "    assert 'yout_valid'in check_port_name,\"Make sure you have yout_valid signal!\"    \n",
    "\n",
    "    valid_time = 0\n",
    "    en_time = 0\n",
    "    #数据准备for\n",
    "    for signal_id, signal in signals.items():\n",
    "        # #提取clk时钟\n",
    "        if signal['name'] == 'clk':\n",
    "            clk_period = signal['changes'][4][0]-signal['changes'][2][0]\n",
    "        \n",
    "        #提取en值为高的时刻\n",
    "        if signal['name'] == \"xin_en\":\n",
    "            for change in signal['changes']:\n",
    "                time, value = change\n",
    "                if(value == '1'):\n",
    "                    if en_time<int(time):\n",
    "                        en_time = int(time)        \n",
    "\n",
    "        #提取valid值为高的时刻\n",
    "        if signal['name'] == 'yout_valid':\n",
    "            for change in signal['changes']:\n",
    "                time, value = change\n",
    "                if(value == '1'):\n",
    "                    if valid_time<int(time):\n",
    "                        valid_time = int(time)\n",
    "\n",
    "    in_time_last = en_time\n",
    "    out_time_last = valid_time\n",
    "    for signal_id, signal in signals.items(): \n",
    "\n",
    "        if signal['name'] == in_name:\n",
    "            spilt_in=[]\n",
    "            #根据Valid统计除X值以外有效y的个数\n",
    "            for change in signal['changes']:\n",
    "                time , value = change\n",
    "                if(int(time) >= en_time):\n",
    "                    if int(time) - in_time_last <= clk_period:\n",
    "                        spilt_in.append(value)\n",
    "                        in_time_last = int(time)\n",
    "                    else:\n",
    "                        #补齐相同的输入\n",
    "                        for i in range(int((int(time)-in_time_last)/clk_period)-1):\n",
    "                            spilt_in.append(spilt_in[-1])\n",
    "                        spilt_in.append(value)\n",
    "                        in_time_last = int(time)\n",
    "            xin_len= len(spilt_in)        \n",
    "\n",
    "        if signal['name'] == out_name:\n",
    "            spilt_out=[]\n",
    "            #根据Valid统计除X值以外有效y的个数\n",
    "            for change in signal['changes']:\n",
    "                time , value = change\n",
    "                if(int(time) > valid_time):\n",
    "                    if int(time) - out_time_last <= clk_period:\n",
    "                        spilt_out.append(value)\n",
    "                        out_time_last = int(time)\n",
    "                    else:\n",
    "                        #补齐相同的输出\n",
    "                        for i in range(int((int(time)-out_time_last)/clk_period)-1):\n",
    "                            spilt_out.append(spilt_out[-1])\n",
    "                        spilt_out.append(value)\n",
    "                        out_time_last = int(time)\n",
    "            yout_len= len(spilt_out)\n",
    "            \n",
    "    if(xin_len > yout_len):\n",
    "        xin_len = yout_len\n",
    "    assert xin_len==yout_len,\"The amout of Input  and Output is different!\"\n",
    "\n",
    "    in_array = np.empty(xin_len)\n",
    "    out_array = np.empty(yout_len)\n",
    "\n",
    "    for signal_id, signal in signals.items():     \n",
    "        # 寻找输入值\n",
    "        if signal['name'] == in_name:\n",
    "            for i in range(xin_len):\n",
    "                value = spilt_in[i]\n",
    "                if(signinter):\n",
    "                    in_array[i]=signed_bin_to_dec(value,in_bitwidths)\n",
    "                else:\n",
    "                    in_array[i]=int(value,2)\n",
    "            \n",
    "        # 寻找输出结果\n",
    "        if signal['name'] == out_name:\n",
    "            #循环提取\n",
    "            for i in range(yout_len):\n",
    "                value = spilt_out[i]\n",
    "                if signinter :\n",
    "                    out_array[i]=signed_bin_to_dec(value,out_bitwidths)\n",
    "                else:\n",
    "                    out_array[i]=int(value,2)\n",
    "\n",
    "    #FIR滤波器计算参考结果\n",
    "    filtered_signal = lfilter(h_coe, 1.0, in_array)\n",
    "    out_array = np.array(out_array)\n",
    "    mse_error = complex_MSE(filtered_signal,out_array)\n",
    "    \n",
    "\n",
    "    print(\"test numbers:\",xin_len)\n",
    "    print(\"MSE result:\",mse_error) \n",
    "    return mse_error\n",
    "\n",
    "def arg_manage():\n",
    "\n",
    "    parser = argparse.ArgumentParser()\n",
    "    parser.add_argument(\"--fft_channels\" ,type=int,required=True,help=\"FFT 总通道数\")\n",
    "    parser.add_argument(\"--in_bitwidths\" ,type=int,required=True,help=\"单个数据输入位宽\")\n",
    "    parser.add_argument(\"--out_bitwidths\",type=int,required=True,help=\"单个数据输出位宽\")\n",
    "    parser.add_argument(\"--VCD_dir\",type=str,required=True,help=\"VCD文件路径\")\n",
    "    args = parser.parse_args()\n",
    "    return args\n",
    "    # 解析命令行参数\n",
    "\n",
    "def read_vcd(filename):\n",
    "    signals = {}\n",
    "    timestamps = []\n",
    "    current_time = 0\n",
    "    \n",
    "    with open(filename, 'r') as file:\n",
    "        for line in file:\n",
    "            line = line.strip()\n",
    "            \n",
    "            # 解析信号声明\n",
    "            if line.startswith('$var'):\n",
    "                parts = line.split()\n",
    "                signal_type = parts[1]    # 例如 wire, reg 等\n",
    "                signal_id = parts[3]      # 唯一标识符\n",
    "                signal_name = parts[4]    # 信号名称\n",
    "                signals[signal_id] = {'name': signal_name, 'type': signal_type, 'changes': []}\n",
    "            \n",
    "            # 解析时间戳\n",
    "            elif line.startswith('#'):\n",
    "                current_time = int(line[1:])\n",
    "                timestamps.append(current_time)\n",
    "            \n",
    "            # 解析信号值变化 (二进制值变化)\n",
    "            elif re.match(r'^[01]', line):\n",
    "                value = line[0]\n",
    "                signal_id = line[1:]\n",
    "                if signal_id in signals:\n",
    "                    signals[signal_id]['changes'].append((current_time, value))\n",
    "            \n",
    "            # 解析信号值变化 (多位二进制或十六进制)\n",
    "            elif re.match(r'^[b|B|h|H]', line):\n",
    "                parts = line.split()\n",
    "                value = parts[0][1:]  # 获取值 (去掉前导字符)\n",
    "                signal_id = parts[1]\n",
    "                if signal_id in signals:\n",
    "                    signals[signal_id]['changes'].append((current_time, value))\n",
    "\n",
    "    return signals, timestamps\n",
    "\n",
    "def print_waveform_details(signals):\n",
    "    print(\"Waveform Details:\\n\")\n",
    "    for signal_id, signal in signals.items():\n",
    "        print(f\"Signal ID: {signal_id}\")\n",
    "        print(f\"  Name: {signal['name']}\")\n",
    "        print(f\"  Type: {signal['type']}\")\n",
    "        print(\"  Changes:\")\n",
    "        for change in signal['changes']:\n",
    "            time, value = change\n",
    "            print(f\"    Time: {time}, Value: {value}\")\n",
    "        print(signal['changes'][0])\n",
    "        print(\"\")\n",
    "\n",
    "def signed_bin_to_dec(bin_str,bitwidths):\n",
    "    \n",
    "    # 将二进制字符串转换为整数\n",
    "    value = int(bin_str, 2)\n",
    "    \n",
    "    if value & (1 << (bitwidths - 1)):\n",
    "        value -= (1 << bitwidths)\n",
    "    \n",
    "    return value\n",
    "\n",
    "def complex_MSE(x,x_ref):\n",
    "    return np.mean(np.abs(x-x_ref)**2)\n",
    "\n",
    "def fft_eval(fft_channels=8,in_bitwidths=24,out_bitwidths=24,VCD_dir=None):\n",
    "    \n",
    "    in_real_names  = []\n",
    "    in_image_names = []\n",
    "    out_real_names  = []\n",
    "    out_image_names = []\n",
    "\n",
    "    for i in range(fft_channels):\n",
    "        in_real_names.append(\"x\"+str(i)+\"_real\")\n",
    "        in_image_names.append(\"x\"+str(i)+\"_imag\")\n",
    "\n",
    "    for i in range(fft_channels):\n",
    "        out_real_names.append(\"y\"+str(i)+\"_real\")\n",
    "        out_image_names.append(\"y\"+str(i)+\"_imag\")\n",
    "\n",
    "    signals, timestamps = read_vcd(VCD_dir)\n",
    "    \n",
    "    check_port_name = []\n",
    "    for signal_id, signal in signals.items():\n",
    "        check_port_name.append(signal['name'])\n",
    "\n",
    "    assert all(item in check_port_name for item in in_real_names) & all(item in check_port_name for item in in_image_names),\"Make sure your input port name is x{$channel_index}_real or x{$channel_index}_imag!\"\n",
    "    assert all(item in check_port_name for item in out_real_names) & all(item in check_port_name for item in out_image_names),\"Make sure your output port name is y{$channel_index}_real or y{$channel_index}_imag!\"\n",
    "    assert 'yout_valid' in check_port_name,\"Make sure you have yout_valid signal!\"  \n",
    "    valid_time = 0\n",
    "    in_num = np.empty((fft_channels))\n",
    "    out_num = np.empty((fft_channels))\n",
    "    \n",
    "    #数据准备for\n",
    "    for signal_id, signal in signals.items():\n",
    "        #提取valid值为高的时刻\n",
    "        if signal['name'] == 'yout_valid':\n",
    "            for change in signal['changes']:\n",
    "                time, value = change\n",
    "                if(value == '1'):\n",
    "                    if valid_time<int(time):\n",
    "                        valid_time = int(time)\n",
    "                    \n",
    "    for signal_id, signal in signals.items():        \n",
    "        #提取输入数量\n",
    "        if signal['name'] in in_real_names:\n",
    "            in_real_length = len(signal['changes'])\n",
    "            index_in_real = in_real_names.index(signal['name'])\n",
    "            in_num[index_in_real] = in_real_length\n",
    "        \n",
    "        if signal['name'] in out_real_names:\n",
    "            index_out_real = out_real_names.index(signal['name'])\n",
    "            spilt_signals=[]\n",
    "            #根据Valid统计除X值以外有效y的个数\n",
    "            for change in signal['changes']:\n",
    "                time , value = change\n",
    "                if(int(time) >= valid_time):\n",
    "                    spilt_signals.append(value)\n",
    "            out_num[index_out_real] = len(spilt_signals)\n",
    "    \n",
    "    assert np.all(in_num==in_num[0]), \"Input channels have different lengths!\"\n",
    "    assert np.all(out_num==out_num[0]), \"Output channels have different lengths!\"\n",
    "\n",
    "    #FFT电路输入输出有效组数\n",
    "    eval_in_groups = int(in_num[0])\n",
    "    eval_out_groups = int(out_num[0])\n",
    "\n",
    "    if eval_in_groups > eval_out_groups:\n",
    "        eval_in_groups = eval_out_groups\n",
    "\n",
    "    assert eval_in_groups==eval_out_groups,\"Input channels and Output channels have different lengths!\"\n",
    "\n",
    "    in_array = np.empty((fft_channels,eval_in_groups,2))\n",
    "    out_array = np.empty((fft_channels,eval_out_groups,2))\n",
    "\n",
    "    for signal_id, signal in signals.items():\n",
    "        # 寻找各输入通道实数输入结果\n",
    "        if signal['name'] in in_real_names:\n",
    "            index_in_real = in_real_names.index(signal['name'])\n",
    "            \n",
    "            for i in range(eval_in_groups):\n",
    "                time , value = signal['changes'][i]\n",
    "                in_array[index_in_real][i][0] = signed_bin_to_dec(value,in_bitwidths)\n",
    "                \n",
    "        # 寻找各输入通道虚数输入结果\n",
    "        if signal['name'] in in_image_names:\n",
    "            index_in_image = in_image_names.index(signal['name'])\n",
    "   \n",
    "            for i in range(eval_in_groups):\n",
    "                time , value = signal['changes'][i]\n",
    "                in_array[index_in_image][i][1] = signed_bin_to_dec(value,in_bitwidths)\n",
    "\n",
    "        \n",
    "        # 寻找各输出通道实数输出结果\n",
    "        if signal['name'] in out_real_names:\n",
    "            index_out_real = out_real_names.index(signal['name'])\n",
    "            \n",
    "            #去除X值\n",
    "            spilt_signals=[]\n",
    "            for change in signal['changes']:\n",
    "                time , value = change\n",
    "                if(int(time) >= valid_time):\n",
    "                    spilt_signals.append(change)\n",
    "            #循环提取\n",
    "            for i in range(eval_out_groups):\n",
    "                time , value = spilt_signals[i]\n",
    "                out_array[index_out_real][i][0] = signed_bin_to_dec(value,out_bitwidths)\n",
    "        \n",
    "        #寻找各输出通道虚数输出结果\n",
    "        if signal['name'] in out_image_names:\n",
    "            index_out_image = out_image_names.index(signal['name'])\n",
    "            \n",
    "            #去除X值\n",
    "            spilt_signals=[]\n",
    "            for change in signal['changes']:\n",
    "                time , value = change\n",
    "                if(int(time) >= valid_time):\n",
    "                    spilt_signals.append(change)\n",
    "            #循环提取\n",
    "            for i in range(eval_out_groups):\n",
    "                time , value = spilt_signals[i]\n",
    "                out_array[index_out_image][i][1] = signed_bin_to_dec(value,out_bitwidths)\n",
    "    \n",
    "    #合成复数\n",
    "    in_complex = np.transpose(in_array[:,:,0] + 1j * in_array[:,:,1])\n",
    "   \n",
    "    fft_ref = fft(in_complex)  \n",
    "    # print(\"FFT result:\", fft_ref)\n",
    "    \n",
    "    #合成复数\n",
    "    out_complex = np.transpose(out_array[:,:,0] + 1j * out_array[:,:,1])\n",
    "    # print(\"RTL calculate result:\",out_complex)\n",
    "    \n",
    "    mse_error = complex_MSE(out_complex,fft_ref)\n",
    "    print(\"Each channel total test input numembers:\",eval_in_groups)\n",
    "    print(\"MSE result:\",mse_error)\n",
    "    if mse_error is None:\n",
    "        print(\"Warning: mse_error is None\")\n",
    "    return mse_error\n",
    "\n",
    "def solve_syntax_error(code: str, syntax_err: str) -> Tuple[str, str]:\n",
    "    \"\"\"return analyze and corrected code\"\"\"\n",
    "    prompt = f\"\"\"Please solve the syntax error according to the error message below:\n",
    "======================Code======================\n",
    "{code}\n",
    "======================Error======================\n",
    "{syntax_err}\n",
    "=================================================\n",
    "Please analysis the error, and at last give me the corrected code.\n",
    "\"\"\"\n",
    "    # Syntax Error 的改进方向：\n",
    "    ans = stream(prompt)\n",
    "    ans = abstract_code_from_answer(ans)\n",
    "        \n",
    "    analysis = ans[\"analysis\"]\n",
    "    corrected_code = ans[\"code\"]\n",
    "    \n",
    "    corrected_code = corrected_code.replace(\"```verilog\", \"\").replace(\"```\", \"\")\n",
    "    return analysis, corrected_code\n",
    "    \n",
    "def solve_functional_error(code: str, functional_error: str) -> Tuple[str, str]:\n",
    "    \"\"\"return analyze and corrected code\"\"\"\n",
    "    prompt = f\"\"\"Please solve the functional error according to the error message below:\n",
    "======================Code======================\n",
    "{code}\n",
    "======================Error======================\n",
    "{functional_error}\n",
    "=================================================\n",
    "Please analysis the error, and at last give me the corrected code.\n",
    "\"\"\"\n",
    "    # Functional Error 的改进较为复杂，不同的电路会有不同的debug方法，同学们可以挑选一种电路，尝试为他设计一种改进方法。\n",
    "    # 如真值表电路，可以添加一条思维链，提取代码中的所有公式，然后与真值表对比是否正确，或者用大模型将代码转化为python代码，用真值表的结论来演算，获得更多反馈来给大模型目前的结果打分\n",
    "    \n",
    "    ans = stream(prompt)\n",
    "    ans = abstract_code_from_answer(ans)\n",
    "        \n",
    "    analysis = ans[\"analysis\"]\n",
    "    corrected_code = ans[\"code\"]\n",
    "    \n",
    "    corrected_code = corrected_code.replace(\"```verilog\", \"\").replace(\"```\", \"\")\n",
    "    return analysis, corrected_code\n",
    "\n",
    "def is_their_any_functional_error(vvp_output: str) -> bool:\n",
    "    prompt = f\"\"\"Here is the output runned by IVerilog.\n",
    "    Please check if it means there is any functional error in the code.\n",
    "    =========================\n",
    "    {vvp_output}\n",
    "    =========================\n",
    "    If there is any functional error, the text above will tell you there is mismatch in some Output.\n",
    "    If all the output has no mismatch, then there is no functional error.\n",
    "    Give me your analysis and at the end firmly tell me if there is any functional error or not.\n",
    "    \"\"\"\n",
    "    ans = stream(prompt)\n",
    "    \n",
    "    prompt = f\"\"\"Please tell me if there is any functional error in the code. You will output in Json format as below:\n",
    "    if there is no functional_error, functional_ok should be True, otherwise False\n",
    "    {{\n",
    "        analysis: \"Your analysis here\",\n",
    "        functional_ok: bool\n",
    "    }}\n",
    "    =============================\n",
    "    Here is the text: {ans}\n",
    "    \"\"\"\n",
    "    ans = stream(prompt)\n",
    "    return json.loads(remove_markdown(ans))[\"functional_ok\"]\n",
    "\n",
    "def is_mse_error_ok(task_name) -> bool:\n",
    "    # 这里来通过与标准的ref电路的输出结果计算MSE来判断 ，如果MSE的结果大于一定阈值，那么就说明还是有功能错误\n",
    "    if task_name == \"fir16\":\n",
    "        VCD_dir =  workspace / task_name / \"Result.vcd\"\n",
    "        coef_dir =  workspace / task_name / \"fir_coef.txt\"\n",
    "        coef = read_coefficients(coef_dir)\n",
    "        mse_error = fir_eval(h_coe=coef,VCD_dir = VCD_dir)\n",
    "    else:\n",
    "        task_params = {\n",
    "                \"fft4\": {\n",
    "                    \"fft_channels\": 4,\n",
    "                    \"in_bitwidths\": 8,\n",
    "                    \"out_bitwidths\": 10\n",
    "                },\n",
    "                \"fft4_(8guide4)\": {\n",
    "                    \"fft_channels\": 4,\n",
    "                    \"in_bitwidths\": 24,\n",
    "                    \"out_bitwidths\": 24\n",
    "                },\n",
    "                \"fft8\": {\n",
    "                    \"fft_channels\": 8,\n",
    "                    \"in_bitwidths\": 24,\n",
    "                    \"out_bitwidths\": 24\n",
    "                }\n",
    "                \n",
    "            }\n",
    "        params = task_params.get(task_name, {})\n",
    "        fft_channels = params.get(\"fft_channels\")\n",
    "        in_bitwidths = params.get(\"in_bitwidths\")\n",
    "        out_bitwidths = params.get(\"out_bitwidths\")\n",
    "        VCD_dir =  workspace / task_name / \"Result.vcd\"\n",
    "        mse_error =fft_eval(fft_channels=fft_channels, in_bitwidths=in_bitwidths, out_bitwidths=out_bitwidths, VCD_dir=VCD_dir)\n",
    "    if mse_error > 5:\n",
    "        return False\n",
    "    else:\n",
    "        return True\n",
    "\n",
    "def run_iverilog(task_name: str, rtl_code: str, tb_code: str,  subref_code: str = \"\") -> Tuple[str, str]:\n",
    "    \"\"\"编译 Verilog 代码\n",
    "\n",
    "    Returns:\n",
    "        Tuple[str, str]: syntax, functional\n",
    "    \"\"\"\n",
    "    rtl_code = rtl_code.replace(\"```verilog\", \"\").replace(\"```\", \"\")\n",
    "    tb_code = tb_code.replace(\"```verilog\", \"\").replace(\"```\", \"\")\n",
    "    # ref_code = ref_code.replace(\"```verilog\", \"\").replace(\"```\", \"\")\n",
    "    \n",
    "    workdir = workspace / task_name\n",
    "    workdir.mkdir(parents=True, exist_ok=True) # 如果目录不存在，则会创建它及其父目录\n",
    "    \n",
    "    rtl_path = workdir / f\"{task_name}_solve.v\"\n",
    "    rtl_path.write_text(rtl_code)\n",
    "    \n",
    "    tb_path = workdir / f\"{task_name}_test.v\"\n",
    "    tb_path.write_text(tb_code)\n",
    "    \n",
    "    # ref_path = workdir / f\"{task_name}_ref.v\"\n",
    "    # ref_path.write_text(ref_code)\n",
    "    \n",
    "    if subref_code:\n",
    "        subref_path = workdir / \"subref.v\"\n",
    "        subref_path.write_text(subref_code)\n",
    "    \n",
    "    output_file_path = workdir / \"result.out\"  # 定义了编译后的输出文件路径\n",
    "    \n",
    "    # 使用 iverilog 工具编译 solve.v、test.v 和 ref.v 文件，并将输出写入到 result.out 文件中\n",
    "    compile_cmd = [\"iverilog\", \"-o\", str(output_file_path), \"-I\", str(workdir), str(rtl_path), str(tb_path)]\n",
    "    if subref_code:\n",
    "        compile_cmd.append(str(subref_path))\n",
    "    \n",
    "    result = subprocess.run(compile_cmd, stdout=subprocess.PIPE, stderr=subprocess.PIPE)\n",
    "    syntax_err = result.stderr.decode(\"utf-8\")\n",
    "    \n",
    "    if syntax_err:\n",
    "        return syntax_err, None , None\n",
    "    \n",
    "    # 运行仿真并生成 VCD 文件\n",
    "    vcd_file_path = workdir / \"Result.vcd\"\n",
    "    result = subprocess.run([\"vvp\", str(output_file_path)], stdout=subprocess.PIPE, stderr=subprocess.PIPE)\n",
    "    functional_error = result.stdout.decode(\"utf-8\")\n",
    "    \n",
    "    return None, functional_error, str(vcd_file_path)\n",
    "# ----------------判断 是否具有语法或者功能错误 以及在没有错误的时候检查计算是否正确----------------\n",
    "# 原始的tb code 、 ref code 、subref code 路径  便于后续的调用\n",
    "tb_code = (questions_path / f\"{task_name}_tb.v\").read_text().replace(\"RefModule\", \"TopModule\")\n",
    "# ref_code = (questions_path / f\"{task_name}_ref.v\").read_text()\n",
    "subref_file = questions_path / \"subref.v\"\n",
    "if subref_file.exists():\n",
    "    subref_code = subref_file.read_text()\n",
    "else:\n",
    "    subref_code = \"\"\n",
    "    \n",
    "# 一直循环直到没有语法和功能错误 或者达到最大迭代次数\n",
    "max_iter = 5\n",
    "current_round = 1\n",
    "\n",
    "# # ----------------- Test -----------------\n",
    "# rtl_code = code\n",
    "# syntax_err, functional_error, vcd_file = run_iverilog(task_name, rtl_code, tb_code,subref_code)\n",
    "# print(\"sunatax error:\",syntax_err)\n",
    "# if syntax_err != None:\n",
    "#     print(\"over\")\n",
    "# else:\n",
    "#     print(\"functional error:\",functional_error)\n",
    "#     mse_ok = is_mse_error_ok(task_name)\n",
    "\n",
    "# -------------------------------------------------- 迭代生成 --------------------------------------------------\n",
    "while True:\n",
    "    print(f\"====================================================DEBUG ROUND {current_round}, current history length: {len(str(history))}=========================================================\")\n",
    "    # 使用iverilog来检查是否有语法错误和功能错误\n",
    "    # 获取上一次生成的code的代码\n",
    "    rtl_code = code\n",
    "    syntax_err, functional_error, vcd_file = run_iverilog(task_name, rtl_code, tb_code,subref_code)\n",
    "    # 判断是否有语法错误\n",
    "    if syntax_err:\n",
    "        print(\"Syntax error:\", syntax_err)\n",
    "        history.append(\"Tool: Syntax error occured! Tool output is below:\")\n",
    "        history.append(syntax_err)\n",
    "        analysis, code = solve_syntax_error(code, syntax_err)\n",
    "    else:\n",
    "        print(\"No Syntax error\")\n",
    "        functional_ok = is_their_any_functional_error(functional_error)\n",
    "        # 判断是否有功能错误\n",
    "        if not functional_ok :\n",
    "            print(\"Functional error:\", functional_error)\n",
    "            history.append(\"Tool: Functional error occured! Tool output is below\")\n",
    "            history.append(functional_error)\n",
    "            analysis, code = solve_functional_error(code, functional_error)\n",
    "        else:\n",
    "            print(\"No Functional error\")\n",
    "        # 与正确结果对比\n",
    "        # if not syntax_err and not functional_ok:\n",
    "            mse_ok = is_mse_error_ok(task_name)\n",
    "            if not mse_ok:\n",
    "                print(\"MSE is large\")\n",
    "                history.append(\"Tool: Functional error occured! Tool output is below\")\n",
    "                history.append(\"The MSE of the result is larger than the threadhold, which means the calculation steps have promblems.Please check the code again!\")\n",
    "                history.append(\"You should pay close attention to the code in the middle of the generate statement in the source code. Other code does not need to be modified, but you should also pay attention to the range of m k should match the size dimensions of en_comnect, xm_deal, and xm_imag arrays\")\n",
    "                analysis, code = solve_functional_error(code, functional_error)\n",
    "            else:\n",
    "                print(\"Congratulations! All is well!\")\n",
    "                # 将代码写入文件\n",
    "                llm_gen_path = workspace / task_name / f\"{task_name}_llm_gen.v\"\n",
    "                with llm_gen_path.open(\"w\") as f:\n",
    "                    f.write(code)\n",
    "                    print(f\"Code has been written to {llm_gen_path}\")\n",
    "                break\n",
    "            \n",
    "    if current_round > max_iter:\n",
    "        print(\"Max Iteration reached\")\n",
    "        break\n",
    "    else :\n",
    "        current_round += 1\n",
    "        \n",
    "    history.append(f\"AI: Analysis for the error: {analysis}\")\n",
    "    history.append(f\"AI: modified code:\")\n",
    "    history.append(code)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "python3.10",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.13"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
