int F_1 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_4 , struct V_5 * V_6 , unsigned int * V_7 )\r\n{\r\nint V_8 = 0 ;\r\nunsigned int V_9 = 0 ;\r\nunsigned int V_10 ;\r\ndouble V_11 = 0 ;\r\nunsigned char V_12 ;\r\nunsigned char V_13 ;\r\nunsigned char V_14 ;\r\nunsigned char V_15 ;\r\nunsigned int V_16 ;\r\nunsigned int V_17 = 0 ;\r\nV_8 = V_6 -> V_18 ;\r\nV_12 = ( unsigned char ) F_2 ( V_6 -> V_19 ) ;\r\nV_13 = ( unsigned char ) V_7 [ 0 ] ;\r\nV_14 = ( unsigned char ) V_7 [ 1 ] ;\r\nV_15 = ( unsigned char ) V_7 [ 2 ] ;\r\nV_16 = ( unsigned int ) V_7 [ 3 ] ;\r\nF_3 ( L_1 , V_14 ) ;\r\nif ( V_12 < 4 ) {\r\nif ( ( V_20 -> V_21 .\r\nV_22 [ V_12 ] &\r\n0xFFFF0000UL ) == V_23 ) {\r\nif ( V_13 <= 1 ) {\r\nif ( ( V_14 == V_24 ) ||\r\n( V_14 == V_25 ) ||\r\n( V_14 == V_26 ) ||\r\n( V_14 ==\r\nV_27 ) ) {\r\nif ( ( V_15 <= 4 )\r\n|| ( V_14 ==\r\nV_27 ) ) {\r\nif ( ( ( V_14 == V_24 ) && ( V_15 == 0 ) && ( V_16 >= 133 ) && ( V_16 <= 0xFFFFFFFFUL ) ) || ( ( V_14 == V_24 ) && ( V_15 == 1 ) && ( V_16 >= 1 ) && ( V_16 <= 571230650UL ) ) || ( ( V_14 == V_24 ) && ( V_15 == 2 ) && ( V_16 >= 1 ) && ( V_16 <= 571230UL ) ) || ( ( V_14 == V_24 ) && ( V_15 == 3 ) && ( V_16 >= 1 ) && ( V_16 <= 571UL ) ) || ( ( V_14 == V_24 ) && ( V_15 == 4 ) && ( V_16 >= 1 ) && ( V_16 <= 9UL ) ) || ( ( V_14 == V_25 ) && ( V_15 == 0 ) && ( V_16 >= 121 ) && ( V_16 <= 0xFFFFFFFFUL ) ) || ( ( V_14 == V_25 ) && ( V_15 == 1 ) && ( V_16 >= 1 ) && ( V_16 <= 519691043UL ) ) || ( ( V_14 == V_25 ) && ( V_15 == 2 ) && ( V_16 >= 1 ) && ( V_16 <= 519691UL ) ) || ( ( V_14 == V_25 ) && ( V_15 == 3 ) && ( V_16 >= 1 ) && ( V_16 <= 520UL ) ) || ( ( V_14 == V_25 ) && ( V_15 == 4 ) && ( V_16 >= 1 ) && ( V_16 <= 8UL ) ) || ( ( V_14 == V_26 ) && ( V_15 == 0 ) && ( V_16 >= 100 ) && ( V_16 <= 0xFFFFFFFFUL ) ) || ( ( V_14 == V_26 ) && ( V_15 == 1 ) && ( V_16 >= 1 ) && ( V_16 <= 429496729UL ) ) || ( ( V_14 == V_26 ) && ( V_15 == 2 ) && ( V_16 >= 1 ) && ( V_16 <= 429496UL ) ) || ( ( V_14 == V_26 ) && ( V_15 == 3 ) && ( V_16 >= 1 ) && ( V_16 <= 429UL ) ) || ( ( V_14 == V_26 ) && ( V_15 == 4 ) && ( V_16 >= 1 ) && ( V_16 <= 7UL ) ) || ( ( V_14 == V_27 ) && ( V_16 >= 2 ) ) ) {\r\nif ( ( ( V_14 == V_26 ) && ( V_20 -> V_21 . V_28 > 0 ) ) || ( V_14 != V_26 ) ) {\r\nif ( ( ( V_14 == V_26 ) && ( ( V_20 -> V_21 . V_22 [ V_12 ] & 0xFFFF ) >= 0x3131 ) ) || ( ( V_14 == V_27 ) && ( ( V_20 -> V_21 . V_22 [ V_12 ] & 0xFFFF ) >= 0x3132 ) ) || ( V_14 == V_24 ) || ( V_14 == V_25 ) ) {\r\nif ( V_14 != V_27 ) {\r\nF_4\r\n() ;\r\nswitch ( V_15 ) {\r\ncase 0 :\r\nV_9\r\n=\r\n( unsigned int )\r\n( V_16\r\n*\r\n( 0.00025 * V_14 ) ) ;\r\nif ( ( double ) ( ( double ) V_16 * ( 0.00025 * ( double ) V_14 ) ) >= ( ( double ) ( ( double ) V_9 + 0.5 ) ) ) {\r\nV_9\r\n=\r\nV_9\r\n+\r\n1 ;\r\n}\r\nV_17\r\n=\r\n( unsigned int )\r\n( V_9\r\n/\r\n( 0.00025 * ( double ) V_14 ) ) ;\r\nV_11\r\n=\r\n( double )\r\nV_9\r\n/\r\n( 0.00025\r\n*\r\n( double )\r\nV_14 ) ;\r\nif ( ( double ) ( ( double ) V_9 / ( 0.00025 * ( double ) V_14 ) ) >= ( double ) ( ( double ) V_17 + 0.5 ) ) {\r\nV_17\r\n=\r\nV_17\r\n+\r\n1 ;\r\n}\r\nV_16\r\n=\r\nV_16\r\n-\r\n1 ;\r\nV_9\r\n=\r\nV_9\r\n-\r\n2 ;\r\nif ( V_14 != V_26 ) {\r\nV_9\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_9 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 1 :\r\nV_9\r\n=\r\n( unsigned int )\r\n( V_16\r\n*\r\n( 0.25 * V_14 ) ) ;\r\nif ( ( double ) ( ( double ) V_16 * ( 0.25 * ( double ) V_14 ) ) >= ( ( double ) ( ( double ) V_9 + 0.5 ) ) ) {\r\nV_9\r\n=\r\nV_9\r\n+\r\n1 ;\r\n}\r\nV_17\r\n=\r\n( unsigned int )\r\n( V_9\r\n/\r\n( 0.25 * ( double ) V_14 ) ) ;\r\nV_11\r\n=\r\n( double )\r\nV_9\r\n/\r\n(\r\n( double )\r\n0.25\r\n*\r\n( double )\r\nV_14 ) ;\r\nif ( ( double ) ( ( double ) V_9 / ( 0.25 * ( double ) V_14 ) ) >= ( double ) ( ( double ) V_17 + 0.5 ) ) {\r\nV_17\r\n=\r\nV_17\r\n+\r\n1 ;\r\n}\r\nV_16\r\n=\r\nV_16\r\n-\r\n1 ;\r\nV_9\r\n=\r\nV_9\r\n-\r\n2 ;\r\nif ( V_14 != V_26 ) {\r\nV_9\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_9 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 2 :\r\nV_9\r\n=\r\nV_16\r\n*\r\n( 250.0\r\n*\r\nV_14 ) ;\r\nif ( ( double ) ( ( double ) V_16 * ( 250.0 * ( double ) V_14 ) ) >= ( ( double ) ( ( double ) V_9 + 0.5 ) ) ) {\r\nV_9\r\n=\r\nV_9\r\n+\r\n1 ;\r\n}\r\nV_17\r\n=\r\n( unsigned int )\r\n( V_9\r\n/\r\n( 250.0 * ( double ) V_14 ) ) ;\r\nV_11\r\n=\r\n( double )\r\nV_9\r\n/\r\n( 250.0\r\n*\r\n( double )\r\nV_14 ) ;\r\nif ( ( double ) ( ( double ) V_9 / ( 250.0 * ( double ) V_14 ) ) >= ( double ) ( ( double ) V_17 + 0.5 ) ) {\r\nV_17\r\n=\r\nV_17\r\n+\r\n1 ;\r\n}\r\nV_16\r\n=\r\nV_16\r\n-\r\n1 ;\r\nV_9\r\n=\r\nV_9\r\n-\r\n2 ;\r\nif ( V_14 != V_26 ) {\r\nV_9\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_9 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 3 :\r\nV_9\r\n=\r\n( unsigned int )\r\n( V_16\r\n*\r\n( 250000.0\r\n*\r\nV_14 ) ) ;\r\nif ( ( double ) ( ( double ) V_16 * ( 250000.0 * ( double ) V_14 ) ) >= ( ( double ) ( ( double ) V_9 + 0.5 ) ) ) {\r\nV_9\r\n=\r\nV_9\r\n+\r\n1 ;\r\n}\r\nV_17\r\n=\r\n( unsigned int )\r\n( V_9\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_14 ) ) ;\r\nV_11\r\n=\r\n( double )\r\nV_9\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_14 ) ;\r\nif ( ( double ) ( ( double ) V_9 / ( 250000.0 * ( double ) V_14 ) ) >= ( double ) ( ( double ) V_17 + 0.5 ) ) {\r\nV_17\r\n=\r\nV_17\r\n+\r\n1 ;\r\n}\r\nV_16\r\n=\r\nV_16\r\n-\r\n1 ;\r\nV_9\r\n=\r\nV_9\r\n-\r\n2 ;\r\nif ( V_14 != V_26 ) {\r\nV_9\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_9 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\ncase 4 :\r\nV_9\r\n=\r\n( unsigned int )\r\n(\r\n( V_16\r\n*\r\n60 )\r\n*\r\n( 250000.0\r\n*\r\nV_14 ) ) ;\r\nif ( ( double ) ( ( double ) ( V_16 * 60.0 ) * ( 250000.0 * ( double ) V_14 ) ) >= ( ( double ) ( ( double ) V_9 + 0.5 ) ) ) {\r\nV_9\r\n=\r\nV_9\r\n+\r\n1 ;\r\n}\r\nV_17\r\n=\r\n( unsigned int )\r\n( V_9\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_14 ) )\r\n/\r\n60 ;\r\nV_11\r\n=\r\n(\r\n( double )\r\nV_9\r\n/\r\n( 250000.0\r\n*\r\n( double )\r\nV_14 ) )\r\n/\r\n60.0 ;\r\nif ( ( double ) ( ( ( double ) V_9 / ( 250000.0 * ( double ) V_14 ) ) / 60.0 ) >= ( double ) ( ( double ) V_17 + 0.5 ) ) {\r\nV_17\r\n=\r\nV_17\r\n+\r\n1 ;\r\n}\r\nV_16\r\n=\r\nV_16\r\n-\r\n1 ;\r\nV_9\r\n=\r\nV_9\r\n-\r\n2 ;\r\nif ( V_14 != V_26 ) {\r\nV_9\r\n=\r\n( unsigned int )\r\n(\r\n( double )\r\n( V_9 )\r\n*\r\n1.007752288 ) ;\r\n}\r\nbreak;\r\n}\r\nF_5 () ;\r\n}\r\nelse {\r\nV_9\r\n=\r\nV_16\r\n-\r\n2 ;\r\n}\r\nV_20 ->\r\nV_29\r\n[ V_12 ] .\r\nV_30 .\r\nV_14\r\n=\r\nV_14 ;\r\nV_20 ->\r\nV_29\r\n[ V_12 ] .\r\nV_30 .\r\nV_31\r\n[ V_13 ] .\r\nV_15\r\n=\r\nV_15 ;\r\nV_20 ->\r\nV_29\r\n[ V_12 ] .\r\nV_30 .\r\nV_31\r\n[ V_13 ] .\r\nV_32\r\n=\r\nV_11 ;\r\nV_20 ->\r\nV_29\r\n[ V_12 ] .\r\nV_30 .\r\nV_31\r\n[ V_13 ] .\r\nV_17\r\n=\r\nV_17 ;\r\nV_10\r\n=\r\nF_6\r\n( V_20 ->\r\nV_21 .\r\nV_33\r\n+\r\n4\r\n+\r\n( 16 * V_13 ) + ( 64 * V_12 ) ) ;\r\nV_10\r\n=\r\n( V_10\r\n>>\r\n4 )\r\n&\r\n0xF ;\r\nif ( V_14 == V_26 ) {\r\nV_10\r\n=\r\nV_10\r\n|\r\n0x10 ;\r\n}\r\nif ( V_14 == V_27 ) {\r\nV_10\r\n=\r\nV_10\r\n|\r\n0x20 ;\r\n}\r\nF_7 ( V_10 , V_20 -> V_21 . V_33 + 4 + ( 16 * V_13 ) + ( 64 * V_12 ) ) ;\r\nF_7 ( 0 , V_20 -> V_21 . V_33 + 8 + ( 16 * V_13 ) + ( 64 * V_12 ) ) ;\r\nF_7 ( V_9 , V_20 -> V_21 . V_33 + 0 + ( 16 * V_13 ) + ( 64 * V_12 ) ) ;\r\nV_20 ->\r\nV_29\r\n[ V_12 ] .\r\nV_30 .\r\nV_31\r\n[ V_13 ] .\r\nV_34\r\n=\r\n1 ;\r\n} else {\r\nF_8 ( L_2 ) ;\r\nV_8\r\n=\r\n- 9 ;\r\n}\r\n} else {\r\nF_8 ( L_3 ) ;\r\nV_8 =\r\n- 8 ;\r\n}\r\n} else {\r\nF_8 ( L_4 ) ;\r\nV_8 = - 7 ;\r\n}\r\n}\r\nelse {\r\nF_8 ( L_5 ) ;\r\nV_8 = - 6 ;\r\n}\r\n}\r\nelse {\r\nF_8 ( L_6 ) ;\r\nV_8 = - 5 ;\r\n}\r\n}\r\nelse {\r\nF_8 ( L_7 ) ;\r\nV_8 = - 4 ;\r\n}\r\n} else {\r\nF_8 ( L_8 ) ;\r\nV_8 = - 3 ;\r\n}\r\n} else {\r\nF_8 ( L_9 ) ;\r\nV_8 = - 2 ;\r\n}\r\nV_7 [ 0 ] = ( unsigned int ) V_17 ;\r\nreturn V_8 ;\r\n}\r\nint F_9 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_4 , struct V_5 * V_6 , unsigned int * V_7 )\r\n{\r\nint V_8 = 0 ;\r\nunsigned int V_35 ;\r\nunsigned int V_36 ;\r\nunsigned int V_37 ;\r\nunsigned char V_12 , V_38 ;\r\nunsigned char V_13 ;\r\nunsigned char V_39 ;\r\nunsigned char V_40 ;\r\nunsigned char V_41 ;\r\nunsigned char V_42 ;\r\nV_12 = ( unsigned char ) F_2 ( V_6 -> V_19 ) ;\r\nV_38 = ( unsigned char ) V_7 [ 0 ] ;\r\nV_13 = ( unsigned char ) V_7 [ 1 ] ;\r\nV_39 = ( unsigned char ) V_7 [ 2 ] ;\r\nV_40 = ( unsigned char ) V_7 [ 3 ] ;\r\nV_41 = ( unsigned char ) V_7 [ 4 ] ;\r\nV_42 = ( unsigned char ) V_7 [ 5 ] ;\r\nV_8 = V_6 -> V_18 ;\r\nV_20 -> V_43 = V_44 ;\r\nif ( V_12 < 4 ) {\r\nif ( ( V_20 -> V_21 .\r\nV_22 [ V_12 ] &\r\n0xFFFF0000UL ) == V_23 ) {\r\nif ( V_13 <= 1 ) {\r\nswitch ( V_38 )\r\n{\r\ncase V_45 :\r\nV_35 =\r\nF_6 ( V_20 -> V_21 .\r\nV_33 + 8 +\r\n( 16 * V_13 ) +\r\n( 64 * V_12 ) ) ;\r\nif ( V_35 & 0x10 ) {\r\nif ( V_39 == 0 ||\r\nV_39 == 1 ||\r\nV_39 ==\r\nV_46\r\n|| V_39 ==\r\nV_47\r\n|| V_39 ==\r\nV_48 )\r\n{\r\nif ( V_40 == 0\r\n|| V_40\r\n== 1\r\n|| V_39 >\r\n1 ) {\r\nif ( ( V_41 == V_49 ) || ( V_41 == V_50 ) ) {\r\nif ( ( V_42 == V_45 ) || ( V_42 == V_51 ) ) {\r\nV_20 ->\r\nV_29\r\n[ V_12 ] .\r\nV_30 .\r\nV_31\r\n[ V_13 ] .\r\nV_42\r\n=\r\nV_42 ;\r\nV_37\r\n=\r\nF_6\r\n( V_20 ->\r\nV_21 .\r\nV_33\r\n+\r\n4\r\n+\r\n( 16 * V_13 ) + ( 64 * V_12 ) ) ;\r\nV_37\r\n=\r\n( V_37\r\n>>\r\n4 )\r\n&\r\n0x30 ;\r\nif ( V_39 > 1 ) {\r\nV_40\r\n=\r\n0 ;\r\nV_37\r\n=\r\nV_37\r\n|\r\n0x40 ;\r\nif ( V_39 == V_46 ) {\r\nV_37\r\n=\r\nV_37\r\n|\r\n0x780 ;\r\n}\r\nif ( V_39 == V_47 ) {\r\nV_37\r\n=\r\nV_37\r\n|\r\n0x180 ;\r\n}\r\nV_39\r\n=\r\n0 ;\r\n}\r\nV_37\r\n=\r\nV_37\r\n|\r\nV_41\r\n|\r\n( V_42\r\n*\r\n2 )\r\n|\r\n( V_39\r\n*\r\n4 )\r\n|\r\n( V_40\r\n*\r\n8 ) ;\r\nV_36\r\n=\r\nF_6\r\n( V_20 ->\r\nV_21 .\r\nV_33\r\n+\r\n0\r\n+\r\n( 16 * V_13 ) + ( 64 * V_12 ) ) ;\r\nV_36\r\n=\r\nF_6\r\n( V_20 ->\r\nV_21 .\r\nV_33\r\n+\r\n12\r\n+\r\n( 16 * V_13 ) + ( 64 * V_12 ) ) ;\r\nF_7 ( V_37 , V_20 -> V_21 . V_33 + 4 + ( 16 * V_13 ) + ( 64 * V_12 ) ) ;\r\nF_7 ( 1 , V_20 -> V_21 . V_33 + 8 + ( 16 * V_13 ) + ( 64 * V_12 ) ) ;\r\n}\r\nelse {\r\nF_8 ( L_10 ) ;\r\nV_8\r\n=\r\n- 9 ;\r\n}\r\n}\r\nelse {\r\nF_8 ( L_11 ) ;\r\nV_8\r\n=\r\n- 8 ;\r\n}\r\n}\r\nelse {\r\nF_8 ( L_12 ) ;\r\nV_8 =\r\n- 7 ;\r\n}\r\n}\r\nelse {\r\nF_8 ( L_13 ) ;\r\nV_8 = - 6 ;\r\n}\r\n} else {\r\nF_8 ( L_14 ) ;\r\nV_8 = - 5 ;\r\n}\r\nbreak;\r\ncase V_51 :\r\nV_35 = F_6 ( V_20 -> V_21 .\r\nV_33 + 8 +\r\n( 16 * V_13 ) +\r\n( 64 * V_12 ) ) ;\r\nif ( V_35 & 0x10 ) {\r\nif ( V_35 & 0x1 ) {\r\nV_20 ->\r\nV_29\r\n[ V_12 ] .\r\nV_30 .\r\nV_31\r\n[ V_13 ] .\r\nV_42\r\n=\r\nV_51 ;\r\nF_7 ( 0 , V_20 ->\r\nV_21 .\r\nV_33 + 8 +\r\n( 16 * V_13 ) + ( 64 * V_12 ) ) ;\r\n}\r\nelse {\r\nF_8 ( L_15 ) ;\r\nV_8 = - 6 ;\r\n}\r\n}\r\nelse {\r\nF_8 ( L_14 ) ;\r\nV_8 = - 5 ;\r\n}\r\n}\r\n}\r\nelse {\r\nF_8 ( L_16 ) ;\r\nV_8 = - 4 ;\r\n}\r\n} else {\r\nF_8 ( L_17 ) ;\r\nV_8 = - 3 ;\r\n}\r\n} else {\r\nF_8 ( L_18 ) ;\r\nV_8 = - 2 ;\r\n}\r\nreturn V_8 ;\r\n}\r\nint F_10 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_4 , struct V_5 * V_6 , unsigned int * V_7 )\r\n{\r\nint V_8 = 0 ;\r\nunsigned int V_35 ;\r\nunsigned char V_12 ;\r\nunsigned char V_13 ;\r\nunsigned char * V_52 ;\r\nunsigned int * V_53 ;\r\nunsigned char * V_54 ;\r\nunsigned char * V_55 ;\r\nunsigned char * V_56 ;\r\nunsigned char * V_57 ;\r\nunsigned char * V_58 ;\r\nV_8 = V_6 -> V_18 ;\r\nV_12 = F_2 ( V_6 -> V_19 ) ;\r\nV_13 = F_11 ( V_6 -> V_19 ) ;\r\nV_52 = ( unsigned char * ) & V_7 [ 0 ] ;\r\nV_53 = ( unsigned int * ) & V_7 [ 1 ] ;\r\nV_54 = ( unsigned char * ) & V_7 [ 2 ] ;\r\nV_55 = ( unsigned char * ) & V_7 [ 3 ] ;\r\nV_56 = ( unsigned char * ) & V_7 [ 4 ] ;\r\nV_57 = ( unsigned char * ) & V_7 [ 5 ] ;\r\nV_58 = ( unsigned char * ) & V_7 [ 6 ] ;\r\nif ( V_12 < 4 ) {\r\nif ( ( V_20 -> V_21 .\r\nV_22 [ V_12 ] &\r\n0xFFFF0000UL ) == V_23 ) {\r\nif ( V_13 <= 1 ) {\r\nV_35 = F_6 ( V_20 -> V_21 .\r\nV_33 + 8 + ( 16 * V_13 ) +\r\n( 64 * V_12 ) ) ;\r\nif ( V_35 & 0x10 ) {\r\n* V_57 = V_35 & 1 ;\r\nV_35 = F_6 ( V_20 -> V_21 .\r\nV_33 + 4 +\r\n( 16 * V_13 ) +\r\n( 64 * V_12 ) ) ;\r\n* V_56 =\r\n( unsigned char ) ( ( V_35 >> 4 ) & 1 ) ;\r\n* V_58 =\r\n( unsigned char ) ( ( V_35 >> 5 ) & 1 ) ;\r\nif ( V_35 & 0x600 ) {\r\nif ( V_35 & 0x400 ) {\r\nif ( ( V_35 & 0x7800 )\r\n== 0x7800 ) {\r\n* V_54 =\r\nV_46 ;\r\n}\r\nif ( ( V_35 & 0x7800 )\r\n== 0x1800 ) {\r\n* V_54 =\r\nV_47 ;\r\n}\r\nif ( ( V_35 & 0x7800 )\r\n== 0x0000 ) {\r\n* V_54 =\r\nV_48 ;\r\n}\r\n}\r\nelse {\r\n* V_54 = 1 ;\r\n}\r\n* V_55 = 0 ;\r\n}\r\nelse {\r\n* V_54 =\r\n( unsigned char ) ( ( V_35 >> 6 )\r\n& 1 ) ;\r\n* V_55 =\r\n( unsigned char ) ( ( V_35 >> 7 )\r\n& 1 ) ;\r\n}\r\n* V_52 =\r\nV_20 ->\r\nV_29 [ V_12 ] .\r\nV_30 .\r\nV_31 [ V_13 ] .\r\nV_15 ;\r\n* V_53 =\r\nV_20 ->\r\nV_29 [ V_12 ] .\r\nV_30 .\r\nV_31 [ V_13 ] .\r\nV_17 ;\r\n} else {\r\nF_8 ( L_14 ) ;\r\nV_8 = - 5 ;\r\n}\r\n}\r\nelse {\r\nF_8 ( L_19 ) ;\r\nV_8 = - 4 ;\r\n}\r\n} else {\r\nF_8 ( L_8 ) ;\r\nV_8 = - 3 ;\r\n}\r\n} else {\r\nF_8 ( L_9 ) ;\r\nV_8 = - 2 ;\r\n}\r\nreturn V_8 ;\r\n}\r\nint F_12 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_4 , struct V_5 * V_6 , unsigned int * V_7 )\r\n{\r\nint V_8 = 0 ;\r\nunsigned int V_35 ;\r\nunsigned int V_59 = 0 ;\r\nunsigned char V_12 ;\r\nunsigned char V_13 ;\r\nunsigned char V_60 ;\r\nunsigned int V_61 ;\r\nunsigned char * V_62 ;\r\nunsigned int * V_63 ;\r\nV_8 = V_6 -> V_18 ;\r\nV_12 = F_2 ( V_6 -> V_19 ) ;\r\nV_60 = ( unsigned char ) V_7 [ 0 ] ;\r\nV_13 = ( unsigned char ) V_7 [ 1 ] ;\r\nV_61 = ( unsigned int ) V_7 [ 2 ] ;\r\nV_62 = ( unsigned char * ) & V_7 [ 0 ] ;\r\nV_63 = ( unsigned int * ) & V_7 [ 1 ] ;\r\nif ( V_60 == V_64 ) {\r\nV_7 [ 0 ] = V_20 -> V_65 .\r\nV_66 [ V_20 ->\r\nV_65 . V_67 ] . V_68 ;\r\nV_7 [ 1 ] = V_20 -> V_65 .\r\nV_66 [ V_20 ->\r\nV_65 . V_67 ] . V_69 ;\r\nV_7 [ 2 ] = V_20 -> V_65 .\r\nV_66 [ V_20 ->\r\nV_65 . V_67 ] . V_70 ;\r\nV_20 ->\r\nV_65 .\r\nV_67 = ( V_20 ->\r\nV_65 .\r\nV_67 + 1 ) % V_71 ;\r\nreturn V_6 -> V_18 ;\r\n}\r\nif ( V_12 < 4 ) {\r\nif ( ( V_20 -> V_21 .\r\nV_22 [ V_12 ] &\r\n0xFFFF0000UL ) == V_23 ) {\r\nif ( V_13 <= 1 ) {\r\nV_35 = F_6 ( V_20 -> V_21 .\r\nV_33 + 8 + ( 16 * V_13 ) +\r\n( 64 * V_12 ) ) ;\r\nif ( V_35 & 0x10 ) {\r\nif ( V_35 & 0x1 ) {\r\nswitch ( V_60 ) {\r\ncase V_72 :\r\nV_35 =\r\nF_6 ( V_20 ->\r\nV_21 .\r\nV_33 + 4 +\r\n( 16 * V_13 ) + ( 64 * V_12 ) ) ;\r\nV_35 =\r\nV_35 & 0xF ;\r\nif ( V_35 & 1 ) {\r\nif ( V_35 &\r\n2 ) {\r\nif ( V_35 & 4 ) {\r\n* V_62\r\n=\r\n3 ;\r\n} else {\r\n* V_62\r\n=\r\n2 ;\r\n}\r\n} else {\r\n* V_62\r\n=\r\n1 ;\r\n}\r\n} else {\r\n* V_62\r\n= 0 ;\r\n}\r\nbreak;\r\ncase V_73 :\r\nif ( ( V_61 >= 0 )\r\n&& ( V_61\r\n<=\r\n65535UL ) )\r\n{\r\nfor (; ; ) {\r\nV_35\r\n=\r\nF_6\r\n( V_20 ->\r\nV_21 .\r\nV_33\r\n+\r\n4\r\n+\r\n( 16 * V_13 ) + ( 64 * V_12 ) ) ;\r\nif ( ( V_35 & 4 ) == 4 ) {\r\n* V_62\r\n=\r\n3 ;\r\n* V_63\r\n=\r\nF_6\r\n( V_20 ->\r\nV_21 .\r\nV_33\r\n+\r\n0\r\n+\r\n( 16 * V_13 ) + ( 64 * V_12 ) ) ;\r\nbreak;\r\n}\r\nelse {\r\nif ( ( V_35 & 2 ) == 2 ) {\r\n* V_62\r\n=\r\n2 ;\r\n* V_63\r\n=\r\nF_6\r\n( V_20 ->\r\nV_21 .\r\nV_33\r\n+\r\n0\r\n+\r\n( 16 * V_13 ) + ( 64 * V_12 ) ) ;\r\nbreak;\r\n}\r\nelse {\r\nif ( ( V_35 & 1 ) == 1 ) {\r\n* V_62\r\n=\r\n1 ;\r\n}\r\nelse {\r\n* V_62\r\n=\r\n0 ;\r\n}\r\n}\r\n}\r\nif ( V_59 == V_61 ) {\r\nbreak;\r\n} else {\r\nV_59\r\n=\r\nV_59\r\n+\r\n1 ;\r\nF_13 ( 1000 ) ;\r\n}\r\n}\r\nif ( ( * V_62 != 3 ) && ( V_59 == V_61 ) && ( V_61 != 0 ) ) {\r\n* V_62\r\n=\r\n4 ;\r\n}\r\n} else {\r\nF_8 ( L_20 ) ;\r\nV_8 =\r\n- 7 ;\r\n}\r\nbreak;\r\ndefault:\r\nF_3 ( L_21 ) ;\r\n}\r\n}\r\nelse {\r\nF_8 ( L_22 ) ;\r\nV_8 = - 6 ;\r\n}\r\n} else {\r\nF_8 ( L_14 ) ;\r\nV_8 = - 5 ;\r\n}\r\n}\r\nelse {\r\nF_8 ( L_16 ) ;\r\nV_8 = - 4 ;\r\n}\r\n} else {\r\nF_8 ( L_8 ) ;\r\nV_8 = - 3 ;\r\n}\r\n} else {\r\nF_8 ( L_9 ) ;\r\nV_8 = - 2 ;\r\n}\r\nreturn V_8 ;\r\n}
