Simulation Parameters:
Trace Prefix: conflict
Set Index Bits: 6
Associativity: 2
Block Bits: 5
Block Size (Bytes): 32
Number of Sets: 64
Cache Size (KB per core): 4
MESI Protocol: Enabled
Write Policy: Write-back, Write-allocate
Replacement Policy: LRU
Bus: Central snooping bus

Core 0 Statistics:
Total Instructions: 5
Total Reads: 5
Total Writes: 0
Total Execution Cycles: 302
Idle Cycles: 15
Cache Misses: 3
Cache Miss Rate: 60.0000%
Cache Evictions: 1
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 320

Core 1 Statistics:
Total Instructions: 5
Total Reads: 5
Total Writes: 0
Total Execution Cycles: 50
Idle Cycles: 301
Cache Misses: 3
Cache Miss Rate: 60.0000%
Cache Evictions: 1
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 96

Core 2 Statistics:
Total Instructions: 5
Total Reads: 5
Total Writes: 0
Total Execution Cycles: 134
Idle Cycles: 369
Cache Misses: 3
Cache Miss Rate: 60.0000%
Cache Evictions: 1
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 128

Core 3 Statistics:
Total Instructions: 5
Total Reads: 5
Total Writes: 0
Total Execution Cycles: 50
Idle Cycles: 487
Cache Misses: 3
Cache Miss Rate: 60.0000%
Cache Evictions: 1
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 96

Overall Bus Summary:
Total Bus Transactions: 14
Total Bus Traffic (Bytes): 384
