// Seed: 1794602897
module module_0 (
    output tri  id_0,
    input  wand id_1
);
  assign id_0 = -1;
endmodule
module module_1 #(
    parameter id_7 = 32'd93
) (
    output tri0  id_0,
    output wire  id_1,
    inout  logic id_2,
    input  tri0  id_3,
    input  uwire id_4
);
  bit id_6 = 1;
  always @(id_4)
    if (1) id_6 <= "";
    else begin : LABEL_0
      id_2 <= id_6;
    end
  assign id_2 = 1;
  module_0 modCall_1 (
      id_1,
      id_4
  );
  assign modCall_1.id_0 = 0;
  wire _id_7;
  wire [-1 'h0 : -1  * ""] id_8;
  logic [7:0] id_9;
  wire [id_7 : id_7] id_10;
  assign id_9[1+:-1] = id_6;
endmodule
