

================================================================
== Vitis HLS Report for 'eucHW'
================================================================
* Date:           Tue Mar 15 23:02:16 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        EucHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.007 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      528|      528|  5.280 us|  5.280 us|  529|  529|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                              |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |           Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_32_32_s_fu_99  |sqrt_fixed_32_32_s  |        8|        8|  80.000 ns|  80.000 ns|    1|    1|      yes|
        +------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loopManDist  |      517|      517|         7|          1|          1|   512|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|  35969|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|   1803|   1683|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     89|    -|
|Register         |        -|   -|  24754|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   1|  26557|  37773|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |       40|  40|  16000|   8000|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   2|    165|    472|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |mul_9s_9s_18_1_1_U4            |mul_9s_9s_18_1_1            |        0|   0|    0|    51|    0|
    |grp_sqrt_fixed_32_32_s_fu_99   |sqrt_fixed_32_32_s          |        0|   0|  643|  1368|    0|
    |sub_8192ns_8192ns_8192_2_1_U2  |sub_8192ns_8192ns_8192_2_1  |        0|   0|  580|   132|    0|
    |sub_8192ns_8192ns_8192_2_1_U3  |sub_8192ns_8192ns_8192_2_1  |        0|   0|  580|   132|    0|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |Total                          |                            |        0|   0| 1803|  1683|    0|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+

    * DSP: 
    +--------------------------------+-----------------------------+--------------+
    |            Instance            |            Module           |  Expression  |
    +--------------------------------+-----------------------------+--------------+
    |mac_muladd_9s_9s_18s_18_4_1_U5  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    +--------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+------+------------+------------+
    |      Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+------+------------+------------+
    |add_ln14_fu_199_p2       |         +|   0|  0|    18|          11|           2|
    |add_ln18_1_fu_167_p2     |         +|   0|  0|    21|          14|           1|
    |add_ln18_fu_151_p2       |         +|   0|  0|    21|          14|           1|
    |result_1_fu_359_p2       |         +|   0|  0|    34|          27|          27|
    |sub_ln18_1_fu_297_p2     |         -|   0|  0|    16|           9|           9|
    |sub_ln18_3_fu_341_p2     |         -|   0|  0|    16|           9|           9|
    |and_ln18_1_fu_279_p2     |       and|   0|  0|  3584|        8192|        8192|
    |and_ln18_2_fu_307_p2     |       and|   0|  0|  3584|        8192|        8192|
    |and_ln18_3_fu_324_p2     |       and|   0|  0|  3584|        8192|        8192|
    |and_ln18_fu_261_p2       |       and|   0|  0|  3584|        8192|        8192|
    |lshr_ln18_1_fu_283_p2    |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln18_2_fu_311_p2    |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln18_3_fu_328_p2    |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln18_fu_265_p2      |      lshr|   0|  0|  2171|        8192|        8192|
    |or_ln18_1_fu_238_p2      |        or|   0|  0|    13|          13|           4|
    |or_ln18_2_fu_157_p2      |        or|   0|  0|    13|          13|           4|
    |or_ln18_fu_141_p2        |        or|   0|  0|    13|          13|           3|
    |select_ln18_fu_191_p3    |    select|   0|  0|  4096|           1|           1|
    |grp_fu_232_p0            |       shl|   0|  0|  2171|           1|        8192|
    |grp_fu_253_p1            |       shl|   0|  0|  2171|           1|        8192|
    |shl_ln18_1_fu_222_p2     |       shl|   0|  0|  2171|           1|        8185|
    |shl_ln18_2_fu_177_p2     |       shl|   0|  0|  2171|           1|        8192|
    |ap_enable_pp0            |       xor|   0|  0|     2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|     2|           2|           1|
    +-------------------------+----------+----+---+------+------------+------------+
    |Total                    |          |   0|  0| 35969|       65667|       98361|
    +-------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  53|         13|    1|         13|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6  |   9|          2|    1|          2|
    |i_fu_76                  |   9|          2|   11|         22|
    |result_fu_72             |   9|          2|   27|         54|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  89|         21|   41|         93|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+------+----+------+-----------+
    |                Name               |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------+------+----+------+-----------+
    |add_ln18_reg_420                   |    11|   0|    14|          3|
    |ap_CS_fsm                          |    12|   0|    12|          0|
    |ap_enable_reg_pp0_iter0            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter5            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter6            |     1|   0|     1|          0|
    |i_fu_76                            |    11|   0|    11|          0|
    |result_fu_72                       |    27|   0|    27|          0|
    |select_ln18_reg_425                |  8192|   0|  8192|          0|
    |shl_ln_reg_413                     |    10|   0|    13|          3|
    |sub_ln18_2_reg_457                 |  8192|   0|  8192|          0|
    |sub_ln18_3_reg_469                 |     9|   0|     9|          0|
    |sub_ln18_3_reg_469_pp0_iter4_reg   |     9|   0|     9|          0|
    |sub_ln18_reg_451                   |  8192|   0|  8192|          0|
    |zext_ln18_4_reg_440                |     9|   0|  8192|       8183|
    |zext_ln18_4_reg_440_pp0_iter2_reg  |     9|   0|  8192|       8183|
    |shl_ln_reg_413                     |    64|  32|    13|          3|
    +-----------------------------------+------+----+------+-----------+
    |Total                              | 24754|  32| 41075|      16375|
    +-----------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+------+------------+--------------+--------------+
| RTL Ports| Dir | Bits |  Protocol  | Source Object|    C Type    |
+----------+-----+------+------------+--------------+--------------+
|ap_clk    |   in|     1|  ap_ctrl_hs|         eucHW|  return value|
|ap_rst    |   in|     1|  ap_ctrl_hs|         eucHW|  return value|
|ap_start  |   in|     1|  ap_ctrl_hs|         eucHW|  return value|
|ap_done   |  out|     1|  ap_ctrl_hs|         eucHW|  return value|
|ap_idle   |  out|     1|  ap_ctrl_hs|         eucHW|  return value|
|ap_ready  |  out|     1|  ap_ctrl_hs|         eucHW|  return value|
|A         |   in|  8192|     ap_none|             A|       pointer|
|B         |   in|  8192|     ap_none|             B|       pointer|
|C         |  out|    32|      ap_vld|             C|       pointer|
|C_ap_vld  |  out|     1|      ap_vld|             C|       pointer|
+----------+-----+------+------------+--------------+--------------+

