Selecting top level module clocked_logic
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\Clocked_Logic.v":1:7:1:19|Synthesizing module clocked_logic in library work.

