{"Marc Tremblay": [0, ["A Fast and Flexible Performance Simulator for Micro-Architecture Trade-off Analysis on UltraSPARC-I", ["Marc Tremblay", "Guillermo Maturana", "Atsushi Inoue", "Leslie Kohn"], "https://doi.org/10.1145/217474.217479", "dac", 1995]], "Guillermo Maturana": [0, ["A Fast and Flexible Performance Simulator for Micro-Architecture Trade-off Analysis on UltraSPARC-I", ["Marc Tremblay", "Guillermo Maturana", "Atsushi Inoue", "Leslie Kohn"], "https://doi.org/10.1145/217474.217479", "dac", 1995]], "Atsushi Inoue": [0, ["A Fast and Flexible Performance Simulator for Micro-Architecture Trade-off Analysis on UltraSPARC-I", ["Marc Tremblay", "Guillermo Maturana", "Atsushi Inoue", "Leslie Kohn"], "https://doi.org/10.1145/217474.217479", "dac", 1995]], "Leslie Kohn": [0, ["A Fast and Flexible Performance Simulator for Micro-Architecture Trade-off Analysis on UltraSPARC-I", ["Marc Tremblay", "Guillermo Maturana", "Atsushi Inoue", "Leslie Kohn"], "https://doi.org/10.1145/217474.217479", "dac", 1995]], "Lawrence Yang": [1.4097573108884376e-09, ["System Design Methodology of UltraSPARC-I", ["Lawrence Yang", "David Gao", "Jamshid Mostoufi", "Raju Joshi", "Paul Loewenstein"], "https://doi.org/10.1145/217474.217481", "dac", 1995]], "David Gao": [0, ["System Design Methodology of UltraSPARC-I", ["Lawrence Yang", "David Gao", "Jamshid Mostoufi", "Raju Joshi", "Paul Loewenstein"], "https://doi.org/10.1145/217474.217481", "dac", 1995]], "Jamshid Mostoufi": [0, ["System Design Methodology of UltraSPARC-I", ["Lawrence Yang", "David Gao", "Jamshid Mostoufi", "Raju Joshi", "Paul Loewenstein"], "https://doi.org/10.1145/217474.217481", "dac", 1995]], "Raju Joshi": [0, ["System Design Methodology of UltraSPARC-I", ["Lawrence Yang", "David Gao", "Jamshid Mostoufi", "Raju Joshi", "Paul Loewenstein"], "https://doi.org/10.1145/217474.217481", "dac", 1995], ["UltraSPARC-I Emulation", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", "dac", 1995]], "Paul Loewenstein": [0, ["System Design Methodology of UltraSPARC-I", ["Lawrence Yang", "David Gao", "Jamshid Mostoufi", "Raju Joshi", "Paul Loewenstein"], "https://doi.org/10.1145/217474.217481", "dac", 1995]], "James Gateley": [0, ["UltraSPARC-I Emulation", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", "dac", 1995]], "Miriam Blatt": [0, ["UltraSPARC-I Emulation", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", "dac", 1995]], "Dennis Chen": [0, ["UltraSPARC-I Emulation", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", "dac", 1995]], "Scott Cooke": [0, ["UltraSPARC-I Emulation", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", "dac", 1995]], "Piyush Desai": [0, ["UltraSPARC-I Emulation", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", "dac", 1995]], "Manjunath Doreswamy": [0, ["UltraSPARC-I Emulation", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", "dac", 1995], ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "Mark Elgood": [0, ["UltraSPARC-I Emulation", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", "dac", 1995]], "Gary Feierbach": [0, ["UltraSPARC-I Emulation", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", "dac", 1995]], "Tim Goldsbury": [0, ["UltraSPARC-I Emulation", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", "dac", 1995]], "Dale Greenley": [0, ["UltraSPARC-I Emulation", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", "dac", 1995]], "Mike Khosraviani": [0, ["UltraSPARC-I Emulation", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", "dac", 1995]], "Robert Kwong": [0, ["UltraSPARC-I Emulation", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", "dac", 1995]], "Manish Motwani": [0, ["UltraSPARC-I Emulation", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", "dac", 1995]], "Chitresh Narasimhaiah": [0, ["UltraSPARC-I Emulation", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", "dac", 1995]], "Sam J. Nicolino Jr.": [0, ["UltraSPARC-I Emulation", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", "dac", 1995]], "Tooru Ozeki": [0, ["UltraSPARC-I Emulation", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", "dac", 1995]], "Gary Peterson": [0, ["UltraSPARC-I Emulation", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", "dac", 1995]], "Chris Salzmann": [0, ["UltraSPARC-I Emulation", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", "dac", 1995]], "Nasser Shayesteh": [0, ["UltraSPARC-I Emulation", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", "dac", 1995]], "Jeffrey Whitman": [0, ["UltraSPARC-I Emulation", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", "dac", 1995]], "Pak Wong": [0, ["UltraSPARC-I Emulation", ["James Gateley", "Miriam Blatt", "Dennis Chen", "Scott Cooke", "Piyush Desai", "Manjunath Doreswamy", "Mark Elgood", "Gary Feierbach", "Tim Goldsbury", "Dale Greenley", "Raju Joshi", "Mike Khosraviani", "Robert Kwong", "Manish Motwani", "Chitresh Narasimhaiah", "Sam J. Nicolino Jr.", "Tooru Ozeki", "Gary Peterson", "Chris Salzmann", "Nasser Shayesteh", "Jeffrey Whitman", "Pak Wong"], "https://doi.org/10.1145/217474.217483", "dac", 1995]], "A. Cao": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "A. Adalal": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "J. Bauman": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "P. Delisle": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "P. Dedood": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "P. Donehue": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "M. DellOcaKhouja": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "T. Doan": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "P. Ferolito": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "O. Geva": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "D. Greenhill": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "S. Gopaladhine": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "J. Irwin": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "L. Lev": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "J. MacDonald": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "M. Ma": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "Samir Mitra": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "P. Patel": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "A. Prabhu": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "R. Puranik": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "S. Rozanski": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "N. Ross": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "P. Saggurti": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "S. Simovich": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "R. Sunder": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "B. Sur": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "W. Vercruysse": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "Michelle Wong": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "P. Yip": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "Robert K. Yu": [2.4219152074470007e-12, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "J. Zhou": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "Gregory B. Zyner": [0, ["CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc", ["A. Cao", "A. Adalal", "J. Bauman", "P. Delisle", "P. Dedood", "P. Donehue", "M. DellOcaKhouja", "T. Doan", "Manjunath Doreswamy", "P. Ferolito", "O. Geva", "D. Greenhill", "S. Gopaladhine", "J. Irwin", "L. Lev", "J. MacDonald", "M. Ma", "Samir Mitra", "P. Patel", "A. Prabhu", "R. Puranik", "S. Rozanski", "N. Ross", "P. Saggurti", "S. Simovich", "R. Sunder", "B. Sur", "W. Vercruysse", "Michelle Wong", "P. Yip", "Robert K. Yu", "J. Zhou", "Gregory B. Zyner"], "https://doi.org/10.1145/217474.217485", "dac", 1995]], "Srilatha Manne": [0, ["Computing the Maximum Power Cycles of a Sequential Circuit", ["Srilatha Manne", "Abelardo Pardo", "R. Iris Bahar", "Gary D. Hachtel", "Fabio Somenzi", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/217474.217501", "dac", 1995]], "Abelardo Pardo": [0, ["Computing the Maximum Power Cycles of a Sequential Circuit", ["Srilatha Manne", "Abelardo Pardo", "R. Iris Bahar", "Gary D. Hachtel", "Fabio Somenzi", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/217474.217501", "dac", 1995]], "R. Iris Bahar": [0, ["Computing the Maximum Power Cycles of a Sequential Circuit", ["Srilatha Manne", "Abelardo Pardo", "R. Iris Bahar", "Gary D. Hachtel", "Fabio Somenzi", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/217474.217501", "dac", 1995]], "Gary D. Hachtel": [0, ["Computing the Maximum Power Cycles of a Sequential Circuit", ["Srilatha Manne", "Abelardo Pardo", "R. Iris Bahar", "Gary D. Hachtel", "Fabio Somenzi", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/217474.217501", "dac", 1995]], "Fabio Somenzi": [0, ["Computing the Maximum Power Cycles of a Sequential Circuit", ["Srilatha Manne", "Abelardo Pardo", "R. Iris Bahar", "Gary D. Hachtel", "Fabio Somenzi", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/217474.217501", "dac", 1995]], "Enrico Macii": [0, ["Computing the Maximum Power Cycles of a Sequential Circuit", ["Srilatha Manne", "Abelardo Pardo", "R. Iris Bahar", "Gary D. Hachtel", "Fabio Somenzi", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/217474.217501", "dac", 1995]], "Massimo Poncino": [0, ["Computing the Maximum Power Cycles of a Sequential Circuit", ["Srilatha Manne", "Abelardo Pardo", "R. Iris Bahar", "Gary D. Hachtel", "Fabio Somenzi", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/217474.217501", "dac", 1995]], "Jui-Ming Chang": [1.8760550233309914e-06, ["Register Allocation and Binding for Low Power", ["Jui-Ming Chang", "Massoud Pedram"], "https://doi.org/10.1145/217474.217502", "dac", 1995]], "Massoud Pedram": [0, ["Register Allocation and Binding for Low Power", ["Jui-Ming Chang", "Massoud Pedram"], "https://doi.org/10.1145/217474.217502", "dac", 1995], ["Minimizing the Routing Cost During Logic Extraction", ["Hirendu Vaishnav", "Massoud Pedram"], "https://doi.org/10.1145/217474.217509", "dac", 1995], ["Logic Extraction and Factorization for Low Power", ["Sasan Iman", "Massoud Pedram"], "https://doi.org/10.1145/217474.217537", "dac", 1995], ["A Fast State Assignment Procedure for Large FSMs", ["Shihming Liu", "Massoud Pedram", "Alvin M. Despain"], "https://doi.org/10.1145/217474.217550", "dac", 1995], ["Efficient Power Estimation for Highly Correlated Input Streams", ["Radu Marculescu", "Diana Marculescu", "Massoud Pedram"], "https://doi.org/10.1145/217474.217601", "dac", 1995]], "Amir H. Farrahi": [0, ["Memory Segmentation to Exploit Sleep Mode Operation", ["Amir H. Farrahi", "Gustavo E. Tellez", "Majid Sarrafzadeh"], "https://doi.org/10.1145/217474.217503", "dac", 1995]], "Gustavo E. Tellez": [0, ["Memory Segmentation to Exploit Sleep Mode Operation", ["Amir H. Farrahi", "Gustavo E. Tellez", "Majid Sarrafzadeh"], "https://doi.org/10.1145/217474.217503", "dac", 1995]], "Majid Sarrafzadeh": [0, ["Memory Segmentation to Exploit Sleep Mode Operation", ["Amir H. Farrahi", "Gustavo E. Tellez", "Majid Sarrafzadeh"], "https://doi.org/10.1145/217474.217503", "dac", 1995], ["Constrained Register Allocation in Bus Architectures", ["Elof Frank", "Salil Raje", "Majid Sarrafzadeh"], "https://doi.org/10.1145/217474.217525", "dac", 1995]], "Raul San Martin": [0, ["Power-Profiler: Optimizing ASICs Power Consumption at the Behavioral Level", ["Raul San Martin", "John P. Knight"], "https://doi.org/10.1145/217474.217504", "dac", 1995]], "John P. Knight": [0, ["Power-Profiler: Optimizing ASICs Power Consumption at the Behavioral Level", ["Raul San Martin", "John P. Knight"], "https://doi.org/10.1145/217474.217504", "dac", 1995]], "Kuo-Hua Wang": [1.4488119290945178e-06, ["Boolean Matching for Incompletely Specified Functions", ["Kuo-Hua Wang", "TingTing Hwang"], "https://doi.org/10.1145/217474.217505", "dac", 1995]], "TingTing Hwang": [2.0288438897647643e-11, ["Boolean Matching for Incompletely Specified Functions", ["Kuo-Hua Wang", "TingTing Hwang"], "https://doi.org/10.1145/217474.217505", "dac", 1995]], "Bernd Wurth": [0, ["Functional Multiple-Output Decomposition: Theory and an Implicit Algorithm", ["Bernd Wurth", "Klaus Eckl", "Kurt Antreich"], "https://doi.org/10.1145/217474.217506", "dac", 1995], ["Logic Clause Analysis for Delay Optimization", ["Bernhard Rohfleisch", "Bernd Wurth", "Kurt Antreich"], "https://doi.org/10.1145/217474.217608", "dac", 1995]], "Klaus Eckl": [0, ["Functional Multiple-Output Decomposition: Theory and an Implicit Algorithm", ["Bernd Wurth", "Klaus Eckl", "Kurt Antreich"], "https://doi.org/10.1145/217474.217506", "dac", 1995]], "Kurt Antreich": [0, ["Functional Multiple-Output Decomposition: Theory and an Implicit Algorithm", ["Bernd Wurth", "Klaus Eckl", "Kurt Antreich"], "https://doi.org/10.1145/217474.217506", "dac", 1995], ["Logic Clause Analysis for Delay Optimization", ["Bernhard Rohfleisch", "Bernd Wurth", "Kurt Antreich"], "https://doi.org/10.1145/217474.217608", "dac", 1995]], "Ted Stanion": [0, ["A Method for Finding Good Ashenhurst Decompositions and Its Application to FPGA Synthesis", ["Ted Stanion", "Carl Sechen"], "https://doi.org/10.1145/217474.217507", "dac", 1995]], "Carl Sechen": [0, ["A Method for Finding Good Ashenhurst Decompositions and Its Application to FPGA Synthesis", ["Ted Stanion", "Carl Sechen"], "https://doi.org/10.1145/217474.217507", "dac", 1995], ["Timing Driven Placement for Large Standard Cell Circuits", ["William Swartz", "Carl Sechen"], "https://doi.org/10.1145/217474.217531", "dac", 1995]], "Wen-Zen Shen": [0, ["Lambda Set Selection in Roth-Karp Decomposition for LUT-Based FPGA Technology Mapping", ["Wen-Zen Shen", "Juinn-Dar Huang", "Shih-Min Chao"], "https://doi.org/10.1145/217474.217508", "dac", 1995]], "Juinn-Dar Huang": [0, ["Lambda Set Selection in Roth-Karp Decomposition for LUT-Based FPGA Technology Mapping", ["Wen-Zen Shen", "Juinn-Dar Huang", "Shih-Min Chao"], "https://doi.org/10.1145/217474.217508", "dac", 1995]], "Shih-Min Chao": [0, ["Lambda Set Selection in Roth-Karp Decomposition for LUT-Based FPGA Technology Mapping", ["Wen-Zen Shen", "Juinn-Dar Huang", "Shih-Min Chao"], "https://doi.org/10.1145/217474.217508", "dac", 1995]], "Hirendu Vaishnav": [0, ["Minimizing the Routing Cost During Logic Extraction", ["Hirendu Vaishnav", "Massoud Pedram"], "https://doi.org/10.1145/217474.217509", "dac", 1995]], "Stephen T. Frezza": [0, ["Requirements-Based Design Evaluation", ["Stephen T. Frezza", "Steven P. Levitan", "Panos K. Chrysanthis"], "https://doi.org/10.1145/217474.217510", "dac", 1995]], "Steven P. Levitan": [0, ["Requirements-Based Design Evaluation", ["Stephen T. Frezza", "Steven P. Levitan", "Panos K. Chrysanthis"], "https://doi.org/10.1145/217474.217510", "dac", 1995]], "Panos K. Chrysanthis": [0, ["Requirements-Based Design Evaluation", ["Stephen T. Frezza", "Steven P. Levitan", "Panos K. Chrysanthis"], "https://doi.org/10.1145/217474.217510", "dac", 1995]], "Eric W. Johnson": [0, ["Incorporating Design Schedule Management into a Flow Management System", ["Eric W. Johnson", "Jay B. Brockman"], "https://doi.org/10.1145/217474.217511", "dac", 1995]], "Jay B. Brockman": [0, ["Incorporating Design Schedule Management into a Flow Management System", ["Eric W. Johnson", "Jay B. Brockman"], "https://doi.org/10.1145/217474.217511", "dac", 1995]], "Joachim Altmeyer": [0, ["Generating ECAD Framework Code from Abstract Models", ["Joachim Altmeyer", "Bernd Schurmann", "Martin Schutze"], "https://doi.org/10.1145/217474.217512", "dac", 1995]], "Bernd Schurmann": [0, ["Generating ECAD Framework Code from Abstract Models", ["Joachim Altmeyer", "Bernd Schurmann", "Martin Schutze"], "https://doi.org/10.1145/217474.217512", "dac", 1995]], "Martin Schutze": [0, ["Generating ECAD Framework Code from Abstract Models", ["Joachim Altmeyer", "Bernd Schurmann", "Martin Schutze"], "https://doi.org/10.1145/217474.217512", "dac", 1995]], "Ansgar Bredenfeld": [0, ["Tool Integration and Construction Using Generated Graph-Based Design Representations", ["Ansgar Bredenfeld", "Raul Camposano"], "https://doi.org/10.1145/217474.217513", "dac", 1995]], "Raul Camposano": [0, ["Tool Integration and Construction Using Generated Graph-Based Design Representations", ["Ansgar Bredenfeld", "Raul Camposano"], "https://doi.org/10.1145/217474.217513", "dac", 1995]], "Tai Ly": [0, ["Scheduling Using Behavioral Templates", ["Tai Ly", "David Knapp", "Ron Miller", "Don MacMillen"], "https://doi.org/10.1145/217474.217514", "dac", 1995], ["Behavioral Synthesis Methodology for HDL-Based Specification and Validation", ["David Knapp", "Tai Ly", "Don MacMillen", "Ron Miller"], "https://doi.org/10.1145/217474.217543", "dac", 1995]], "David Knapp": [0, ["Scheduling Using Behavioral Templates", ["Tai Ly", "David Knapp", "Ron Miller", "Don MacMillen"], "https://doi.org/10.1145/217474.217514", "dac", 1995], ["Behavioral Synthesis Methodology for HDL-Based Specification and Validation", ["David Knapp", "Tai Ly", "Don MacMillen", "Ron Miller"], "https://doi.org/10.1145/217474.217543", "dac", 1995]], "Ron Miller": [0, ["Scheduling Using Behavioral Templates", ["Tai Ly", "David Knapp", "Ron Miller", "Don MacMillen"], "https://doi.org/10.1145/217474.217514", "dac", 1995], ["Behavioral Synthesis Methodology for HDL-Based Specification and Validation", ["David Knapp", "Tai Ly", "Don MacMillen", "Ron Miller"], "https://doi.org/10.1145/217474.217543", "dac", 1995]], "Don MacMillen": [0, ["Scheduling Using Behavioral Templates", ["Tai Ly", "David Knapp", "Ron Miller", "Don MacMillen"], "https://doi.org/10.1145/217474.217514", "dac", 1995], ["Behavioral Synthesis Methodology for HDL-Based Specification and Validation", ["David Knapp", "Tai Ly", "Don MacMillen", "Ron Miller"], "https://doi.org/10.1145/217474.217543", "dac", 1995]], "Miodrag Potkonjak": [0, ["Rephasing: A Transformation Technique for the Manipulation of Timing Constraints", ["Miodrag Potkonjak", "Mani B. Srivastava"], "https://doi.org/10.1145/217474.217515", "dac", 1995], ["Optimal ILP-Based Approach for Throughput Optimization Using Simultaneous Algorithm/Architecture Matching and Retiming", ["Y. G. DeCastelo-Vide-e-Souza", "Miodrag Potkonjak", "Alice C. Parker"], "https://doi.org/10.1145/217474.217516", "dac", 1995]], "Mani B. Srivastava": [0, ["Rephasing: A Transformation Technique for the Manipulation of Timing Constraints", ["Miodrag Potkonjak", "Mani B. Srivastava"], "https://doi.org/10.1145/217474.217515", "dac", 1995]], "Y. G. DeCastelo-Vide-e-Souza": [0, ["Optimal ILP-Based Approach for Throughput Optimization Using Simultaneous Algorithm/Architecture Matching and Retiming", ["Y. G. DeCastelo-Vide-e-Souza", "Miodrag Potkonjak", "Alice C. Parker"], "https://doi.org/10.1145/217474.217516", "dac", 1995]], "Alice C. Parker": [0, ["Optimal ILP-Based Approach for Throughput Optimization Using Simultaneous Algorithm/Architecture Matching and Retiming", ["Y. G. DeCastelo-Vide-e-Souza", "Miodrag Potkonjak", "Alice C. Parker"], "https://doi.org/10.1145/217474.217516", "dac", 1995]], "Uwe Sparmann": [0, ["Fast Identification of Robust Dependent Path Delay Faults", ["Uwe Sparmann", "D. Luxenburger", "Kwang-Ting Cheng", "Sudhakar M. Reddy"], "https://doi.org/10.1145/217474.217517", "dac", 1995]], "D. Luxenburger": [0, ["Fast Identification of Robust Dependent Path Delay Faults", ["Uwe Sparmann", "D. Luxenburger", "Kwang-Ting Cheng", "Sudhakar M. Reddy"], "https://doi.org/10.1145/217474.217517", "dac", 1995]], "Kwang-Ting Cheng": [0, ["Fast Identification of Robust Dependent Path Delay Faults", ["Uwe Sparmann", "D. Luxenburger", "Kwang-Ting Cheng", "Sudhakar M. Reddy"], "https://doi.org/10.1145/217474.217517", "dac", 1995], ["Logic Synthesis for Engineering Change", ["Chih-Chang Lin", "Kuang-Chien Chen", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska", "Kwang-Ting Cheng"], "https://doi.org/10.1145/217474.217604", "dac", 1995], ["An Efficient Algorithm for Local Don't Care Sets Calculation", ["Shih-Chieh Chang", "Malgorzata Marek-Sadowska", "Kwang-Ting Cheng"], "https://doi.org/10.1145/217474.217607", "dac", 1995]], "Sudhakar M. Reddy": [0, ["Fast Identification of Robust Dependent Path Delay Faults", ["Uwe Sparmann", "D. Luxenburger", "Kwang-Ting Cheng", "Sudhakar M. Reddy"], "https://doi.org/10.1145/217474.217517", "dac", 1995], ["On Synthesis-for-Testability of Combinational Logic Circuits", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/217474.217518", "dac", 1995]], "Irith Pomeranz": [0, ["On Synthesis-for-Testability of Combinational Logic Circuits", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/217474.217518", "dac", 1995]], "Srikanth Venkataraman": [0, ["Rapid Diagnostic Fault Simulation of Stuck-at Faults in Sequential Circuits Using Compact Lists", ["Srikanth Venkataraman", "Ismed Hartanto", "W. Kent Fuchs", "Elizabeth M. Rudnick", "Sreejit Chakravarty", "Janak H. Patel"], "https://doi.org/10.1145/217474.217519", "dac", 1995]], "Ismed Hartanto": [0, ["Rapid Diagnostic Fault Simulation of Stuck-at Faults in Sequential Circuits Using Compact Lists", ["Srikanth Venkataraman", "Ismed Hartanto", "W. Kent Fuchs", "Elizabeth M. Rudnick", "Sreejit Chakravarty", "Janak H. Patel"], "https://doi.org/10.1145/217474.217519", "dac", 1995]], "W. Kent Fuchs": [0, ["Rapid Diagnostic Fault Simulation of Stuck-at Faults in Sequential Circuits Using Compact Lists", ["Srikanth Venkataraman", "Ismed Hartanto", "W. Kent Fuchs", "Elizabeth M. Rudnick", "Sreejit Chakravarty", "Janak H. Patel"], "https://doi.org/10.1145/217474.217519", "dac", 1995]], "Elizabeth M. Rudnick": [0, ["Rapid Diagnostic Fault Simulation of Stuck-at Faults in Sequential Circuits Using Compact Lists", ["Srikanth Venkataraman", "Ismed Hartanto", "W. Kent Fuchs", "Elizabeth M. Rudnick", "Sreejit Chakravarty", "Janak H. Patel"], "https://doi.org/10.1145/217474.217519", "dac", 1995], ["Combining Deterministic and Genetic Approaches for Sequential Circuit Test Generation", ["Elizabeth M. Rudnick", "Janak H. Patel"], "https://doi.org/10.1145/217474.217527", "dac", 1995]], "Sreejit Chakravarty": [0, ["Rapid Diagnostic Fault Simulation of Stuck-at Faults in Sequential Circuits Using Compact Lists", ["Srikanth Venkataraman", "Ismed Hartanto", "W. Kent Fuchs", "Elizabeth M. Rudnick", "Sreejit Chakravarty", "Janak H. Patel"], "https://doi.org/10.1145/217474.217519", "dac", 1995]], "Janak H. Patel": [0, ["Rapid Diagnostic Fault Simulation of Stuck-at Faults in Sequential Circuits Using Compact Lists", ["Srikanth Venkataraman", "Ismed Hartanto", "W. Kent Fuchs", "Elizabeth M. Rudnick", "Sreejit Chakravarty", "Janak H. Patel"], "https://doi.org/10.1145/217474.217519", "dac", 1995], ["Combining Deterministic and Genetic Approaches for Sequential Circuit Test Generation", ["Elizabeth M. Rudnick", "Janak H. Patel"], "https://doi.org/10.1145/217474.217527", "dac", 1995]], "Roger D. Chamberlain": [0, ["Parallel Logic Simulation of VLSI Systems", ["Roger D. Chamberlain"], "https://doi.org/10.1145/217474.217520", "dac", 1995]], "Peter A. Walker": [0, ["Asynchronous, Distributed Event Driven Simulation Algorithm for Execution of VHDL on Parallel Processors", ["Peter A. Walker", "Sumit Ghosh"], "https://doi.org/10.1145/217474.217521", "dac", 1995]], "Sumit Ghosh": [0, ["Asynchronous, Distributed Event Driven Simulation Algorithm for Execution of VHDL on Parallel Processors", ["Peter A. Walker", "Sumit Ghosh"], "https://doi.org/10.1145/217474.217521", "dac", 1995]], "Robert S. French": [0, ["A General Method for Compiling Event-Driven Simulations", ["Robert S. French", "Monica S. Lam", "Jeremy R. Levitt", "Kunle Olukotun"], "https://doi.org/10.1145/217474.217522", "dac", 1995]], "Monica S. Lam": [0, ["A General Method for Compiling Event-Driven Simulations", ["Robert S. French", "Monica S. Lam", "Jeremy R. Levitt", "Kunle Olukotun"], "https://doi.org/10.1145/217474.217522", "dac", 1995]], "Jeremy R. Levitt": [0, ["A General Method for Compiling Event-Driven Simulations", ["Robert S. French", "Monica S. Lam", "Jeremy R. Levitt", "Kunle Olukotun"], "https://doi.org/10.1145/217474.217522", "dac", 1995]], "Kunle Olukotun": [0, ["A General Method for Compiling Event-Driven Simulations", ["Robert S. French", "Monica S. Lam", "Jeremy R. Levitt", "Kunle Olukotun"], "https://doi.org/10.1145/217474.217522", "dac", 1995]], "Wei-Kai Cheng": [0, ["A Transformation-Based Approach for Storage Optimization", ["Wei-Kai Cheng", "Youn-Long Lin"], "https://doi.org/10.1145/217474.217523", "dac", 1995]], "Youn-Long Lin": [0, ["A Transformation-Based Approach for Storage Optimization", ["Wei-Kai Cheng", "Youn-Long Lin"], "https://doi.org/10.1145/217474.217523", "dac", 1995], ["Register Minimization beyond Sharing among Variables", ["Tsung-Yi Wu", "Youn-Long Lin"], "https://doi.org/10.1145/217474.217524", "dac", 1995]], "Tsung-Yi Wu": [7.808709012735449e-09, ["Register Minimization beyond Sharing among Variables", ["Tsung-Yi Wu", "Youn-Long Lin"], "https://doi.org/10.1145/217474.217524", "dac", 1995]], "Elof Frank": [0, ["Constrained Register Allocation in Bus Architectures", ["Elof Frank", "Salil Raje", "Majid Sarrafzadeh"], "https://doi.org/10.1145/217474.217525", "dac", 1995]], "Salil Raje": [0, ["Constrained Register Allocation in Bus Architectures", ["Elof Frank", "Salil Raje", "Majid Sarrafzadeh"], "https://doi.org/10.1145/217474.217525", "dac", 1995]], "Aiman H. El-Maleh": [0, ["On Test Set Preservation of Retimed Circuits", ["Aiman H. El-Maleh", "Thomas E. Marchok", "Janusz Rajski", "Wojciech Maly"], "https://doi.org/10.1145/217474.217526", "dac", 1995]], "Thomas E. Marchok": [0, ["On Test Set Preservation of Retimed Circuits", ["Aiman H. El-Maleh", "Thomas E. Marchok", "Janusz Rajski", "Wojciech Maly"], "https://doi.org/10.1145/217474.217526", "dac", 1995]], "Janusz Rajski": [0, ["On Test Set Preservation of Retimed Circuits", ["Aiman H. El-Maleh", "Thomas E. Marchok", "Janusz Rajski", "Wojciech Maly"], "https://doi.org/10.1145/217474.217526", "dac", 1995], ["Software Accelerated Functional Fault Simulation for Data-Path Architectures", ["Mark Kassab", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer"], "https://doi.org/10.1145/217474.217551", "dac", 1995]], "Wojciech Maly": [0, ["On Test Set Preservation of Retimed Circuits", ["Aiman H. El-Maleh", "Thomas E. Marchok", "Janusz Rajski", "Wojciech Maly"], "https://doi.org/10.1145/217474.217526", "dac", 1995]], "Peichen Pan": [0, ["Partial Scan with Pre-selected Scan Signals", ["Peichen Pan", "C. L. Liu"], "https://doi.org/10.1145/217474.217528", "dac", 1995]], "C. L. Liu": [0, ["Partial Scan with Pre-selected Scan Signals", ["Peichen Pan", "C. L. Liu"], "https://doi.org/10.1145/217474.217528", "dac", 1995]], "Charles J. Alpert": [0, ["Spectral Partitioning: The More Eigenvectors, The Better", ["Charles J. Alpert", "So-Zen Yao"], "https://doi.org/10.1145/217474.217529", "dac", 1995]], "So-Zen Yao": [0, ["Spectral Partitioning: The More Eigenvectors, The Better", ["Charles J. Alpert", "So-Zen Yao"], "https://doi.org/10.1145/217474.217529", "dac", 1995]], "Prashant Sawkar": [0, ["Multi-way Partitioning for Minimum Delay for Look-Up Table Based FPGAs", ["Prashant Sawkar", "Donald E. Thomas"], "https://doi.org/10.1145/217474.217530", "dac", 1995]], "Donald E. Thomas": [0, ["Multi-way Partitioning for Minimum Delay for Look-Up Table Based FPGAs", ["Prashant Sawkar", "Donald E. Thomas"], "https://doi.org/10.1145/217474.217530", "dac", 1995]], "Lung-Tien Liu": [0, ["Performance-Driven Partitioning Using a Replication Graph Approach", ["Lung-Tien Liu", "Ming-Ter Kuo", "Chung-Kuan Cheng", "T. C. Hu"], "", "dac", 1995]], "Ming-Ter Kuo": [0, ["Performance-Driven Partitioning Using a Replication Graph Approach", ["Lung-Tien Liu", "Ming-Ter Kuo", "Chung-Kuan Cheng", "T. C. Hu"], "", "dac", 1995]], "Chung-Kuan Cheng": [0, ["Performance-Driven Partitioning Using a Replication Graph Approach", ["Lung-Tien Liu", "Ming-Ter Kuo", "Chung-Kuan Cheng", "T. C. Hu"], "", "dac", 1995]], "T. C. Hu": [0, ["Performance-Driven Partitioning Using a Replication Graph Approach", ["Lung-Tien Liu", "Ming-Ter Kuo", "Chung-Kuan Cheng", "T. C. Hu"], "", "dac", 1995]], "William Swartz": [0, ["Timing Driven Placement for Large Standard Cell Circuits", ["William Swartz", "Carl Sechen"], "https://doi.org/10.1145/217474.217531", "dac", 1995]], "Lars W. Hagen": [0, ["Quantified Suboptimality of VLSI Layout Heuristics", ["Lars W. Hagen", "Dennis J.-H. Huang", "Andrew B. Kahng"], "https://doi.org/10.1145/217474.217532", "dac", 1995]], "Dennis J.-H. Huang": [0, ["Quantified Suboptimality of VLSI Layout Heuristics", ["Lars W. Hagen", "Dennis J.-H. Huang", "Andrew B. Kahng"], "https://doi.org/10.1145/217474.217532", "dac", 1995], ["On the Bounded-Skew Clock and Steiner Routing Problems", ["Dennis J.-H. Huang", "Andrew B. Kahng", "Chung-Wen Albert Tsao"], "https://doi.org/10.1145/217474.217579", "dac", 1995]], "Andrew B. Kahng": [0, ["Quantified Suboptimality of VLSI Layout Heuristics", ["Lars W. Hagen", "Dennis J.-H. Huang", "Andrew B. Kahng"], "https://doi.org/10.1145/217474.217532", "dac", 1995], ["On the Bounded-Skew Clock and Steiner Routing Problems", ["Dennis J.-H. Huang", "Andrew B. Kahng", "Chung-Wen Albert Tsao"], "https://doi.org/10.1145/217474.217579", "dac", 1995]], "Thomas W. Albrecht": [0, ["Concurrent Design Methodology and Configuration Management of the SIEMENS EWSD - CCS7E Processor System Simulation", ["Thomas W. Albrecht"], "https://doi.org/10.1145/217474.217533", "dac", 1995]], "Peter Zepter": [0, ["Digital Receiver Design Using VHDL Generation from Data Flow Graphs", ["Peter Zepter", "Thorsten Grotker", "Heinrich Meyr"], "https://doi.org/10.1145/217474.217534", "dac", 1995]], "Thorsten Grotker": [0, ["Digital Receiver Design Using VHDL Generation from Data Flow Graphs", ["Peter Zepter", "Thorsten Grotker", "Heinrich Meyr"], "https://doi.org/10.1145/217474.217534", "dac", 1995]], "Heinrich Meyr": [0, ["Digital Receiver Design Using VHDL Generation from Data Flow Graphs", ["Peter Zepter", "Thorsten Grotker", "Heinrich Meyr"], "https://doi.org/10.1145/217474.217534", "dac", 1995]], "Charles H. Malley": [0, ["Logic Verification Methodology for PowerPC Microprocessors", ["Charles H. Malley", "Max Dieudonne"], "https://doi.org/10.1145/217474.217535", "dac", 1995]], "Max Dieudonne": [0, ["Logic Verification Methodology for PowerPC Microprocessors", ["Charles H. Malley", "Max Dieudonne"], "https://doi.org/10.1145/217474.217535", "dac", 1995]], "Srinivas Devadas": [0, ["A Survey of Optimization Techniques Targeting Low Power VLSI Circuits", ["Srinivas Devadas", "Sharad Malik"], "https://doi.org/10.1145/217474.217536", "dac", 1995], ["Code Optimization Techniques for Embedded DSP Microprocessors", ["Stan Y. Liao", "Srinivas Devadas", "Kurt Keutzer", "Steven W. K. Tjiang", "Albert R. Wang"], "https://doi.org/10.1145/217474.217596", "dac", 1995]], "Sharad Malik": [0, ["A Survey of Optimization Techniques Targeting Low Power VLSI Circuits", ["Srinivas Devadas", "Sharad Malik"], "https://doi.org/10.1145/217474.217536", "dac", 1995], ["Performance Analysis of Embedded Software Using Implicit Path Enumeration", ["Yau-Tsun Steven Li", "Sharad Malik"], "https://doi.org/10.1145/217474.217570", "dac", 1995]], "Sasan Iman": [0, ["Logic Extraction and Factorization for Low Power", ["Sasan Iman", "Massoud Pedram"], "https://doi.org/10.1145/217474.217537", "dac", 1995]], "Luciano Lavagno": [0, ["Timed Shannon Circuits: A Power-Efficient Design Style and Synthesis Tool", ["Luciano Lavagno", "Patrick C. McGeer", "Alexander Saldanha", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/217474.217538", "dac", 1995], ["Synthesis of Software Programs for Embedded Control Applications", ["Massimiliano Chiodo", "Paolo Giusto", "Attila Jurecska", "Luciano Lavagno", "Harry Hsieh", "Kei Suzuki", "Alberto L. Sangiovanni-Vincentelli", "Ellen Sentovich"], "https://doi.org/10.1145/217474.217594", "dac", 1995]], "Patrick C. McGeer": [0, ["Timed Shannon Circuits: A Power-Efficient Design Style and Synthesis Tool", ["Luciano Lavagno", "Patrick C. McGeer", "Alexander Saldanha", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/217474.217538", "dac", 1995]], "Alexander Saldanha": [0, ["Timed Shannon Circuits: A Power-Efficient Design Style and Synthesis Tool", ["Luciano Lavagno", "Patrick C. McGeer", "Alexander Saldanha", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/217474.217538", "dac", 1995]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Timed Shannon Circuits: A Power-Efficient Design Style and Synthesis Tool", ["Luciano Lavagno", "Patrick C. McGeer", "Alexander Saldanha", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/217474.217538", "dac", 1995], ["Synthesis of Software Programs for Embedded Control Applications", ["Massimiliano Chiodo", "Paolo Giusto", "Attila Jurecska", "Luciano Lavagno", "Harry Hsieh", "Kei Suzuki", "Alberto L. Sangiovanni-Vincentelli", "Ellen Sentovich"], "https://doi.org/10.1145/217474.217594", "dac", 1995]], "Ajay Chandna": [0, ["The Aurora RAM Compiler", ["Ajay Chandna", "C. David Kibler", "Richard B. Brown", "Mark Roberts", "Karem A. Sakallah"], "https://doi.org/10.1145/217474.217539", "dac", 1995]], "C. David Kibler": [0, ["The Aurora RAM Compiler", ["Ajay Chandna", "C. David Kibler", "Richard B. Brown", "Mark Roberts", "Karem A. Sakallah"], "https://doi.org/10.1145/217474.217539", "dac", 1995]], "Richard B. Brown": [0, ["The Aurora RAM Compiler", ["Ajay Chandna", "C. David Kibler", "Richard B. Brown", "Mark Roberts", "Karem A. Sakallah"], "https://doi.org/10.1145/217474.217539", "dac", 1995]], "Mark Roberts": [0, ["The Aurora RAM Compiler", ["Ajay Chandna", "C. David Kibler", "Richard B. Brown", "Mark Roberts", "Karem A. Sakallah"], "https://doi.org/10.1145/217474.217539", "dac", 1995]], "Karem A. Sakallah": [0, ["The Aurora RAM Compiler", ["Ajay Chandna", "C. David Kibler", "Richard B. Brown", "Mark Roberts", "Karem A. Sakallah"], "https://doi.org/10.1145/217474.217539", "dac", 1995]], "Sanjay Rekhi": [0, ["Automatic Layout Synthesis of Leaf Cells", ["Sanjay Rekhi", "J. Donald Trotter", "Daniel H. Linder"], "https://doi.org/10.1145/217474.217540", "dac", 1995]], "J. Donald Trotter": [0, ["Automatic Layout Synthesis of Leaf Cells", ["Sanjay Rekhi", "J. Donald Trotter", "Daniel H. Linder"], "https://doi.org/10.1145/217474.217540", "dac", 1995]], "Daniel H. Linder": [0, ["Automatic Layout Synthesis of Leaf Cells", ["Sanjay Rekhi", "J. Donald Trotter", "Daniel H. Linder"], "https://doi.org/10.1145/217474.217540", "dac", 1995]], "N. P. van der Meijs": [0, ["Delayed Frontal Solution for Finite-Element Based Resistance Extraction", ["N. P. van der Meijs", "Arjan J. van Genderen"], "https://doi.org/10.1145/217474.217541", "dac", 1995]], "Arjan J. van Genderen": [0, ["Delayed Frontal Solution for Finite-Element Based Resistance Extraction", ["N. P. van der Meijs", "Arjan J. van Genderen"], "https://doi.org/10.1145/217474.217541", "dac", 1995]], "Aharon Aharon": [0, ["Test Program Generation for Functional Verification of PowerPC Processors in IBM", ["Aharon Aharon", "Dave Goodman", "Moshe Levinger", "Yossi Lichtenstein", "Yossi Malka", "Charlotte Metzger", "Moshe Molcho", "Gil Shurek"], "https://doi.org/10.1145/217474.217542", "dac", 1995]], "Dave Goodman": [0, ["Test Program Generation for Functional Verification of PowerPC Processors in IBM", ["Aharon Aharon", "Dave Goodman", "Moshe Levinger", "Yossi Lichtenstein", "Yossi Malka", "Charlotte Metzger", "Moshe Molcho", "Gil Shurek"], "https://doi.org/10.1145/217474.217542", "dac", 1995]], "Moshe Levinger": [0, ["Test Program Generation for Functional Verification of PowerPC Processors in IBM", ["Aharon Aharon", "Dave Goodman", "Moshe Levinger", "Yossi Lichtenstein", "Yossi Malka", "Charlotte Metzger", "Moshe Molcho", "Gil Shurek"], "https://doi.org/10.1145/217474.217542", "dac", 1995]], "Yossi Lichtenstein": [0, ["Test Program Generation for Functional Verification of PowerPC Processors in IBM", ["Aharon Aharon", "Dave Goodman", "Moshe Levinger", "Yossi Lichtenstein", "Yossi Malka", "Charlotte Metzger", "Moshe Molcho", "Gil Shurek"], "https://doi.org/10.1145/217474.217542", "dac", 1995]], "Yossi Malka": [0, ["Test Program Generation for Functional Verification of PowerPC Processors in IBM", ["Aharon Aharon", "Dave Goodman", "Moshe Levinger", "Yossi Lichtenstein", "Yossi Malka", "Charlotte Metzger", "Moshe Molcho", "Gil Shurek"], "https://doi.org/10.1145/217474.217542", "dac", 1995]], "Charlotte Metzger": [0, ["Test Program Generation for Functional Verification of PowerPC Processors in IBM", ["Aharon Aharon", "Dave Goodman", "Moshe Levinger", "Yossi Lichtenstein", "Yossi Malka", "Charlotte Metzger", "Moshe Molcho", "Gil Shurek"], "https://doi.org/10.1145/217474.217542", "dac", 1995]], "Moshe Molcho": [0, ["Test Program Generation for Functional Verification of PowerPC Processors in IBM", ["Aharon Aharon", "Dave Goodman", "Moshe Levinger", "Yossi Lichtenstein", "Yossi Malka", "Charlotte Metzger", "Moshe Molcho", "Gil Shurek"], "https://doi.org/10.1145/217474.217542", "dac", 1995]], "Gil Shurek": [0, ["Test Program Generation for Functional Verification of PowerPC Processors in IBM", ["Aharon Aharon", "Dave Goodman", "Moshe Levinger", "Yossi Lichtenstein", "Yossi Malka", "Charlotte Metzger", "Moshe Molcho", "Gil Shurek"], "https://doi.org/10.1145/217474.217542", "dac", 1995]], "Massimo Bombana": [0, ["Design-Flow and Synthesis for ASICs: A Case Study", ["Massimo Bombana", "Patrizia Cavalloro", "Salvatore Conigliaro", "Roger B. Hughes", "Gerry Musgrave", "Giuseppe Zaza"], "https://doi.org/10.1145/217474.217544", "dac", 1995]], "Patrizia Cavalloro": [0, ["Design-Flow and Synthesis for ASICs: A Case Study", ["Massimo Bombana", "Patrizia Cavalloro", "Salvatore Conigliaro", "Roger B. Hughes", "Gerry Musgrave", "Giuseppe Zaza"], "https://doi.org/10.1145/217474.217544", "dac", 1995]], "Salvatore Conigliaro": [0, ["Design-Flow and Synthesis for ASICs: A Case Study", ["Massimo Bombana", "Patrizia Cavalloro", "Salvatore Conigliaro", "Roger B. Hughes", "Gerry Musgrave", "Giuseppe Zaza"], "https://doi.org/10.1145/217474.217544", "dac", 1995]], "Roger B. Hughes": [0, ["Design-Flow and Synthesis for ASICs: A Case Study", ["Massimo Bombana", "Patrizia Cavalloro", "Salvatore Conigliaro", "Roger B. Hughes", "Gerry Musgrave", "Giuseppe Zaza"], "https://doi.org/10.1145/217474.217544", "dac", 1995]], "Gerry Musgrave": [0, ["Design-Flow and Synthesis for ASICs: A Case Study", ["Massimo Bombana", "Patrizia Cavalloro", "Salvatore Conigliaro", "Roger B. Hughes", "Gerry Musgrave", "Giuseppe Zaza"], "https://doi.org/10.1145/217474.217544", "dac", 1995]], "Giuseppe Zaza": [0, ["Design-Flow and Synthesis for ASICs: A Case Study", ["Massimo Bombana", "Patrizia Cavalloro", "Salvatore Conigliaro", "Roger B. Hughes", "Gerry Musgrave", "Giuseppe Zaza"], "https://doi.org/10.1145/217474.217544", "dac", 1995]], "Jorg Bormann": [0, ["Model Checking in Industrial Hardware Design", ["Jorg Bormann", "Jorg Lohse", "Michael Payer", "Gerd Venzl"], "https://doi.org/10.1145/217474.217545", "dac", 1995]], "Jorg Lohse": [0, ["Model Checking in Industrial Hardware Design", ["Jorg Bormann", "Jorg Lohse", "Michael Payer", "Gerd Venzl"], "https://doi.org/10.1145/217474.217545", "dac", 1995]], "Michael Payer": [0, ["Model Checking in Industrial Hardware Design", ["Jorg Bormann", "Jorg Lohse", "Michael Payer", "Gerd Venzl"], "https://doi.org/10.1145/217474.217545", "dac", 1995]], "Gerd Venzl": [0, ["Model Checking in Industrial Hardware Design", ["Jorg Bormann", "Jorg Lohse", "Michael Payer", "Gerd Venzl"], "https://doi.org/10.1145/217474.217545", "dac", 1995]], "Kumar N. Lalgudi": [0, ["DELAY: An Efficient Tool for Retiming with Realistic Delay Modeling", ["Kumar N. Lalgudi", "Marios C. Papaefthymiou"], "https://doi.org/10.1145/217474.217546", "dac", 1995]], "Marios C. Papaefthymiou": [0, ["DELAY: An Efficient Tool for Retiming with Realistic Delay Modeling", ["Kumar N. Lalgudi", "Marios C. Papaefthymiou"], "https://doi.org/10.1145/217474.217546", "dac", 1995]], "Rahul B. Deokar": [0, ["A Fresh Look at Retiming Via Clock Skew Optimization", ["Rahul B. Deokar", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/217474.217547", "dac", 1995]], "Sachin S. Sapatnekar": [0, ["A Fresh Look at Retiming Via Clock Skew Optimization", ["Rahul B. Deokar", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/217474.217547", "dac", 1995]], "Vigyan Singhal": [0, ["The Validity of Retiming Sequential Circuits", ["Vigyan Singhal", "Carl Pixley", "Richard L. Rudell", "Robert K. Brayton"], "https://doi.org/10.1145/217474.217548", "dac", 1995]], "Carl Pixley": [0, ["The Validity of Retiming Sequential Circuits", ["Vigyan Singhal", "Carl Pixley", "Richard L. Rudell", "Robert K. Brayton"], "https://doi.org/10.1145/217474.217548", "dac", 1995]], "Richard L. Rudell": [0, ["The Validity of Retiming Sequential Circuits", ["Vigyan Singhal", "Carl Pixley", "Richard L. Rudell", "Robert K. Brayton"], "https://doi.org/10.1145/217474.217548", "dac", 1995]], "Robert K. Brayton": [0, ["The Validity of Retiming Sequential Circuits", ["Vigyan Singhal", "Carl Pixley", "Richard L. Rudell", "Robert K. Brayton"], "https://doi.org/10.1145/217474.217548", "dac", 1995]], "Ireneusz Karkowski": [0, ["Retiming Synchronous Circuitry with Imprecise Delays", ["Ireneusz Karkowski", "Ralph H. J. M. Otten"], "https://doi.org/10.1145/217474.217549", "dac", 1995]], "Ralph H. J. M. Otten": [0, ["Retiming Synchronous Circuitry with Imprecise Delays", ["Ireneusz Karkowski", "Ralph H. J. M. Otten"], "https://doi.org/10.1145/217474.217549", "dac", 1995]], "Shihming Liu": [0, ["A Fast State Assignment Procedure for Large FSMs", ["Shihming Liu", "Massoud Pedram", "Alvin M. Despain"], "https://doi.org/10.1145/217474.217550", "dac", 1995]], "Alvin M. Despain": [0, ["A Fast State Assignment Procedure for Large FSMs", ["Shihming Liu", "Massoud Pedram", "Alvin M. Despain"], "https://doi.org/10.1145/217474.217550", "dac", 1995]], "Mark Kassab": [0, ["Software Accelerated Functional Fault Simulation for Data-Path Architectures", ["Mark Kassab", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer"], "https://doi.org/10.1145/217474.217551", "dac", 1995]], "Nilanjan Mukherjee": [0, ["Software Accelerated Functional Fault Simulation for Data-Path Architectures", ["Mark Kassab", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer"], "https://doi.org/10.1145/217474.217551", "dac", 1995]], "Jerzy Tyszer": [0, ["Software Accelerated Functional Fault Simulation for Data-Path Architectures", ["Mark Kassab", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer"], "https://doi.org/10.1145/217474.217551", "dac", 1995]], "Rolf Krieger": [0, ["Symbolic Fault Simulation for Sequential Circuits and the Multiple Observation Time Test Strategy", ["Rolf Krieger", "Bernd Becker", "Martin Keim"], "https://doi.org/10.1145/217474.217552", "dac", 1995]], "Bernd Becker": [0, ["Symbolic Fault Simulation for Sequential Circuits and the Multiple Observation Time Test Strategy", ["Rolf Krieger", "Bernd Becker", "Martin Keim"], "https://doi.org/10.1145/217474.217552", "dac", 1995]], "Martin Keim": [0, ["Symbolic Fault Simulation for Sequential Circuits and the Multiple Observation Time Test Strategy", ["Rolf Krieger", "Bernd Becker", "Martin Keim"], "https://doi.org/10.1145/217474.217552", "dac", 1995]], "Haluk Konuk": [0, ["Accurate and Efficient Fault Simulation of Realistic CMOS Network Breaks", ["Haluk Konuk", "F. Joel Ferguson", "Tracy Larrabee"], "https://doi.org/10.1145/217474.217553", "dac", 1995]], "F. Joel Ferguson": [0, ["Accurate and Efficient Fault Simulation of Realistic CMOS Network Breaks", ["Haluk Konuk", "F. Joel Ferguson", "Tracy Larrabee"], "https://doi.org/10.1145/217474.217553", "dac", 1995]], "Tracy Larrabee": [0, ["Accurate and Efficient Fault Simulation of Realistic CMOS Network Breaks", ["Haluk Konuk", "F. Joel Ferguson", "Tracy Larrabee"], "https://doi.org/10.1145/217474.217553", "dac", 1995]], "Lluis Ribas": [0, ["Analysis of Switch-Level Faults by Symbolic Simulation", ["Lluis Ribas", "Jordi Carrabina"], "https://doi.org/10.1145/217474.217554", "dac", 1995]], "Jordi Carrabina": [0, ["Analysis of Switch-Level Faults by Symbolic Simulation", ["Lluis Ribas", "Jordi Carrabina"], "https://doi.org/10.1145/217474.217554", "dac", 1995]], "Byron Krauter": [0, ["Transmission Line Synthesis", ["Byron Krauter", "Rohini Gupta", "John Willis", "Lawrence T. Pileggi"], "https://doi.org/10.1145/217474.217555", "dac", 1995], ["The Elmore Delay as a Bound for RC Trees with Generalized Input Signals", ["Rohini Gupta", "Byron Krauter", "Bogdan Tutuianu", "John Willis", "Lawrence T. Pileggi"], "https://doi.org/10.1145/217474.217556", "dac", 1995]], "Rohini Gupta": [0, ["Transmission Line Synthesis", ["Byron Krauter", "Rohini Gupta", "John Willis", "Lawrence T. Pileggi"], "https://doi.org/10.1145/217474.217555", "dac", 1995], ["The Elmore Delay as a Bound for RC Trees with Generalized Input Signals", ["Rohini Gupta", "Byron Krauter", "Bogdan Tutuianu", "John Willis", "Lawrence T. Pileggi"], "https://doi.org/10.1145/217474.217556", "dac", 1995]], "John Willis": [0, ["Transmission Line Synthesis", ["Byron Krauter", "Rohini Gupta", "John Willis", "Lawrence T. Pileggi"], "https://doi.org/10.1145/217474.217555", "dac", 1995], ["The Elmore Delay as a Bound for RC Trees with Generalized Input Signals", ["Rohini Gupta", "Byron Krauter", "Bogdan Tutuianu", "John Willis", "Lawrence T. Pileggi"], "https://doi.org/10.1145/217474.217556", "dac", 1995]], "Lawrence T. Pileggi": [0, ["Transmission Line Synthesis", ["Byron Krauter", "Rohini Gupta", "John Willis", "Lawrence T. Pileggi"], "https://doi.org/10.1145/217474.217555", "dac", 1995], ["The Elmore Delay as a Bound for RC Trees with Generalized Input Signals", ["Rohini Gupta", "Byron Krauter", "Bogdan Tutuianu", "John Willis", "Lawrence T. Pileggi"], "https://doi.org/10.1145/217474.217556", "dac", 1995], ["Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization", ["Noel Menezes", "Satyamurthy Pullela", "Lawrence T. Pileggi"], "https://doi.org/10.1145/217474.217612", "dac", 1995]], "Bogdan Tutuianu": [0, ["The Elmore Delay as a Bound for RC Trees with Generalized Input Signals", ["Rohini Gupta", "Byron Krauter", "Bogdan Tutuianu", "John Willis", "Lawrence T. Pileggi"], "https://doi.org/10.1145/217474.217556", "dac", 1995]], "Vasant B. Rao": [0, ["Delay Analysis of the Distributed RC Line", ["Vasant B. Rao"], "https://doi.org/10.1145/217474.217557", "dac", 1995]], "Luis Miguel Silveira": [0, ["Efficient Reduced-Order Modeling of Frequency-Dependent Coupling Inductances Associated with 3-D Interconnect Structures", ["Luis Miguel Silveira", "Mattan Kamon", "Jacob White"], "https://doi.org/10.1145/217474.217558", "dac", 1995]], "Mattan Kamon": [0, ["Efficient Reduced-Order Modeling of Frequency-Dependent Coupling Inductances Associated with 3-D Interconnect Structures", ["Luis Miguel Silveira", "Mattan Kamon", "Jacob White"], "https://doi.org/10.1145/217474.217558", "dac", 1995]], "Jacob White": [0, ["Efficient Reduced-Order Modeling of Frequency-Dependent Coupling Inductances Associated with 3-D Interconnect Structures", ["Luis Miguel Silveira", "Mattan Kamon", "Jacob White"], "https://doi.org/10.1145/217474.217558", "dac", 1995], ["Efficient Steady-State Analysis Based on Matrix-Free Krylov-Subspace Methods", ["Ricardo Telichevesky", "Kenneth S. Kundert", "Jacob White"], "https://doi.org/10.1145/217474.217574", "dac", 1995], ["Transient Simulations of Three-Dimensional Integrated Circuit Interconnect Using a Mixed Surface-Volume Approach", ["Mike Chou", "Tom Korsmeyer", "Jacob White"], "https://doi.org/10.1145/217474.217575", "dac", 1995]], "Sharad Mehrotra": [0, ["Performance Driven Global Routing and Wiring Rule Generation for High Speed PCBs and MCMs", ["Sharad Mehrotra", "Paul D. Franzon", "Michael B. Steer"], "https://doi.org/10.1145/217474.217559", "dac", 1995]], "Paul D. Franzon": [0, ["Performance Driven Global Routing and Wiring Rule Generation for High Speed PCBs and MCMs", ["Sharad Mehrotra", "Paul D. Franzon", "Michael B. Steer"], "https://doi.org/10.1145/217474.217559", "dac", 1995]], "Michael B. Steer": [0, ["Performance Driven Global Routing and Wiring Rule Generation for High Speed PCBs and MCMs", ["Sharad Mehrotra", "Paul D. Franzon", "Michael B. Steer"], "https://doi.org/10.1145/217474.217559", "dac", 1995]], "Chuck Monahan": [0, ["Symbolic Modeling and Evaluation of Data Paths", ["Chuck Monahan", "Forrest Brewer"], "https://doi.org/10.1145/217474.217560", "dac", 1995]], "Forrest Brewer": [0, ["Symbolic Modeling and Evaluation of Data Paths", ["Chuck Monahan", "Forrest Brewer"], "https://doi.org/10.1145/217474.217560", "dac", 1995]], "Ishwar Parulkar": [0, ["Data Path Allocation for Synthesizing RTL Designs with Low BIST Area Overhead", ["Ishwar Parulkar", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/217474.217561", "dac", 1995]], "Sandeep K. Gupta": [0, ["Data Path Allocation for Synthesizing RTL Designs with Low BIST Area Overhead", ["Ishwar Parulkar", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/217474.217561", "dac", 1995]], "Melvin A. Breuer": [0, ["Data Path Allocation for Synthesizing RTL Designs with Low BIST Area Overhead", ["Ishwar Parulkar", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/217474.217561", "dac", 1995]], "Donald S. Gelosh": [0, ["Deriving Efficient Area and Delay Estimates by Modeling Layout Tools", ["Donald S. Gelosh", "Dorothy E. Setliff"], "https://doi.org/10.1145/217474.217562", "dac", 1995]], "Dorothy E. Setliff": [0, ["Deriving Efficient Area and Delay Estimates by Modeling Layout Tools", ["Donald S. Gelosh", "Dorothy E. Setliff"], "https://doi.org/10.1145/217474.217562", "dac", 1995]], "Jochen Bern": [0, ["Efficient OBDD-Based Boolean Manipulation in CAD beyond Current Limits", ["Jochen Bern", "Christoph Meinel", "Anna Slobodova"], "https://doi.org/10.1145/217474.217563", "dac", 1995]], "Christoph Meinel": [0, ["Efficient OBDD-Based Boolean Manipulation in CAD beyond Current Limits", ["Jochen Bern", "Christoph Meinel", "Anna Slobodova"], "https://doi.org/10.1145/217474.217563", "dac", 1995]], "Anna Slobodova": [0, ["Efficient OBDD-Based Boolean Manipulation in CAD beyond Current Limits", ["Jochen Bern", "Christoph Meinel", "Anna Slobodova"], "https://doi.org/10.1145/217474.217563", "dac", 1995]], "Subodh M. Reddy": [0, ["Novel Verification Framework Combining Structural and OBDD Methods in a Synthesis Environment", ["Subodh M. Reddy", "Wolfgang Kunz", "Dhiraj K. Pradhan"], "", "dac", 1995]], "Wolfgang Kunz": [0, ["Novel Verification Framework Combining Structural and OBDD Methods in a Synthesis Environment", ["Subodh M. Reddy", "Wolfgang Kunz", "Dhiraj K. Pradhan"], "", "dac", 1995]], "Dhiraj K. Pradhan": [0, ["Novel Verification Framework Combining Structural and OBDD Methods in a Synthesis Environment", ["Subodh M. Reddy", "Wolfgang Kunz", "Dhiraj K. Pradhan"], "", "dac", 1995]], "Jawahar Jain": [0, ["Advanced Verification Techniques Based on Learning", ["Jawahar Jain", "Rajarshi Mukherjee", "Masahiro Fujita"], "https://doi.org/10.1145/217474.217564", "dac", 1995]], "Rajarshi Mukherjee": [0, ["Advanced Verification Techniques Based on Learning", ["Jawahar Jain", "Rajarshi Mukherjee", "Masahiro Fujita"], "https://doi.org/10.1145/217474.217564", "dac", 1995]], "Masahiro Fujita": [0, ["Advanced Verification Techniques Based on Learning", ["Jawahar Jain", "Rajarshi Mukherjee", "Masahiro Fujita"], "https://doi.org/10.1145/217474.217564", "dac", 1995]], "Edmund M. Clarke": [0, ["Efficient Generation of Counterexamples and Witnesses in Symbolic Model Checking", ["Edmund M. Clarke", "Orna Grumberg", "Kenneth L. McMillan", "Xudong Zhao"], "https://doi.org/10.1145/217474.217565", "dac", 1995]], "Orna Grumberg": [0, ["Efficient Generation of Counterexamples and Witnesses in Symbolic Model Checking", ["Edmund M. Clarke", "Orna Grumberg", "Kenneth L. McMillan", "Xudong Zhao"], "https://doi.org/10.1145/217474.217565", "dac", 1995]], "Kenneth L. McMillan": [0, ["Efficient Generation of Counterexamples and Witnesses in Symbolic Model Checking", ["Edmund M. Clarke", "Orna Grumberg", "Kenneth L. McMillan", "Xudong Zhao"], "https://doi.org/10.1145/217474.217565", "dac", 1995]], "Xudong Zhao": [0, ["Efficient Generation of Counterexamples and Witnesses in Symbolic Model Checking", ["Edmund M. Clarke", "Orna Grumberg", "Kenneth L. McMillan", "Xudong Zhao"], "https://doi.org/10.1145/217474.217565", "dac", 1995]], "Wim Kruiskamp": [0, ["DARWIN: CMOS Opamp Synthesis by Means of a Genetic Algorithm", ["Wim Kruiskamp", "Domine Leenaerts"], "https://doi.org/10.1145/217474.217566", "dac", 1995]], "Domine Leenaerts": [0, ["DARWIN: CMOS Opamp Synthesis by Means of a Genetic Algorithm", ["Wim Kruiskamp", "Domine Leenaerts"], "https://doi.org/10.1145/217474.217566", "dac", 1995]], "Ivan L. Wemple": [0, ["Mixed-Signal Switching Noise Analysis Using Voronoi-Tessellated Substrate Macromodels", ["Ivan L. Wemple", "Andrew T. Yang"], "https://doi.org/10.1145/217474.217567", "dac", 1995]], "Andrew T. Yang": [8.938485951404118e-09, ["Mixed-Signal Switching Noise Analysis Using Voronoi-Tessellated Substrate Macromodels", ["Ivan L. Wemple", "Andrew T. Yang"], "https://doi.org/10.1145/217474.217567", "dac", 1995]], "Koen Lampaert": [0, ["Direct Performance-Driven Placement of Mismatch-Sensitive Analog Circuits", ["Koen Lampaert", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/217474.217568", "dac", 1995]], "Georges G. E. Gielen": [0, ["Direct Performance-Driven Placement of Mismatch-Sensitive Analog Circuits", ["Koen Lampaert", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/217474.217568", "dac", 1995]], "Willy M. C. Sansen": [0, ["Direct Performance-Driven Placement of Mismatch-Sensitive Analog Circuits", ["Koen Lampaert", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/217474.217568", "dac", 1995]], "Bapiraju Vinnakota": [0, ["System-Level Design for Test of Fully Differential Analog Circuits", ["Bapiraju Vinnakota", "Ramesh Harjani", "Nicholas J. Stessman"], "https://doi.org/10.1145/217474.217569", "dac", 1995]], "Ramesh Harjani": [0, ["System-Level Design for Test of Fully Differential Analog Circuits", ["Bapiraju Vinnakota", "Ramesh Harjani", "Nicholas J. Stessman"], "https://doi.org/10.1145/217474.217569", "dac", 1995]], "Nicholas J. Stessman": [0, ["System-Level Design for Test of Fully Differential Analog Circuits", ["Bapiraju Vinnakota", "Ramesh Harjani", "Nicholas J. Stessman"], "https://doi.org/10.1145/217474.217569", "dac", 1995]], "Yau-Tsun Steven Li": [0, ["Performance Analysis of Embedded Software Using Implicit Path Enumeration", ["Yau-Tsun Steven Li", "Sharad Malik"], "https://doi.org/10.1145/217474.217570", "dac", 1995]], "Pai H. Chou": [0, ["Interval Scheduling: Fine-Grained Code Scheduling for Embedded Systems", ["Pai H. Chou", "Gaetano Borriello"], "https://doi.org/10.1145/217474.217571", "dac", 1995]], "Gaetano Borriello": [0, ["Interval Scheduling: Fine-Grained Code Scheduling for Embedded Systems", ["Pai H. Chou", "Gaetano Borriello"], "https://doi.org/10.1145/217474.217571", "dac", 1995]], "Sanjiv Narayan": [0, ["Interfacing Incompatible Protocols Using Interface Process Generation", ["Sanjiv Narayan", "Daniel Gajski"], "https://doi.org/10.1145/217474.217572", "dac", 1995]], "Daniel Gajski": [0, ["Interfacing Incompatible Protocols Using Interface Process Generation", ["Sanjiv Narayan", "Daniel Gajski"], "https://doi.org/10.1145/217474.217572", "dac", 1995]], "Peter Feldmann": [0, ["Reduced-Order Modeling of Large Linear Subcircuits via a Block Lanczos Algorithm", ["Peter Feldmann", "Roland W. Freund"], "https://doi.org/10.1145/217474.217573", "dac", 1995]], "Roland W. Freund": [0, ["Reduced-Order Modeling of Large Linear Subcircuits via a Block Lanczos Algorithm", ["Peter Feldmann", "Roland W. Freund"], "https://doi.org/10.1145/217474.217573", "dac", 1995]], "Ricardo Telichevesky": [0, ["Efficient Steady-State Analysis Based on Matrix-Free Krylov-Subspace Methods", ["Ricardo Telichevesky", "Kenneth S. Kundert", "Jacob White"], "https://doi.org/10.1145/217474.217574", "dac", 1995]], "Kenneth S. Kundert": [0, ["Efficient Steady-State Analysis Based on Matrix-Free Krylov-Subspace Methods", ["Ricardo Telichevesky", "Kenneth S. Kundert", "Jacob White"], "https://doi.org/10.1145/217474.217574", "dac", 1995]], "Mike Chou": [0, ["Transient Simulations of Three-Dimensional Integrated Circuit Interconnect Using a Mixed Surface-Volume Approach", ["Mike Chou", "Tom Korsmeyer", "Jacob White"], "https://doi.org/10.1145/217474.217575", "dac", 1995]], "Tom Korsmeyer": [0, ["Transient Simulations of Three-Dimensional Integrated Circuit Interconnect Using a Mixed Surface-Volume Approach", ["Mike Chou", "Tom Korsmeyer", "Jacob White"], "https://doi.org/10.1145/217474.217575", "dac", 1995]], "Joe G. Xi": [0, ["Buffer Insertion and Sizing Under Process Variations for Low Power Clock Distribution", ["Joe G. Xi", "Wayne Wei-Ming Dai"], "https://doi.org/10.1145/217474.217576", "dac", 1995]], "Wayne Wei-Ming Dai": [0, ["Buffer Insertion and Sizing Under Process Variations for Low Power Clock Distribution", ["Joe G. Xi", "Wayne Wei-Ming Dai"], "https://doi.org/10.1145/217474.217576", "dac", 1995]], "Ashok Vittal": [0, ["Power Optimal Buffered Clock Tree Design", ["Ashok Vittal", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/217474.217577", "dac", 1995], ["Power Distribution Topology Design", ["Ashok Vittal", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/217474.217578", "dac", 1995]], "Malgorzata Marek-Sadowska": [0, ["Power Optimal Buffered Clock Tree Design", ["Ashok Vittal", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/217474.217577", "dac", 1995], ["Power Distribution Topology Design", ["Ashok Vittal", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/217474.217578", "dac", 1995], ["Orthogonal Greedy Coupling - A New Optimization Approach to 2-D FPGA Routing", ["Yu-Liang Wu", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/217474.217591", "dac", 1995], ["Logic Synthesis for Engineering Change", ["Chih-Chang Lin", "Kuang-Chien Chen", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska", "Kwang-Ting Cheng"], "https://doi.org/10.1145/217474.217604", "dac", 1995], ["An Efficient Algorithm for Local Don't Care Sets Calculation", ["Shih-Chieh Chang", "Malgorzata Marek-Sadowska", "Kwang-Ting Cheng"], "https://doi.org/10.1145/217474.217607", "dac", 1995]], "Chung-Wen Albert Tsao": [0, ["On the Bounded-Skew Clock and Steiner Routing Problems", ["Dennis J.-H. Huang", "Andrew B. Kahng", "Chung-Wen Albert Tsao"], "https://doi.org/10.1145/217474.217579", "dac", 1995]], "Asim Smailagic": [0, ["Benchmarking An Interdisciplinary Concurrent Design Methodology for Electronic/Mechanical Systems", ["Asim Smailagic", "Daniel P. Siewiorek", "Drew Anderson", "Chris Kasabach", "Thomas L. Martin", "John Stivoric"], "https://doi.org/10.1145/217474.217580", "dac", 1995]], "Daniel P. Siewiorek": [0, ["Benchmarking An Interdisciplinary Concurrent Design Methodology for Electronic/Mechanical Systems", ["Asim Smailagic", "Daniel P. Siewiorek", "Drew Anderson", "Chris Kasabach", "Thomas L. Martin", "John Stivoric"], "https://doi.org/10.1145/217474.217580", "dac", 1995]], "Drew Anderson": [0, ["Benchmarking An Interdisciplinary Concurrent Design Methodology for Electronic/Mechanical Systems", ["Asim Smailagic", "Daniel P. Siewiorek", "Drew Anderson", "Chris Kasabach", "Thomas L. Martin", "John Stivoric"], "https://doi.org/10.1145/217474.217580", "dac", 1995]], "Chris Kasabach": [0, ["Benchmarking An Interdisciplinary Concurrent Design Methodology for Electronic/Mechanical Systems", ["Asim Smailagic", "Daniel P. Siewiorek", "Drew Anderson", "Chris Kasabach", "Thomas L. Martin", "John Stivoric"], "https://doi.org/10.1145/217474.217580", "dac", 1995]], "Thomas L. Martin": [0, ["Benchmarking An Interdisciplinary Concurrent Design Methodology for Electronic/Mechanical Systems", ["Asim Smailagic", "Daniel P. Siewiorek", "Drew Anderson", "Chris Kasabach", "Thomas L. Martin", "John Stivoric"], "https://doi.org/10.1145/217474.217580", "dac", 1995]], "John Stivoric": [0, ["Benchmarking An Interdisciplinary Concurrent Design Methodology for Electronic/Mechanical Systems", ["Asim Smailagic", "Daniel P. Siewiorek", "Drew Anderson", "Chris Kasabach", "Thomas L. Martin", "John Stivoric"], "https://doi.org/10.1145/217474.217580", "dac", 1995]], "Giovanni Mancini": [0, ["A Methodology for HW-SW Codesign in ATM", ["Giovanni Mancini", "Dave Yurach", "Spiros Boucouris"], "https://doi.org/10.1145/217474.217581", "dac", 1995]], "Dave Yurach": [0, ["A Methodology for HW-SW Codesign in ATM", ["Giovanni Mancini", "Dave Yurach", "Spiros Boucouris"], "https://doi.org/10.1145/217474.217581", "dac", 1995]], "Spiros Boucouris": [0, ["A Methodology for HW-SW Codesign in ATM", ["Giovanni Mancini", "Dave Yurach", "Spiros Boucouris"], "https://doi.org/10.1145/217474.217581", "dac", 1995]], "Allan Silburt": [0, ["Accelerating Concurrent Hardware Design with Behavioural Modelling and System Simulation", ["Allan Silburt", "Ian Perryman", "Janick Bergeron", "Stacy Nichols", "Mario Dufresne", "Greg Ward"], "https://doi.org/10.1145/217474.217582", "dac", 1995]], "Ian Perryman": [0, ["Accelerating Concurrent Hardware Design with Behavioural Modelling and System Simulation", ["Allan Silburt", "Ian Perryman", "Janick Bergeron", "Stacy Nichols", "Mario Dufresne", "Greg Ward"], "https://doi.org/10.1145/217474.217582", "dac", 1995]], "Janick Bergeron": [0, ["Accelerating Concurrent Hardware Design with Behavioural Modelling and System Simulation", ["Allan Silburt", "Ian Perryman", "Janick Bergeron", "Stacy Nichols", "Mario Dufresne", "Greg Ward"], "https://doi.org/10.1145/217474.217582", "dac", 1995]], "Stacy Nichols": [0, ["Accelerating Concurrent Hardware Design with Behavioural Modelling and System Simulation", ["Allan Silburt", "Ian Perryman", "Janick Bergeron", "Stacy Nichols", "Mario Dufresne", "Greg Ward"], "https://doi.org/10.1145/217474.217582", "dac", 1995]], "Mario Dufresne": [0, ["Accelerating Concurrent Hardware Design with Behavioural Modelling and System Simulation", ["Allan Silburt", "Ian Perryman", "Janick Bergeron", "Stacy Nichols", "Mario Dufresne", "Greg Ward"], "https://doi.org/10.1145/217474.217582", "dac", 1995]], "Greg Ward": [0, ["Accelerating Concurrent Hardware Design with Behavioural Modelling and System Simulation", ["Allan Silburt", "Ian Perryman", "Janick Bergeron", "Stacy Nichols", "Mario Dufresne", "Greg Ward"], "https://doi.org/10.1145/217474.217582", "dac", 1995]], "Randal E. Bryant": [0, ["Verification of Arithmetic Circuits with Binary Moment Diagrams", ["Randal E. Bryant", "Yirng-An Chen"], "https://doi.org/10.1145/217474.217583", "dac", 1995], ["Automatic Clock Abstraction from Sequential Circuits", ["Samir Jain", "Randal E. Bryant", "Alok Jain"], "https://doi.org/10.1145/217474.217615", "dac", 1995]], "Yirng-An Chen": [0, ["Verification of Arithmetic Circuits with Binary Moment Diagrams", ["Randal E. Bryant", "Yirng-An Chen"], "https://doi.org/10.1145/217474.217583", "dac", 1995]], "Shinji Kimura": [0, ["Residue BDD and Its Application to the Verification of Arithmetic Circuits", ["Shinji Kimura"], "https://doi.org/10.1145/217474.217584", "dac", 1995]], "Zheng Zhou": [0, ["Equivalence Checking of Datapaths Based on Canonical Arithmetic Expressions", ["Zheng Zhou", "Wayne Burleson"], "https://doi.org/10.1145/217474.217585", "dac", 1995]], "Wayne Burleson": [0, ["Equivalence Checking of Datapaths Based on Canonical Arithmetic Expressions", ["Zheng Zhou", "Wayne Burleson"], "https://doi.org/10.1145/217474.217585", "dac", 1995]], "Wai-Kei Mak": [0, ["On Optimal Board-Level Routing for FPGA-Based Logic Emulation", ["Wai-Kei Mak", "D. F. Wong"], "https://doi.org/10.1145/217474.217586", "dac", 1995]], "D. F. Wong": [0, ["On Optimal Board-Level Routing for FPGA-Based Logic Emulation", ["Wai-Kei Mak", "D. F. Wong"], "https://doi.org/10.1145/217474.217586", "dac", 1995]], "Yuh-Sheng Lee": [3.267906478754412e-08, ["A Performance and Routability Driven Router for FPGAs Considering Path Delays", ["Yuh-Sheng Lee", "Allen C.-H. Wu"], "https://doi.org/10.1145/217474.217588", "dac", 1995]], "Allen C.-H. Wu": [1.682977819605913e-10, ["A Performance and Routability Driven Router for FPGAs Considering Path Delays", ["Yuh-Sheng Lee", "Allen C.-H. Wu"], "https://doi.org/10.1145/217474.217588", "dac", 1995]], "Michael J. Alexander": [0, ["New Performance-Driven FPGA Routing Algorithms", ["Michael J. Alexander", "Gabriel Robins"], "https://doi.org/10.1145/217474.217589", "dac", 1995]], "Gabriel Robins": [0, ["New Performance-Driven FPGA Routing Algorithms", ["Michael J. Alexander", "Gabriel Robins"], "https://doi.org/10.1145/217474.217589", "dac", 1995]], "Yu-Liang Wu": [0.00020033309556310996, ["Orthogonal Greedy Coupling - A New Optimization Approach to 2-D FPGA Routing", ["Yu-Liang Wu", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/217474.217591", "dac", 1995]], "Steven Trimberger": [0, ["Effects of FPGA Architecture on FPGA Routing", ["Steven Trimberger"], "https://doi.org/10.1145/217474.217592", "dac", 1995]], "Mario J. Silva": [0, ["The Case for Design Using the World Wide Web", ["Mario J. Silva", "Randy H. Katz"], "https://doi.org/10.1145/217474.217593", "dac", 1995]], "Randy H. Katz": [0, ["The Case for Design Using the World Wide Web", ["Mario J. Silva", "Randy H. Katz"], "https://doi.org/10.1145/217474.217593", "dac", 1995]], "Massimiliano Chiodo": [0, ["Synthesis of Software Programs for Embedded Control Applications", ["Massimiliano Chiodo", "Paolo Giusto", "Attila Jurecska", "Luciano Lavagno", "Harry Hsieh", "Kei Suzuki", "Alberto L. Sangiovanni-Vincentelli", "Ellen Sentovich"], "https://doi.org/10.1145/217474.217594", "dac", 1995]], "Paolo Giusto": [0, ["Synthesis of Software Programs for Embedded Control Applications", ["Massimiliano Chiodo", "Paolo Giusto", "Attila Jurecska", "Luciano Lavagno", "Harry Hsieh", "Kei Suzuki", "Alberto L. Sangiovanni-Vincentelli", "Ellen Sentovich"], "https://doi.org/10.1145/217474.217594", "dac", 1995]], "Attila Jurecska": [0, ["Synthesis of Software Programs for Embedded Control Applications", ["Massimiliano Chiodo", "Paolo Giusto", "Attila Jurecska", "Luciano Lavagno", "Harry Hsieh", "Kei Suzuki", "Alberto L. Sangiovanni-Vincentelli", "Ellen Sentovich"], "https://doi.org/10.1145/217474.217594", "dac", 1995]], "Harry Hsieh": [0, ["Synthesis of Software Programs for Embedded Control Applications", ["Massimiliano Chiodo", "Paolo Giusto", "Attila Jurecska", "Luciano Lavagno", "Harry Hsieh", "Kei Suzuki", "Alberto L. Sangiovanni-Vincentelli", "Ellen Sentovich"], "https://doi.org/10.1145/217474.217594", "dac", 1995]], "Kei Suzuki": [0, ["Synthesis of Software Programs for Embedded Control Applications", ["Massimiliano Chiodo", "Paolo Giusto", "Attila Jurecska", "Luciano Lavagno", "Harry Hsieh", "Kei Suzuki", "Alberto L. Sangiovanni-Vincentelli", "Ellen Sentovich"], "https://doi.org/10.1145/217474.217594", "dac", 1995]], "Ellen Sentovich": [0, ["Synthesis of Software Programs for Embedded Control Applications", ["Massimiliano Chiodo", "Paolo Giusto", "Attila Jurecska", "Luciano Lavagno", "Harry Hsieh", "Kei Suzuki", "Alberto L. Sangiovanni-Vincentelli", "Ellen Sentovich"], "https://doi.org/10.1145/217474.217594", "dac", 1995]], "Adwin H. Timmer": [0, ["Conflict Modelling and Instruction Scheduling in Code Generation for In-House DSP Cores", ["Adwin H. Timmer", "Marino T. J. Strik", "Jef L. van Meerbergen", "Jochen A. G. Jess"], "https://doi.org/10.1145/217474.217595", "dac", 1995]], "Marino T. J. Strik": [0, ["Conflict Modelling and Instruction Scheduling in Code Generation for In-House DSP Cores", ["Adwin H. Timmer", "Marino T. J. Strik", "Jef L. van Meerbergen", "Jochen A. G. Jess"], "https://doi.org/10.1145/217474.217595", "dac", 1995]], "Jef L. van Meerbergen": [0, ["Conflict Modelling and Instruction Scheduling in Code Generation for In-House DSP Cores", ["Adwin H. Timmer", "Marino T. J. Strik", "Jef L. van Meerbergen", "Jochen A. G. Jess"], "https://doi.org/10.1145/217474.217595", "dac", 1995]], "Jochen A. G. Jess": [0, ["Conflict Modelling and Instruction Scheduling in Code Generation for In-House DSP Cores", ["Adwin H. Timmer", "Marino T. J. Strik", "Jef L. van Meerbergen", "Jochen A. G. Jess"], "https://doi.org/10.1145/217474.217595", "dac", 1995]], "Stan Y. Liao": [0, ["Code Optimization Techniques for Embedded DSP Microprocessors", ["Stan Y. Liao", "Srinivas Devadas", "Kurt Keutzer", "Steven W. K. Tjiang", "Albert R. Wang"], "https://doi.org/10.1145/217474.217596", "dac", 1995]], "Kurt Keutzer": [0, ["Code Optimization Techniques for Embedded DSP Microprocessors", ["Stan Y. Liao", "Srinivas Devadas", "Kurt Keutzer", "Steven W. K. Tjiang", "Albert R. Wang"], "https://doi.org/10.1145/217474.217596", "dac", 1995], ["A Design and Validation System for Asynchronous Circuits", ["Peter Vanbekbergen", "Albert R. Wang", "Kurt Keutzer"], "https://doi.org/10.1145/217474.217618", "dac", 1995]], "Steven W. K. Tjiang": [0, ["Code Optimization Techniques for Embedded DSP Microprocessors", ["Stan Y. Liao", "Srinivas Devadas", "Kurt Keutzer", "Steven W. K. Tjiang", "Albert R. Wang"], "https://doi.org/10.1145/217474.217596", "dac", 1995]], "Albert R. Wang": [1.3879488704182652e-11, ["Code Optimization Techniques for Embedded DSP Microprocessors", ["Stan Y. Liao", "Srinivas Devadas", "Kurt Keutzer", "Steven W. K. Tjiang", "Albert R. Wang"], "https://doi.org/10.1145/217474.217596", "dac", 1995], ["A Design and Validation System for Asynchronous Circuits", ["Peter Vanbekbergen", "Albert R. Wang", "Kurt Keutzer"], "https://doi.org/10.1145/217474.217618", "dac", 1995]], "Ulrich Bieker": [0, ["Retargetable Self-Test Program Generation Using Constraint Logic Programming", ["Ulrich Bieker", "Peter Marwedel"], "https://doi.org/10.1145/217474.217597", "dac", 1995]], "Peter Marwedel": [0, ["Retargetable Self-Test Program Generation Using Constraint Logic Programming", ["Ulrich Bieker", "Peter Marwedel"], "https://doi.org/10.1145/217474.217597", "dac", 1995]], "Farid N. Najm": [0, ["Feedback, Correlation, and Delay Concerns in the Power Estimation of VLSI Circuits", ["Farid N. Najm"], "https://doi.org/10.1145/217474.217598", "dac", 1995], ["Extreme Delay Sensitivity and the Worst-Case Switching Activity in VLSI Circuits", ["Farid N. Najm", "Michael Y. Zhang"], "https://doi.org/10.1145/217474.217600", "dac", 1995], ["Power Estimation in Sequential Circuits", ["Farid N. Najm", "Shashank Goel", "Ibrahim N. Hajj"], "https://doi.org/10.1145/217474.217602", "dac", 1995]], "Huzefa Mehta": [0, ["Accurate Estimation of Combinational Circuit Activity", ["Huzefa Mehta", "Manjit Borah", "Robert Michael Owens", "Mary Jane Irwin"], "https://doi.org/10.1145/217474.217599", "dac", 1995]], "Manjit Borah": [0, ["Accurate Estimation of Combinational Circuit Activity", ["Huzefa Mehta", "Manjit Borah", "Robert Michael Owens", "Mary Jane Irwin"], "https://doi.org/10.1145/217474.217599", "dac", 1995]], "Robert Michael Owens": [0, ["Accurate Estimation of Combinational Circuit Activity", ["Huzefa Mehta", "Manjit Borah", "Robert Michael Owens", "Mary Jane Irwin"], "https://doi.org/10.1145/217474.217599", "dac", 1995]], "Mary Jane Irwin": [0, ["Accurate Estimation of Combinational Circuit Activity", ["Huzefa Mehta", "Manjit Borah", "Robert Michael Owens", "Mary Jane Irwin"], "https://doi.org/10.1145/217474.217599", "dac", 1995]], "Michael Y. Zhang": [0, ["Extreme Delay Sensitivity and the Worst-Case Switching Activity in VLSI Circuits", ["Farid N. Najm", "Michael Y. Zhang"], "https://doi.org/10.1145/217474.217600", "dac", 1995]], "Radu Marculescu": [0, ["Efficient Power Estimation for Highly Correlated Input Streams", ["Radu Marculescu", "Diana Marculescu", "Massoud Pedram"], "https://doi.org/10.1145/217474.217601", "dac", 1995]], "Diana Marculescu": [0, ["Efficient Power Estimation for Highly Correlated Input Streams", ["Radu Marculescu", "Diana Marculescu", "Massoud Pedram"], "https://doi.org/10.1145/217474.217601", "dac", 1995]], "Shashank Goel": [0, ["Power Estimation in Sequential Circuits", ["Farid N. Najm", "Shashank Goel", "Ibrahim N. Hajj"], "https://doi.org/10.1145/217474.217602", "dac", 1995]], "Ibrahim N. Hajj": [0, ["Power Estimation in Sequential Circuits", ["Farid N. Najm", "Shashank Goel", "Ibrahim N. Hajj"], "https://doi.org/10.1145/217474.217602", "dac", 1995]], "Olivier Coudert": [0, ["New Ideas for Solving Covering Problems", ["Olivier Coudert", "Jean Christophe Madre"], "https://doi.org/10.1145/217474.217603", "dac", 1995]], "Jean Christophe Madre": [0, ["New Ideas for Solving Covering Problems", ["Olivier Coudert", "Jean Christophe Madre"], "https://doi.org/10.1145/217474.217603", "dac", 1995]], "Chih-Chang Lin": [0, ["Logic Synthesis for Engineering Change", ["Chih-Chang Lin", "Kuang-Chien Chen", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska", "Kwang-Ting Cheng"], "https://doi.org/10.1145/217474.217604", "dac", 1995]], "Kuang-Chien Chen": [0, ["Logic Synthesis for Engineering Change", ["Chih-Chang Lin", "Kuang-Chien Chen", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska", "Kwang-Ting Cheng"], "https://doi.org/10.1145/217474.217604", "dac", 1995]], "Shih-Chieh Chang": [2.9702561243905024e-10, ["Logic Synthesis for Engineering Change", ["Chih-Chang Lin", "Kuang-Chien Chen", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska", "Kwang-Ting Cheng"], "https://doi.org/10.1145/217474.217604", "dac", 1995], ["An Efficient Algorithm for Local Don't Care Sets Calculation", ["Shih-Chieh Chang", "Malgorzata Marek-Sadowska", "Kwang-Ting Cheng"], "https://doi.org/10.1145/217474.217607", "dac", 1995]], "Yuichi Nakamura": [0, ["A Partitioning-Based Logic Optimization Method for Large Scale Circuits with Boolean Matrix", ["Yuichi Nakamura", "Takeshi Yoshimura"], "https://doi.org/10.1145/217474.217605", "dac", 1995], ["Multi-Level Logic Minimization Based on Multi-Signal Implications", ["Masayuki Yuguchi", "Yuichi Nakamura", "Kazutoshi Wakabayashi", "Tomoyuki Fujita"], "https://doi.org/10.1145/217474.217606", "dac", 1995]], "Takeshi Yoshimura": [0, ["A Partitioning-Based Logic Optimization Method for Large Scale Circuits with Boolean Matrix", ["Yuichi Nakamura", "Takeshi Yoshimura"], "https://doi.org/10.1145/217474.217605", "dac", 1995]], "Masayuki Yuguchi": [0, ["Multi-Level Logic Minimization Based on Multi-Signal Implications", ["Masayuki Yuguchi", "Yuichi Nakamura", "Kazutoshi Wakabayashi", "Tomoyuki Fujita"], "https://doi.org/10.1145/217474.217606", "dac", 1995]], "Kazutoshi Wakabayashi": [0, ["Multi-Level Logic Minimization Based on Multi-Signal Implications", ["Masayuki Yuguchi", "Yuichi Nakamura", "Kazutoshi Wakabayashi", "Tomoyuki Fujita"], "https://doi.org/10.1145/217474.217606", "dac", 1995]], "Tomoyuki Fujita": [0, ["Multi-Level Logic Minimization Based on Multi-Signal Implications", ["Masayuki Yuguchi", "Yuichi Nakamura", "Kazutoshi Wakabayashi", "Tomoyuki Fujita"], "https://doi.org/10.1145/217474.217606", "dac", 1995]], "Bernhard Rohfleisch": [0, ["Logic Clause Analysis for Delay Optimization", ["Bernhard Rohfleisch", "Bernd Wurth", "Kurt Antreich"], "https://doi.org/10.1145/217474.217608", "dac", 1995]], "Reinaldo A. Bergamaschi": [0, ["Productivity Issues in High-Level Design: Are Tools Solving the Real Problems?", ["Reinaldo A. Bergamaschi"], "https://doi.org/10.1145/217474.217609", "dac", 1995]], "Cristian A. Giumale": [0, ["Information Models of VHDL", ["Cristian A. Giumale", "Hilary J. Kahn"], "https://doi.org/10.1145/217474.217610", "dac", 1995]], "Hilary J. Kahn": [0, ["Information Models of VHDL", ["Cristian A. Giumale", "Hilary J. Kahn"], "https://doi.org/10.1145/217474.217610", "dac", 1995]], "Neal S. Stollon": [0, ["Measures of Syntactic Complexity for Modeling Behavioral VHDL", ["Neal S. Stollon", "John D. Provence"], "https://doi.org/10.1145/217474.217611", "dac", 1995]], "John D. Provence": [0, ["Measures of Syntactic Complexity for Modeling Behavioral VHDL", ["Neal S. Stollon", "John D. Provence"], "https://doi.org/10.1145/217474.217611", "dac", 1995]], "Noel Menezes": [0, ["Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization", ["Noel Menezes", "Satyamurthy Pullela", "Lawrence T. Pileggi"], "https://doi.org/10.1145/217474.217612", "dac", 1995]], "Satyamurthy Pullela": [0, ["Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization", ["Noel Menezes", "Satyamurthy Pullela", "Lawrence T. Pileggi"], "https://doi.org/10.1145/217474.217612", "dac", 1995]], "Jin-fuw Lee": [0.013474571518599987, ["An Algorithm for Incremental Timing Analysis", ["Jin-fuw Lee", "Donald T. Tang"], "https://doi.org/10.1145/217474.217613", "dac", 1995]], "Donald T. Tang": [0, ["An Algorithm for Incremental Timing Analysis", ["Jin-fuw Lee", "Donald T. Tang"], "https://doi.org/10.1145/217474.217613", "dac", 1995]], "Alessandro Dal Fabbro": [0, ["An Assigned Probability Technique to Derive Realistic Worst-Case Timing Models of Digital Standard Cells", ["Alessandro Dal Fabbro", "Bruno Franzini", "Luigi Croce", "Carlo Guardiani"], "https://doi.org/10.1145/217474.217614", "dac", 1995]], "Bruno Franzini": [0, ["An Assigned Probability Technique to Derive Realistic Worst-Case Timing Models of Digital Standard Cells", ["Alessandro Dal Fabbro", "Bruno Franzini", "Luigi Croce", "Carlo Guardiani"], "https://doi.org/10.1145/217474.217614", "dac", 1995]], "Luigi Croce": [0, ["An Assigned Probability Technique to Derive Realistic Worst-Case Timing Models of Digital Standard Cells", ["Alessandro Dal Fabbro", "Bruno Franzini", "Luigi Croce", "Carlo Guardiani"], "https://doi.org/10.1145/217474.217614", "dac", 1995]], "Carlo Guardiani": [0, ["An Assigned Probability Technique to Derive Realistic Worst-Case Timing Models of Digital Standard Cells", ["Alessandro Dal Fabbro", "Bruno Franzini", "Luigi Croce", "Carlo Guardiani"], "https://doi.org/10.1145/217474.217614", "dac", 1995]], "Samir Jain": [0, ["Automatic Clock Abstraction from Sequential Circuits", ["Samir Jain", "Randal E. Bryant", "Alok Jain"], "https://doi.org/10.1145/217474.217615", "dac", 1995]], "Alok Jain": [0, ["Automatic Clock Abstraction from Sequential Circuits", ["Samir Jain", "Randal E. Bryant", "Alok Jain"], "https://doi.org/10.1145/217474.217615", "dac", 1995]], "Bill Lin": [0, ["Hierarchical Optimization of Asynchronous Circuits", ["Bill Lin", "Gjalt G. de Jong", "Tilman Kolks"], "https://doi.org/10.1145/217474.217616", "dac", 1995], ["Externally Hazard-Free Implementations of Asynchronous Circuits", ["Milton H. Sawasaki", "Chantal Ykman-Couvreur", "Bill Lin"], "https://doi.org/10.1145/217474.217617", "dac", 1995]], "Gjalt G. de Jong": [0, ["Hierarchical Optimization of Asynchronous Circuits", ["Bill Lin", "Gjalt G. de Jong", "Tilman Kolks"], "https://doi.org/10.1145/217474.217616", "dac", 1995]], "Tilman Kolks": [0, ["Hierarchical Optimization of Asynchronous Circuits", ["Bill Lin", "Gjalt G. de Jong", "Tilman Kolks"], "https://doi.org/10.1145/217474.217616", "dac", 1995]], "Milton H. Sawasaki": [0, ["Externally Hazard-Free Implementations of Asynchronous Circuits", ["Milton H. Sawasaki", "Chantal Ykman-Couvreur", "Bill Lin"], "https://doi.org/10.1145/217474.217617", "dac", 1995]], "Chantal Ykman-Couvreur": [0, ["Externally Hazard-Free Implementations of Asynchronous Circuits", ["Milton H. Sawasaki", "Chantal Ykman-Couvreur", "Bill Lin"], "https://doi.org/10.1145/217474.217617", "dac", 1995]], "Peter Vanbekbergen": [0, ["A Design and Validation System for Asynchronous Circuits", ["Peter Vanbekbergen", "Albert R. Wang", "Kurt Keutzer"], "https://doi.org/10.1145/217474.217618", "dac", 1995]]}