module upcounter(input clk,rst
                 output reg [3:0] count);
                 always@(posedge clk)   //Behavioral Modeling
                 begin
                 
                 if(rst==0)
                 count <= 4'b0000;
                 else
                 count <= count + 1;
                 
                 end
endmodule 
                
                 
                 
