

================================================================
== Vivado HLS Report for 'memcachedPipeline_flashDispatch'
================================================================
* Date:           Wed Oct 21 12:18:38 2020

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.66|      2.91|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 2.91ns
ST_1: tmp19 [1/1] 0.00ns
:5  %tmp19 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i48P(i48* @flashDemux2getPath_V, i32 1)

ST_1: stg_4 [1/1] 0.00ns
:6  br i1 %tmp19, label %._crit_edge50, label %._crit_edge

ST_1: tmp1 [1/1] 2.91ns
._crit_edge50:0  %tmp1 = call i48 @_ssdm_op_Read.ap_fifo.volatile.i48P(i48* @flashDemux2getPath_V)

ST_1: getCtrlWord_address_V [1/1] 0.00ns
._crit_edge50:1  %getCtrlWord_address_V = trunc i48 %tmp1 to i32

ST_1: tmp_V [1/1] 0.00ns
._crit_edge50:2  %tmp_V = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %tmp1, i32 32, i32 47)

ST_1: tmp_100 [1/1] 0.00ns
._crit_edge50:3  %tmp_100 = call i13 @_ssdm_op_PartSelect.i13.i48.i32.i32(i48 %tmp1, i32 35, i32 47)


 <State 2>: 2.91ns
ST_2: stg_9 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i48* %memRdCmd_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_10 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i48* @flashDemux2getPath_V, [8 x i8]* @str1406, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1407, [1 x i8]* @str1407, [8 x i8]* @str1406) nounwind

ST_2: stg_11 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i48* @flashDemux2getPath_V, [8 x i8]* @str1402, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1403, [1 x i8]* @str1403, [8 x i8]* @str1402) nounwind

ST_2: stg_12 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i16* @flash_Disp2rec_V_V, [8 x i8]* @str1374, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1375, [1 x i8]* @str1375, [8 x i8]* @str1374)

ST_2: stg_13 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str191) nounwind

ST_2: op2_assign [1/1] 0.00ns
._crit_edge50:4  %op2_assign = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_100, i3 0)

ST_2: tmp_77 [1/1] 1.26ns
._crit_edge50:5  %tmp_77 = icmp ugt i16 %tmp_V, %op2_assign

ST_2: tmp_99 [1/1] 1.36ns
._crit_edge50:6  %tmp_99 = add i13 1, %tmp_100

ST_2: getCtrlWord_count_V [1/1] 0.71ns
._crit_edge50:7  %getCtrlWord_count_V = select i1 %tmp_77, i13 %tmp_99, i13 %tmp_100

ST_2: tmp_1 [1/1] 0.00ns
._crit_edge50:8  %tmp_1 = call i45 @_ssdm_op_BitConcatenate.i45.i13.i32(i13 %getCtrlWord_count_V, i32 %getCtrlWord_address_V)

ST_2: tmp_1_cast [1/1] 0.00ns
._crit_edge50:9  %tmp_1_cast = zext i45 %tmp_1 to i48

ST_2: stg_20 [1/1] 0.00ns
._crit_edge50:10  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %memRdCmd_V, i48 %tmp_1_cast)

ST_2: stg_21 [1/1] 2.91ns
._crit_edge50:11  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @flash_Disp2rec_V_V, i16 %tmp_V)

ST_2: stg_22 [1/1] 0.00ns
._crit_edge50:12  br label %._crit_edge

ST_2: stg_23 [1/1] 0.00ns
._crit_edge:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ memRdCmd_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7fa53ecf2e40; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ flashDemux2getPath_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; mode=0x7fa53ed08230; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ flash_Disp2rec_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; mode=0x7fa53ed08290; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp19                 (nbreadreq     ) [ 011]
stg_4                 (br            ) [ 000]
tmp1                  (read          ) [ 000]
getCtrlWord_address_V (trunc         ) [ 011]
tmp_V                 (partselect    ) [ 011]
tmp_100               (partselect    ) [ 011]
stg_9                 (specinterface ) [ 000]
stg_10                (specinterface ) [ 000]
stg_11                (specinterface ) [ 000]
stg_12                (specinterface ) [ 000]
stg_13                (specpipeline  ) [ 000]
op2_assign            (bitconcatenate) [ 000]
tmp_77                (icmp          ) [ 000]
tmp_99                (add           ) [ 000]
getCtrlWord_count_V   (select        ) [ 000]
tmp_1                 (bitconcatenate) [ 000]
tmp_1_cast            (zext          ) [ 000]
stg_20                (write         ) [ 000]
stg_21                (write         ) [ 000]
stg_22                (br            ) [ 000]
stg_23                (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="memRdCmd_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memRdCmd_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="flashDemux2getPath_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flashDemux2getPath_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="flash_Disp2rec_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flash_Disp2rec_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i48P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i48P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1406"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1407"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1402"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1403"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1374"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1375"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str191"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i13.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i45.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i48P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="tmp19_nbreadreq_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="48" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp19/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="48" slack="0"/>
<pin id="70" dir="0" index="1" bw="48" slack="0"/>
<pin id="71" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="stg_20_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="48" slack="0"/>
<pin id="77" dir="0" index="2" bw="45" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_20/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="stg_21_write_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="16" slack="0"/>
<pin id="84" dir="0" index="2" bw="16" slack="1"/>
<pin id="85" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_21/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="getCtrlWord_address_V_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="48" slack="0"/>
<pin id="91" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="getCtrlWord_address_V/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="tmp_V_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="48" slack="0"/>
<pin id="96" dir="0" index="2" bw="7" slack="0"/>
<pin id="97" dir="0" index="3" bw="7" slack="0"/>
<pin id="98" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_100_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="13" slack="0"/>
<pin id="105" dir="0" index="1" bw="48" slack="0"/>
<pin id="106" dir="0" index="2" bw="7" slack="0"/>
<pin id="107" dir="0" index="3" bw="7" slack="0"/>
<pin id="108" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_100/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="op2_assign_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="13" slack="1"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="op2_assign/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_77_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="1"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_77/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_99_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="13" slack="1"/>
<pin id="128" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_99/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="getCtrlWord_count_V_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="13" slack="0"/>
<pin id="133" dir="0" index="2" bw="13" slack="1"/>
<pin id="134" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="getCtrlWord_count_V/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="45" slack="0"/>
<pin id="139" dir="0" index="1" bw="13" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="1"/>
<pin id="141" dir="1" index="3" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_1_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="45" slack="0"/>
<pin id="146" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="tmp19_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp19 "/>
</bind>
</comp>

<comp id="153" class="1005" name="getCtrlWord_address_V_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="getCtrlWord_address_V "/>
</bind>
</comp>

<comp id="158" class="1005" name="tmp_V_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="1"/>
<pin id="160" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="164" class="1005" name="tmp_100_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="13" slack="1"/>
<pin id="166" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_100 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="56" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="58" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="92"><net_src comp="68" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="68" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="93" pin=3"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="68" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="103" pin=3"/></net>

<net id="118"><net_src comp="48" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="50" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="124"><net_src comp="113" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="52" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="120" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="125" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="54" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="130" pin="3"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="152"><net_src comp="60" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="89" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="161"><net_src comp="93" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="163"><net_src comp="158" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="167"><net_src comp="103" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="170"><net_src comp="164" pin="1"/><net_sink comp="130" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: memRdCmd_V | {2 }
	Port: flash_Disp2rec_V_V | {2 }
  - Chain level:
	State 1
	State 2
		tmp_77 : 1
		getCtrlWord_count_V : 2
		tmp_1 : 3
		tmp_1_cast : 4
		stg_20 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |        tmp_99_fu_125        |    0    |    13   |
|----------|-----------------------------|---------|---------|
|  select  |  getCtrlWord_count_V_fu_130 |    0    |    13   |
|----------|-----------------------------|---------|---------|
|   icmp   |        tmp_77_fu_120        |    0    |    6    |
|----------|-----------------------------|---------|---------|
| nbreadreq|    tmp19_nbreadreq_fu_60    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   read   |       tmp1_read_fu_68       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |      stg_20_write_fu_74     |    0    |    0    |
|          |      stg_21_write_fu_81     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  | getCtrlWord_address_V_fu_89 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|         tmp_V_fu_93         |    0    |    0    |
|          |        tmp_100_fu_103       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|      op2_assign_fu_113      |    0    |    0    |
|          |         tmp_1_fu_137        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |      tmp_1_cast_fu_144      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    32   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|getCtrlWord_address_V_reg_153|   32   |
|        tmp19_reg_149        |    1   |
|       tmp_100_reg_164       |   13   |
|        tmp_V_reg_158        |   16   |
+-----------------------------+--------+
|            Total            |   62   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   32   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   62   |    -   |
+-----------+--------+--------+
|   Total   |   62   |   32   |
+-----------+--------+--------+
