Report time       : Thu Dec  3 18:25:34 GMT 2020.
Solution          : solution2.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|          65804|          65804|          65804|             NA|             NA|             NA|
|   Verilog|      Pass|          65804|          65804|          65804|             NA|             NA|             NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
