

================================================================
== Vitis HLS Report for 'generate_udp_512_s'
================================================================
* Date:           Tue Jul 19 06:17:16 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        udp_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.866 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.86>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2udpFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2udpFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2udpFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2udpFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln82 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:82]   --->   Operation 14 'specpipeline' 'specpipeline_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%state_load = load i2 %state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:96]   --->   Operation 15 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%header_idx_load = load i16 %header_idx" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:76]   --->   Operation 16 'load' 'header_idx_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_s = load i64 %header_header_V"   --->   Operation 17 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.65ns)   --->   "%switch_ln96 = switch i2 %state_load, void %generate_udp<512>.exit, i2 0, void, i2 1, void, i2 2, void, i2 3, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:96]   --->   Operation 18 'switch' 'switch_ln96' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %tx_shift2udpFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 19 'nbreadreq' 'tmp_1_i' <Predicate = (state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %tmp_1_i, void %generate_udp<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:139]   --->   Operation 20 'br' 'br_ln139' <Predicate = (state_load == 3)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.16ns)   --->   "%tx_shift2udpFifo_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %tx_shift2udpFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'read' 'tx_shift2udpFifo_read_1' <Predicate = (state_load == 3 & tmp_1_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%currWord_last_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %tx_shift2udpFifo_read_1, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'bitselect' 'currWord_last_V_1' <Predicate = (state_load == 3 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %currWord_last_V_1, void %generate_udp<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:143]   --->   Operation 23 'br' 'br_ln143' <Predicate = (state_load == 3 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.41ns)   --->   "%store_ln145 = store i2 0, i2 %state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:145]   --->   Operation 24 'store' 'store_ln145' <Predicate = (state_load == 3 & tmp_1_i & currWord_last_V_1)> <Delay = 0.41>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln146 = br void %generate_udp<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:146]   --->   Operation 25 'br' 'br_ln146' <Predicate = (state_load == 3 & tmp_1_i & currWord_last_V_1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i_46 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %tx_shift2udpFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 26 'nbreadreq' 'tmp_i_46' <Predicate = (state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %tmp_i_46, void %generate_udp<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:126]   --->   Operation 27 'br' 'br_ln126' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.16ns)   --->   "%tx_shift2udpFifo_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %tx_shift2udpFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'read' 'tx_shift2udpFifo_read' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i1024 %tx_shift2udpFifo_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'trunc' 'currWord_data_V' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %tx_shift2udpFifo_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'bitselect' 'currWord_last_V' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %header_idx_load, i3 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:82]   --->   Operation 31 'bitconcatenate' 'tmp_6' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.71ns)   --->   "%icmp_ln82_1 = icmp_eq  i19 %tmp_6, i19 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:82]   --->   Operation 32 'icmp' 'icmp_ln82_1' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln82 = br i1 %icmp_ln82_1, void %_ZN12packetHeaderILi512ELi64EE11consumeWordER7ap_uintILi512EE.exit164.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:82]   --->   Operation 33 'br' 'br_ln82' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_27 = partset i512 @llvm.part.set.i512.i64, i512 %currWord_data_V, i64 %p_Val2_s, i32 0, i32 63"   --->   Operation 34 'partset' 'p_Result_27' <Predicate = (state_load == 2 & tmp_i_46 & icmp_ln82_1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.78ns)   --->   "%add_ln85_1 = add i16 %header_idx_load, i16 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:85]   --->   Operation 35 'add' 'add_ln85_1' <Predicate = (state_load == 2 & tmp_i_46 & icmp_ln82_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.41ns)   --->   "%store_ln85 = store i16 %add_ln85_1, i16 %header_idx" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:85]   --->   Operation 36 'store' 'store_ln85' <Predicate = (state_load == 2 & tmp_i_46 & icmp_ln82_1)> <Delay = 0.41>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi512ELi64EE11consumeWordER7ap_uintILi512EE.exit164.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:86]   --->   Operation 37 'br' 'br_ln86' <Predicate = (state_load == 2 & tmp_i_46 & icmp_ln82_1)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = partselect i65 @_ssdm_op_PartSelect.i65.i1024.i32.i32, i1024 %tx_shift2udpFifo_read, i32 512, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 38 'partselect' 'tmp' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln132_cast_i)   --->   "%xor_ln132 = xor i1 %currWord_last_V, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:132]   --->   Operation 39 'xor' 'xor_ln132' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln132_cast_i = select i1 %xor_ln132, i2 3, i2 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:132]   --->   Operation 40 'select' 'select_ln132_cast_i' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.41ns)   --->   "%store_ln132 = store i2 %select_ln132_cast_i, i2 %state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:132]   --->   Operation 41 'store' 'store_ln132' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.41>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln136 = br void %generate_udp<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:136]   --->   Operation 42 'br' 'br_ln136' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %header_idx_load, i3 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:82]   --->   Operation 43 'bitconcatenate' 'tmp_4' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.71ns)   --->   "%icmp_ln82 = icmp_eq  i19 %tmp_4, i19 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:82]   --->   Operation 44 'icmp' 'icmp_ln82' <Predicate = (state_load == 1)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %_ZN12packetHeaderILi512ELi64EE11consumeWordER7ap_uintILi512EE.exit.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:82]   --->   Operation 45 'br' 'br_ln82' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_26 = partset i512 @llvm.part.set.i512.i64, i512 0, i64 %p_Val2_s, i32 0, i32 63"   --->   Operation 46 'partset' 'p_Result_26' <Predicate = (state_load == 1 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln85 = add i16 %header_idx_load, i16 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:85]   --->   Operation 47 'add' 'add_ln85' <Predicate = (state_load == 1 & icmp_ln82)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.41ns)   --->   "%store_ln85 = store i16 %add_ln85, i16 %header_idx" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:85]   --->   Operation 48 'store' 'store_ln85' <Predicate = (state_load == 1 & icmp_ln82)> <Delay = 0.41>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi512ELi64EE11consumeWordER7ap_uintILi512EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:86]   --->   Operation 49 'br' 'br_ln86' <Predicate = (state_load == 1 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.41ns)   --->   "%store_ln119 = store i2 2, i2 %state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:119]   --->   Operation 50 'store' 'store_ln119' <Predicate = (state_load == 1)> <Delay = 0.41>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln124 = br void %generate_udp<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:124]   --->   Operation 51 'br' 'br_ln124' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %tx_udpMetaFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 52 'nbreadreq' 'tmp_i' <Predicate = (state_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %tmp_i, void %generate_udp<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:99]   --->   Operation 53 'br' 'br_ln99' <Predicate = (state_load == 0)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.16ns)   --->   "%tx_udpMetaFifo_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %tx_udpMetaFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'read' 'tx_udpMetaFifo_read' <Predicate = (state_load == 0 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.41ns)   --->   "%store_ln162 = store i16 0, i16 %header_idx" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:162]   --->   Operation 55 'store' 'store_ln162' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.41>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 8, i32 15"   --->   Operation 56 'partselect' 'p_Result_i' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_18 = partset i16 @llvm.part.set.i16.i8, i16 0, i8 %p_Result_i, i32 0, i32 7"   --->   Operation 57 'partset' 'p_Result_18' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %tx_udpMetaFifo_read"   --->   Operation 58 'trunc' 'trunc_ln674' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_19 = partset i16 @llvm.part.set.i16.i8, i16 %p_Result_18, i8 %trunc_ln674, i32 8, i32 15"   --->   Operation 59 'partset' 'p_Result_19' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_20 = partset i64 @llvm.part.set.i64.i16, i64 %p_Val2_s, i16 %p_Result_19, i32 16, i32 31"   --->   Operation 60 'partset' 'p_Result_20' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_26_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 24, i32 31"   --->   Operation 61 'partselect' 'p_Result_26_i' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_21 = partset i16 @llvm.part.set.i16.i8, i16 0, i8 %p_Result_26_i, i32 0, i32 7"   --->   Operation 62 'partset' 'p_Result_21' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_28_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 16, i32 23"   --->   Operation 63 'partselect' 'p_Result_28_i' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_22 = partset i16 @llvm.part.set.i16.i8, i16 %p_Result_21, i8 %p_Result_28_i, i32 8, i32 15"   --->   Operation 64 'partset' 'p_Result_22' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_23 = partset i64 @llvm.part.set.i64.i16, i64 %p_Result_20, i16 %p_Result_22, i32 0, i32 15"   --->   Operation 65 'partset' 'p_Result_23' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_31_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 40, i32 47"   --->   Operation 66 'partselect' 'p_Result_31_i' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_24 = partset i16 @llvm.part.set.i16.i8, i16 0, i8 %p_Result_31_i, i32 0, i32 7"   --->   Operation 67 'partset' 'p_Result_24' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_33_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 32, i32 39"   --->   Operation 68 'partselect' 'p_Result_33_i' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_25 = partset i16 @llvm.part.set.i16.i8, i16 %p_Result_24, i8 %p_Result_33_i, i32 8, i32 15"   --->   Operation 69 'partset' 'p_Result_25' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_s = partset i64 @llvm.part.set.i64.i16, i64 %p_Result_23, i16 %p_Result_25, i32 32, i32 47"   --->   Operation 70 'partset' 'p_Result_s' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln414 = store i64 %p_Result_s, i64 %header_header_V"   --->   Operation 71 'store' 'store_ln414' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.41ns)   --->   "%store_ln112 = store i2 2, i2 %state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:112]   --->   Operation 72 'store' 'store_ln112' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.41>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln114 = br void %generate_udp<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:114]   --->   Operation 73 'br' 'br_ln114' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 74 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_tx_data_internal, i1024 %tx_shift2udpFifo_read_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'write' 'write_ln174' <Predicate = (state_load == 3 & tmp_1_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%currWord_data_V_3 = phi i512 %p_Result_27, void, i512 %currWord_data_V, void"   --->   Operation 75 'phi' 'currWord_data_V_3' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i65.i512, i65 %tmp, i512 %currWord_data_V_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 76 'bitconcatenate' 'tmp_3' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln174_3 = zext i577 %tmp_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'zext' 'zext_ln174_3' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_tx_data_internal, i1024 %zext_ln174_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 78 'write' 'write_ln174' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%currWord_data_V_1 = phi i512 %p_Result_26, void, i512 0, void"   --->   Operation 79 'phi' 'currWord_data_V_1' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i513 @_ssdm_op_BitConcatenate.i513.i1.i512, i1 1, i512 %currWord_data_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 80 'bitconcatenate' 'or_ln' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i513 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 81 'sext' 'sext_ln174' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i544 %sext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 82 'zext' 'zext_ln174' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_tx_data_internal, i1024 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'write' 'write_ln174' <Predicate = (state_load == 1)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.87ns
The critical path consists of the following:
	fifo read on port 'tx_shift2udpFifo' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [42]  (1.17 ns)
	'xor' operation ('xor_ln132', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:132) [59]  (0 ns)
	'select' operation ('select_ln132_cast_i', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:132) [60]  (0.278 ns)
	'store' operation ('store_ln132', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:132) of variable 'select_ln132_cast_i', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:132 on static variable 'state' [61]  (0.42 ns)

 <State 2>: 1.17ns
The critical path consists of the following:
	fifo write on port 'm_axis_tx_data_internal' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [33]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
