// Seed: 2182086732
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    output wor id_2,
    input uwire id_3,
    output uwire id_4,
    output wor id_5,
    input tri id_6,
    output wand id_7,
    output wire id_8,
    output uwire id_9,
    output wire id_10,
    input uwire id_11,
    input supply0 id_12,
    input tri0 id_13,
    output wire id_14,
    output wor id_15
);
endmodule
module module_1 (
    output wand id_0,
    output uwire id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    output tri1 id_5,
    input tri id_6,
    input tri id_7,
    input supply1 id_8,
    input wor id_9,
    output tri0 id_10,
    output wor id_11,
    output wor id_12,
    input tri id_13,
    input tri id_14
);
  wire id_16;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_10,
      id_8,
      id_1,
      id_3,
      id_8,
      id_12,
      id_0,
      id_11,
      id_12,
      id_8,
      id_6,
      id_13,
      id_1,
      id_11
  );
  assign modCall_1.id_7 = 0;
  logic id_17, id_18 (-1'h0);
  wire id_19;
endmodule
