;redcode
;assert 1
	SPL 0, <600
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB #0, @2
	MOV #42, @200
	MOV #42, @200
	JMP 142, #-200
	ADD 30, 9
	MOV <3, @2
	JMZ 0, <602
	CMP -207, <-120
	ADD @-339, 909
	SUB #142, @-200
	SUB 12, @10
	MOV 12, @10
	MOV #142, @-200
	SUB @124, 106
	ADD 213, 30
	ADD 213, 30
	MOV 912, @-90
	JMZ 0, <602
	SUB 12, @10
	SUB #42, @200
	SUB 130, 305
	SUB @-127, 100
	SPL 9, <792
	JMN 0, <602
	CMP -207, <-120
	ADD 213, 30
	JMZ 210, 10
	SUB 12, @10
	CMP -207, <-120
	SPL 300, 90
	ADD #-39, 9
	SUB @-127, 100
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	DJN 0, <602
	DJN 9, <792
	MOV -1, <-20
	DAT #200, #-520
	MOV -1, <-20
	ADD 213, 30
	DAT #207, #-520
	DAT #207, #-520
	DAT #207, #-520
	SPL 0, <602
	CMP -207, <-120
	MOV -4, <-20
	CMP -207, <-120
