// Seed: 2890293552
module module_0 (
    output wor id_0,
    input wand id_1,
    input tri id_2,
    output uwire id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    input supply0 id_7,
    input supply1 id_8
);
  wand id_10;
  assign id_10 = id_4 >= id_1;
  assign id_0  = 1;
  wire id_11;
  supply1 id_12 = 1 - 1;
  wire id_13;
  wire id_14;
  always_ff @(1 or 1 or id_8) id_12 = id_6 ? id_13 ==? id_12 : id_4;
endmodule
module module_1 (
    output tri   id_0,
    input  tri1  id_1,
    input  uwire id_2
    , id_4
);
  assign id_0 = 1;
  module_0(
      id_0, id_2, id_1, id_0, id_2, id_1, id_2, id_1, id_2
  );
  wand id_5 = 1'h0 * id_2 - id_1;
  wire id_6;
endmodule
