#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Sep 18 11:43:51 2019
# Process ID: 18525
# Current directory: /home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.runs/synth_1
# Command line: vivado -log top_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_wrapper.tcl
# Log file: /home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.runs/synth_1/top_wrapper.vds
# Journal file: /home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top top_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1735.746 ; gain = 153.684 ; free physical = 1472 ; free virtual = 38018
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_wrapper' [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/sources_1/bd/top/hdl/top_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'top' declared at '/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/sources_1/bd/top/synth/top.vhd:14' bound to instance 'top_i' of component 'top' [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/sources_1/bd/top/hdl/top_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'top' [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/sources_1/bd/top/synth/top.vhd:29]
INFO: [Synth 8-3491] module 'top_clk_div_0_0' declared at '/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.runs/synth_1/.Xil/Vivado-18525-hubble/realtime/top_clk_div_0_0_stub.vhdl:5' bound to instance 'clk_div_0' of component 'top_clk_div_0_0' [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/sources_1/bd/top/synth/top.vhd:76]
INFO: [Synth 8-638] synthesizing module 'top_clk_div_0_0' [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.runs/synth_1/.Xil/Vivado-18525-hubble/realtime/top_clk_div_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'top_demo_0_0' declared at '/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.runs/synth_1/.Xil/Vivado-18525-hubble/realtime/top_demo_0_0_stub.vhdl:5' bound to instance 'demo_0' of component 'top_demo_0_0' [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/sources_1/bd/top/synth/top.vhd:82]
INFO: [Synth 8-638] synthesizing module 'top_demo_0_0' [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.runs/synth_1/.Xil/Vivado-18525-hubble/realtime/top_demo_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'top_xlconstant_0_0' declared at '/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/sources_1/bd/top/ip/top_xlconstant_0_0/synth/top_xlconstant_0_0.v:57' bound to instance 'kw4_an_pu' of component 'top_xlconstant_0_0' [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/sources_1/bd/top/synth/top.vhd:90]
INFO: [Synth 8-6157] synthesizing module 'top_xlconstant_0_0' [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/sources_1/bd/top/ip/top_xlconstant_0_0/synth/top_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/sources_1/bd/top/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 15 - type: integer 
	Parameter CONST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (1#1) [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/sources_1/bd/top/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_xlconstant_0_0' (2#1) [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/sources_1/bd/top/ip/top_xlconstant_0_0/synth/top_xlconstant_0_0.v:57]
INFO: [Synth 8-3491] module 'top_util_vector_logic_0_0' declared at '/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.runs/synth_1/.Xil/Vivado-18525-hubble/realtime/top_util_vector_logic_0_0_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'top_util_vector_logic_0_0' [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/sources_1/bd/top/synth/top.vhd:94]
INFO: [Synth 8-638] synthesizing module 'top_util_vector_logic_0_0' [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.runs/synth_1/.Xil/Vivado-18525-hubble/realtime/top_util_vector_logic_0_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/sources_1/bd/top/synth/top.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'top_wrapper' (4#1) [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/sources_1/bd/top/hdl/top_wrapper.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1789.496 ; gain = 207.434 ; free physical = 1495 ; free virtual = 38043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1795.434 ; gain = 213.371 ; free physical = 1493 ; free virtual = 38041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1795.434 ; gain = 213.371 ; free physical = 1493 ; free virtual = 38041
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/sources_1/bd/top/ip/top_demo_0_0/top_demo_0_0/top_demo_0_0_in_context.xdc] for cell 'top_i/demo_0'
Finished Parsing XDC File [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/sources_1/bd/top/ip/top_demo_0_0/top_demo_0_0/top_demo_0_0_in_context.xdc] for cell 'top_i/demo_0'
Parsing XDC File [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/sources_1/bd/top/ip/top_clk_div_0_0/top_clk_div_0_0/top_clk_div_0_0_in_context.xdc] for cell 'top_i/clk_div_0'
Finished Parsing XDC File [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/sources_1/bd/top/ip/top_clk_div_0_0/top_clk_div_0_0/top_clk_div_0_0_in_context.xdc] for cell 'top_i/clk_div_0'
Parsing XDC File [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/sources_1/bd/top/ip/top_util_vector_logic_0_0/top_util_vector_logic_0_0/top_util_vector_logic_0_0_in_context.xdc] for cell 'top_i/util_vector_logic_0'
Finished Parsing XDC File [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/sources_1/bd/top/ip/top_util_vector_logic_0_0/top_util_vector_logic_0_0/top_util_vector_logic_0_0_in_context.xdc] for cell 'top_i/util_vector_logic_0'
Parsing XDC File [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.137 ; gain = 0.000 ; free physical = 1399 ; free virtual = 37947
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.137 ; gain = 0.000 ; free physical = 1399 ; free virtual = 37947
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1863.137 ; gain = 281.074 ; free physical = 1470 ; free virtual = 38018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1863.137 ; gain = 281.074 ; free physical = 1470 ; free virtual = 38018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for top_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/demo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/clk_div_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/kw4_an_pu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1863.137 ; gain = 281.074 ; free physical = 1470 ; free virtual = 38018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1863.137 ; gain = 281.074 ; free physical = 1470 ; free virtual = 38019
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1863.137 ; gain = 281.074 ; free physical = 1464 ; free virtual = 38018
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1863.137 ; gain = 281.074 ; free physical = 1321 ; free virtual = 37896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1863.137 ; gain = 281.074 ; free physical = 1321 ; free virtual = 37896
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1863.137 ; gain = 281.074 ; free physical = 1320 ; free virtual = 37895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1863.137 ; gain = 281.074 ; free physical = 1334 ; free virtual = 37895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1863.137 ; gain = 281.074 ; free physical = 1334 ; free virtual = 37895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1863.137 ; gain = 281.074 ; free physical = 1334 ; free virtual = 37895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1863.137 ; gain = 281.074 ; free physical = 1334 ; free virtual = 37895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1863.137 ; gain = 281.074 ; free physical = 1334 ; free virtual = 37895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1863.137 ; gain = 281.074 ; free physical = 1334 ; free virtual = 37895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |top_clk_div_0_0           |         1|
|2     |top_demo_0_0              |         1|
|3     |top_util_vector_logic_0_0 |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |top_clk_div_0_0_bbox_0           |     1|
|2     |top_demo_0_0_bbox_1              |     1|
|3     |top_util_vector_logic_0_0_bbox_2 |     1|
|4     |IBUF                             |     3|
|5     |OBUF                             |    15|
+------+---------------------------------+------+

Report Instance Areas: 
+------+--------------+-------------------+------+
|      |Instance      |Module             |Cells |
+------+--------------+-------------------+------+
|1     |top           |                   |    34|
|2     |  top_i       |top                |    16|
|3     |    kw4_an_pu |top_xlconstant_0_0 |     0|
+------+--------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1863.137 ; gain = 281.074 ; free physical = 1334 ; free virtual = 37895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1863.137 ; gain = 213.371 ; free physical = 1388 ; free virtual = 37949
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1863.137 ; gain = 281.074 ; free physical = 1388 ; free virtual = 37949
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1872.918 ; gain = 0.000 ; free physical = 1337 ; free virtual = 37898
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1872.918 ; gain = 396.156 ; free physical = 1427 ; free virtual = 37988
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1872.918 ; gain = 0.000 ; free physical = 1427 ; free virtual = 37988
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.runs/synth_1/top_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_wrapper_utilization_synth.rpt -pb top_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 18 11:44:19 2019...
