\hypertarget{structLPC__RTC__T}{\section{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T Struct Reference}
\label{structLPC__RTC__T}\index{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}}
}


Real Time Clock register block structure.  




{\ttfamily \#include $<$rtc\-\_\-17xx\-\_\-40xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__RTC__T_a6e1debaa7074a0fae4767a70f9abff29}{I\-L\-R}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__RTC__T_a94d0c8bf3402d34aac9170bac01bb4fb}{R\-E\-S\-E\-R\-V\-E\-D0}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__RTC__T_ab2117371a628879dbc56f2c1774207b5}{C\-C\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__RTC__T_ac9d2627afcf203dccde2675c6c74d673}{C\-I\-I\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__RTC__T_af8b21ae5aa8bedcb0a1dd918678ee389}{A\-M\-R}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__RTC__T_a66b166ccd4abefe149e6e3ef6d833554}{C\-T\-I\-M\-E} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__RTC__T_adb4fbf67e8231188ed424c3ce226919e}{T\-I\-M\-E} \mbox{[}\hyperlink{group__RTC__17XX__40XX_gga8144898fe628404d396db06dc8aac0e0a0d4fafef57b6ef363f9a0875ff339cad}{R\-T\-C\-\_\-\-T\-I\-M\-E\-T\-Y\-P\-E\-\_\-\-L\-A\-S\-T}\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__RTC__T_ade5b98ca9e6ea8af2fd91e8a4f20503b}{C\-A\-L\-I\-B\-R\-A\-T\-I\-O\-N}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__RTC__T_a6624a04c6db73e0f9e53a9bc3cf50c1a}{G\-P\-R\-E\-G} \mbox{[}5\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__RTC__T_af65651a26ceb3d710ccdba8f762a649f}{R\-T\-C\-\_\-\-A\-U\-X\-E\-N}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__RTC__T_ab476d508c9ea87e71724c30d36ece294}{R\-T\-C\-\_\-\-A\-U\-X}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__RTC__T_abeb0bd5d52ee9f40f515b9b007c7a832}{A\-L\-R\-M} \mbox{[}\hyperlink{group__RTC__17XX__40XX_gga8144898fe628404d396db06dc8aac0e0a0d4fafef57b6ef363f9a0875ff339cad}{R\-T\-C\-\_\-\-T\-I\-M\-E\-T\-Y\-P\-E\-\_\-\-L\-A\-S\-T}\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Real Time Clock register block structure. 

\subsection{Field Documentation}
\hypertarget{structLPC__RTC__T_abeb0bd5d52ee9f40f515b9b007c7a832}{\index{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}!A\-L\-R\-M@{A\-L\-R\-M}}
\index{A\-L\-R\-M@{A\-L\-R\-M}!LPC_RTC_T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}}
\subsubsection[{A\-L\-R\-M}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T\-::\-A\-L\-R\-M\mbox{[}{\bf R\-T\-C\-\_\-\-T\-I\-M\-E\-T\-Y\-P\-E\-\_\-\-L\-A\-S\-T}\mbox{]}}}\label{structLPC__RTC__T_abeb0bd5d52ee9f40f515b9b007c7a832}
Alarm field registers \hypertarget{structLPC__RTC__T_af8b21ae5aa8bedcb0a1dd918678ee389}{\index{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}!A\-M\-R@{A\-M\-R}}
\index{A\-M\-R@{A\-M\-R}!LPC_RTC_T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}}
\subsubsection[{A\-M\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T\-::\-A\-M\-R}}\label{structLPC__RTC__T_af8b21ae5aa8bedcb0a1dd918678ee389}
Alarm Mask Register \hypertarget{structLPC__RTC__T_ade5b98ca9e6ea8af2fd91e8a4f20503b}{\index{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}!C\-A\-L\-I\-B\-R\-A\-T\-I\-O\-N@{C\-A\-L\-I\-B\-R\-A\-T\-I\-O\-N}}
\index{C\-A\-L\-I\-B\-R\-A\-T\-I\-O\-N@{C\-A\-L\-I\-B\-R\-A\-T\-I\-O\-N}!LPC_RTC_T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}}
\subsubsection[{C\-A\-L\-I\-B\-R\-A\-T\-I\-O\-N}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T\-::\-C\-A\-L\-I\-B\-R\-A\-T\-I\-O\-N}}\label{structLPC__RTC__T_ade5b98ca9e6ea8af2fd91e8a4f20503b}
Calibration Value Register \hypertarget{structLPC__RTC__T_ab2117371a628879dbc56f2c1774207b5}{\index{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}!C\-C\-R@{C\-C\-R}}
\index{C\-C\-R@{C\-C\-R}!LPC_RTC_T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}}
\subsubsection[{C\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T\-::\-C\-C\-R}}\label{structLPC__RTC__T_ab2117371a628879dbc56f2c1774207b5}
Clock Control Register \hypertarget{structLPC__RTC__T_ac9d2627afcf203dccde2675c6c74d673}{\index{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}!C\-I\-I\-R@{C\-I\-I\-R}}
\index{C\-I\-I\-R@{C\-I\-I\-R}!LPC_RTC_T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}}
\subsubsection[{C\-I\-I\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T\-::\-C\-I\-I\-R}}\label{structLPC__RTC__T_ac9d2627afcf203dccde2675c6c74d673}
Counter Increment Interrupt Register \hypertarget{structLPC__RTC__T_a66b166ccd4abefe149e6e3ef6d833554}{\index{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}!C\-T\-I\-M\-E@{C\-T\-I\-M\-E}}
\index{C\-T\-I\-M\-E@{C\-T\-I\-M\-E}!LPC_RTC_T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}}
\subsubsection[{C\-T\-I\-M\-E}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T\-::\-C\-T\-I\-M\-E\mbox{[}3\mbox{]}}}\label{structLPC__RTC__T_a66b166ccd4abefe149e6e3ef6d833554}
Consolidated Time Register 0,1,2 \hypertarget{structLPC__RTC__T_a6624a04c6db73e0f9e53a9bc3cf50c1a}{\index{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}!G\-P\-R\-E\-G@{G\-P\-R\-E\-G}}
\index{G\-P\-R\-E\-G@{G\-P\-R\-E\-G}!LPC_RTC_T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}}
\subsubsection[{G\-P\-R\-E\-G}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T\-::\-G\-P\-R\-E\-G\mbox{[}5\mbox{]}}}\label{structLPC__RTC__T_a6624a04c6db73e0f9e53a9bc3cf50c1a}
General Purpose Storage Registers \hypertarget{structLPC__RTC__T_a6e1debaa7074a0fae4767a70f9abff29}{\index{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}!I\-L\-R@{I\-L\-R}}
\index{I\-L\-R@{I\-L\-R}!LPC_RTC_T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}}
\subsubsection[{I\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T\-::\-I\-L\-R}}\label{structLPC__RTC__T_a6e1debaa7074a0fae4767a70f9abff29}
$<$ R\-T\-C Structure Interrupt Location Register \hypertarget{structLPC__RTC__T_a94d0c8bf3402d34aac9170bac01bb4fb}{\index{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!LPC_RTC_T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T\-::\-R\-E\-S\-E\-R\-V\-E\-D0}}\label{structLPC__RTC__T_a94d0c8bf3402d34aac9170bac01bb4fb}
\hypertarget{structLPC__RTC__T_ab476d508c9ea87e71724c30d36ece294}{\index{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}!R\-T\-C\-\_\-\-A\-U\-X@{R\-T\-C\-\_\-\-A\-U\-X}}
\index{R\-T\-C\-\_\-\-A\-U\-X@{R\-T\-C\-\_\-\-A\-U\-X}!LPC_RTC_T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}}
\subsubsection[{R\-T\-C\-\_\-\-A\-U\-X}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T\-::\-R\-T\-C\-\_\-\-A\-U\-X}}\label{structLPC__RTC__T_ab476d508c9ea87e71724c30d36ece294}
R\-T\-C Auxiliary control register \hypertarget{structLPC__RTC__T_af65651a26ceb3d710ccdba8f762a649f}{\index{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}!R\-T\-C\-\_\-\-A\-U\-X\-E\-N@{R\-T\-C\-\_\-\-A\-U\-X\-E\-N}}
\index{R\-T\-C\-\_\-\-A\-U\-X\-E\-N@{R\-T\-C\-\_\-\-A\-U\-X\-E\-N}!LPC_RTC_T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}}
\subsubsection[{R\-T\-C\-\_\-\-A\-U\-X\-E\-N}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T\-::\-R\-T\-C\-\_\-\-A\-U\-X\-E\-N}}\label{structLPC__RTC__T_af65651a26ceb3d710ccdba8f762a649f}
R\-T\-C Auxiliary Enable register \hypertarget{structLPC__RTC__T_adb4fbf67e8231188ed424c3ce226919e}{\index{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}!T\-I\-M\-E@{T\-I\-M\-E}}
\index{T\-I\-M\-E@{T\-I\-M\-E}!LPC_RTC_T@{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T}}
\subsubsection[{T\-I\-M\-E}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T\-::\-T\-I\-M\-E\mbox{[}{\bf R\-T\-C\-\_\-\-T\-I\-M\-E\-T\-Y\-P\-E\-\_\-\-L\-A\-S\-T}\mbox{]}}}\label{structLPC__RTC__T_adb4fbf67e8231188ed424c3ce226919e}
Timer field registers 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
/home/henrique/rep/open\-M\-M\-C/port/ucontroller/nxp/lpc17xx/lpcopen/inc/\hyperlink{rtc__17xx__40xx_8h}{rtc\-\_\-17xx\-\_\-40xx.\-h}\end{DoxyCompactItemize}
