# Processor_Design
Designed and Built a fully functioning single and pipelined processors in Verilog.

## * Single Processor




