{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1628863979726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1628863979726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 13 11:12:59 2021 " "Processing started: Fri Aug 13 11:12:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1628863979726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1628863979726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica3 -c pratica3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica3 -c pratica3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1628863979727 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1628863979969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdb.v 1 1 " "Found 1 design units, including 1 entities, in source file cdb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CDB " "Found entity 1: CDB" {  } { { "CDB.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/CDB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628863980005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628863980005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpregisters.v 1 1 " "Found 1 design units, including 1 entities, in source file fpregisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPregisters " "Found entity 1: FPregisters" {  } { { "FPregisters.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/FPregisters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628863980007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628863980007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iq.v 1 1 " "Found 1 design units, including 1 entities, in source file iq.v" { { "Info" "ISGN_ENTITY_NAME" "1 IQ " "Found entity 1: IQ" {  } { { "IQ.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/IQ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628863980009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628863980009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rsadders.v 1 1 " "Found 1 design units, including 1 entities, in source file rsadders.v" { { "Info" "ISGN_ENTITY_NAME" "1 RSadders " "Found entity 1: RSadders" {  } { { "RSadders.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/RSadders.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628863980011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628863980011 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RSload.v " "Can't analyze file -- file RSload.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628863980015 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RSstore.v " "Can't analyze file -- file RSstore.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628863980017 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UnidadeFuncional.v(19) " "Verilog HDL information at UnidadeFuncional.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "UnidadeFuncional.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/UnidadeFuncional.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1628863980019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadefuncional.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadefuncional.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeFuncional " "Found entity 1: UnidadeFuncional" {  } { { "UnidadeFuncional.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/UnidadeFuncional.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628863980020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628863980020 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1628863980021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628863980022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628863980022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628863980023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628863980023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica3.v 1 1 " "Found 1 design units, including 1 entities, in source file pratica3.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica3 " "Found entity 1: pratica3" {  } { { "pratica3.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/pratica3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628863980025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628863980025 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instOutEnable CDB.v(25) " "Verilog HDL Implicit Net warning at CDB.v(25): created implicit net for \"instOutEnable\"" {  } { { "CDB.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/CDB.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628863980025 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pratica3 " "Elaborating entity \"pratica3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1628863980045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CDB CDB:cdb " "Elaborating entity \"CDB\" for hierarchy \"CDB:cdb\"" {  } { { "pratica3.v" "cdb" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/pratica3.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628863980047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IQ CDB:cdb\|IQ:fila " "Elaborating entity \"IQ\" for hierarchy \"CDB:cdb\|IQ:fila\"" {  } { { "CDB.v" "fila" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/CDB.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628863980048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IQ.v(31) " "Verilog HDL assignment warning at IQ.v(31): truncated value with size 32 to match size of target (16)" {  } { { "IQ.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/IQ.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628863980049 "|pratica3|CDB:cdb|IQ:iq"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PC1.data_a 0 IQ.v(4) " "Net \"PC1.data_a\" at IQ.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "IQ.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/IQ.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628863980049 "|pratica3|CDB:cdb|IQ:iq"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PC1.waddr_a 0 IQ.v(4) " "Net \"PC1.waddr_a\" at IQ.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "IQ.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/IQ.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628863980049 "|pratica3|CDB:cdb|IQ:iq"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PC1.we_a 0 IQ.v(4) " "Net \"PC1.we_a\" at IQ.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "IQ.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/IQ.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628863980049 "|pratica3|CDB:cdb|IQ:iq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux CDB:cdb\|mux:CDBmux " "Elaborating entity \"mux\" for hierarchy \"CDB:cdb\|mux:CDBmux\"" {  } { { "CDB.v" "CDBmux" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/CDB.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628863980050 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux.v(9) " "Verilog HDL Case Statement warning at mux.v(9): incomplete case statement has no default case item" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1628863980051 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegOut mux.v(9) " "Verilog HDL Always Construct warning at mux.v(9): inferring latch(es) for variable \"RegOut\", which holds its previous value in one or more paths through the always construct" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1628863980051 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[0\] mux.v(9) " "Inferred latch for \"RegOut\[0\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628863980051 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[1\] mux.v(9) " "Inferred latch for \"RegOut\[1\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628863980051 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[2\] mux.v(9) " "Inferred latch for \"RegOut\[2\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628863980051 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[3\] mux.v(9) " "Inferred latch for \"RegOut\[3\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628863980051 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[4\] mux.v(9) " "Inferred latch for \"RegOut\[4\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628863980051 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[5\] mux.v(9) " "Inferred latch for \"RegOut\[5\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628863980051 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[6\] mux.v(9) " "Inferred latch for \"RegOut\[6\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628863980051 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[7\] mux.v(9) " "Inferred latch for \"RegOut\[7\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628863980052 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[8\] mux.v(9) " "Inferred latch for \"RegOut\[8\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628863980052 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[9\] mux.v(9) " "Inferred latch for \"RegOut\[9\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628863980052 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[10\] mux.v(9) " "Inferred latch for \"RegOut\[10\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628863980052 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[11\] mux.v(9) " "Inferred latch for \"RegOut\[11\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628863980052 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[12\] mux.v(9) " "Inferred latch for \"RegOut\[12\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628863980052 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[13\] mux.v(9) " "Inferred latch for \"RegOut\[13\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628863980052 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[14\] mux.v(9) " "Inferred latch for \"RegOut\[14\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628863980052 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[15\] mux.v(9) " "Inferred latch for \"RegOut\[15\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628863980052 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RSadders CDB:cdb\|RSadders:controleFuncional " "Elaborating entity \"RSadders\" for hierarchy \"CDB:cdb\|RSadders:controleFuncional\"" {  } { { "CDB.v" "controleFuncional" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/CDB.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628863980053 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PARACHIQK RSadders.v(21) " "Verilog HDL or VHDL warning at RSadders.v(21): object \"PARACHIQK\" assigned a value but never read" {  } { { "RSadders.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/RSadders.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628863980054 "|pratica3|CDB:cdb|RSadders:controleFuncional"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RSadders.v(87) " "Verilog HDL assignment warning at RSadders.v(87): truncated value with size 32 to match size of target (3)" {  } { { "RSadders.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/RSadders.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628863980055 "|pratica3|CDB:cdb|RSadders:controleFuncional"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RSadders.v(101) " "Verilog HDL assignment warning at RSadders.v(101): truncated value with size 32 to match size of target (3)" {  } { { "RSadders.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/RSadders.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628863980059 "|pratica3|CDB:cdb|RSadders:controleFuncional"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RSadders.v(102) " "Verilog HDL assignment warning at RSadders.v(102): truncated value with size 32 to match size of target (3)" {  } { { "RSadders.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/RSadders.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628863980059 "|pratica3|CDB:cdb|RSadders:controleFuncional"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OP\[0\] 0 RSadders.v(11) " "Net \"OP\[0\]\" at RSadders.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "RSadders.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/RSadders.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628863980067 "|pratica3|CDB:cdb|RSadders:controleFuncional"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeFuncional CDB:cdb\|RSadders:controleFuncional\|UnidadeFuncional:UnFuncional " "Elaborating entity \"UnidadeFuncional\" for hierarchy \"CDB:cdb\|RSadders:controleFuncional\|UnidadeFuncional:UnFuncional\"" {  } { { "RSadders.v" "UnFuncional" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/RSadders.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628863980134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPregisters CDB:cdb\|FPregisters:bancoRegistradores " "Elaborating entity \"FPregisters\" for hierarchy \"CDB:cdb\|FPregisters:bancoRegistradores\"" {  } { { "CDB.v" "bancoRegistradores" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/CDB.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628863980136 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/output_files/pratica3.map.smsg " "Generated suppressed messages file C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/output_files/pratica3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1628863980351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1628863980408 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628863980408 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "pratica3.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/pratica3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628863980423 "|pratica3|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1628863980423 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1628863980424 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1628863980424 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1628863980424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1628863980436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 13 11:13:00 2021 " "Processing ended: Fri Aug 13 11:13:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1628863980436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1628863980436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1628863980436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1628863980436 ""}
