,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/openLANE_flow/designs/DeepSAC_sleep,DeepSAC_sleep,21-10_21-16,flow_completed,0h10m9s,0h7m52s,108167.52251823898,0.153447168,54083.76125911949,51.3,730.2,8299,0,0,0,0,0,0,0,7,0,0,-1,220218,59466,-45.29,-48.4,-51.43,-57.09,-61.0,-605.47,-647.97,-688.72,-766.5,-820.92,153272291.0,0.3,29.68,32.38,1.14,0.0,0.0,16346,29158,5058,17870,0,0,0,11319,0,0,0,0,0,0,0,4,49,22,182,276,2030,0,2306,14.084507042253522,71.0,10.0,AREA 0,5,50,1,153.6,153.18,0.55,0.0,sky130_fd_sc_hd,4,3
