# Synchronous First-in First-Out (FIFO) memory module
 Created a 16x8 FIFO memory component for sequential data transmission. â€“ Validated its functionality using a Verilog testbench with various test scenarios
