

================================================================
== Vivado HLS Report for 'gcd'
================================================================
* Date:           Thu Mar  1 11:17:58 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        GCD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- GCDWHILE      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + MODULOWHILE  |    ?|    ?|         6|          -|          -|     ?|    no    |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!or_cond)
	12  / (or_cond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!tmp_17)
	12  / (tmp_17)
6 --> 
	7  / true
7 --> 
	8  / (tmp_23)
	4  / (!tmp_23)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	6  / true
12 --> 
* FSM state operations: 

 <State 1>: 6.79ns
ST_1: n_read (7)  [1/1] 0.00ns
:4  %n_read = call float @_ssdm_op_Read.ap_auto.float(float %n) nounwind

ST_1: m_read (8)  [1/1] 0.00ns
:5  %m_read = call float @_ssdm_op_Read.ap_auto.float(float %m) nounwind

ST_1: m_to_int (9)  [1/1] 0.00ns
:6  %m_to_int = bitcast float %m_read to i32

ST_1: tmp (10)  [1/1] 0.00ns
:7  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %m_to_int, i32 23, i32 30)

ST_1: tmp_1 (11)  [1/1] 0.00ns
:8  %tmp_1 = trunc i32 %m_to_int to i23

ST_1: notlhs (12)  [1/1] 2.91ns
:9  %notlhs = icmp ne i8 %tmp, -1

ST_1: notrhs (13)  [1/1] 3.20ns
:10  %notrhs = icmp eq i23 %tmp_1, 0

ST_1: tmp_2 (14)  [1/1] 2.07ns
:11  %tmp_2 = or i1 %notrhs, %notlhs

ST_1: tmp_3 (15)  [1/1] 6.79ns  loc: gcd.c:18
:12  %tmp_3 = fcmp oeq float %m_read, 0.000000e+00

ST_1: n_to_int (17)  [1/1] 0.00ns
:14  %n_to_int = bitcast float %n_read to i32

ST_1: tmp_5 (18)  [1/1] 0.00ns
:15  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %n_to_int, i32 23, i32 30)

ST_1: tmp_6 (19)  [1/1] 0.00ns
:16  %tmp_6 = trunc i32 %n_to_int to i23

ST_1: notlhs8 (20)  [1/1] 2.91ns
:17  %notlhs8 = icmp ne i8 %tmp_5, -1

ST_1: notrhs9 (21)  [1/1] 3.20ns
:18  %notrhs9 = icmp eq i23 %tmp_6, 0

ST_1: tmp_7 (22)  [1/1] 2.07ns
:19  %tmp_7 = or i1 %notrhs9, %notlhs8

ST_1: tmp_8 (23)  [1/1] 6.79ns  loc: gcd.c:18
:20  %tmp_8 = fcmp oeq float %n_read, 0.000000e+00


 <State 2>: 6.79ns
ST_2: StgValue_29 (3)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float %m) nounwind, !map !9

ST_2: StgValue_30 (4)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(float %n) nounwind, !map !15

ST_2: StgValue_31 (5)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !19

ST_2: StgValue_32 (6)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @gcd_str) nounwind

ST_2: tmp_4 (16)  [1/1] 0.00ns  loc: gcd.c:18 (grouped into LUT with out node or_cond)
:13  %tmp_4 = and i1 %tmp_2, %tmp_3

ST_2: tmp_9 (24)  [1/1] 0.00ns  loc: gcd.c:18 (grouped into LUT with out node or_cond)
:21  %tmp_9 = and i1 %tmp_7, %tmp_8

ST_2: or_cond (25)  [1/1] 2.07ns  loc: gcd.c:18 (out node of the LUT)
:22  %or_cond = and i1 %tmp_4, %tmp_9

ST_2: StgValue_36 (26)  [1/1] 1.59ns  loc: gcd.c:18
:23  br i1 %or_cond, label %.loopexit, label %_ifconv

ST_2: tmp_s (28)  [1/1] 6.79ns  loc: gcd.c:21
_ifconv:0  %tmp_s = fcmp olt float %m_read, 0.000000e+00

ST_2: tmp_11 (33)  [1/1] 6.79ns  loc: gcd.c:23
_ifconv:5  %tmp_11 = fcmp olt float %n_read, 0.000000e+00


 <State 3>: 3.66ns
ST_3: tmp_10 (29)  [1/1] 0.00ns  loc: gcd.c:21 (grouped into LUT with out node m_assign_1)
_ifconv:1  %tmp_10 = and i1 %tmp_2, %tmp_s

ST_3: m_assign_neg (30)  [1/1] 0.00ns  loc: gcd.c:22 (grouped into LUT with out node m_assign_1)
_ifconv:2  %m_assign_neg = xor i32 %m_to_int, -2147483648

ST_3: m_assign (31)  [1/1] 0.00ns  loc: gcd.c:22 (grouped into LUT with out node m_assign_1)
_ifconv:3  %m_assign = bitcast i32 %m_assign_neg to float

ST_3: m_assign_1 (32)  [1/1] 2.07ns  loc: gcd.c:21 (out node of the LUT)
_ifconv:4  %m_assign_1 = select i1 %tmp_10, float %m_assign, float %m_read

ST_3: tmp_12 (34)  [1/1] 0.00ns  loc: gcd.c:23 (grouped into LUT with out node n_assign_1)
_ifconv:6  %tmp_12 = and i1 %tmp_7, %tmp_11

ST_3: n_assign_neg (35)  [1/1] 0.00ns  loc: gcd.c:24 (grouped into LUT with out node n_assign_1)
_ifconv:7  %n_assign_neg = xor i32 %n_to_int, -2147483648

ST_3: n_assign (36)  [1/1] 0.00ns  loc: gcd.c:24 (grouped into LUT with out node n_assign_1)
_ifconv:8  %n_assign = bitcast i32 %n_assign_neg to float

ST_3: n_assign_1 (37)  [1/1] 2.07ns  loc: gcd.c:23 (out node of the LUT)
_ifconv:9  %n_assign_1 = select i1 %tmp_12, float %n_assign, float %n_read

ST_3: StgValue_47 (38)  [1/1] 1.59ns  loc: gcd.c:29
_ifconv:10  br label %.preheader


 <State 4>: 6.79ns
ST_4: m_assign_3 (40)  [1/1] 0.00ns
.preheader:0  %m_assign_3 = phi float [ %n_assign_1, %_ifconv ], [ %r, %.preheader.loopexit ]

ST_4: tmp_16 (48)  [1/1] 6.79ns  loc: gcd.c:27
.preheader:8  %tmp_16 = fcmp oeq float %m_assign_3, 0.000000e+00


 <State 5>: 7.34ns
ST_5: result (41)  [1/1] 0.00ns  loc: gcd.c:21
.preheader:1  %result = phi float [ %m_assign_1, %_ifconv ], [ %m_assign_3, %.preheader.loopexit ]

ST_5: m_assign_2_to_int (42)  [1/1] 0.00ns  loc: gcd.c:23
.preheader:2  %m_assign_2_to_int = bitcast float %m_assign_3 to i32

ST_5: tmp_13 (43)  [1/1] 0.00ns  loc: gcd.c:23
.preheader:3  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %m_assign_2_to_int, i32 23, i32 30)

ST_5: tmp_14 (44)  [1/1] 0.00ns  loc: gcd.c:23
.preheader:4  %tmp_14 = trunc i32 %m_assign_2_to_int to i23

ST_5: notlhs3 (45)  [1/1] 2.91ns  loc: gcd.c:23
.preheader:5  %notlhs3 = icmp ne i8 %tmp_13, -1

ST_5: notrhs3 (46)  [1/1] 3.20ns  loc: gcd.c:23
.preheader:6  %notrhs3 = icmp eq i23 %tmp_14, 0

ST_5: tmp_15 (47)  [1/1] 2.07ns  loc: gcd.c:23
.preheader:7  %tmp_15 = or i1 %notrhs3, %notlhs3

ST_5: tmp_17 (49)  [1/1] 2.07ns  loc: gcd.c:27
.preheader:9  %tmp_17 = and i1 %tmp_15, %tmp_16

ST_5: StgValue_58 (50)  [1/1] 0.00ns  loc: gcd.c:27
.preheader:10  br i1 %tmp_17, label %.loopexit.loopexit, label %1

ST_5: StgValue_59 (52)  [1/1] 0.00ns  loc: gcd.c:27
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind

ST_5: StgValue_60 (53)  [1/1] 1.59ns  loc: gcd.c:8->gcd.c:28
:1  br label %2

ST_5: StgValue_61 (73)  [1/1] 1.59ns
.loopexit.loopexit:0  br label %.loopexit


 <State 6>: 6.79ns
ST_6: r (55)  [1/1] 0.00ns
:0  %r = phi float [ %result, %1 ], [ %result_1, %3 ]

ST_6: tmp_22 (63)  [1/1] 6.79ns  loc: gcd.c:8->gcd.c:28
:8  %tmp_22 = fcmp oge float %r, %m_assign_3


 <State 7>: 7.26ns
ST_7: n_assign_2_to_int (56)  [1/1] 0.00ns  loc: gcd.c:21
:1  %n_assign_2_to_int = bitcast float %r to i32

ST_7: tmp_18 (57)  [1/1] 0.00ns  loc: gcd.c:21
:2  %tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %n_assign_2_to_int, i32 23, i32 30)

ST_7: tmp_19 (58)  [1/1] 0.00ns  loc: gcd.c:21
:3  %tmp_19 = trunc i32 %n_assign_2_to_int to i23

ST_7: notlhs4 (59)  [1/1] 2.91ns  loc: gcd.c:21
:4  %notlhs4 = icmp ne i8 %tmp_18, -1

ST_7: notrhs4 (60)  [1/1] 3.20ns  loc: gcd.c:21
:5  %notrhs4 = icmp eq i23 %tmp_19, 0

ST_7: tmp_20 (61)  [1/1] 0.00ns  loc: gcd.c:21 (grouped into LUT with out node tmp_23)
:6  %tmp_20 = or i1 %notrhs4, %notlhs4

ST_7: tmp_21 (62)  [1/1] 0.00ns  loc: gcd.c:21 (grouped into LUT with out node tmp_23)
:7  %tmp_21 = and i1 %tmp_20, %tmp_15

ST_7: tmp_23 (64)  [1/1] 2.07ns  loc: gcd.c:8->gcd.c:28 (out node of the LUT)
:9  %tmp_23 = and i1 %tmp_21, %tmp_22

ST_7: StgValue_72 (65)  [1/1] 0.00ns  loc: gcd.c:8->gcd.c:28
:10  br i1 %tmp_23, label %3, label %.preheader.loopexit

ST_7: result_1 (68)  [5/5] 7.26ns  loc: gcd.c:9->gcd.c:28
:1  %result_1 = fsub float %r, %m_assign_3

ST_7: StgValue_74 (71)  [1/1] 0.00ns
.preheader.loopexit:0  br label %.preheader


 <State 8>: 7.26ns
ST_8: result_1 (68)  [4/5] 7.26ns  loc: gcd.c:9->gcd.c:28
:1  %result_1 = fsub float %r, %m_assign_3


 <State 9>: 7.26ns
ST_9: result_1 (68)  [3/5] 7.26ns  loc: gcd.c:9->gcd.c:28
:1  %result_1 = fsub float %r, %m_assign_3


 <State 10>: 7.26ns
ST_10: result_1 (68)  [2/5] 7.26ns  loc: gcd.c:9->gcd.c:28
:1  %result_1 = fsub float %r, %m_assign_3


 <State 11>: 7.26ns
ST_11: StgValue_78 (67)  [1/1] 0.00ns  loc: gcd.c:9->gcd.c:28
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind

ST_11: result_1 (68)  [1/5] 7.26ns  loc: gcd.c:9->gcd.c:28
:1  %result_1 = fsub float %r, %m_assign_3

ST_11: StgValue_80 (69)  [1/1] 0.00ns  loc: gcd.c:9->gcd.c:28
:2  br label %2


 <State 12>: 0.00ns
ST_12: p_0 (75)  [1/1] 0.00ns
.loopexit:0  %p_0 = phi float [ -1.000000e+00, %0 ], [ %result, %.loopexit.loopexit ]

ST_12: StgValue_82 (76)  [1/1] 0.00ns  loc: gcd.c:34
.loopexit:1  ret float %p_0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_read            (read         ) [ 0011000000000]
m_read            (read         ) [ 0011000000000]
m_to_int          (bitcast      ) [ 0011000000000]
tmp               (partselect   ) [ 0000000000000]
tmp_1             (trunc        ) [ 0000000000000]
notlhs            (icmp         ) [ 0000000000000]
notrhs            (icmp         ) [ 0000000000000]
tmp_2             (or           ) [ 0011000000000]
tmp_3             (fcmp         ) [ 0010000000000]
n_to_int          (bitcast      ) [ 0011000000000]
tmp_5             (partselect   ) [ 0000000000000]
tmp_6             (trunc        ) [ 0000000000000]
notlhs8           (icmp         ) [ 0000000000000]
notrhs9           (icmp         ) [ 0000000000000]
tmp_7             (or           ) [ 0011000000000]
tmp_8             (fcmp         ) [ 0010000000000]
StgValue_29       (specbitsmap  ) [ 0000000000000]
StgValue_30       (specbitsmap  ) [ 0000000000000]
StgValue_31       (specbitsmap  ) [ 0000000000000]
StgValue_32       (spectopmodule) [ 0000000000000]
tmp_4             (and          ) [ 0000000000000]
tmp_9             (and          ) [ 0000000000000]
or_cond           (and          ) [ 0010000000000]
StgValue_36       (br           ) [ 0011111111111]
tmp_s             (fcmp         ) [ 0001000000000]
tmp_11            (fcmp         ) [ 0001000000000]
tmp_10            (and          ) [ 0000000000000]
m_assign_neg      (xor          ) [ 0000000000000]
m_assign          (bitcast      ) [ 0000000000000]
m_assign_1        (select       ) [ 0001111111110]
tmp_12            (and          ) [ 0000000000000]
n_assign_neg      (xor          ) [ 0000000000000]
n_assign          (bitcast      ) [ 0000000000000]
n_assign_1        (select       ) [ 0001111111110]
StgValue_47       (br           ) [ 0001111111110]
m_assign_3        (phi          ) [ 0001111111110]
tmp_16            (fcmp         ) [ 0000010000000]
result            (phi          ) [ 0010111011111]
m_assign_2_to_int (bitcast      ) [ 0000000000000]
tmp_13            (partselect   ) [ 0000000000000]
tmp_14            (trunc        ) [ 0000000000000]
notlhs3           (icmp         ) [ 0000000000000]
notrhs3           (icmp         ) [ 0000000000000]
tmp_15            (or           ) [ 0000001111110]
tmp_17            (and          ) [ 0000111111110]
StgValue_58       (br           ) [ 0000000000000]
StgValue_59       (specloopname ) [ 0000000000000]
StgValue_60       (br           ) [ 0000111111110]
StgValue_61       (br           ) [ 0010111111111]
r                 (phi          ) [ 0001101111110]
tmp_22            (fcmp         ) [ 0000000100000]
n_assign_2_to_int (bitcast      ) [ 0000000000000]
tmp_18            (partselect   ) [ 0000000000000]
tmp_19            (trunc        ) [ 0000000000000]
notlhs4           (icmp         ) [ 0000000000000]
notrhs4           (icmp         ) [ 0000000000000]
tmp_20            (or           ) [ 0000000000000]
tmp_21            (and          ) [ 0000000000000]
tmp_23            (and          ) [ 0000111111110]
StgValue_72       (br           ) [ 0000000000000]
StgValue_74       (br           ) [ 0001111111110]
StgValue_78       (specloopname ) [ 0000000000000]
result_1          (fsub         ) [ 0000111111110]
StgValue_80       (br           ) [ 0000111111110]
p_0               (phi          ) [ 0000000000001]
StgValue_82       (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gcd_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="n_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="m_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_read/1 "/>
</bind>
</comp>

<comp id="46" class="1005" name="m_assign_3_reg_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="1"/>
<pin id="48" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_assign_3 (phireg) "/>
</bind>
</comp>

<comp id="49" class="1004" name="m_assign_3_phi_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="1"/>
<pin id="51" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="52" dir="0" index="2" bw="32" slack="1"/>
<pin id="53" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="54" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_assign_3/4 "/>
</bind>
</comp>

<comp id="56" class="1005" name="result_reg_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="1"/>
<pin id="58" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result (phireg) "/>
</bind>
</comp>

<comp id="59" class="1004" name="result_phi_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="2"/>
<pin id="61" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="32" slack="1"/>
<pin id="63" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result/5 "/>
</bind>
</comp>

<comp id="67" class="1005" name="r_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="1"/>
<pin id="69" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="r_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="1"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="32" slack="1"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="79" class="1005" name="p_0_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="4"/>
<pin id="81" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="p_0_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="4"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="32" slack="1"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/12 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="0" index="1" bw="32" slack="3"/>
<pin id="94" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="result_1/7 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/1 tmp_s/2 tmp_16/4 tmp_22/6 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/1 tmp_11/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="m_to_int_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="m_to_int/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="6" slack="0"/>
<pin id="120" dir="0" index="3" bw="6" slack="0"/>
<pin id="121" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="notlhs_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="notrhs_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="23" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="n_to_int_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="n_to_int/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_5_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="0" index="3" bw="6" slack="0"/>
<pin id="157" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_6_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="notlhs8_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs8/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="notrhs9_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="23" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs9/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_7_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_4_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="1" slack="1"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_9_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="1" slack="1"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="or_cond_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_10_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="2"/>
<pin id="200" dir="0" index="1" bw="1" slack="1"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="m_assign_neg_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="2"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="m_assign_neg/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="m_assign_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="m_assign/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="m_assign_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="32" slack="2"/>
<pin id="215" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_assign_1/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_12_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="2"/>
<pin id="220" dir="0" index="1" bw="1" slack="1"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="n_assign_neg_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="n_assign_neg/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="n_assign_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="n_assign/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="n_assign_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="32" slack="2"/>
<pin id="235" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_assign_1/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="m_assign_2_to_int_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="m_assign_2_to_int/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_13_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="0" index="3" bw="6" slack="0"/>
<pin id="247" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_14_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="notlhs3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs3/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="notrhs3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="23" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs3/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_15_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_17_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="1"/>
<pin id="277" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="n_assign_2_to_int_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="n_assign_2_to_int/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_18_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="6" slack="0"/>
<pin id="287" dir="0" index="3" bw="6" slack="0"/>
<pin id="288" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_19_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/7 "/>
</bind>
</comp>

<comp id="297" class="1004" name="notlhs4_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs4/7 "/>
</bind>
</comp>

<comp id="303" class="1004" name="notrhs4_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="23" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs4/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_20_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_20/7 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_21_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="2"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_21/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_23_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="1"/>
<pin id="323" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_23/7 "/>
</bind>
</comp>

<comp id="325" class="1005" name="n_read_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="331" class="1005" name="m_read_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_read "/>
</bind>
</comp>

<comp id="337" class="1005" name="m_to_int_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="2"/>
<pin id="339" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="m_to_int "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_2_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="348" class="1005" name="tmp_3_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="353" class="1005" name="n_to_int_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="2"/>
<pin id="355" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="n_to_int "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_7_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_8_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="372" class="1005" name="tmp_s_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="377" class="1005" name="tmp_11_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="382" class="1005" name="m_assign_1_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="2"/>
<pin id="384" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="m_assign_1 "/>
</bind>
</comp>

<comp id="387" class="1005" name="n_assign_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_assign_1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="tmp_16_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp_15_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="2"/>
<pin id="399" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp_22_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="413" class="1005" name="result_1_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="55"><net_src comp="49" pin="4"/><net_sink comp="46" pin=0"/></net>

<net id="65"><net_src comp="46" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="66"><net_src comp="59" pin="4"/><net_sink comp="56" pin=0"/></net>

<net id="70"><net_src comp="67" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="77"><net_src comp="56" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="78"><net_src comp="71" pin="4"/><net_sink comp="67" pin=0"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="56" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="95"><net_src comp="67" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="46" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="40" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="34" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="109"><net_src comp="49" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="110"><net_src comp="71" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="111"><net_src comp="46" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="115"><net_src comp="40" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="112" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="129"><net_src comp="112" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="116" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="126" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="130" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="34" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="148" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="165"><net_src comp="148" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="152" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="162" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="166" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="196"><net_src comp="184" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="188" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="202" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="198" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="222" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="218" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="46" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="6" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="238" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="8" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="255"><net_src comp="238" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="242" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="12" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="252" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="14" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="256" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="67" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="6" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="279" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="8" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="292"><net_src comp="10" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="296"><net_src comp="279" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="283" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="12" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="293" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="14" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="297" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="315" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="34" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="334"><net_src comp="40" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="340"><net_src comp="112" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="345"><net_src comp="142" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="351"><net_src comp="97" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="356"><net_src comp="148" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="361"><net_src comp="178" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="367"><net_src comp="103" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="375"><net_src comp="97" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="380"><net_src comp="103" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="385"><net_src comp="211" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="390"><net_src comp="231" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="395"><net_src comp="97" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="400"><net_src comp="268" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="408"><net_src comp="97" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="416"><net_src comp="91" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="71" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: gcd : m | {1 }
	Port: gcd : n | {1 }
  - Chain level:
	State 1
		tmp : 1
		tmp_1 : 1
		notlhs : 2
		notrhs : 2
		tmp_2 : 3
		tmp_5 : 1
		tmp_6 : 1
		notlhs8 : 2
		notrhs9 : 2
		tmp_7 : 3
	State 2
	State 3
		m_assign_1 : 1
		n_assign_1 : 1
	State 4
		tmp_16 : 1
	State 5
		tmp_13 : 1
		tmp_14 : 1
		notlhs3 : 2
		notrhs3 : 2
		tmp_15 : 3
		tmp_17 : 3
		StgValue_58 : 3
	State 6
		tmp_22 : 1
	State 7
		tmp_18 : 1
		tmp_19 : 1
		notlhs4 : 2
		notrhs4 : 2
		tmp_20 : 3
		tmp_21 : 3
		tmp_23 : 3
		StgValue_72 : 3
	State 8
	State 9
	State 10
	State 11
	State 12
		StgValue_82 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |      grp_fu_97      |    0    |    66   |   239   |
|          |      grp_fu_103     |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_91      |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|          |    notlhs_fu_130    |    0    |    0    |    4    |
|          |    notrhs_fu_136    |    0    |    0    |    13   |
|          |    notlhs8_fu_166   |    0    |    0    |    4    |
|   icmp   |    notrhs9_fu_172   |    0    |    0    |    13   |
|          |    notlhs3_fu_256   |    0    |    0    |    4    |
|          |    notrhs3_fu_262   |    0    |    0    |    13   |
|          |    notlhs4_fu_297   |    0    |    0    |    4    |
|          |    notrhs4_fu_303   |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|    xor   | m_assign_neg_fu_202 |    0    |    0    |    32   |
|          | n_assign_neg_fu_222 |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|  select  |  m_assign_1_fu_211  |    0    |    0    |    32   |
|          |  n_assign_1_fu_231  |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |     tmp_4_fu_184    |    0    |    0    |    2    |
|          |     tmp_9_fu_188    |    0    |    0    |    2    |
|          |    or_cond_fu_192   |    0    |    0    |    2    |
|    and   |    tmp_10_fu_198    |    0    |    0    |    2    |
|          |    tmp_12_fu_218    |    0    |    0    |    2    |
|          |    tmp_17_fu_274    |    0    |    0    |    2    |
|          |    tmp_21_fu_315    |    0    |    0    |    2    |
|          |    tmp_23_fu_320    |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_2_fu_142    |    0    |    0    |    2    |
|    or    |     tmp_7_fu_178    |    0    |    0    |    2    |
|          |    tmp_15_fu_268    |    0    |    0    |    2    |
|          |    tmp_20_fu_309    |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|   read   |  n_read_read_fu_34  |    0    |    0    |    0    |
|          |  m_read_read_fu_40  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_116     |    0    |    0    |    0    |
|partselect|     tmp_5_fu_152    |    0    |    0    |    0    |
|          |    tmp_13_fu_242    |    0    |    0    |    0    |
|          |    tmp_18_fu_283    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_1_fu_126    |    0    |    0    |    0    |
|   trunc  |     tmp_6_fu_162    |    0    |    0    |    0    |
|          |    tmp_14_fu_252    |    0    |    0    |    0    |
|          |    tmp_19_fu_293    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    2    |   337   |   1088  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|m_assign_1_reg_382|   32   |
| m_assign_3_reg_46|   32   |
|  m_read_reg_331  |   32   |
| m_to_int_reg_337 |   32   |
|n_assign_1_reg_387|   32   |
|  n_read_reg_325  |   32   |
| n_to_int_reg_353 |   32   |
|    p_0_reg_79    |   32   |
|     r_reg_67     |   32   |
| result_1_reg_413 |   32   |
|   result_reg_56  |   32   |
|  tmp_11_reg_377  |    1   |
|  tmp_15_reg_397  |    1   |
|  tmp_16_reg_392  |    1   |
|  tmp_22_reg_405  |    1   |
|   tmp_2_reg_342  |    1   |
|   tmp_3_reg_348  |    1   |
|   tmp_7_reg_358  |    1   |
|   tmp_8_reg_364  |    1   |
|   tmp_s_reg_372  |    1   |
+------------------+--------+
|       Total      |   361  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_97 |  p0  |   4  |  32  |   128  ||    21   |
|  grp_fu_97 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_103 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   256  ||  5.134  ||    39   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   337  |  1088  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   39   |
|  Register |    -   |    -   |   361  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   698  |  1127  |
+-----------+--------+--------+--------+--------+
