static inline unsigned long F_1 ( volatile unsigned long * V_1 ,\r\nunsigned long V_2 )\r\n{\r\n__asm__ __volatile__("swapa [%2] %3, %0\n\t" : "=&r"(val)\r\n: "0"(val), "r"(ptr), "i"(ASI_LEON_DCACHE_MISS)\r\n: "memory");\r\nreturn V_2 ;\r\n}\r\nvoid T_1 F_2 ( void )\r\n{\r\nint V_3 = F_3 () ;\r\nF_4 () ;\r\nF_5 () ;\r\nF_6 () ;\r\nF_7 () ;\r\nF_8 () ;\r\nF_9 ( V_3 ) ;\r\nF_4 () ;\r\nF_5 () ;\r\nF_1 ( & V_4 [ V_3 ] , 1 ) ;\r\nF_4 () ;\r\nF_5 () ;\r\n__asm__ __volatile__("ld [%0], %%g6\n\t" : : "r"(&current_set[cpuid])\r\n: "memory" );\r\nF_10 ( & V_5 . V_6 ) ;\r\nV_7 -> V_8 = & V_5 ;\r\nwhile ( ! F_11 ( V_3 , & V_9 ) )\r\nF_12 () ;\r\nF_13 () ;\r\nF_14 ( V_3 , true ) ;\r\n}\r\nvoid T_2 F_6 ( void )\r\n{\r\nunsigned long V_10 = F_15 () ;\r\nint V_11 = F_16 () ;\r\nif ( F_17 ( V_10 ) > 4 ) {\r\nF_18 ( V_12 L_1 ,\r\n( unsigned int ) F_17 ( V_10 ) ,\r\n( unsigned int ) V_10 , ( unsigned int ) V_11 ) ;\r\nF_19 () ;\r\n} else {\r\nif ( V_10 & V_13 ) {\r\nF_20 () ;\r\n} else {\r\nF_18 ( V_12 L_2 ,\r\nV_11 ) ;\r\nF_19 () ;\r\n}\r\n}\r\nF_4 () ;\r\nF_5 () ;\r\n}\r\nvoid F_21 ( unsigned int V_14 )\r\n{\r\nint V_15 =\r\n( ( F_22 ( & ( V_16 -> V_17 ) ) >>\r\nV_18 ) & 1 ) ;\r\nif ( ! V_15 ) {\r\nF_23 ( L_3 ,\r\nF_24 () ) ;\r\nif ( F_24 () > 1 ) {\r\nF_25 () ;\r\n} else {\r\nF_23 ( L_4 ) ;\r\nreturn;\r\n}\r\n}\r\nF_26 ( & ( V_16 -> V_19 ) , V_14 ) ;\r\n}\r\nunsigned int F_27 ( void )\r\n{\r\nunsigned int V_14 ;\r\nV_14 = F_28 ( & ( V_16 -> V_19 ) ) ;\r\nreturn V_14 ;\r\n}\r\nint F_24 ( void )\r\n{\r\nint V_20 =\r\n( ( F_22 ( & ( V_16 -> V_17 ) ) >>\r\nV_21 ) & 0xf ) + 1 ;\r\nreturn V_20 ;\r\n}\r\nvoid T_2 F_29 ( void )\r\n{\r\nint V_20 = F_24 () ;\r\nint V_11 = F_16 () ;\r\nF_30 () ;\r\nF_18 ( V_12 L_5 , ( unsigned int ) V_11 ,\r\n( unsigned int ) V_20 , ( unsigned int ) V_22 ,\r\n( unsigned int ) & ( V_16 -> V_17 ) ) ;\r\nF_31 ( V_23 , V_11 ) ;\r\nF_31 ( V_24 , V_11 ) ;\r\nF_31 ( V_25 , V_11 ) ;\r\nF_21 ( 1 << V_24 ) ;\r\nF_6 () ;\r\nF_7 () ;\r\nF_4 () ;\r\n}\r\nint T_1 F_32 ( int V_26 )\r\n{\r\nstruct V_27 * V_28 ;\r\nint V_29 ;\r\nV_28 = F_33 ( V_26 ) ;\r\nV_30 [ V_26 ] = F_34 ( V_28 ) ;\r\nV_31 . V_32 = 0 ;\r\nV_31 . V_33 = ( unsigned int ) V_34 ;\r\nV_31 . V_35 = 0 ;\r\nF_18 ( V_12 L_6 , ( unsigned int ) V_26 ,\r\n( unsigned int ) & V_16 -> V_17 ) ;\r\nF_4 () ;\r\nF_26 ( & V_16 -> V_14 [ V_26 ] , 0 ) ;\r\nF_26 ( & ( V_16 -> V_17 ) , 1 << V_26 ) ;\r\nfor ( V_29 = 0 ; V_29 < 10000 ; V_29 ++ ) {\r\nif ( V_4 [ V_26 ] )\r\nbreak;\r\nF_35 ( 200 ) ;\r\n}\r\nF_18 ( V_12 L_7 , ( unsigned int ) V_26 ) ;\r\nif ( ! ( V_4 [ V_26 ] ) ) {\r\nF_18 ( V_36 L_8 , V_26 ) ;\r\nreturn - V_37 ;\r\n} else {\r\nF_31 ( V_23 , V_26 ) ;\r\nF_31 ( V_24 , V_26 ) ;\r\nF_31 ( V_25 , V_26 ) ;\r\n}\r\nF_4 () ;\r\nreturn 0 ;\r\n}\r\nvoid T_2 F_36 ( void )\r\n{\r\nint V_26 , V_38 ;\r\nint * V_39 ;\r\nV_38 = 0 ;\r\nV_39 = & V_38 ;\r\nfor ( V_26 = 0 ; V_26 < V_22 ; V_26 ++ ) {\r\nif ( F_37 ( V_26 ) ) {\r\n* V_39 = V_26 ;\r\nV_39 = & F_38 ( V_26 ) . V_40 ;\r\n}\r\n}\r\n* V_39 = V_38 ;\r\nF_4 () ;\r\nif ( ! F_39 ( 1 ) ) {\r\nF_40 ( F_41 ( & V_41 ) ) ;\r\nF_42 ( F_41 ( & V_41 ) ) ;\r\nF_43 ( ( unsigned long ) & V_41 ) ;\r\nV_42 ++ ;\r\nV_43 ++ ;\r\n}\r\nif ( ! F_39 ( 2 ) ) {\r\nF_40 ( F_41 ( & V_44 ) ) ;\r\nF_42 ( F_41 ( & V_44 ) ) ;\r\nF_43 ( ( unsigned long ) & V_44 ) ;\r\nV_42 ++ ;\r\nV_43 ++ ;\r\n}\r\nif ( ! F_39 ( 3 ) ) {\r\nF_40 ( F_41 ( & V_45 ) ) ;\r\nF_42 ( F_41 ( & V_45 ) ) ;\r\nF_43 ( ( unsigned long ) & V_45 ) ;\r\nV_42 ++ ;\r\nV_43 ++ ;\r\n}\r\nV_46 = 1 ;\r\n}\r\nvoid F_44 ( int V_47 )\r\n{\r\n}\r\nstatic void T_2 F_30 ( void )\r\n{\r\nint V_47 , V_48 ;\r\nstruct V_49 * V_50 ;\r\nstruct V_51 * V_52 ;\r\nstruct V_53 * V_54 ;\r\nstruct V_55 * V_56 ;\r\nunsigned long V_57 ;\r\nV_54 = F_45 ( L_9 ) ;\r\nif ( V_54 ) {\r\nV_52 = F_46 ( V_54 , L_10 , & V_48 ) ;\r\nif ( V_52 && ( * ( int * ) V_52 -> V_58 ) )\r\nV_25 = * ( int * ) V_52 -> V_58 ;\r\n}\r\nF_18 ( V_12 L_11 , V_25 ) ;\r\nF_47 ( V_57 ) ;\r\nV_56 = & V_59 [ V_60 + ( V_25 - 1 ) ] ;\r\nV_56 -> V_61 += V_62 - V_63 ;\r\nF_4 () ;\r\nF_48 ( V_57 ) ;\r\nF_49 (cpu) {\r\nV_50 = & F_50 ( V_49 , V_47 ) ;\r\nV_50 -> V_64 = V_50 -> V_65 = V_50 -> V_66 = 0 ;\r\n}\r\n}\r\nstatic void F_51 ( int V_47 )\r\n{\r\nstruct V_49 * V_50 = & F_50 ( V_49 , V_47 ) ;\r\nV_50 -> V_64 = 1 ;\r\nF_52 ( V_47 , V_25 ) ;\r\n}\r\nstatic void F_53 ( int V_47 )\r\n{\r\nstruct V_49 * V_50 = & F_50 ( V_49 , V_47 ) ;\r\nV_50 -> V_65 = 1 ;\r\nF_52 ( V_47 , V_25 ) ;\r\n}\r\nstatic void F_54 ( int V_47 )\r\n{\r\nstruct V_49 * V_50 = & F_50 ( V_49 , V_47 ) ;\r\nV_50 -> V_66 = 1 ;\r\nF_52 ( V_47 , V_25 ) ;\r\n}\r\nvoid F_55 ( void )\r\n{\r\nstruct V_49 * V_50 = & F_56 ( V_49 ) ;\r\nif ( V_50 -> V_64 ) {\r\nV_50 -> V_64 = 0 ;\r\nF_57 () ;\r\n}\r\nif ( V_50 -> V_65 ) {\r\nV_50 -> V_65 = 0 ;\r\nF_58 () ;\r\n}\r\nif ( V_50 -> V_66 ) {\r\nV_50 -> V_66 = 0 ;\r\nF_59 () ;\r\n}\r\n}\r\nstatic void F_60 ( T_3 V_67 , T_4 V_14 , unsigned long V_68 ,\r\nunsigned long V_69 , unsigned long V_70 ,\r\nunsigned long V_71 )\r\n{\r\nif ( V_46 ) {\r\nregister int V_72 = V_22 - 1 ;\r\nunsigned long V_57 ;\r\nF_61 ( & V_73 , V_57 ) ;\r\n{\r\nregister T_3 T_5 V_74 ( L_12 ) = V_67 ;\r\nregister unsigned long T_6 V_74 ( L_13 ) = V_68 ;\r\nregister unsigned long T_7 V_74 ( L_14 ) = V_69 ;\r\nregister unsigned long T_8 V_74 ( L_15 ) = V_70 ;\r\nregister unsigned long T_9 V_74 ( L_16 ) = V_71 ;\r\nregister unsigned long T_10 V_74 ( L_17 ) = 0 ;\r\n__asm__ __volatile__("std %0, [%6]\n\t"\r\n"std %2, [%6 + 8]\n\t"\r\n"std %4, [%6 + 16]\n\t" : :\r\n"r"(f), "r"(a1), "r"(a2), "r"(a3),\r\n"r"(a4), "r"(a5),\r\n"r"(&ccall_info.func));\r\n}\r\n{\r\nregister int V_26 ;\r\nF_62 ( F_16 () , & V_14 ) ;\r\nF_63 ( & V_14 , V_75 , & V_14 ) ;\r\nfor ( V_26 = 0 ; V_26 <= V_72 ; V_26 ++ ) {\r\nif ( F_11 ( V_26 , & V_14 ) ) {\r\nV_76 . V_77 [ V_26 ] = 0 ;\r\nV_76 . V_78 [ V_26 ] = 0 ;\r\nF_52 ( V_26 , V_23 ) ;\r\n}\r\n}\r\n}\r\n{\r\nregister int V_26 ;\r\nV_26 = 0 ;\r\ndo {\r\nif ( ! F_11 ( V_26 , & V_14 ) )\r\ncontinue;\r\nwhile ( ! V_76 . V_77 [ V_26 ] )\r\nF_64 () ;\r\n} while ( ++ V_26 <= V_72 );\r\nV_26 = 0 ;\r\ndo {\r\nif ( ! F_11 ( V_26 , & V_14 ) )\r\ncontinue;\r\nwhile ( ! V_76 . V_78 [ V_26 ] )\r\nF_64 () ;\r\n} while ( ++ V_26 <= V_72 );\r\n}\r\nF_65 ( & V_73 , V_57 ) ;\r\n}\r\n}\r\nvoid F_66 ( void )\r\n{\r\nint V_26 = F_16 () ;\r\nV_76 . V_77 [ V_26 ] = 1 ;\r\nV_76 . V_67 ( V_76 . V_68 , V_76 . V_69 , V_76 . V_70 ,\r\nV_76 . V_71 , V_76 . V_79 ) ;\r\nV_76 . V_78 [ V_26 ] = 1 ;\r\n}\r\nT_11 F_67 ( int V_80 , void * V_81 )\r\n{\r\nint V_47 = F_16 () ;\r\nF_68 ( V_47 ) ;\r\nF_69 ( V_82 ) ;\r\nif ( ! -- F_70 ( V_47 ) ) {\r\nint V_83 = F_71 ( F_72 () ) ;\r\nF_73 ( V_83 ) ;\r\nF_70 ( V_47 ) = F_74 ( V_47 ) ;\r\n}\r\nreturn V_84 ;\r\n}\r\nstatic void T_2 F_7 ( void )\r\n{\r\nint V_47 = F_16 () ;\r\nF_70 ( V_47 ) = F_74 ( V_47 ) = 1 ;\r\n}\r\nvoid T_2 F_75 ( unsigned * V_85 )\r\n{\r\nint V_86 = * V_85 & 0x3e000000 ;\r\nint V_87 = V_86 >> 11 ;\r\nV_85 [ 0 ] = 0x81444000 | V_86 ;\r\nV_85 [ 1 ] = 0x8130201c | V_86 | V_87 ;\r\nV_85 [ 2 ] = 0x01000000 ;\r\n}\r\nvoid T_2 F_76 ( unsigned * V_85 )\r\n{\r\nint V_86 = * V_85 & 0x3e000000 ;\r\nint V_87 = V_86 >> 11 ;\r\nV_85 [ 0 ] = 0x81444000 | V_86 ;\r\nV_85 [ 2 ] = 0x8130201c | V_86 | V_87 ;\r\nV_85 [ 4 ] = 0x81282002 | V_86 | V_87 ;\r\n}\r\nvoid T_2 F_77 ( void )\r\n{\r\nV_88 [ 1 ] = V_88 [ 1 ] + ( V_89 - V_90 ) ;\r\nF_78 ( V_91 , F_75 ) ;\r\nF_78 ( V_92 , F_76 ) ;\r\nF_79 ( V_93 , F_60 , V_94 ) ;\r\nF_79 ( V_95 , V_96 ,\r\nV_94 ) ;\r\nF_79 ( V_97 , F_54 , V_94 ) ;\r\nF_79 ( V_98 , F_51 , V_94 ) ;\r\nF_79 ( V_99 , F_53 , V_94 ) ;\r\n}
