Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sat Dec 30 22:28:47 2017

All signals are completely routed.

WARNING:ParHelpers:361 - There are 6 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   eth_col_IBUF
   eth_crs_IBUF
   eth_int_n_IBUF
   eth_rx_er_IBUF
   hdmi_out0_scl_IBUF
   hdmi_out0_sda_IBUF


