Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun May  3 13:58:38 2020
| Host         : Manjaro-Envy running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file VGA_control_sets_placed.rpt
| Design       : VGA
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            6 |
| No           | No                    | Yes                    |              30 |           10 |
| No           | Yes                   | No                     |              11 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              22 |            8 |
| Yes          | Yes                   | No                     |              11 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------------------+-----------------------------+------------------+----------------+
|       Clock Signal       |             Enable Signal             |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+--------------------------+---------------------------------------+-----------------------------+------------------+----------------+
|  vga_sync_unit/E[0]      |                                       |                             |                1 |              3 |
|  clok_108Mhz/U0/clk_out1 |                                       |                             |                5 |             11 |
|  clok_108Mhz/U0/clk_out1 |                                       | vga_sync_unit/h_count_next  |                3 |             11 |
|  clok_108Mhz/U0/clk_out1 | vga_sync_unit/h_count_next            | vga_sync_unit/v_count_next0 |                2 |             11 |
|  clok_108Mhz/U0/clk_out1 | vga_sync_unit/v_count_reg_reg[0]_1[0] | reset_IBUF                  |                8 |             22 |
|  clok_108Mhz/U0/clk_out1 |                                       | reset_IBUF                  |               10 |             30 |
+--------------------------+---------------------------------------+-----------------------------+------------------+----------------+


