<stg><name>matprod_Pipeline_VITIS_LOOP_24_2</name>


<trans_list>

<trans id="39" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %mul6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul6

]]></Node>
<StgValue><ssdm name="mul6_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:2 %sext_ln24_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln24

]]></Node>
<StgValue><ssdm name="sext_ln24_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="30">
<![CDATA[
newFuncRoot:3 %sext_ln24_cast = sext i30 %sext_ln24_read

]]></Node>
<StgValue><ssdm name="sext_ln24_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 64, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i31 0, i31 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc14:0 %i = load i31 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="31">
<![CDATA[
for.inc14:3 %i_1_cast = zext i31 %i

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc14:5 %icmp_ln24 = icmp_slt  i32 %i_1_cast, i32 %mul6_read

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc14:6 %add_ln24 = add i31 %i, i31 1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc14:7 %br_ln24 = br i1 %icmp_ln24, void %VITIS_LOOP_26_3.loopexit.exitStub, void %for.inc14.split

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="31">
<![CDATA[
for.inc14.split:3 %trunc_ln24 = trunc i31 %i

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc14.split:7 %store_ln24 = store i31 %add_ln24, i31 %i_1

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc14:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc14:2 %gmem_addr = getelementptr i32 %gmem, i32 %sext_ln24_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc14:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc14.split:1 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
VITIS_LOOP_26_3.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc14.split:0 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
for.inc14.split:2 %bitcast_ln24 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln24"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="10">
<![CDATA[
for.inc14.split:4 %zext_ln24 = zext i10 %trunc_ln24

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc14.split:5 %m2_buffer_addr = getelementptr i32 %m2_buffer, i32 0, i32 %zext_ln24

]]></Node>
<StgValue><ssdm name="m2_buffer_addr"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc14.split:6 %store_ln24 = store i32 %bitcast_ln24, i10 %m2_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
for.inc14.split:8 %br_ln24 = br void %for.inc14

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="43" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="44" name="sext_ln24" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln24"/></StgValue>
</port>
<port id="45" name="mul6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul6"/></StgValue>
</port>
<port id="46" name="m2_buffer" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="m2_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="48" from="StgValue_47" to="i_1" fromId="47" toId="6">
</dataflow>
<dataflow id="50" from="_ssdm_op_Read.ap_auto.i32" to="mul6_read" fromId="49" toId="7">
</dataflow>
<dataflow id="51" from="mul6" to="mul6_read" fromId="45" toId="7">
</dataflow>
<dataflow id="53" from="_ssdm_op_Read.ap_auto.i30" to="sext_ln24_read" fromId="52" toId="8">
</dataflow>
<dataflow id="54" from="sext_ln24" to="sext_ln24_read" fromId="44" toId="8">
</dataflow>
<dataflow id="55" from="sext_ln24_read" to="sext_ln24_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="58" from="gmem" to="specinterface_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="60" from="empty" to="specinterface_ln0" fromId="59" toId="10">
</dataflow>
<dataflow id="62" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="63" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="65" from="empty_0" to="specinterface_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="66" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="70" from="empty_1" to="specinterface_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="72" from="empty_2" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="76" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="77" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="79" from="empty_0" to="specinterface_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="83" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_84" to="store_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="86" from="i_1" to="store_ln0" fromId="6" toId="11">
</dataflow>
<dataflow id="87" from="i_1" to="i" fromId="6" toId="13">
</dataflow>
<dataflow id="88" from="i" to="i_1_cast" fromId="13" toId="14">
</dataflow>
<dataflow id="89" from="i_1_cast" to="icmp_ln24" fromId="14" toId="15">
</dataflow>
<dataflow id="90" from="mul6_read" to="icmp_ln24" fromId="7" toId="15">
</dataflow>
<dataflow id="91" from="i" to="add_ln24" fromId="13" toId="16">
</dataflow>
<dataflow id="93" from="StgValue_92" to="add_ln24" fromId="92" toId="16">
</dataflow>
<dataflow id="94" from="icmp_ln24" to="br_ln24" fromId="15" toId="17">
</dataflow>
<dataflow id="95" from="i" to="trunc_ln24" fromId="13" toId="18">
</dataflow>
<dataflow id="96" from="add_ln24" to="store_ln24" fromId="16" toId="19">
</dataflow>
<dataflow id="97" from="i_1" to="store_ln24" fromId="6" toId="19">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="20">
</dataflow>
<dataflow id="100" from="gmem" to="specbitsmap_ln0" fromId="43" toId="20">
</dataflow>
<dataflow id="101" from="gmem" to="gmem_addr" fromId="43" toId="21">
</dataflow>
<dataflow id="102" from="sext_ln24_cast" to="gmem_addr" fromId="9" toId="21">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="103" toId="22">
</dataflow>
<dataflow id="105" from="StgValue_81" to="specpipeline_ln0" fromId="81" toId="22">
</dataflow>
<dataflow id="106" from="StgValue_61" to="specpipeline_ln0" fromId="61" toId="22">
</dataflow>
<dataflow id="107" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="22">
</dataflow>
<dataflow id="108" from="StgValue_61" to="specpipeline_ln0" fromId="61" toId="22">
</dataflow>
<dataflow id="110" from="p_str" to="specpipeline_ln0" fromId="109" toId="22">
</dataflow>
<dataflow id="112" from="_ssdm_op_Read.m_axi.p1i32" to="gmem_addr_read" fromId="111" toId="23">
</dataflow>
<dataflow id="113" from="gmem_addr" to="gmem_addr_read" fromId="21" toId="23">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecLoopName" to="specloopname_ln24" fromId="114" toId="24">
</dataflow>
<dataflow id="117" from="empty_17" to="specloopname_ln24" fromId="116" toId="24">
</dataflow>
<dataflow id="118" from="gmem_addr_read" to="bitcast_ln24" fromId="23" toId="25">
</dataflow>
<dataflow id="119" from="trunc_ln24" to="zext_ln24" fromId="18" toId="26">
</dataflow>
<dataflow id="120" from="m2_buffer" to="m2_buffer_addr" fromId="46" toId="27">
</dataflow>
<dataflow id="121" from="StgValue_61" to="m2_buffer_addr" fromId="61" toId="27">
</dataflow>
<dataflow id="122" from="zext_ln24" to="m2_buffer_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="123" from="bitcast_ln24" to="store_ln24" fromId="25" toId="28">
</dataflow>
<dataflow id="124" from="m2_buffer_addr" to="store_ln24" fromId="27" toId="28">
</dataflow>
<dataflow id="125" from="icmp_ln24" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="126" from="icmp_ln24" to="StgValue_3" fromId="15" toId="3">
</dataflow>
</dataflows>


</stg>
