-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_mhsa_matmul_1 is
port (
    o_vec_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    o_vec_0_ce0 : OUT STD_LOGIC;
    o_vec_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    o_vec_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    o_vec_0_we0 : OUT STD_LOGIC;
    o_vec_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    o_vec_0_ce1 : OUT STD_LOGIC;
    o_vec_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    o_vec_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    o_vec_0_we1 : OUT STD_LOGIC;
    o_vec_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    o_vec_1_ce0 : OUT STD_LOGIC;
    o_vec_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    o_vec_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    o_vec_1_we0 : OUT STD_LOGIC;
    o_vec_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    o_vec_1_ce1 : OUT STD_LOGIC;
    o_vec_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    o_vec_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    o_vec_1_we1 : OUT STD_LOGIC;
    o_vec_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    o_vec_2_ce0 : OUT STD_LOGIC;
    o_vec_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    o_vec_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    o_vec_2_we0 : OUT STD_LOGIC;
    o_vec_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    o_vec_2_ce1 : OUT STD_LOGIC;
    o_vec_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    o_vec_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    o_vec_2_we1 : OUT STD_LOGIC;
    o_vec_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    o_vec_3_ce0 : OUT STD_LOGIC;
    o_vec_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    o_vec_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    o_vec_3_we0 : OUT STD_LOGIC;
    o_vec_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    o_vec_3_ce1 : OUT STD_LOGIC;
    o_vec_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    o_vec_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    o_vec_3_we1 : OUT STD_LOGIC;
    o_vec_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    o_vec_4_ce0 : OUT STD_LOGIC;
    o_vec_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    o_vec_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    o_vec_4_we0 : OUT STD_LOGIC;
    o_vec_4_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    o_vec_4_ce1 : OUT STD_LOGIC;
    o_vec_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    o_vec_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    o_vec_4_we1 : OUT STD_LOGIC;
    o_vec_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    o_vec_5_ce0 : OUT STD_LOGIC;
    o_vec_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    o_vec_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    o_vec_5_we0 : OUT STD_LOGIC;
    o_vec_5_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    o_vec_5_ce1 : OUT STD_LOGIC;
    o_vec_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    o_vec_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    o_vec_5_we1 : OUT STD_LOGIC;
    o_vec_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    o_vec_6_ce0 : OUT STD_LOGIC;
    o_vec_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    o_vec_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    o_vec_6_we0 : OUT STD_LOGIC;
    o_vec_6_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    o_vec_6_ce1 : OUT STD_LOGIC;
    o_vec_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    o_vec_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    o_vec_6_we1 : OUT STD_LOGIC;
    o_vec_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    o_vec_7_ce0 : OUT STD_LOGIC;
    o_vec_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    o_vec_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    o_vec_7_we0 : OUT STD_LOGIC;
    o_vec_7_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    o_vec_7_ce1 : OUT STD_LOGIC;
    o_vec_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    o_vec_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    o_vec_7_we1 : OUT STD_LOGIC;
    i_vec_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    i_vec_0_ce0 : OUT STD_LOGIC;
    i_vec_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    i_vec_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    i_vec_0_we0 : OUT STD_LOGIC;
    i_vec_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    i_vec_0_ce1 : OUT STD_LOGIC;
    i_vec_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    i_vec_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    i_vec_0_we1 : OUT STD_LOGIC;
    i_vec_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    i_vec_1_ce0 : OUT STD_LOGIC;
    i_vec_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    i_vec_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    i_vec_1_we0 : OUT STD_LOGIC;
    i_vec_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    i_vec_1_ce1 : OUT STD_LOGIC;
    i_vec_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    i_vec_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    i_vec_1_we1 : OUT STD_LOGIC;
    i_vec_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    i_vec_2_ce0 : OUT STD_LOGIC;
    i_vec_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    i_vec_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    i_vec_2_we0 : OUT STD_LOGIC;
    i_vec_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    i_vec_2_ce1 : OUT STD_LOGIC;
    i_vec_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    i_vec_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    i_vec_2_we1 : OUT STD_LOGIC;
    i_vec_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    i_vec_3_ce0 : OUT STD_LOGIC;
    i_vec_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    i_vec_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    i_vec_3_we0 : OUT STD_LOGIC;
    i_vec_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    i_vec_3_ce1 : OUT STD_LOGIC;
    i_vec_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    i_vec_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    i_vec_3_we1 : OUT STD_LOGIC;
    i_vec_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    i_vec_4_ce0 : OUT STD_LOGIC;
    i_vec_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    i_vec_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    i_vec_4_we0 : OUT STD_LOGIC;
    i_vec_4_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    i_vec_4_ce1 : OUT STD_LOGIC;
    i_vec_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    i_vec_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    i_vec_4_we1 : OUT STD_LOGIC;
    i_vec_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    i_vec_5_ce0 : OUT STD_LOGIC;
    i_vec_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    i_vec_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    i_vec_5_we0 : OUT STD_LOGIC;
    i_vec_5_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    i_vec_5_ce1 : OUT STD_LOGIC;
    i_vec_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    i_vec_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    i_vec_5_we1 : OUT STD_LOGIC;
    i_vec_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    i_vec_6_ce0 : OUT STD_LOGIC;
    i_vec_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    i_vec_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    i_vec_6_we0 : OUT STD_LOGIC;
    i_vec_6_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    i_vec_6_ce1 : OUT STD_LOGIC;
    i_vec_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    i_vec_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    i_vec_6_we1 : OUT STD_LOGIC;
    i_vec_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    i_vec_7_ce0 : OUT STD_LOGIC;
    i_vec_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    i_vec_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    i_vec_7_we0 : OUT STD_LOGIC;
    i_vec_7_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    i_vec_7_ce1 : OUT STD_LOGIC;
    i_vec_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    i_vec_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    i_vec_7_we1 : OUT STD_LOGIC;
    m_axi_gmem1_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_0_WREADY : IN STD_LOGIC;
    m_axi_gmem1_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_RVALID : IN STD_LOGIC;
    m_axi_gmem1_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_0_RLAST : IN STD_LOGIC;
    m_axi_gmem1_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem1_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_BVALID : IN STD_LOGIC;
    m_axi_gmem1_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    i_mat : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    i_mat_ap_vld : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of kernel_mhsa_matmul_1 is 
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal load_vec_U0_ap_start : STD_LOGIC;
    signal load_vec_U0_ap_done : STD_LOGIC;
    signal load_vec_U0_ap_continue : STD_LOGIC;
    signal load_vec_U0_ap_idle : STD_LOGIC;
    signal load_vec_U0_ap_ready : STD_LOGIC;
    signal load_vec_U0_vector_stream_din : STD_LOGIC_VECTOR (31 downto 0);
    signal load_vec_U0_vector_stream_write : STD_LOGIC;
    signal load_vec_U0_vector_stream_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal load_vec_U0_vector_stream_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal load_vec_U0_start_out : STD_LOGIC;
    signal load_vec_U0_start_write : STD_LOGIC;
    signal load_vec_U0_i_vec_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal load_vec_U0_i_vec_0_ce0 : STD_LOGIC;
    signal load_vec_U0_i_vec_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal load_vec_U0_i_vec_1_ce0 : STD_LOGIC;
    signal load_vec_U0_i_vec_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal load_vec_U0_i_vec_2_ce0 : STD_LOGIC;
    signal load_vec_U0_i_vec_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal load_vec_U0_i_vec_3_ce0 : STD_LOGIC;
    signal load_vec_U0_i_vec_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal load_vec_U0_i_vec_4_ce0 : STD_LOGIC;
    signal load_vec_U0_i_vec_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal load_vec_U0_i_vec_5_ce0 : STD_LOGIC;
    signal load_vec_U0_i_vec_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal load_vec_U0_i_vec_6_ce0 : STD_LOGIC;
    signal load_vec_U0_i_vec_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal load_vec_U0_i_vec_7_ce0 : STD_LOGIC;
    signal load_mat_U0_ap_start : STD_LOGIC;
    signal load_mat_U0_ap_done : STD_LOGIC;
    signal load_mat_U0_ap_continue : STD_LOGIC;
    signal load_mat_U0_ap_idle : STD_LOGIC;
    signal load_mat_U0_ap_ready : STD_LOGIC;
    signal load_mat_U0_m_axi_gmem1_0_AWVALID : STD_LOGIC;
    signal load_mat_U0_m_axi_gmem1_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_WVALID : STD_LOGIC;
    signal load_mat_U0_m_axi_gmem1_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_WLAST : STD_LOGIC;
    signal load_mat_U0_m_axi_gmem1_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_ARVALID : STD_LOGIC;
    signal load_mat_U0_m_axi_gmem1_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal load_mat_U0_m_axi_gmem1_0_RREADY : STD_LOGIC;
    signal load_mat_U0_m_axi_gmem1_0_BREADY : STD_LOGIC;
    signal load_mat_U0_matrix_stream_din : STD_LOGIC_VECTOR (31 downto 0);
    signal load_mat_U0_matrix_stream_write : STD_LOGIC;
    signal compute_matmul_U0_ap_start : STD_LOGIC;
    signal compute_matmul_U0_ap_done : STD_LOGIC;
    signal compute_matmul_U0_ap_continue : STD_LOGIC;
    signal compute_matmul_U0_ap_idle : STD_LOGIC;
    signal compute_matmul_U0_ap_ready : STD_LOGIC;
    signal compute_matmul_U0_start_out : STD_LOGIC;
    signal compute_matmul_U0_start_write : STD_LOGIC;
    signal compute_matmul_U0_vector_stream_read : STD_LOGIC;
    signal compute_matmul_U0_matrix_stream_read : STD_LOGIC;
    signal compute_matmul_U0_result_stream_din : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_matmul_U0_result_stream_write : STD_LOGIC;
    signal compute_matmul_U0_result_stream_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_matmul_U0_result_stream_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal store_result_U0_ap_start : STD_LOGIC;
    signal store_result_U0_ap_done : STD_LOGIC;
    signal store_result_U0_ap_continue : STD_LOGIC;
    signal store_result_U0_ap_idle : STD_LOGIC;
    signal store_result_U0_ap_ready : STD_LOGIC;
    signal store_result_U0_result_stream_read : STD_LOGIC;
    signal store_result_U0_out_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal store_result_U0_out_0_ce0 : STD_LOGIC;
    signal store_result_U0_out_0_we0 : STD_LOGIC;
    signal store_result_U0_out_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal store_result_U0_out_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal store_result_U0_out_1_ce0 : STD_LOGIC;
    signal store_result_U0_out_1_we0 : STD_LOGIC;
    signal store_result_U0_out_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal store_result_U0_out_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal store_result_U0_out_2_ce0 : STD_LOGIC;
    signal store_result_U0_out_2_we0 : STD_LOGIC;
    signal store_result_U0_out_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal store_result_U0_out_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal store_result_U0_out_3_ce0 : STD_LOGIC;
    signal store_result_U0_out_3_we0 : STD_LOGIC;
    signal store_result_U0_out_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal store_result_U0_out_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal store_result_U0_out_4_ce0 : STD_LOGIC;
    signal store_result_U0_out_4_we0 : STD_LOGIC;
    signal store_result_U0_out_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal store_result_U0_out_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal store_result_U0_out_5_ce0 : STD_LOGIC;
    signal store_result_U0_out_5_we0 : STD_LOGIC;
    signal store_result_U0_out_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal store_result_U0_out_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal store_result_U0_out_6_ce0 : STD_LOGIC;
    signal store_result_U0_out_6_we0 : STD_LOGIC;
    signal store_result_U0_out_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal store_result_U0_out_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal store_result_U0_out_7_ce0 : STD_LOGIC;
    signal store_result_U0_out_7_we0 : STD_LOGIC;
    signal store_result_U0_out_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal vector_stream_full_n : STD_LOGIC;
    signal vector_stream_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal vector_stream_empty_n : STD_LOGIC;
    signal vector_stream_num_data_valid : STD_LOGIC_VECTOR (6 downto 0);
    signal vector_stream_fifo_cap : STD_LOGIC_VECTOR (6 downto 0);
    signal matrix_stream_full_n : STD_LOGIC;
    signal matrix_stream_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal matrix_stream_empty_n : STD_LOGIC;
    signal matrix_stream_num_data_valid : STD_LOGIC_VECTOR (6 downto 0);
    signal matrix_stream_fifo_cap : STD_LOGIC_VECTOR (6 downto 0);
    signal result_stream_full_n : STD_LOGIC;
    signal result_stream_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal result_stream_empty_n : STD_LOGIC;
    signal result_stream_num_data_valid : STD_LOGIC_VECTOR (6 downto 0);
    signal result_stream_fifo_cap : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_load_vec_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_load_vec_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_load_mat_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_load_mat_U0_ap_ready : STD_LOGIC;
    signal start_for_compute_matmul_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_compute_matmul_U0_full_n : STD_LOGIC;
    signal start_for_compute_matmul_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_compute_matmul_U0_empty_n : STD_LOGIC;
    signal start_for_store_result_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_store_result_U0_full_n : STD_LOGIC;
    signal start_for_store_result_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_store_result_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component kernel_mhsa_load_vec IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        vector_stream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        vector_stream_full_n : IN STD_LOGIC;
        vector_stream_write : OUT STD_LOGIC;
        vector_stream_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        vector_stream_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        i_vec_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_0_ce0 : OUT STD_LOGIC;
        i_vec_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_1_ce0 : OUT STD_LOGIC;
        i_vec_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_2_ce0 : OUT STD_LOGIC;
        i_vec_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_3_ce0 : OUT STD_LOGIC;
        i_vec_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_4_ce0 : OUT STD_LOGIC;
        i_vec_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_5_ce0 : OUT STD_LOGIC;
        i_vec_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_6_ce0 : OUT STD_LOGIC;
        i_vec_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_vec_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        i_vec_7_ce0 : OUT STD_LOGIC;
        i_vec_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_load_mat IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem1_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_WREADY : IN STD_LOGIC;
        m_axi_gmem1_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RVALID : IN STD_LOGIC;
        m_axi_gmem1_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_RLAST : IN STD_LOGIC;
        m_axi_gmem1_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem1_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_BVALID : IN STD_LOGIC;
        m_axi_gmem1_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        i_mat : IN STD_LOGIC_VECTOR (63 downto 0);
        matrix_stream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        matrix_stream_full_n : IN STD_LOGIC;
        matrix_stream_write : OUT STD_LOGIC;
        matrix_stream_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        matrix_stream_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component kernel_mhsa_compute_matmul IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        vector_stream_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        vector_stream_empty_n : IN STD_LOGIC;
        vector_stream_read : OUT STD_LOGIC;
        vector_stream_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        vector_stream_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        matrix_stream_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        matrix_stream_empty_n : IN STD_LOGIC;
        matrix_stream_read : OUT STD_LOGIC;
        matrix_stream_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        matrix_stream_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        result_stream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        result_stream_full_n : IN STD_LOGIC;
        result_stream_write : OUT STD_LOGIC;
        result_stream_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        result_stream_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_store_result IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        result_stream_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        result_stream_empty_n : IN STD_LOGIC;
        result_stream_read : OUT STD_LOGIC;
        result_stream_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        result_stream_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        out_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_0_ce0 : OUT STD_LOGIC;
        out_0_we0 : OUT STD_LOGIC;
        out_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_1_ce0 : OUT STD_LOGIC;
        out_1_we0 : OUT STD_LOGIC;
        out_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_2_ce0 : OUT STD_LOGIC;
        out_2_we0 : OUT STD_LOGIC;
        out_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_3_ce0 : OUT STD_LOGIC;
        out_3_we0 : OUT STD_LOGIC;
        out_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_4_ce0 : OUT STD_LOGIC;
        out_4_we0 : OUT STD_LOGIC;
        out_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_5_ce0 : OUT STD_LOGIC;
        out_5_we0 : OUT STD_LOGIC;
        out_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_6_ce0 : OUT STD_LOGIC;
        out_6_we0 : OUT STD_LOGIC;
        out_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_7_ce0 : OUT STD_LOGIC;
        out_7_we0 : OUT STD_LOGIC;
        out_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_fifo_w32_d64_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (6 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component kernel_mhsa_start_for_compute_matmul_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component kernel_mhsa_start_for_store_result_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    load_vec_U0 : component kernel_mhsa_load_vec
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => load_vec_U0_ap_start,
        start_full_n => start_for_compute_matmul_U0_full_n,
        ap_done => load_vec_U0_ap_done,
        ap_continue => load_vec_U0_ap_continue,
        ap_idle => load_vec_U0_ap_idle,
        ap_ready => load_vec_U0_ap_ready,
        vector_stream_din => load_vec_U0_vector_stream_din,
        vector_stream_full_n => vector_stream_full_n,
        vector_stream_write => load_vec_U0_vector_stream_write,
        vector_stream_num_data_valid => load_vec_U0_vector_stream_num_data_valid,
        vector_stream_fifo_cap => load_vec_U0_vector_stream_fifo_cap,
        start_out => load_vec_U0_start_out,
        start_write => load_vec_U0_start_write,
        i_vec_0_address0 => load_vec_U0_i_vec_0_address0,
        i_vec_0_ce0 => load_vec_U0_i_vec_0_ce0,
        i_vec_0_q0 => i_vec_0_q0,
        i_vec_1_address0 => load_vec_U0_i_vec_1_address0,
        i_vec_1_ce0 => load_vec_U0_i_vec_1_ce0,
        i_vec_1_q0 => i_vec_1_q0,
        i_vec_2_address0 => load_vec_U0_i_vec_2_address0,
        i_vec_2_ce0 => load_vec_U0_i_vec_2_ce0,
        i_vec_2_q0 => i_vec_2_q0,
        i_vec_3_address0 => load_vec_U0_i_vec_3_address0,
        i_vec_3_ce0 => load_vec_U0_i_vec_3_ce0,
        i_vec_3_q0 => i_vec_3_q0,
        i_vec_4_address0 => load_vec_U0_i_vec_4_address0,
        i_vec_4_ce0 => load_vec_U0_i_vec_4_ce0,
        i_vec_4_q0 => i_vec_4_q0,
        i_vec_5_address0 => load_vec_U0_i_vec_5_address0,
        i_vec_5_ce0 => load_vec_U0_i_vec_5_ce0,
        i_vec_5_q0 => i_vec_5_q0,
        i_vec_6_address0 => load_vec_U0_i_vec_6_address0,
        i_vec_6_ce0 => load_vec_U0_i_vec_6_ce0,
        i_vec_6_q0 => i_vec_6_q0,
        i_vec_7_address0 => load_vec_U0_i_vec_7_address0,
        i_vec_7_ce0 => load_vec_U0_i_vec_7_ce0,
        i_vec_7_q0 => i_vec_7_q0);

    load_mat_U0 : component kernel_mhsa_load_mat
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => load_mat_U0_ap_start,
        ap_done => load_mat_U0_ap_done,
        ap_continue => load_mat_U0_ap_continue,
        ap_idle => load_mat_U0_ap_idle,
        ap_ready => load_mat_U0_ap_ready,
        m_axi_gmem1_0_AWVALID => load_mat_U0_m_axi_gmem1_0_AWVALID,
        m_axi_gmem1_0_AWREADY => ap_const_logic_0,
        m_axi_gmem1_0_AWADDR => load_mat_U0_m_axi_gmem1_0_AWADDR,
        m_axi_gmem1_0_AWID => load_mat_U0_m_axi_gmem1_0_AWID,
        m_axi_gmem1_0_AWLEN => load_mat_U0_m_axi_gmem1_0_AWLEN,
        m_axi_gmem1_0_AWSIZE => load_mat_U0_m_axi_gmem1_0_AWSIZE,
        m_axi_gmem1_0_AWBURST => load_mat_U0_m_axi_gmem1_0_AWBURST,
        m_axi_gmem1_0_AWLOCK => load_mat_U0_m_axi_gmem1_0_AWLOCK,
        m_axi_gmem1_0_AWCACHE => load_mat_U0_m_axi_gmem1_0_AWCACHE,
        m_axi_gmem1_0_AWPROT => load_mat_U0_m_axi_gmem1_0_AWPROT,
        m_axi_gmem1_0_AWQOS => load_mat_U0_m_axi_gmem1_0_AWQOS,
        m_axi_gmem1_0_AWREGION => load_mat_U0_m_axi_gmem1_0_AWREGION,
        m_axi_gmem1_0_AWUSER => load_mat_U0_m_axi_gmem1_0_AWUSER,
        m_axi_gmem1_0_WVALID => load_mat_U0_m_axi_gmem1_0_WVALID,
        m_axi_gmem1_0_WREADY => ap_const_logic_0,
        m_axi_gmem1_0_WDATA => load_mat_U0_m_axi_gmem1_0_WDATA,
        m_axi_gmem1_0_WSTRB => load_mat_U0_m_axi_gmem1_0_WSTRB,
        m_axi_gmem1_0_WLAST => load_mat_U0_m_axi_gmem1_0_WLAST,
        m_axi_gmem1_0_WID => load_mat_U0_m_axi_gmem1_0_WID,
        m_axi_gmem1_0_WUSER => load_mat_U0_m_axi_gmem1_0_WUSER,
        m_axi_gmem1_0_ARVALID => load_mat_U0_m_axi_gmem1_0_ARVALID,
        m_axi_gmem1_0_ARREADY => m_axi_gmem1_0_ARREADY,
        m_axi_gmem1_0_ARADDR => load_mat_U0_m_axi_gmem1_0_ARADDR,
        m_axi_gmem1_0_ARID => load_mat_U0_m_axi_gmem1_0_ARID,
        m_axi_gmem1_0_ARLEN => load_mat_U0_m_axi_gmem1_0_ARLEN,
        m_axi_gmem1_0_ARSIZE => load_mat_U0_m_axi_gmem1_0_ARSIZE,
        m_axi_gmem1_0_ARBURST => load_mat_U0_m_axi_gmem1_0_ARBURST,
        m_axi_gmem1_0_ARLOCK => load_mat_U0_m_axi_gmem1_0_ARLOCK,
        m_axi_gmem1_0_ARCACHE => load_mat_U0_m_axi_gmem1_0_ARCACHE,
        m_axi_gmem1_0_ARPROT => load_mat_U0_m_axi_gmem1_0_ARPROT,
        m_axi_gmem1_0_ARQOS => load_mat_U0_m_axi_gmem1_0_ARQOS,
        m_axi_gmem1_0_ARREGION => load_mat_U0_m_axi_gmem1_0_ARREGION,
        m_axi_gmem1_0_ARUSER => load_mat_U0_m_axi_gmem1_0_ARUSER,
        m_axi_gmem1_0_RVALID => m_axi_gmem1_0_RVALID,
        m_axi_gmem1_0_RREADY => load_mat_U0_m_axi_gmem1_0_RREADY,
        m_axi_gmem1_0_RDATA => m_axi_gmem1_0_RDATA,
        m_axi_gmem1_0_RLAST => m_axi_gmem1_0_RLAST,
        m_axi_gmem1_0_RID => m_axi_gmem1_0_RID,
        m_axi_gmem1_0_RFIFONUM => m_axi_gmem1_0_RFIFONUM,
        m_axi_gmem1_0_RUSER => m_axi_gmem1_0_RUSER,
        m_axi_gmem1_0_RRESP => m_axi_gmem1_0_RRESP,
        m_axi_gmem1_0_BVALID => ap_const_logic_0,
        m_axi_gmem1_0_BREADY => load_mat_U0_m_axi_gmem1_0_BREADY,
        m_axi_gmem1_0_BRESP => ap_const_lv2_0,
        m_axi_gmem1_0_BID => ap_const_lv1_0,
        m_axi_gmem1_0_BUSER => ap_const_lv1_0,
        i_mat => i_mat,
        matrix_stream_din => load_mat_U0_matrix_stream_din,
        matrix_stream_full_n => matrix_stream_full_n,
        matrix_stream_write => load_mat_U0_matrix_stream_write,
        matrix_stream_num_data_valid => matrix_stream_num_data_valid,
        matrix_stream_fifo_cap => matrix_stream_fifo_cap);

    compute_matmul_U0 : component kernel_mhsa_compute_matmul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => compute_matmul_U0_ap_start,
        start_full_n => start_for_store_result_U0_full_n,
        ap_done => compute_matmul_U0_ap_done,
        ap_continue => compute_matmul_U0_ap_continue,
        ap_idle => compute_matmul_U0_ap_idle,
        ap_ready => compute_matmul_U0_ap_ready,
        start_out => compute_matmul_U0_start_out,
        start_write => compute_matmul_U0_start_write,
        vector_stream_dout => vector_stream_dout,
        vector_stream_empty_n => vector_stream_empty_n,
        vector_stream_read => compute_matmul_U0_vector_stream_read,
        vector_stream_num_data_valid => vector_stream_num_data_valid,
        vector_stream_fifo_cap => vector_stream_fifo_cap,
        matrix_stream_dout => matrix_stream_dout,
        matrix_stream_empty_n => matrix_stream_empty_n,
        matrix_stream_read => compute_matmul_U0_matrix_stream_read,
        matrix_stream_num_data_valid => matrix_stream_num_data_valid,
        matrix_stream_fifo_cap => matrix_stream_fifo_cap,
        result_stream_din => compute_matmul_U0_result_stream_din,
        result_stream_full_n => result_stream_full_n,
        result_stream_write => compute_matmul_U0_result_stream_write,
        result_stream_num_data_valid => compute_matmul_U0_result_stream_num_data_valid,
        result_stream_fifo_cap => compute_matmul_U0_result_stream_fifo_cap);

    store_result_U0 : component kernel_mhsa_store_result
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => store_result_U0_ap_start,
        ap_done => store_result_U0_ap_done,
        ap_continue => store_result_U0_ap_continue,
        ap_idle => store_result_U0_ap_idle,
        ap_ready => store_result_U0_ap_ready,
        result_stream_dout => result_stream_dout,
        result_stream_empty_n => result_stream_empty_n,
        result_stream_read => store_result_U0_result_stream_read,
        result_stream_num_data_valid => result_stream_num_data_valid,
        result_stream_fifo_cap => result_stream_fifo_cap,
        out_0_address0 => store_result_U0_out_0_address0,
        out_0_ce0 => store_result_U0_out_0_ce0,
        out_0_we0 => store_result_U0_out_0_we0,
        out_0_d0 => store_result_U0_out_0_d0,
        out_1_address0 => store_result_U0_out_1_address0,
        out_1_ce0 => store_result_U0_out_1_ce0,
        out_1_we0 => store_result_U0_out_1_we0,
        out_1_d0 => store_result_U0_out_1_d0,
        out_2_address0 => store_result_U0_out_2_address0,
        out_2_ce0 => store_result_U0_out_2_ce0,
        out_2_we0 => store_result_U0_out_2_we0,
        out_2_d0 => store_result_U0_out_2_d0,
        out_3_address0 => store_result_U0_out_3_address0,
        out_3_ce0 => store_result_U0_out_3_ce0,
        out_3_we0 => store_result_U0_out_3_we0,
        out_3_d0 => store_result_U0_out_3_d0,
        out_4_address0 => store_result_U0_out_4_address0,
        out_4_ce0 => store_result_U0_out_4_ce0,
        out_4_we0 => store_result_U0_out_4_we0,
        out_4_d0 => store_result_U0_out_4_d0,
        out_5_address0 => store_result_U0_out_5_address0,
        out_5_ce0 => store_result_U0_out_5_ce0,
        out_5_we0 => store_result_U0_out_5_we0,
        out_5_d0 => store_result_U0_out_5_d0,
        out_6_address0 => store_result_U0_out_6_address0,
        out_6_ce0 => store_result_U0_out_6_ce0,
        out_6_we0 => store_result_U0_out_6_we0,
        out_6_d0 => store_result_U0_out_6_d0,
        out_7_address0 => store_result_U0_out_7_address0,
        out_7_ce0 => store_result_U0_out_7_ce0,
        out_7_we0 => store_result_U0_out_7_we0,
        out_7_d0 => store_result_U0_out_7_d0);

    vector_stream_U : component kernel_mhsa_fifo_w32_d64_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => load_vec_U0_vector_stream_din,
        if_full_n => vector_stream_full_n,
        if_write => load_vec_U0_vector_stream_write,
        if_dout => vector_stream_dout,
        if_empty_n => vector_stream_empty_n,
        if_read => compute_matmul_U0_vector_stream_read,
        if_num_data_valid => vector_stream_num_data_valid,
        if_fifo_cap => vector_stream_fifo_cap);

    matrix_stream_U : component kernel_mhsa_fifo_w32_d64_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => load_mat_U0_matrix_stream_din,
        if_full_n => matrix_stream_full_n,
        if_write => load_mat_U0_matrix_stream_write,
        if_dout => matrix_stream_dout,
        if_empty_n => matrix_stream_empty_n,
        if_read => compute_matmul_U0_matrix_stream_read,
        if_num_data_valid => matrix_stream_num_data_valid,
        if_fifo_cap => matrix_stream_fifo_cap);

    result_stream_U : component kernel_mhsa_fifo_w32_d64_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => compute_matmul_U0_result_stream_din,
        if_full_n => result_stream_full_n,
        if_write => compute_matmul_U0_result_stream_write,
        if_dout => result_stream_dout,
        if_empty_n => result_stream_empty_n,
        if_read => store_result_U0_result_stream_read,
        if_num_data_valid => result_stream_num_data_valid,
        if_fifo_cap => result_stream_fifo_cap);

    start_for_compute_matmul_U0_U : component kernel_mhsa_start_for_compute_matmul_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_compute_matmul_U0_din,
        if_full_n => start_for_compute_matmul_U0_full_n,
        if_write => load_vec_U0_start_write,
        if_dout => start_for_compute_matmul_U0_dout,
        if_empty_n => start_for_compute_matmul_U0_empty_n,
        if_read => compute_matmul_U0_ap_ready);

    start_for_store_result_U0_U : component kernel_mhsa_start_for_store_result_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_store_result_U0_din,
        if_full_n => start_for_store_result_U0_full_n,
        if_write => compute_matmul_U0_start_write,
        if_dout => start_for_store_result_U0_dout,
        if_empty_n => start_for_store_result_U0_empty_n,
        if_read => store_result_U0_ap_ready);





    ap_sync_reg_load_mat_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_load_mat_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_load_mat_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_load_mat_U0_ap_ready <= ap_sync_load_mat_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_load_vec_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_load_vec_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_load_vec_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_load_vec_U0_ap_ready <= ap_sync_load_vec_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_ready_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_sync_ready <= (not(ap_sync_ready) and ap_sync_load_vec_U0_ap_ready and ap_sync_load_mat_U0_ap_ready and ap_start);
        end if;
    end process;
    ap_done <= store_result_U0_ap_done;
    ap_idle <= (store_result_U0_ap_idle and load_vec_U0_ap_idle and load_mat_U0_ap_idle and compute_matmul_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_load_mat_U0_ap_ready <= (load_mat_U0_ap_ready or ap_sync_reg_load_mat_U0_ap_ready);
    ap_sync_load_vec_U0_ap_ready <= (load_vec_U0_ap_ready or ap_sync_reg_load_vec_U0_ap_ready);
    compute_matmul_U0_ap_continue <= ap_const_logic_1;
    compute_matmul_U0_ap_start <= start_for_compute_matmul_U0_empty_n;
    compute_matmul_U0_result_stream_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(result_stream_fifo_cap),7))),32));
    compute_matmul_U0_result_stream_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(result_stream_num_data_valid),7))),32));
    i_vec_0_address0 <= load_vec_U0_i_vec_0_address0;
    i_vec_0_address1 <= ap_const_lv7_0;
    i_vec_0_ce0 <= load_vec_U0_i_vec_0_ce0;
    i_vec_0_ce1 <= ap_const_logic_0;
    i_vec_0_d0 <= ap_const_lv32_0;
    i_vec_0_d1 <= ap_const_lv32_0;
    i_vec_0_we0 <= ap_const_logic_0;
    i_vec_0_we1 <= ap_const_logic_0;
    i_vec_1_address0 <= load_vec_U0_i_vec_1_address0;
    i_vec_1_address1 <= ap_const_lv7_0;
    i_vec_1_ce0 <= load_vec_U0_i_vec_1_ce0;
    i_vec_1_ce1 <= ap_const_logic_0;
    i_vec_1_d0 <= ap_const_lv32_0;
    i_vec_1_d1 <= ap_const_lv32_0;
    i_vec_1_we0 <= ap_const_logic_0;
    i_vec_1_we1 <= ap_const_logic_0;
    i_vec_2_address0 <= load_vec_U0_i_vec_2_address0;
    i_vec_2_address1 <= ap_const_lv7_0;
    i_vec_2_ce0 <= load_vec_U0_i_vec_2_ce0;
    i_vec_2_ce1 <= ap_const_logic_0;
    i_vec_2_d0 <= ap_const_lv32_0;
    i_vec_2_d1 <= ap_const_lv32_0;
    i_vec_2_we0 <= ap_const_logic_0;
    i_vec_2_we1 <= ap_const_logic_0;
    i_vec_3_address0 <= load_vec_U0_i_vec_3_address0;
    i_vec_3_address1 <= ap_const_lv7_0;
    i_vec_3_ce0 <= load_vec_U0_i_vec_3_ce0;
    i_vec_3_ce1 <= ap_const_logic_0;
    i_vec_3_d0 <= ap_const_lv32_0;
    i_vec_3_d1 <= ap_const_lv32_0;
    i_vec_3_we0 <= ap_const_logic_0;
    i_vec_3_we1 <= ap_const_logic_0;
    i_vec_4_address0 <= load_vec_U0_i_vec_4_address0;
    i_vec_4_address1 <= ap_const_lv7_0;
    i_vec_4_ce0 <= load_vec_U0_i_vec_4_ce0;
    i_vec_4_ce1 <= ap_const_logic_0;
    i_vec_4_d0 <= ap_const_lv32_0;
    i_vec_4_d1 <= ap_const_lv32_0;
    i_vec_4_we0 <= ap_const_logic_0;
    i_vec_4_we1 <= ap_const_logic_0;
    i_vec_5_address0 <= load_vec_U0_i_vec_5_address0;
    i_vec_5_address1 <= ap_const_lv7_0;
    i_vec_5_ce0 <= load_vec_U0_i_vec_5_ce0;
    i_vec_5_ce1 <= ap_const_logic_0;
    i_vec_5_d0 <= ap_const_lv32_0;
    i_vec_5_d1 <= ap_const_lv32_0;
    i_vec_5_we0 <= ap_const_logic_0;
    i_vec_5_we1 <= ap_const_logic_0;
    i_vec_6_address0 <= load_vec_U0_i_vec_6_address0;
    i_vec_6_address1 <= ap_const_lv7_0;
    i_vec_6_ce0 <= load_vec_U0_i_vec_6_ce0;
    i_vec_6_ce1 <= ap_const_logic_0;
    i_vec_6_d0 <= ap_const_lv32_0;
    i_vec_6_d1 <= ap_const_lv32_0;
    i_vec_6_we0 <= ap_const_logic_0;
    i_vec_6_we1 <= ap_const_logic_0;
    i_vec_7_address0 <= load_vec_U0_i_vec_7_address0;
    i_vec_7_address1 <= ap_const_lv7_0;
    i_vec_7_ce0 <= load_vec_U0_i_vec_7_ce0;
    i_vec_7_ce1 <= ap_const_logic_0;
    i_vec_7_d0 <= ap_const_lv32_0;
    i_vec_7_d1 <= ap_const_lv32_0;
    i_vec_7_we0 <= ap_const_logic_0;
    i_vec_7_we1 <= ap_const_logic_0;
    load_mat_U0_ap_continue <= ap_const_logic_1;
    load_mat_U0_ap_start <= ((ap_sync_reg_load_mat_U0_ap_ready xor ap_const_logic_1) and not(ap_sync_ready) and ap_start);
    load_vec_U0_ap_continue <= ap_const_logic_1;
    load_vec_U0_ap_start <= ((ap_sync_reg_load_vec_U0_ap_ready xor ap_const_logic_1) and not(ap_sync_ready) and ap_start);
    load_vec_U0_vector_stream_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(vector_stream_fifo_cap),7))),32));
    load_vec_U0_vector_stream_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(vector_stream_num_data_valid),7))),32));
    m_axi_gmem1_0_ARADDR <= load_mat_U0_m_axi_gmem1_0_ARADDR;
    m_axi_gmem1_0_ARBURST <= load_mat_U0_m_axi_gmem1_0_ARBURST;
    m_axi_gmem1_0_ARCACHE <= load_mat_U0_m_axi_gmem1_0_ARCACHE;
    m_axi_gmem1_0_ARID <= load_mat_U0_m_axi_gmem1_0_ARID;
    m_axi_gmem1_0_ARLEN <= load_mat_U0_m_axi_gmem1_0_ARLEN;
    m_axi_gmem1_0_ARLOCK <= load_mat_U0_m_axi_gmem1_0_ARLOCK;
    m_axi_gmem1_0_ARPROT <= load_mat_U0_m_axi_gmem1_0_ARPROT;
    m_axi_gmem1_0_ARQOS <= load_mat_U0_m_axi_gmem1_0_ARQOS;
    m_axi_gmem1_0_ARREGION <= load_mat_U0_m_axi_gmem1_0_ARREGION;
    m_axi_gmem1_0_ARSIZE <= load_mat_U0_m_axi_gmem1_0_ARSIZE;
    m_axi_gmem1_0_ARUSER <= load_mat_U0_m_axi_gmem1_0_ARUSER;
    m_axi_gmem1_0_ARVALID <= load_mat_U0_m_axi_gmem1_0_ARVALID;
    m_axi_gmem1_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem1_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem1_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem1_0_AWID <= ap_const_lv1_0;
    m_axi_gmem1_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem1_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem1_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem1_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem1_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem1_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem1_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem1_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem1_0_BREADY <= ap_const_logic_0;
    m_axi_gmem1_0_RREADY <= load_mat_U0_m_axi_gmem1_0_RREADY;
    m_axi_gmem1_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem1_0_WID <= ap_const_lv1_0;
    m_axi_gmem1_0_WLAST <= ap_const_logic_0;
    m_axi_gmem1_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem1_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem1_0_WVALID <= ap_const_logic_0;
    o_vec_0_address0 <= store_result_U0_out_0_address0;
    o_vec_0_address1 <= ap_const_lv7_0;
    o_vec_0_ce0 <= store_result_U0_out_0_ce0;
    o_vec_0_ce1 <= ap_const_logic_0;
    o_vec_0_d0 <= store_result_U0_out_0_d0;
    o_vec_0_d1 <= ap_const_lv32_0;
    o_vec_0_we0 <= store_result_U0_out_0_we0;
    o_vec_0_we1 <= ap_const_logic_0;
    o_vec_1_address0 <= store_result_U0_out_1_address0;
    o_vec_1_address1 <= ap_const_lv7_0;
    o_vec_1_ce0 <= store_result_U0_out_1_ce0;
    o_vec_1_ce1 <= ap_const_logic_0;
    o_vec_1_d0 <= store_result_U0_out_1_d0;
    o_vec_1_d1 <= ap_const_lv32_0;
    o_vec_1_we0 <= store_result_U0_out_1_we0;
    o_vec_1_we1 <= ap_const_logic_0;
    o_vec_2_address0 <= store_result_U0_out_2_address0;
    o_vec_2_address1 <= ap_const_lv7_0;
    o_vec_2_ce0 <= store_result_U0_out_2_ce0;
    o_vec_2_ce1 <= ap_const_logic_0;
    o_vec_2_d0 <= store_result_U0_out_2_d0;
    o_vec_2_d1 <= ap_const_lv32_0;
    o_vec_2_we0 <= store_result_U0_out_2_we0;
    o_vec_2_we1 <= ap_const_logic_0;
    o_vec_3_address0 <= store_result_U0_out_3_address0;
    o_vec_3_address1 <= ap_const_lv7_0;
    o_vec_3_ce0 <= store_result_U0_out_3_ce0;
    o_vec_3_ce1 <= ap_const_logic_0;
    o_vec_3_d0 <= store_result_U0_out_3_d0;
    o_vec_3_d1 <= ap_const_lv32_0;
    o_vec_3_we0 <= store_result_U0_out_3_we0;
    o_vec_3_we1 <= ap_const_logic_0;
    o_vec_4_address0 <= store_result_U0_out_4_address0;
    o_vec_4_address1 <= ap_const_lv7_0;
    o_vec_4_ce0 <= store_result_U0_out_4_ce0;
    o_vec_4_ce1 <= ap_const_logic_0;
    o_vec_4_d0 <= store_result_U0_out_4_d0;
    o_vec_4_d1 <= ap_const_lv32_0;
    o_vec_4_we0 <= store_result_U0_out_4_we0;
    o_vec_4_we1 <= ap_const_logic_0;
    o_vec_5_address0 <= store_result_U0_out_5_address0;
    o_vec_5_address1 <= ap_const_lv7_0;
    o_vec_5_ce0 <= store_result_U0_out_5_ce0;
    o_vec_5_ce1 <= ap_const_logic_0;
    o_vec_5_d0 <= store_result_U0_out_5_d0;
    o_vec_5_d1 <= ap_const_lv32_0;
    o_vec_5_we0 <= store_result_U0_out_5_we0;
    o_vec_5_we1 <= ap_const_logic_0;
    o_vec_6_address0 <= store_result_U0_out_6_address0;
    o_vec_6_address1 <= ap_const_lv7_0;
    o_vec_6_ce0 <= store_result_U0_out_6_ce0;
    o_vec_6_ce1 <= ap_const_logic_0;
    o_vec_6_d0 <= store_result_U0_out_6_d0;
    o_vec_6_d1 <= ap_const_lv32_0;
    o_vec_6_we0 <= store_result_U0_out_6_we0;
    o_vec_6_we1 <= ap_const_logic_0;
    o_vec_7_address0 <= store_result_U0_out_7_address0;
    o_vec_7_address1 <= ap_const_lv7_0;
    o_vec_7_ce0 <= store_result_U0_out_7_ce0;
    o_vec_7_ce1 <= ap_const_logic_0;
    o_vec_7_d0 <= store_result_U0_out_7_d0;
    o_vec_7_d1 <= ap_const_lv32_0;
    o_vec_7_we0 <= store_result_U0_out_7_we0;
    o_vec_7_we1 <= ap_const_logic_0;
    start_for_compute_matmul_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_store_result_U0_din <= (0=>ap_const_logic_1, others=>'-');
    store_result_U0_ap_continue <= ap_continue;
    store_result_U0_ap_start <= start_for_store_result_U0_empty_n;
end behav;
