INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Proggetti Reti Logiche/10619348_RL_proj/10619348_RL_proj.sim/sim_1/synth/timing/xsim/auto_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_controller
INFO: [VRFC 10-311] analyzing module compare_and_codify
INFO: [VRFC 10-311] analyzing module flipflop_td
INFO: [VRFC 10-311] analyzing module flipflop_variable
INFO: [VRFC 10-311] analyzing module fsm_counter
INFO: [VRFC 10-311] analyzing module project_reti_logiche
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Proggetti Reti Logiche/10619348_RL_proj/10619348_RL_proj.srcs/sim_1/new/auto_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'auto_tb'
