module top_module ( input clk, input d, output q );
    wire con1,con2;
    my_dff ff1(.clk(clk),.d(d),.q(con1));
    my_dff ff2(.clk(clk),.d(con1),.q(con2));
    my_dff ff3(.clk(clk),.d(con2),.q(q));

endmodule

or
my_dff ff1(clk,d,con1);
my_dff ff2(clk,con1,con2);
my_dff ff3(clk,con2,q):
