module count_3(clk, reset, in, out);
	input  logic clk, reset, in;
	output logic [2:0] out;

	

endmodule
