$date
	Sat Oct 22 21:58:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#710287
b10101 !
1"
#710290
b10101 &
b10101 %
1$
#710291
0"
#710294
b1000000 &
b1000000 %
#710298
b100000 &
b100000 %
#710302
b10000 &
b10000 %
#710306
b1000 &
b1000 %
#710310
b100 &
b100 %
#710314
b10 &
b10 %
#710318
b1 &
1#
b1 %
#710322
b0 &
b0 %
0#
0$
#1656288
b1000 !
1"
#1656290
b1000 &
b1000 %
1$
#1656291
0"
#1656294
b100 &
b100 %
#1656298
b10 &
b10 %
#1656302
b1 &
1#
b1 %
#1656306
b0 &
b0 %
0#
0$
#2713699
b1101 !
1"
#2713702
b1101 &
b1101 %
1$
#2713703
0"
#2713706
b101000 &
b101000 %
#2713710
b10100 &
b10100 %
#2713714
b1010 &
b1010 %
#2713718
b101 &
b101 %
#2713722
b10000 &
b10000 %
#2713726
b1000 &
b1000 %
#2713730
b100 &
b100 %
#2713734
b10 &
b10 %
#2713738
b1 &
b1 %
1#
#2713742
b0 &
0#
b0 %
0$
#4500012
