`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    12:37:01 09/05/2013 
// Design Name: 
// Module Name:    led_count 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module led_count(
    input RESET,
    input [1:0] SWITCHES,
    input CLOCK,
    output [3:0] LEDS
    );
/************************************/	 
	 reg CLOCK_OUT;
	 reg [29:0] COUNT;
	 reg [3:0] out;
	 assign LEDS[3:0] = out[3:0];
	 	 
	 always @(posedge	CLOCK) 
		begin
		if (COUNT == 50000000) 
			begin 
			COUNT <= 0;
			CLOCK_OUT <= !CLOCK_OUT;
			end
		else
			begin
			COUNT <= COUNT + 1;
			CLOCK_OUT <= CLOCK_OUT;
			end
	 end
	
	 always @(posedge CLOCK_OUT or posedge RESET) 
		begin
			if(RESET)
				out <= 0;
			else if(SWITCHES[1])
				out <= out - 1;
			else if(SWITCHES[0])
				out <= out + 1;
		end
		
endmodule
