<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="EMIF" id="EMIF">
  
  
  <register acronym="EMIF4D_MOD_ID_REV" description="" id="EMIF4D_MOD_ID_REV" offset="0x0" width="32">
    
  <bitfield begin="31" description=" Used to distinguish between old and current schemes." end="30" id="SCHEME" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Business Unit." end="28" id="BU" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="27" description=" EMIF module ID." end="16" id="MODULE_ID" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="15" description=" RTL Version." end="11" id="RTL_VERSION" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" Major Revision." end="8" id="MAJOR_REVISION" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Minor Revision." end="0" id="MINOR_REVISION" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_STS" description="" id="EMIF4D_STS" offset="0x4" width="32">
    
  <bitfield begin="31" description=" Big Endian. [[br]]Reflects the value on the config_big_endian port that defines whether the EMIF is in big or little endian mode." end="31" id="BE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Dual Clock mode. [[br]]Reflects the value on the config_dual_clk_mode port that defines whether the ocp_clk and m_clk are asynchronous." end="30" id="DUAL_CLK_MODE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Fast Init. [[br]]Reflects the value on the config_fast_init port that defines whether the EMIF fast initialization mode has been enabled." end="29" id="FAST_INIT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description=" " end="7" id="RESERVED_1" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="6" description=" Read DQS Gate Training Timeout. [[br]]Value of 1 indicates read DQS gate training has timed out because read DQS gate training done was not received from the PHY." end="6" id="RDLVLGATETO" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description=" Read Data Eye Training Timeout. [[br]]Value of 1 indicates read data eye training has timed out because read data eye training done was not received from the PHY." end="5" id="RDLVLTO" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description=" Write Leveling Timeout. [[br]]Value of 1 indicates write leveling has timed out because write leveling done was not received from the PHY." end="4" id="WRLVLTO" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" DDR PHY Ready. [[br]]Reflects the value on the phy_ready port (active high) that defines whether the DDR PHY is ready for normal operation." end="2" id="PHY_DLL_READY" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description=" " end="0" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_SDRAM_CONFIG" description="" id="EMIF4D_SDRAM_CONFIG" offset="0x8" width="32">
    
  <bitfield begin="31" description=" SDRAM Type selection. [[br]]Set to 3 for DDR3. [[br]]Set to 4 for LPDDR2. [[br]]All other values are reserved." end="29" id="SDRAM_TYPE" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="28" description=" Internal bank position. [[br]]Set to 0 to assign internal bank address bits from lower OCP address bits as shown in tables. [[br]]Set to 1, 2, or 3 to assign internal bank address bits from higher OCP address bits as shown in tables." end="27" id="IBANK_POS" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="26" description=" DDR3 termination resistor value. [[br]]Set to 0 to disable termination. [[br]]Set to 1 for RZQ/4. [[br]]Set to 2 for RZQ/2. [[br]]Set to 3 for RZQ/6. [[br]]Set to 4 for RZQ/12. [[br]]Set to 5 for RZQ/8. [[br]]All other values are reserved." end="24" id="DDR_TERM" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" LPDDR2 differential DQS enable. [[br]]Set to 0 for single ended DQS. [[br]]Set to 1 for differential DQS." end="23" id="LPDDR2_DDQS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description=" DDR3 Dynamic ODT. [[br]]Set to 0 to turn off dynamic ODT. [[br]]Set to 1 for RZQ/4 and set to 2 for RZQ/2. [[br]]All other values are reserved." end="21" id="DYN_ODT" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="20" description=" Disable DLL select. [[br]]Set to 1 to disable DLL inside SDRAM." end="20" id="DDR_DISABLE_DLL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description=" SDRAM drive strength. [[br]]For DDR3, set to 0 for RZQ/6 and set to 1 for RZQ/7. [[br]]All other values are reserved." end="18" id="SDRAM_DRIVE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="17" description=" DDR3 CAS Write latency. [[br]]Value of 0, 1, 2, and 3 (CAS write latency of 5, 6, 7, and 8) are supported. [[br]]Use the lowest value supported for best performance. [[br]]All other values are reserved." end="16" id="CWL" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="15" description=" SDRAM data bus width. [[br]]Set to 0 for 32 bit and set to 1 for 16 bit. [[br]]All other values are reserved." end="14" id="NARROW_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="13" description=" CAS Latency. [[br]]The value of this field defines the CAS latency to be used when accessing connected SDRAM devices. [[br]]Value of 2, 4, 6, 8, 10, 12, and 14 (CAS latency of 5, 6, 7, 8, 9, 10, and 11) are supported for DDR3. [[br]]Value of 3, 4, 5, 6, 7, and 8 (CAS latency of 3, 4, 5, 6, 7, and 8) are supported for LPDDR2 SDRAM. [[br]]All other values are reserved." end="10" id="CL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="9" description=" Row Size. [[br]]Defines the number of row address bits of connected SDRAM devices. [[br]]Set to 0 for 9 row bits, set to 1 for 10 row bits, set to 2 for 11 row bits, set to 3 for 12 row bits, set to 4 for 13 row bits, set to 5 for 14 row bits, set to 6 for 15 row bits, and set to 7 for 16 row bits. [[br]]This field is only used when reg_ibank_pos field in SDRAM Config register is set to 1, 2, or 3, or reg_ebank_pos field in SDRAM Config 2 register is set to 1." end="7" id="ROWSIZE" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="6" description=" Internal Bank setup. [[br]]Defines number of banks inside connected SDRAM devices. [[br]]Set to 0 for 1 bank, set to 1 for 2 banks, set to 2 for 4 banks, and set to 3 for 8 banks. [[br]]All other values are reserved." end="4" id="IBANK" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" External chip select setup. [[br]]Defines whether SDRAM accesses will use 1 or 2 chip select lines. [[br]]Set to 0 to use pad_cs_o_n[0] only. [[br]]Set to 1 to use pad_cs_o_n[[br]][1:0]. [[br]]This bit will automaticlly be set to 0 if reg_cs1nvmen field in the LPDDR2 NVM is set to 1." end="3" id="EBANK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description=" Page Size. [[br]]Defines the internal page size of connected SDRAM devices. [[br]]Set to 0 for [[br]]256-word page (8 column bits), set to 1 for [[br]]512-word page (9 column bits), set to 2 for [[br]]1024-word page (10 column bits), and set to 3 for [[br]]2048-word page (11 column bits). [[br]]All other values are reserved." end="0" id="PAGESIZE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_SDRAM_CONFIG_2" description="" id="EMIF4D_SDRAM_CONFIG_2" offset="0xC" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" CS1 LPDDR2 NVM enable. [[br]]Set to 1 if LPDDR2 NVM is connected to CS1. [[br]]This bit will automatically be set to 0 if reg_sdram_type field in the SDRAM Config register is not set to LPDDR2." end="30" id="CS1NVMEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description=" " end="28" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="27" description=" External bank position. [[br]]Set to 0 to assign external bank address bits from lower OCP address bits as shown in tables. [[br]]Set to 1 to assign external bank address bits from higher OCP address bits as shown in tables." end="27" id="EBANK_POS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" " end="6" id="RESERVED_3" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="5" description=" Row Buffer setup. [[br]]Defines number of row buffers inside connected LPDDR2 NVM devices. [[br]]Set to 0 for 1 row buffer, set to 1 for 2 row buffers, set to 2 for 4 row buffers, and set to 3 for 8 row buffers. [[br]]All other values are reserved." end="4" id="RDBNUM" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Row Data Buffer Size. [[br]]Defines the row data buffer size of connected LPDDR2 NVM devices. [[br]]Set to 0 for 32 bytes, set to 1 for 64 bytes, set to 2 for 128 bytes, set to 3 for 256 bytes, set to 4 for 512 bytes, set to 5 for 1024 bytes, set to 6 for 2048 bytes, and set to 7 for 4096 bytes." end="0" id="RDBSIZE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_SDRAM_REFRESH_CTRL" description="" id="EMIF4D_SDRAM_REFRESH_CTRL" offset="0x10" width="32">
    
  <bitfield begin="31" description=" Initialization and Refresh disable. [[br]]When set to 1, EMIF will disable SDRAM initialization and refreshes, but will carry out SDRAM write/read transactions." end="31" id="INITREF_DIS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description=" " end="30" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" DDR3 Self Refresh temperature range. [[br]]Set to 0 for normal operating temperature range and set to 1 for extended operating temperature range when the reg_asr field is set to 0. [[br]]This bit must be set to 0 if the reg_asr field is set to 1. [[br]]A write to this field will cause the EMIF to start the SDRAM initialization sequence." end="29" id="SRT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DDR3 Auto Self Refresh enable. [[br]]Set to 1 for auto Self Refresh enable. [[br]]Set to 0 for manual Self Refresh reference indicated by the reg_srt field. [[br]]A write to this field will cause the EMIF to start the SDRAM initialization sequence." end="28" id="ASR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Partial Array Self Refresh. [[br]]These bits get loaded into the Extended Mode Register of DDR3 during initialization. [[br]]Set to 0 for full array, set to 1 or 5 for 1/2 array, set to 2 or 6 for 1/4 array, set to 3 or 7 for 1/8 array, and set to 4 for 3/4 array to be refreshed. [[br]]All other values are reserved. [[br]]A write to this field will cause the EMIF to start the SDRAM initialization sequence." end="24" id="PASR" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="16" id="RESERVED_3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description=" Refresh Rate. [[br]]Value in this field is used to define the rate at which connected SDRAM devices will be refreshed. [[br]]SDRAM refresh rate = EMIF rate / reg_refresh_rate where EMIF rate is equal to m_clk rate. [[br]]If reg_refresh_rate &lt; (8*reg_t_rfc)+reg_t_rp+reg_t_rcd+20 then it will be loaded with (8*reg_t_rfc)+reg_t_rp+reg_t_rcd+20. [[br]]This is done to avoid lock-up situations when illegal values are programmed." end="0" id="REFRESH_RATE" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_SDRAM_REFRESH_CTRL_SHADOW" description="" id="EMIF4D_SDRAM_REFRESH_CTRL_SHADOW" offset="0x14" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" Shadow field for reg_refresh_rate. [[br]]This field is loaded into reg_refresh_rate field in SDRAM Refresh Control register when SIdleAck is asserted. [[br]]This register is not auto corrected when the value is invalid." end="0" id="REFRESH_RATE_SHDW" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_SDRAM_TIMING_1" description="" id="EMIF4D_SDRAM_TIMING_1" offset="0x18" width="32">
    
  <bitfield begin="31" description=" Minimum number of DDR clock cycles between Read to Write data phases, minus one." end="29" id="T_RTW" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="28" description=" Minimum number of DDR clock cycles from Precharge to Activate or Refresh, minus one." end="25" id="T_RP" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="24" description=" Minimum number of DDR clock cycles from Activate to Read or Write, minus one." end="21" id="T_RCD" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="20" description=" Minimum number of DDR clock cycles from last Write transfer to Pre-charge, minus one." end="17" id="T_WR" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="16" description=" Minimum number of DDR clock cycles from Activate to Pre-charge, minus one. [[br]]reg_t_ras >= reg_t_rcd." end="12" id="T_RAS" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="11" description=" Minimum number of DDR clock cycles from Activate to Activate, minus one." end="6" id="T_RC" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="5" description=" Minimum number of DDR clock cycles from Activate to Activate for a different bank, minus one. [[br]]For an [[br]]8-bank DDR3, this field must be equal to ((tFAW/(4*tCK))-1)." end="3" id="T_RRD" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description=" Minimum number of DDR clock cycles from last Write to Read, minus one." end="0" id="T_WTR" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_SDRAM_TIMING_1_SHADOW" description="" id="EMIF4D_SDRAM_TIMING_1_SHADOW" offset="0x1C" width="32">
    
  <bitfield begin="31" description=" Shadow field for reg_t_rtw. [[br]]This field is loaded into reg_t_rtw field in SDRAM Timing 1 register when SIdleAck is asserted." end="29" id="T_RTW_SHDW" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="28" description=" Shadow field for reg_t_rp. [[br]]This field is loaded into reg_t_rp field in SDRAM Timing 1 register when SIdleAck is asserted." end="25" id="T_RP_SHDW" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="24" description=" Shadow field for reg_t_rcd. [[br]]This field is loaded into reg_t_rcd field in SDRAM Timing 1 register when SIdleAck is asserted." end="21" id="T_RCD_SHDW" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="20" description=" Shadow field for reg_t_wr. [[br]]This field is loaded into reg_t_wr field in SDRAM Timing 1 register when SIdleAck is asserted." end="17" id="T_WR_SHDW" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="16" description=" Shadow field for reg_t_ras. [[br]]This field is loaded into reg_t_ras field in SDRAM Timing 1 register when SIdleAck is asserted." end="12" id="T_RAS_SHDW" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="11" description=" Shadow field for reg_t_rc. [[br]]This field is loaded into reg_t_rc field in SDRAM Timing 1 register when SIdleAck is asserted." end="6" id="T_RC_SHDW" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="5" description=" Shadow field for reg_t_rrd. [[br]]This field is loaded into reg_t_rrd field in SDRAM Timing 1 register when SIdleAck is asserted." end="3" id="T_RRD_SHDW" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description=" Shadow field for reg_t_wtr. [[br]]This field is loaded into reg_t_wtr field in SDRAM Timing 1 register when SIdleAck is asserted." end="0" id="T_WTR_SHDW" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_SDRAM_TIMING_2" description="" id="EMIF4D_SDRAM_TIMING_2" offset="0x20" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Minimum number of DDR clock cycles from Powerdown exit to any command other than a Read command, minus one." end="28" id="T_XP" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" Minimum number of DDR clock cycles from ODT enable to write data driven for and DDR3. [[br]]reg_t_odt must be equal to tAOND." end="25" id="T_ODT" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="24" description=" Minimum number of DDR clock cycles from Self-Refresh exit to any command other than a Read command, minus one." end="16" id="T_XSNR" rwaccess="RW" width="9"></bitfield>
    
  <bitfield begin="15" description=" Minimum number of DDR clock cycles from Self-Refresh exit to a Read command, minus one." end="6" id="T_XSRD" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="5" description=" Minimum number of DDR clock cycles from the last Read command to a Pre-charge command for DDR3, minus one." end="3" id="T_RTP" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description=" Minimum number of DDR clock cycles between pad_cke_o changes, minus one." end="0" id="T_CKE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_SDRAM_TIMING_2_SHADOW" description="" id="EMIF4D_SDRAM_TIMING_2_SHADOW" offset="0x24" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Shadow field for reg_t_xp. [[br]]This field is loaded into reg_t_xp field in SDRAM Timing 2 register when SIdleAck is asserted." end="28" id="T_XP_SHDW" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" Shadow field for reg_t_odt. [[br]]This field is loaded into reg_t_odt field in SDRAM Timing 2 register when SIdleAck is asserted." end="25" id="T_ODSHDW" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="24" description=" Shadow field for reg_t_xsnr. [[br]]This field is loaded into reg_t_xsnr field in SDRAM Timing 2 register when SIdleAck is asserted." end="16" id="T_XSNR_SHDW" rwaccess="RW" width="9"></bitfield>
    
  <bitfield begin="15" description=" Shadow field for reg_t_xsrd. [[br]]This field is loaded into reg_t_xsrd field in SDRAM Timing 2 register when SIdleAck is asserted." end="6" id="T_XSRD_SHDW" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="5" description=" Shadow field for reg_t_rtp. [[br]]This field is loaded into reg_t_rtp field in SDRAM Timing 2 register when SIdleAck is asserted." end="3" id="T_RTP_SHDW" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description=" Shadow field for reg_t_cke. [[br]]This field is loaded into reg_t_cke field in SDRAM Timing 2 register when SIdleAck is asserted." end="0" id="T_CKE_SHDW" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_SDRAM_TIMING_3" description="" id="EMIF4D_SDRAM_TIMING_3" offset="0x28" width="32">
    
  <bitfield begin="31" description=" Minimum number of DDR clock cycles for PHY DLL to unlock. [[br]]A value of N will be equal to N x 128 clocks." end="28" id="T_PDLL_UL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description=" Minimum number of DDR clock cycles between write-to-write or read-to-read data phases to different chip selects, minus one." end="24" id="T_CSTA" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="23" description=" Minimum number of DDR clock cycles for which LPDDR2 must remain in Self Refresh, minus one." end="21" id="T_CKESR" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="20" description=" Number of DDR clock cycles for a ZQCS command, minus one." end="15" id="ZQ_ZQCS" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="14" description=" Number of DDR clock cycles that satisfies tDQSCKmax for LPDDR2, minus one." end="13" id="T_TDQSCKMAX" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="12" description=" Minimum number of DDR clock cycles from Refresh or Load Mode to Refresh or Activate, minus one." end="4" id="T_RFC" rwaccess="RW" width="9"></bitfield>
    
  <bitfield begin="3" description=" Maximum number of reg_refresh_rate intervals from Activate to Precharge command. [[br]]This field must be equal to ((tRASmax / tREFI)-1) rounded down to the next lower integer." end="0" id="T_RAS_MAX" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_SDRAM_TIMING_3_SHADOW" description="" id="EMIF4D_SDRAM_TIMING_3_SHADOW" offset="0x2C" width="32">
    
  <bitfield begin="31" description=" Shadow field for reg_t_pdll_ul. [[br]]This field is loaded into reg_t_pdll_ul field in SDRAM Timing 3 register when SIdleAck is asserted." end="28" id="T_PDLL_UL_SHDW" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description=" Shadow field for reg_t_csta. [[br]]This field is loaded into reg_t_csta field in SDRAM Timing 3 register when SIdleAck is asserted." end="24" id="T_CSTA_SHDW" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="23" description=" Shadow field for reg_t_ckesr. [[br]]This field is loaded into reg_t_ckesr field in SDRAM Timing 3 register when SIdleAck is asserted." end="21" id="T_CKESR_SHDW" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="20" description=" Shadow field for reg_zq_zqcs. [[br]]This field is loaded into reg_t_tdqsckmax field in SDRAM Timing 3 register when SIdleAck is asserted." end="15" id="ZQ_ZQCS_SHDW" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="14" description=" Shadow field for reg_t_tdqsckmax. [[br]]This field is loaded into reg_t_tdqsckmax field in SDRAM Timing 3 register when SIdleAck is asserted." end="13" id="T_TDQSCKMAX_SHDW" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="12" description=" Shadow field for reg_t_rfc. [[br]]This field is loaded into reg_t_rfc field in SDRAM Timing 3 register when SIdleAck is asserted." end="4" id="T_RFC_SHDW" rwaccess="RW" width="9"></bitfield>
    
  <bitfield begin="3" description=" Shadow field for reg_t_ras_max. [[br]]This field is loaded into reg_t_ras_max field in SDRAM Timing 3 register when SIdleAck is asserted." end="0" id="T_RAS_MAX_SHDW" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_LPDDR2_NVM_TIMING" description="" id="EMIF4D_LPDDR2_NVM_TIMING" offset="0x30" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Minimum number of DDR clock cycles from Powerdown exit to any command, minus one." end="28" id="NVM_T_XP" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Minimum number of DDR clock cycles from last Write to Read, minus one." end="24" id="NVM_T_WTR" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" Minimum number of DDR clock cycles from Preactive to Activate, minus one." end="20" id="NVM_T_RP" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="19" description=" Minimum number of DDR clock cycles from last Write transfer to Activate, minus one." end="16" id="NVM_T_WRA" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description=" Minimum number of DDR clock cycles from Activate to Activate for a different bank, minus one." end="8" id="NVM_T_RRD" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description=" Minimum number of DDR clock cycles from Activate to Read or Write, minus one." end="0" id="NVM_T_RCDMIN" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_LPDDR2_NVM_TIMING_SHADOW" description="" id="EMIF4D_LPDDR2_NVM_TIMING_SHADOW" offset="0x34" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Shadow field for reg_nvm_t_xp. [[br]]This field is loaded into reg_nvm_t_xp field in LPDDR2 NVM Timing register when SIdleAck is asserted." end="28" id="NVM_T_XP_SHDW" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Shadow field for reg_nvm_t_wtr. [[br]]This field is loaded into reg_nvm_t_wtr field in LPDDR2 NVM Timing register when SIdleAck is asserted." end="24" id="NVM_T_WTR_SHDW" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" Shadow field for reg_nvm_t_rp. [[br]]This field is loaded into reg_nvm_t_rp field in LPDDR2 NVM Timing register when SIdleAck is asserted." end="20" id="NVM_T_RP_SHDW" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="19" description=" Shadow field for reg_nvm_t_wra. [[br]]This field is loaded into reg_nvm_t_wra field in LPDDR2 NVM Timing register when SIdleAck is asserted." end="16" id="NVM_T_WRA_SHDW" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description=" Shadow field for reg_nvm_t_rrd. [[br]]This field is loaded into reg_nvm_t_rrd field in LPDDR2 NVM Timing register when SIdleAck is asserted." end="8" id="NVM_T_RRD_SHDW" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description=" Shadow field for reg_nvm_t_rcdmin. [[br]]This field is loaded into reg_nvm_t_rcdmin field in LPDDR2 NVM Timing register when SIdleAck is asserted." end="0" id="NVM_T_RCDMIN_SHDW" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_POWER_MANAGEMENT_CTRL" description="" id="EMIF4D_POWER_MANAGEMENT_CTRL" offset="0x38" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" Power Mangement timer for Power-Down. [[br]]The EMIF will put the external SDRAM in Power-Down mode after the EMIF is idle for these number of DDR clock cycles and if reg_lp_mode field is set to 4. [[br]]Set to 0 to immediately enter Power-Down mode. [[br]]Set to 1 for 16 clocks, set to 2 for 32 clocks, set to 3 for 64 clocks, set to 4 for 128 clocks, set to 5 for 256 clocks, set to 6 for 512 clocks, set to 7 for 1024 clocks, set to 8 for 2048 clocks, set to 9 for 4096 clocks, set to 10 for 8192 clocks, set to 11 for 16384 clocks, set to 12 for 32768 clocks, set to 13 for 65536 clocks, set to 14 for 131072 clocks, and set to 15 for 262144 clocks." end="12" id="PD_TIM" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description=" Deep Power Down enable. [[br]]Set to 0 for normal operation. [[br]]Set to 1 to enter deep power down mode. [[br]]This mode will override the reg_lp_mode field setting." end="11" id="DPD_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" Automatic Power Management enable. [[br]]Set to 1 for Clock Stop, set to 2 for Self Refresh, and set to 4 for Power-Down. [[br]]All other values will disable automatic power management." end="8" id="LP_MODE" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" Power Mangement timer for Self Refresh. [[br]]The EMIF will put the external SDRAM in Self Refresh mode after the EMIF is idle for these number of DDR clock cycles and if reg_lp_mode field is set to 2. [[br]]Set to 0 to immediately enter Self Refresh mode. [[br]]Set to 1 for 16 clocks, set to 2 for 32 clocks, set to 3 for 64 clocks, set to 4 for 128 clocks, set to 5 for 256 clocks, set to 6 for 512 clocks, set to 7 for 1024 clocks, set to 8 for 2048 clocks, set to 9 for 4096 clocks, set to 10 for 8192 clocks, set to 11 for 16384 clocks, set to 12 for 32768 clocks, set to 13 for 65536 clocks, set to 14 for 131072 clocks, and set to 15 for 262144 clocks." end="4" id="SR_TIM" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description=" Power Mangement timer for Clock Stop. [[br]]The EMIF will put the external SDRAM in Clock Stop mode after the EMIF is idle for these number of DDR clock cycles and if reg_lp_mode field is set to 1. [[br]]Set to 0 to immediately enter Clock Stop mode. [[br]]Set to 1 for 16 clocks, set to 2 for 32 clocks, set to 3 for 64 clocks, set to 4 for 128 clocks, set to 5 for 256 clocks, set to 6 for 512 clocks, set to 7 for 1024 clocks, set to 8 for 2048 clocks, set to 9 for 4096 clocks, set to 10 for 8192 clocks, set to 11 for 16384 clocks, set to 12 for 32768 clocks, set to 13 for 65536 clocks, set to 14 for 131072 clocks, and set to 15 for 262144 clocks." end="0" id="CS_TIM" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_POWER_MANAGEMENT_CTRL_SHADOW" description="" id="EMIF4D_POWER_MANAGEMENT_CTRL_SHADOW" offset="0x3C" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" Shadow field for reg_pd_tim. [[br]]This field is loaded into reg_pd_tim field in Power Management Control register when SIdleAck is asserted." end="12" id="PD_TIM_SHDW" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description=" " end="8" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="7" description=" Shadow field for reg_sr_tim. [[br]]This field is loaded into reg_sr_tim field in Power Management Control register when SIdleAck is asserted." end="4" id="SR_TIM_SHDW" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description=" Shadow field for reg_cs_tim. [[br]]This field is loaded into reg_cs_tim field in Power Management Control register when SIdleAck is asserted." end="0" id="CS_TIM_SHDW" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_LPDDR2_MODE_REG_DATA" description="" id="EMIF4D_LPDDR2_MODE_REG_DATA" offset="0x40" width="32">
    
  <bitfield begin="31" description=" " end="7" id="RESERVED_1" rwaccess="R" width="25"></bitfield>
    
  <bitfield begin="6" description=" Mode register value." end="0" id="VALUE_0" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_LPDDR2_MODE_REG_CONFIG" description="" id="EMIF4D_LPDDR2_MODE_REG_CONFIG" offset="0x50" width="32">
    
  <bitfield begin="31" description=" Chip select to issue mode register command. [[br]]Set to 0 for CS0 and set to 1 for CS1." end="31" id="CS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description=" Refresh Enable after MRW write. [[br]]If a Mode Data register write occurs with this bit set to 1, the refresh operations will commence." end="30" id="REFRESH_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description=" " end="8" id="RESERVED_1" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="7" description=" Mode register address." end="0" id="ADDR" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_OCP_CONFIG" description="" id="EMIF4D_OCP_CONFIG" offset="0x54" width="32">
    
  <bitfield begin="31" description=" " end="28" id="RESERVED_1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="27" description=" System OCP Threshold Maximum. [[br]]The number of commands the system interface can consume in the command FIFO. [[br]]The value is used to determine when to stop future request, writing a zero will reserve no space for the associated interface. [[br]]In the event the value is set to zero and a request is seen for that interface, the command FIFO will assume a value of 1. [[br]]Since the low-latency interface has effectively a higher priority, the only way for the system interface to use all command FIFO entries is to set the reg_ll_thresh_max to zero." end="24" id="SYS_THRESH_MAX" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="23" description=" System MPU Threshold Maximum. [[br]]The number of commands the MPU interface can consume in the command FIFO. [[br]]The value is used to determine when to stop future request, writing a zero will reserve no space for the associated interface. [[br]]In the event the value is set to zero and a request is seen for that interface, the command FIFO will assume a value of 1. [[br]]Since the low-latency interface has effectively a higher priority, the only way for the mpu interface to use all command FIFO entries is to set the reg_ll_thresh_max to zero." end="20" id="MPU_THRESH_MAX" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="19" description=" Low-latency OCP Threshold Maximum. [[br]]The number of commands the low latency interface can consume in the command FIFO. [[br]]The value is used to determine when to stop future request, writing a zero will reserve no space for the associated interface. [[br]]In the event the value is set to zero and a request is seen for that interface, the command FIFO will assume a value of 1." end="16" id="LL_THRESH_MAX" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description=" " end="0" id="RESERVED_2" rwaccess="R" width="16"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_OCP_CONFIG_VALUE_1" description="" id="EMIF4D_OCP_CONFIG_VALUE_1" offset="0x58" width="32">
    
  <bitfield begin="31" description=" System OCP data bus width for a particular configuration. [[br]]0 = 32 bit wide, [[br]]1 = 64 bit wide, [[br]]2 = 128 bit wide, and [[br]]3 = 256 bit wide" end="30" id="SYS_BUS_WIDTH" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Low-latency OCP data bus width for a particular configuration. [[br]]0 = 32 bit wide, [[br]]1 = 64 bit wide, [[br]]2 = 128 bit wide, and [[br]]3 = 256 bit wide" end="28" id="LL_BUS_WIDTH" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="27" description=" " end="16" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="15" description=" Write Data FIFO depth for a particular configuration." end="8" id="WR_FIFO_DEPTH" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description=" Command FIFO depth for a particular configuration." end="0" id="CMD_FIFO_DEPTH" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_OCP_CONFIG_VALUE_2" description="" id="EMIF4D_OCP_CONFIG_VALUE_2" offset="0x5C" width="32">
    
  <bitfield begin="31" description=" " end="24" id="RESERVED_1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description=" Register Read Data FIFO depth for a particular configuration." end="16" id="RREG_FIFO_DEPTH" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description=" SDRAM Read Data FIFO depth for a particular configuration." end="8" id="RSD_FIFO_DEPTH" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description=" Read Command FIFO depth for a particular configuration." end="0" id="RCMD_FIFO_DEPTH" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_IODFT_TEST_LOGIC_GLOBAL_CTRL" description="" id="EMIF4D_IODFT_TEST_LOGIC_GLOBAL_CTRL" offset="0x60" width="32">
    
  <bitfield begin="31" description=" IODFT Test Logic Execution Counter. [[br]]Contains the number of cycle that the MISR signature will be accumulated. [[br]]Upon the expiration of the counter the MISR capture will be turned off." end="16" id="TLEC" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" MISR on/off trigger command. [[br]]0h = inactive/no affect. [[br]]1h = MISR capture start on the first write or read command to the memory and continues to update the signature until reg_tlec expires, when mc = 3h. [[br]]1h = pattern generator starts on the first write or read command to the memory and continues to update the signature until reg_tlec expires, when reg_pc = 1h, 2h, 3h, 5h, 6h, or 7h. [[br]]These bits are cleared when reg_tlec expires." end="14" id="MT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description=" Active cycles capture enable. [[br]]If set to a 1 the MISRs and pattern generators will shift only during active cycles. [[br]]If set to a 0 the MISRs and pattern generators will shift every clock cycle." end="13" id="ACT_CAP_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description=" Load pattern generators' initial value. [[br]]Set to 1 to load an initial value in the pattern generators from reg_tlec." end="12" id="OPG_LD" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Reset DDR PHY." end="10" id="RESET_PHY" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description=" " end="9" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description=" Chooses the source of the MISR input. [[br]]Set to 0 for output register, and set to 1 for input capture." end="8" id="MMS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" MISR state. [[br]]Set to 0 to download results. [[br]]Set to 1 to hold current value. [[br]]Set to 2 to load initial value from reg_pc bits. [[br]]Set to 3 to enable MISR to capture signature." end="4" id="MC" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="3" description=" Pattern code. [[br]]Defines the type of pattern that is selected for the pattern generators. [[br]]Set to 0 for functional mode and set to 4 to hold current register value. [[br]]For output pattern generator, set to 1 for random XOR, set to 2 for random XNOR, and set to 3 for an 8 bit shifter. [[br]]For input pattern generator, set to 5 for random XOR, set to 6 for random XNOR, and set to 7 for an 8 bit shifter." end="1" id="PC" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="0" description=" Functional mode enable. [[br]]Set to 1 for functional mode, and set to 0 for IODFT mode." end="0" id="TM" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_IODFT_TEST_LOGIC_CTRL_MISR_RESULT" description="" id="EMIF4D_IODFT_TEST_LOGIC_CTRL_MISR_RESULT" offset="0x64" width="32">
    
  <bitfield begin="31" description=" " end="22" id="RESERVED_1" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="21" description=" This contains the MISR result signature of a given test after the download function is executed. [[br]]This result is for the DQM signals." end="12" id="DQM_TLMR" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" This contains the MISR result signature of a given test after the download function is executed. [[br]]This result is for the control signals." end="0" id="CTL_TLMR" rwaccess="R" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_IODFT_TEST_LOGIC_ADDR_MISR_RESULT" description="" id="EMIF4D_IODFT_TEST_LOGIC_ADDR_MISR_RESULT" offset="0x68" width="32">
    
  <bitfield begin="31" description=" " end="21" id="RESERVED_1" rwaccess="R" width="11"></bitfield>
    
  <bitfield begin="20" description=" This contains the MISR result signature of a given test after the download function is executed. [[br]]This result is for the address signals." end="0" id="ADDR_TLMR" rwaccess="R" width="21"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_IODFT_TEST_LOGIC_DATA_MISR_RESULT_1" description="" id="EMIF4D_IODFT_TEST_LOGIC_DATA_MISR_RESULT_1" offset="0x6C" width="32">
    
  <bitfield begin="31" description=" This contains the least significant bits of the MISR result signature of a given test after the download function is executed. [[br]]This result is for data bus." end="0" id="DATA_TLMR_31_0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_IODFT_TEST_LOGIC_DATA_MISR_RESULT_2" description="" id="EMIF4D_IODFT_TEST_LOGIC_DATA_MISR_RESULT_2" offset="0x70" width="32">
    
  <bitfield begin="31" description=" This contains the middle bits of the MISR result signature of a given test after the download function is executed. [[br]]This result is for data bus." end="0" id="DATA_TLMR_63_32" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_IODFT_TEST_LOGIC_DATA_MISR_RESULT_3" description="" id="EMIF4D_IODFT_TEST_LOGIC_DATA_MISR_RESULT_3" offset="0x74" width="32">
    
  <bitfield begin="31" description=" " end="3" id="RESERVED_1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description=" This contains the most significant bits of the MISR result signature of a given test after the download function is executed. [[br]]This result is for data bus." end="0" id="DATA_TLMR_66_64" rwaccess="R" width="3"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PERFORMANCE_CTR_1" description="" id="EMIF4D_PERFORMANCE_CTR_1" offset="0x80" width="32">
    
  <bitfield begin="31" description=" 32 bit counter that can be configured as specified in the Performance Counter Config Register and Performance Counter Master Region Select Register." end="0" id="CTR1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PERFORMANCE_CTR_2" description="" id="EMIF4D_PERFORMANCE_CTR_2" offset="0x84" width="32">
    
  <bitfield begin="31" description=" 32 bit counter that can be configured as specified in the Performance Counter Config Register and Performance Counter Master Region Select Register." end="0" id="CTR2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PERFORMANCE_CTR_CONFIG" description="" id="EMIF4D_PERFORMANCE_CTR_CONFIG" offset="0x88" width="32">
    
  <bitfield begin="31" description=" MConnID filter enable for Performance Counter 2 register." end="31" id="CNTR2_MCONNID_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description=" Chip Select filter enable for Performance Counter 2 register." end="30" id="CNTR2_REGION_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description=" " end="20" id="RESERVED_1" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="19" description=" Filter configuration for Performance Counter 2. [[br]]Refer to table for details." end="16" id="CNTR2_CFG" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description=" MConnID filter enable for Performance Counter 1 register." end="15" id="CNTR1_MCONNID_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description=" Chip Select filter enable for Performance Counter 1 register." end="14" id="CNTR1_REGION_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description=" " end="4" id="RESERVED_2" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="3" description=" Filter configuration for Performance Counter 1. [[br]]Refer to table for details." end="0" id="CNTR1_CFG" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PERFORMANCE_CTR_MASTER_REGION_SELECT" description="" id="EMIF4D_PERFORMANCE_CTR_MASTER_REGION_SELECT" offset="0x8C" width="32">
    
  <bitfield begin="31" description=" MConnID for Performance Counter 2 register." end="24" id="MCONNID2" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" " end="18" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description=" MAddrSpace for Performance Counter 2 register." end="16" id="REGION_SEL2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="15" description=" MConnID for Performance Counter 1 register." end="8" id="MCONNID1" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" MAddrSpace for Performance Counter 1 register." end="0" id="REGION_SEL1" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PERFORMANCE_CTR_TIME" description="" id="EMIF4D_PERFORMANCE_CTR_TIME" offset="0x90" width="32">
    
  <bitfield begin="31" description=" 32 bit counter that continuously counts number for m_clk cycles elapsed after EMIF is brought out of reset." end="0" id="TOTAL_TIME" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_MISC_REG" description="" id="EMIF4D_MISC_REG" offset="0x94" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" phy_dll_calib one shot : Setting bit to 1 generates a phy_pll_calib  pulse. [[br]]Bit is self cleared when pll_calib gets generated" end="0" id="DLL_CALIB_OS" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_DLL_CALIB_CTRL" description="" id="EMIF4D_DLL_CALIB_CTRL" offset="0x98" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" The ack_wait determines the required wait time after a phy_dll_calib is generated before another command can be sent" end="16" id="ACK_WAIT" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description=" " end="9" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description=" The dll_calib_interval field determines the interval  between phy_dll_calib  generation. [[br]]This value is multiplied by a precounter of 16 m_clk cycles. [[br]]Program this field one less the value you are targeting[[br]] program 1 to achieve interval of 2 (minimum interval supported). [[br]]Programming zero turns off function. [[br]]Note the final intervals between dll_calib generation is also a function of ACK_WAIT . [[br]]Final periodic interval is calculated by: ((dll_calib_interval+1)*16)+ACK_WAIT" end="0" id="DLL_CALIB_INTERVAL" rwaccess="RW" width="9"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_DLL_CALIB_CTRL_SHADOW" description="" id="EMIF4D_DLL_CALIB_CTRL_SHADOW" offset="0x9C" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Shadow field for ack_wait. [[br]]This field is loaded into ack_wait field in dll_calib_ctrl register when SIdleAck is asserted" end="16" id="ACK_WAIT_SHDW" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description=" " end="9" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description=" Shadow field for dll_calib_interval. [[br]]This field is loaded into dll_calib_interval field in the dll_calib_ctrl register when SIdleAck is asserted" end="0" id="DLL_CALIB_INTERVAL_SHDW" rwaccess="RW" width="9"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_END_OF_INTR" description="" id="EMIF4D_END_OF_INTR" offset="0xA0" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Software End Of Interrupt (EOI) control. [[br]]Write 0 for system OCP interrupt and write 1 for low-latency OCP interrupt. [[br]]This field always reads 0 (no EOI memory)." end="0" id="EOI" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_SYSTEM_OCP_INTR_RAW_STS" description="" id="EMIF4D_SYSTEM_OCP_INTR_RAW_STS" offset="0xA4" width="32">
    
  <bitfield begin="31" description=" " end="3" id="RESERVED_1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description=" Raw status of system OCP interrupt for LPDDR2 NVM data not valid. [[br]]Write 1 to set the (raw) status, mostly for debug. [[br]]Writing a 0 has no effect." end="2" id="DNV_SYS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Raw status of system OCP interrupt for SDRAM temperature alert. [[br]]Write 1 to set the (raw) status, mostly for debug. [[br]]Writing a 0 has no effect." end="1" id="TA_SYS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Raw status of system OCP interrupt for command and address error. [[br]]Write 1 to set the (raw) status, mostly for debug. [[br]]Writing a 0 has no effect." end="0" id="ERR_SYS" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_LOW_LAT_OCP_INTR_RAW_STS" description="" id="EMIF4D_LOW_LAT_OCP_INTR_RAW_STS" offset="0xA8" width="32">
    
  <bitfield begin="31" description=" " end="3" id="RESERVED_1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description=" Raw status of low-latency OCP interrupt for LPDDR2 NVM data not valid. [[br]]Write 1 to set the (raw) status, mostly for debug. [[br]]Writing a 0 has no effect." end="2" id="DNV_LL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Raw status of low-latency OCP interrupt for SDRAM temperature alert. [[br]]Write 1 to set the (raw) status, mostly for debug. [[br]]Writing a 0 has no effect." end="1" id="TA_LL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Raw status of low-latency OCP interrupt for command and address error. [[br]]Write 1 to set the (raw) status, mostly for debug. [[br]]Writing a 0 has no effect." end="0" id="ERR_LL" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_SYSTEM_OCP_INTR_STS" description="" id="EMIF4D_SYSTEM_OCP_INTR_STS" offset="0xAC" width="32">
    
  <bitfield begin="31" description=" " end="3" id="RESERVED_1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description=" Enabled status of system OCP interrupt for LPDDR2 NVM data not valid. [[br]]Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. [[br]]even if not enabled). [[br]]Writing a 0 has no effect." end="2" id="DNV_SYS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Enabled status of system OCP interrupt for SDRAM temperature alert. [[br]]Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. [[br]]even if not enabled). [[br]]Writing a 0 has no effect." end="1" id="TA_SYS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Enabled status of system OCP interrupt for command and address error. [[br]]Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. [[br]]even if not enabled). [[br]]Writing a 0 has no effect." end="0" id="ERR_SYS" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_LOW_LAT_OCP_INTR_STS" description="" id="EMIF4D_LOW_LAT_OCP_INTR_STS" offset="0xB0" width="32">
    
  <bitfield begin="31" description=" " end="3" id="RESERVED_1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description=" Enabled status of low-latency OCP interrupt for LPDDR2 NVM data not valid. [[br]]Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. [[br]]even if not enabled). [[br]]Writing a 0 has no effect." end="2" id="DNV_LL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Enabled status of low-latency OCP interrupt for SDRAM temperature alert. [[br]]Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. [[br]]even if not enabled). [[br]]Writing a 0 has no effect." end="1" id="TA_LL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Enabled status of low-latency OCP interrupt for command and address error. [[br]]Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. [[br]]even if not enabled). [[br]]Writing a 0 has no effect." end="0" id="ERR_LL" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_SYSTEM_OCP_INTR_EN_SET" description="" id="EMIF4D_SYSTEM_OCP_INTR_EN_SET" offset="0xB4" width="32">
    
  <bitfield begin="31" description=" " end="3" id="RESERVED_1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description=" Enable set for system OCP interrupt for LPDDR2 NVM data not valid. [[br]]Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. [[br]]Writing a 0 has no effect." end="2" id="EN_DNV_SYS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Enable set for system OCP interrupt for SDRAM temperature alert. [[br]]Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. [[br]]Writing a 0 has no effect." end="1" id="EN_TA_SYS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Enable set for system OCP interrupt for command and address error. [[br]]Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. [[br]]Writing a 0 has no effect." end="0" id="EN_ERR_SYS" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_LOW_LAT_OCP_INTR_EN_SET" description="" id="EMIF4D_LOW_LAT_OCP_INTR_EN_SET" offset="0xB8" width="32">
    
  <bitfield begin="31" description=" " end="3" id="RESERVED_1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description=" Enable set for low-latency OCP interrupt for LPDDR2 NVM data not valid. [[br]]Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. [[br]]Writing a 0 has no effect." end="2" id="EN_DNV_LL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Enable set for low-latency OCP interrupt for SDRAM temperature alert. [[br]]Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. [[br]]Writing a 0 has no effect." end="1" id="EN_TA_LL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Enable set for low-latency OCP interrupt for command and address error. [[br]]Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. [[br]]Writing a 0 has no effect." end="0" id="EN_ERR_LL" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_SYSTEM_OCP_INTR_EN_CLR" description="" id="EMIF4D_SYSTEM_OCP_INTR_EN_CLR" offset="0xBC" width="32">
    
  <bitfield begin="31" description=" " end="3" id="RESERVED_1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description=" Enable clear for system OCP interrupt for LPDDR2 NVM data not valid. [[br]]Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. [[br]]Writing a 0 has no effect." end="2" id="EN_DNV_SYS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Enable clear for system OCP interrupt for SDRAM temperature alert. [[br]]Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. [[br]]Writing a 0 has no effect." end="1" id="EN_TA_SYS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Enable clear for system OCP interrupt for command and address error. [[br]]Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. [[br]]Writing a 0 has no effect." end="0" id="EN_ERR_SYS" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_LOW_LAT_OCP_INTR_EN_CLR" description="" id="EMIF4D_LOW_LAT_OCP_INTR_EN_CLR" offset="0xC0" width="32">
    
  <bitfield begin="31" description=" " end="3" id="RESERVED_1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description=" Enable clear for low-latency OCP interrupt for LPDDR2 NVM data not valid. [[br]]Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. [[br]]Writing a 0 has no effect." end="2" id="EN_DNV_LL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Enable clear for low-latency OCP interrupt for SDRAM temperature alert. [[br]]Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. [[br]]Writing a 0 has no effect." end="1" id="EN_TA_LL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Enable clear for low-latency OCP interrupt for command and address error. [[br]]Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. [[br]]Writing a 0 has no effect." end="0" id="EN_ERR_LL" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_SDRAM_OUTPUT_IMPEDANCE_CALIBRATION_CONFIG" description="" id="EMIF4D_SDRAM_OUTPUT_IMPEDANCE_CALIBRATION_CONFIG" offset="0xC8" width="32">
    
  <bitfield begin="31" description=" Writing a 1 enables ZQ calibration for CS1." end="31" id="ZQ_CS1EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description=" Writing a 1 enables ZQ calibration for CS0." end="30" id="ZQ_CS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description=" ZQ Dual Calibration enable. [[br]]Allows both ranks to be ZQ calibrated simultaneously. [[br]]Setting this bit requires both chip selects to have a seerate calibration resistor per device." end="29" id="ZQ_DUALCALEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" ZQCL on Self Refresh, Active Power-Down, and Precharge Power-Down exit enable. [[br]]Writing a 1 enables the issuing of ZQCL on Self-Refresh, Active Power-Down, and Precharge Power-Down exit." end="28" id="ZQ_SFEXITEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" " end="20" id="RESERVED_1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="19" description=" Indicates the number of ZQCL intervals that make up a ZQINIT interval, minus one." end="18" id="ZQ_ZQINIT_MULT" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="17" description=" Indicates the number of ZQCS intervals that make up a ZQCL interval, minus one. [[br]]ZQCS interval is defined by reg_zq_zqcs in SDRAM Timing 3 Register." end="16" id="ZQ_ZQCL_MULT" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="15" description=" Number of refresh periods between ZQCS commands. [[br]]This field supports between one refresh period to 256 ms between ZQCS calibration commands. [[br]]Refresh period is defined by reg_refresh_rate in SDRAM Refresh Control register." end="0" id="ZQ_REFINTERVAL" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_TEMPERATURE_ALERT_CONFIG" description="" id="EMIF4D_TEMPERATURE_ALERT_CONFIG" offset="0xCC" width="32">
    
  <bitfield begin="31" description=" Writing a 1 enables temperature alert polling for CS1." end="31" id="TA_CS1EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description=" Writing a 1 enables temperature alert polling for CS0." end="30" id="TA_CS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description=" " end="29" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description=" Temperature Alert Poll on Self-Refresh, Active Power-Down, and Precharge Power-Down exit enable. [[br]]Writing a 1 enables the issuing of a temperature alert poll on Self-Refresh exit." end="28" id="TA_SFEXITEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" This field indicates how wide a physical device is. [[br]]It is used in conjunction with the reg_ta_devcnt register to determine which byte lanes contain the tempetature alert info. [[br]]A value of [[br]]0 = eight bit wide, [[br]]1 = sixteen bit wide, [[br]]2 = thirty two bit wide. [[br]]All others are reserved. [[br]]If this field is set to 1 and the reg_ta_devcnt field is set to one the byte mask for checking will be 4'b0101." end="26" id="TA_DEVWDT" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="25" description=" This field indicates which external byte lanes contain a device for temperature monitoring. [[br]]A value of [[br]]0 = one device, [[br]]1 = two devices, [[br]]2 = four devices. [[br]]All other reserved." end="24" id="TA_DEVCNT" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Number of refresh periods between temperature alert polls. [[br]]This field supports one refresh period to 10 seconds between temperature alert polls. [[br]]Refresh period is defined by reg_refresh_rate in SDRAM Refresh Control register." end="0" id="TA_REFINTERVAL" rwaccess="RW" width="22"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_OCP_ERROR_LOG" description="" id="EMIF4D_OCP_ERROR_LOG" offset="0xD0" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" Address space of the first errored transaction. [[br]]Writing a 1 to the lt field in the Interrupt Raw register or the lt_masked field in the Interrupt Masked register will clear this field." end="14" id="MADDRSPACE" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description=" Addressing mode of the first errored transaction. [[br]]Writing a 1 to the lt field in the Interrupt Raw register or the lt_masked field in the Interrupt Masked register will clear this field." end="11" id="MBURSTSEQ" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="10" description=" Command type of the first errored transaction. [[br]]Writing a 1 to the lt field in the Interrupt Raw register or the lt_masked field in the Interrupt Masked register will clear this field." end="8" id="MCMD" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description=" Connection ID of the first errored transaction. [[br]]Writing a 1 to the lt field in the Interrupt Raw register or the lt_masked field in the Interrupt Masked register will clear this field." end="0" id="MCONNID" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_READ_WRITE_LEVELING_RAMP_WINDOW" description="" id="EMIF4D_READ_WRITE_LEVELING_RAMP_WINDOW" offset="0xD4" width="32">
    
  <bitfield begin="31" description=" " end="13" id="RESERVED_1" rwaccess="R" width="19"></bitfield>
    
  <bitfield begin="12" description=" Incremental leveling ramp window in number of refresh periods. [[br]]The value programmed is minus one the required value. [[br]]Refresh period is defined by reg_refresh_rate in SDRAM Refresh Control register." end="0" id="RDWRLVLINC_RMP_WIN" rwaccess="RW" width="13"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_READ_WRITE_LEVELING_RAMP_CTRL" description="" id="EMIF4D_READ_WRITE_LEVELING_RAMP_CTRL" offset="0xD8" width="32">
    
  <bitfield begin="31" description=" Read-Write Leveling enable. [[br]]Set 1 to enable leveling. [[br]]Set 0 to disable leveling." end="31" id="RDWRLVL_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description=" Incremental leveling pre-scalar in number of refresh periods during ramp window. [[br]]The value programmed is minus one the required value. [[br]]Refresh period is defined by reg_refresh_rate in SDRAM Refresh Control register." end="24" id="RDWRLVLINC_RMP_PRE" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="23" description=" Incremental read data eye training interval during ramp window. [[br]]Number of reg_rdwrlvlinc_rmp_pre intervals between incremental read data eye training during ramp window. [[br]]A value of 0 will disable incremental read data eye training." end="16" id="RDLVLINC_RMP_INT" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description=" Incremental read DQS gate training interval during ramp window. [[br]]Number of reg_rdwrlvlinc_rmp_pre intervals between incremental read DQS gate training during ramp window. [[br]]A value of 0 will disable incremental read DQS gate training." end="8" id="RDLVLGATEINC_RMP_INT" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description=" Incremental write leveling interval during ramp window. [[br]]Number of reg_rdwrlvlinc_rmp_pre intervals between incremental write leveling during ramp window. [[br]]A value of 0 will disable incremental write leveling." end="0" id="WRLVLINC_RMP_INT" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_READ_WRITE_LEVELING_CTRL" description="" id="EMIF4D_READ_WRITE_LEVELING_CTRL" offset="0xDC" width="32">
    
  <bitfield begin="31" description=" Full leveling trigger. [[br]]Writing a 1 to this field triggers full read and write leveling. [[br]]This bit will self clear to 0." end="31" id="RDWRLVLFULL_START" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description=" Incremental leveling pre-scalar in number of refresh periods. [[br]]The value programmed is minus one the required value. [[br]]Refresh period is defined by reg_refresh_rate in SDRAM Refresh Control register." end="24" id="RDWRLVLINC_PRE" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="23" description=" Incremental read data eye training interval. [[br]]Number of reg_rdwrlvlinc_pre intervals between incremental read data eye training. [[br]]A value of 0 will disable incremental read data eye training." end="16" id="RDLVLINC_INT" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description=" Incremental read DQS gate training interval. [[br]]Number of reg_rdwrlvlinc_pre intervals between incremental read DQS gate training. [[br]]A value of 0 will disable incremental read DQS gate training." end="8" id="RDLVLGATEINC_INT" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description=" Incremental write leveling interval. [[br]]Number of reg_rdwrlvlinc_pre intervals between incremental write leveling. [[br]]A value of 0 will disable incremental write leveling." end="0" id="WRLVLINC_INT" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_DDR_PHY_CTRL_1" description="" id="EMIF4D_DDR_PHY_CTRL_1" offset="0xE4" width="32">
    
  <bitfield begin="31" description=" " end="28" id="RESERVED_1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="27" description=" writing a 1 to this field will mask read data eye training  during full leveling command, plus drives reg_phy_use_rd_data_eye_level control low to allow user to use programmed ratio values. [[br]]Incremental training needs to be disabled using incremental training registers." end="27" id="RDLVL_MASK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" writing a 1 to this field will mask  dqs gate training  during full leveling command, plus drives reg_phy_use_rd_dqs_level control low to allow user to use programmed ratio values. [[br]]Incremental training needs to be disabled using incremental training registers." end="26" id="RDLVLGATE_MASK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" writing a 1 to this field will mask write leveling training during full leveling command, plus drives reg_phy_use_wr_level control low to allow user to use programmed ratio values. [[br]]Incremental training needs to be disabled using incremental training registers." end="25" id="WRLVL_MASK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" " end="22" id="RESERVED_2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="21" description=" see phy spec for description" end="21" id="PHY_HALF_DELAYS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description=" see phy spec for description" end="20" id="PHY_CLK_STALL_LEVEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description=" see phy spec for description" end="19" id="PHY_DIS_CALIB_RST" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" see phy spec for description" end="18" id="PHY_INVERT_CLKOUT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" see phy spec for description" end="10" id="PHY_DLL_LOCK_DIFF" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="9" description=" see phy spec for description" end="9" id="PHY_FAST_DLL_LOCK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" " end="5" id="RESERVED_3" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="4" description=" This field defines the read latency for the read data from SDRAM in number of DDR clock cycles. [[br]]This field is used by the EMIF as well as the PHY. [[br]]The EMIF will expect the first read data to arrive (reg_read_latency + 3) DDR clock cycles from the read command. [[br]]Refer to the PHY specification for information on programming this field." end="0" id="READ_LAT" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_DDR_PHY_CTRL_1_SHADOW" description="" id="EMIF4D_DDR_PHY_CTRL_1_SHADOW" offset="0xE8" width="32">
    
  <bitfield begin="31" description=" " end="28" id="RESERVED_1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="27" description=" writing a 1 to this field will mask read data eye training  during full leveling command, plus drives reg_phy_use_rd_data_eye_level control low to allow user to use programmed ratio values. [[br]]Incremental training needs to be disabled using incremental training registers." end="27" id="RDLVL_MASK_SHDW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" writing a 1 to this field will mask  dqs gate training  during full leveling command, plus drives reg_phy_use_rd_dqs_level control low to allow user to use programmed ratio values. [[br]]Incremental training needs to be disabled using incremental training registers." end="26" id="RDLVLGATE_MASK_SHDW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" writing a 1 to this field will mask write leveling training during full leveling command, plus drives reg_phy_use_wr_level control low to allow user to use programmed ratio values. [[br]]Incremental training needs to be disabled using incremental training registers." end="25" id="WRLVL_MASK_SHDW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" " end="22" id="RESERVED_2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="21" description=" see phy spec for description" end="21" id="PHY_HALF_DELAYS_SHDW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description=" see phy spec for description" end="20" id="PHY_CLK_STALL_LEVEL_SHDW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description=" see phy spec for description" end="19" id="PHY_DIS_CALIB_RST_SHDW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" see phy spec for description" end="18" id="PHY_INVERT_CLKOUT_SHDW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" see phy spec for description" end="10" id="PHY_DLL_LOCK_DIFF_SHDW" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="9" description=" see phy spec for description" end="9" id="PHY_FAST_DLL_LOCK_SHDW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" " end="5" id="RESERVED_3" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="4" description=" Shadow field for reg_read_latency. [[br]]This field is loaded into reg_read_latency field in DDR PHY Control 1 register when SIdleAck is asserted." end="0" id="READ_LAT_SHDW" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PRIORITY_TO_CLASS_OF_SERVICE_MAPPING" description="" id="EMIF4D_PRIORITY_TO_CLASS_OF_SERVICE_MAPPING" offset="0x100" width="32">
    
  <bitfield begin="31" description=" Set 1 to enable priority to class of service mapping. [[br]]Set 0 to disable mapping." end="31" id="PRI_COS_MAP_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description=" " end="16" id="RESERVED_1" rwaccess="R" width="15"></bitfield>
    
  <bitfield begin="15" description=" Class of service for commands with priority of 7. [[br]]Value can be 1, 2, or 3. [[br]]Setting a value of 0 will have similar effects as a value of 3." end="14" id="PRI_7_COS" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="13" description=" Class of service for commands with priority of 6. [[br]]Value can be 1, 2, or 3. [[br]]Setting a value of 0 will have similar effects as a value of 3." end="12" id="PRI_6_COS" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="11" description=" Class of service for commands with priority of 5. [[br]]Value can be 1, 2, or 3. [[br]]Setting a value of 0 will have similar effects as a value of 3." end="10" id="PRI_5_COS" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="9" description=" Class of service for commands with priority of 4. [[br]]Value can be 1, 2, or 3. [[br]]Setting a value of 0 will have similar effects as a value of 3." end="8" id="PRI_4_COS" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description=" Class of service for commands with priority of 3. [[br]]Value can be 1, 2, or 3. [[br]]Setting a value of 0 will have similar effects as a value of 3." end="6" id="PRI_3_COS" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="5" description=" Class of service for commands with priority of 2. [[br]]Value can be 1, 2, or 3. [[br]]Setting a value of 0 will have similar effects as a value of 3." end="4" id="PRI_2_COS" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="3" description=" Class of service for commands with priority of 1. [[br]]Value can be 1, 2, or 3. [[br]]Setting a value of 0 will have similar effects as a value of 3." end="2" id="PRI_1_COS" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="1" description=" Class of service for commands with priority of 0. [[br]]Value can be 1, 2, or 3. [[br]]Setting a value of 0 will have similar effects as a value of 3." end="0" id="PRI_0_COS" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_CONNECTION_ID_TO_CLASS_OF_SERVICE_1_MAPPING" description="" id="EMIF4D_CONNECTION_ID_TO_CLASS_OF_SERVICE_1_MAPPING" offset="0x104" width="32">
    
  <bitfield begin="31" description=" Set 1 to enable Connection ID to class of service 1 mapping. [[br]]Set 0 to disable mapping." end="31" id="CONNID_COS_1_MAP_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description=" Connection ID value 1 for class of service 1." end="23" id="CONNID_1_COS" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="22" description=" Mask for Connection ID value 1 for class of service 1. [[br]]Value of 0 will disable masking. [[br]]Value of 1 will mask Connection ID bit 0. [[br]]Value of 2 will mask Connection ID bits [[br]]1:0. [[br]]Value of 3 will mask Connection ID bits [[br]]2:0. [[br]]Value of 4 will mask Connection ID bits [[br]]3:0. [[br]]Value of 5 will mask Connection ID bits [[br]]4:0. [[br]]Value of 6 will mask Connection ID bits [[br]]5:0. [[br]]Value of 7 will mask Connection ID bits [[br]]6:0." end="20" id="MSK_1_COS" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" Connection ID value 2 for class of service 1." end="12" id="CONNID_2_COS_1" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="11" description=" Mask for Connection ID value 2 for class of service 1. [[br]]Value of 0 will disable masking. [[br]]Value of 1 will mask Connection ID bit 0. [[br]]Value of 2 will mask Connection ID bits [[br]]1:0. [[br]]Value of 3 will mask Connection ID bits [[br]]2:0." end="10" id="MSK_2_COS_1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="9" description=" Connection ID value 3 for class of service 1." end="2" id="CONNID_3_COS_1" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="1" description=" Mask for Connection ID value 3 for class of service 1. [[br]]Value of 0 will disable masking. [[br]]Value of 1 will mask Connection ID bit 0. [[br]]Value of 2 will mask Connection ID bits [[br]]1:0. [[br]]Value of 3 will mask Connection ID bits [[br]]2:0." end="0" id="MSK_3_COS_1" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_CONNECTION_ID_TO_CLASS_OF_SERVICE_2_MAPPING" description="" id="EMIF4D_CONNECTION_ID_TO_CLASS_OF_SERVICE_2_MAPPING" offset="0x108" width="32">
    
  <bitfield begin="31" description=" Set 1 to enable Connection ID to class of service 2 mapping. [[br]]Set 0 to disable mapping." end="31" id="CONNID_COS_2_MAP_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description=" Connection ID value 1 for class of service 2." end="23" id="CONNID_1_COS_2" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="22" description=" Mask for Connection ID value 1 for class of service 2. [[br]]Value of 0 will disable masking. [[br]]Value of 1 will mask Connection ID bit 0. [[br]]Value of 2 will mask Connection ID bits [[br]]1:0. [[br]]Value of 3 will mask Connection ID bits [[br]]2:0. [[br]]Value of 4 will mask Connection ID bits [[br]]3:0. [[br]]Value of 5 will mask Connection ID bits [[br]]4:0. [[br]]Value of 6 will mask Connection ID bits [[br]]5:0. [[br]]Value of 7 will mask Connection ID bits [[br]]6:0." end="20" id="MSK_1_COS_2" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" Connection ID value 2 for class of service 2." end="12" id="CONNID_2_COS" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="11" description=" Mask for Connection ID value 2 for class of service 2. [[br]]Value of 0 will disable masking. [[br]]Value of 1 will mask Connection ID bit 0. [[br]]Value of 2 will mask Connection ID bits [[br]]1:0. [[br]]Value of 3 will mask Connection ID bits [[br]]2:0." end="10" id="MSK_2_COS" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="9" description=" Connection ID value 3 for class of service 2." end="2" id="CONNID_3_COS_2" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="1" description=" Mask for Connection ID value 3 for class of service 2. [[br]]Value of 0 will disable masking. [[br]]Value of 1 will mask Connection ID bit 0. [[br]]Value of 2 will mask Connection ID bits [[br]]1:0. [[br]]Value of 3 will mask Connection ID bits [[br]]2:0." end="0" id="MSK_3_COS_2" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_ECC_CTRL_REG" description="" id="EMIF4D_ECC_CTRL_REG" offset="0x110" width="32">
    
  <bitfield begin="31" description=" Set 1 to enable ECC. [[br]]Set 0 to disable ECC." end="31" id="REG_ECC_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description=" Setting this field to 1 and reg_ecc_en to a 1 will enable ECC calculation for accesses within the address ranges and disable ECC calculation for accesses outside the address ranges. [[br]]Setting this field to 0 and reg_ecc_en to a 1 will disable ECC calculation for accesses within the address ranges and enable ECC calculation for accesses outside the address ranges. [[br]]The address ranges can be specified using the ECC Address Range 1 and 2 registers." end="30" id="REG_ECC_ADDR_RGN_PROT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description=" " end="2" id="RESERVED_1" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="1" description=" Set 1 to enable ECC address range 2. [[br]]Set 0 to disable ECC address range 2." end="1" id="REG_ECC_ADDR_RGN_2_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Set 1 to enable ECC address range 1. [[br]]Set 0 to disable ECC address range 1." end="0" id="REG_ECC_ADDR_RGN_1_EN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_ECC_ADDR_RANGE_1" description="" id="EMIF4D_ECC_ADDR_RANGE_1" offset="0x114" width="32">
    
  <bitfield begin="31" description=" End caddress[[br]][32:17] for ECC address range 1" end="16" id="REG_ECC_END_ADDR_1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description=" Start caddress[[br]][32:17] for ECC address range 1" end="0" id="REG_ECC_STRT_ADDR_1" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_ECC_ADDR_RANGE_2" description="" id="EMIF4D_ECC_ADDR_RANGE_2" offset="0x118" width="32">
    
  <bitfield begin="31" description=" End caddress[[br]][32:17] for ECC address range 2" end="16" id="REG_ECC_END_ADDR_2" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description=" Start caddress[[br]][32:17] for ECC address range 2" end="0" id="REG_ECC_STRT_ADDR_2" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_READ_WRITE_EXECUTION_THR" description="" id="EMIF4D_READ_WRITE_EXECUTION_THR" offset="0x120" width="32">
    
  <bitfield begin="31" description=" [[br]]0 = Use MFLAG, [[br]]1 = Use Class of Service" end="31" id="MFLAG_OVERRIDE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description=" [[br]]0 = No LL Bubble, [[br]]1 = LL Bubble Enabled." end="30" id="EN_LLBUBBLE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description=" " end="13" id="RESERVED_1" rwaccess="R" width="17"></bitfield>
    
  <bitfield begin="12" description=" Write Threshold. [[br]]Number of SDRAM write bursts after which the EMIF arbitration will switch to executing read commands. [[br]]The value programmed is always minus one the required number." end="8" id="WR_THRSH" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="7" description=" " end="5" id="RESERVED_2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="4" description=" Read Threshold. [[br]]Number of SDRAM read bursts after which the EMIF arbitration will switch to executing write commands. [[br]]The value programmed is always minus one the required number." end="0" id="RD_THRSH" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_COS_CONFIG" description="" id="EMIF4D_COS_CONFIG" offset="0x124" width="32">
    
  <bitfield begin="31" description=" " end="24" id="RESERVED_1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description=" Priority Raise Counter for class of service 1. [[br]]Number of m_clk cycles after which the EMIF momentarily raises the priority of the class of service 1 commands in the Command FIFO. [[br]]A value of N will be equal to N x 16 clocks." end="16" id="COS_COUNT_1" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description=" Priority Raise Counter for class of service 2. [[br]]Number of m_clk cycles after which the EMIF momentarily raises the priority of the class of service 2 commands in the Command FIFO. [[br]]A value of N will be equal to N x 16 clocks." end="8" id="COS_COUNT_2" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description=" Priority Raise Old Counter. [[br]]Number of m_clk cycles after which the EMIF momentarily raises the priority of the oldest command in the Command FIFO. [[br]]A value of N will be equal to N x 16 clocks." end="0" id="PR_OLD_COUNT" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_1B_ECC_ERR_CNT" description="" id="EMIF4D_1B_ECC_ERR_CNT" offset="0x130" width="32">
    
  <bitfield begin="31" description=" 32 bit counter that displays number of 1 bit ECC errors. [[br]]Writing a value will decrement the count by that value. [[br]]For example, if the count is 0x1234_ABF3, writing 0x1234_ABF3 to this register will clear it." end="0" id="REG_1B_ECC_ERR_CNT" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_1B_ECC_ERR_THRSH" description="" id="EMIF4D_1B_ECC_ERR_THRSH" offset="0x134" width="32">
    
  <bitfield begin="31" description=" 1 bit ECC error threshold. [[br]]The EMIF will generate an interrupt when the 1 bit ECC error count is greater than or equal to this threshold. [[br]]A value of 0 will disable the generation of the interrupt." end="24" id="REG_1B_ECC_ERR_THRSH" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" " end="16" id="RESERVED_1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description=" 1 bit ECC error window in number of refresh periods. [[br]]The EMIF will generate an interrupt when the 1 bit ECC error count is equal to or greater than the threshold within this window. [[br]]A value of 0 will disable the window. [[br]]Refresh period is defined by reg_refresh_rate in SDRAM Refresh Control register. [[br]]The software can set this bitfield to 0x0 to reset the internal counter." end="0" id="REG_1B_ECC_ERR_WIN" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_1B_ECC_ERR_DIST_1" description="" id="EMIF4D_1B_ECC_ERR_DIST_1" offset="0x138" width="32">
    
  <bitfield begin="31" description=" 1 bit ECC error distribution over data bus bit 31:0. [[br]]A value of 1 on a bit indicates 1 bit error on the corresponding bit on the data bus. [[br]]Writing a 1 to any bit will clear that bit. [[br]]Writing a 0 has no effect." end="0" id="REG_1B_ECC_ERR_DIST_1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_1B_ECC_ERR_ADDR_LOG" description="" id="EMIF4D_1B_ECC_ERR_ADDR_LOG" offset="0x13C" width="32">
    
  <bitfield begin="31" description=" 1 bit ECC error address. [[br]]Most significant bits of the starting address(es) related to the SDRAM reads that had a 1 bit ECC error. [[br]]This field displays up to four addresses logged in the 4 deep address logging FIFO. [[br]]Writing a 0x1 will pop one element of the FIFO. [[br]]Writing a 0x2 will pop all elements of the FIFO. [[br]]Writing any other alue will have no effect." end="0" id="REG_1B_ECC_ERR_ADDR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_2B_ECC_ERR_ADDR_LOG" description="" id="EMIF4D_2B_ECC_ERR_ADDR_LOG" offset="0x140" width="32">
    
  <bitfield begin="31" description=" 2 bit ECC error address. [[br]]Most significant bits of the starting address of the first SDRAM burst that had the 2 bit ECC error. [[br]]Writing a 1 will clear this field. [[br]]Writing any other value has no effect." end="0" id="REG_2B_ECC_ERR_ADDR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_1" description="" id="EMIF4D_PHY_STS_1" offset="0x144" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" DLL Slave Value" end="12" id="PHY_REG_CTRL_DLL_SLAVE_VALUE" rwaccess="R" width="18"></bitfield>
    
  <bitfield begin="11" description=" " end="9" id="RESERVED_2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="8" description=" Lock Status for Data DLLs" end="4" id="PHY_REG_STS_DLL_LOCK" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="3" description=" " end="2" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="1" description=" Lock Status for Command DLLs" end="0" id="PHY_REG_CTRL_DLL_LOCK" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_2" description="" id="EMIF4D_PHY_STS_2" offset="0x148" width="32">
    
  <bitfield begin="31" description=" Bits 31:0 of Phy_reg_status_dll_slave_value" end="0" id="PHY_REG_STS_DLL_SLAVE_VALUE_LO" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_3" description="" id="EMIF4D_PHY_STS_3" offset="0x14C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Read FIFO Read Pointer" end="16" id="PHY_REG_RDFIFO_RDPTR" rwaccess="R" width="15"></bitfield>
    
  <bitfield begin="15" description=" " end="13" id="RESERVED_2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="12" description=" Bits [[br]]44:32 of Phy_reg_status_dll_slave_value" end="0" id="PHY_REG_STS_DLL_SLAVE_VALUE_HI" rwaccess="R" width="13"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_4" description="" id="EMIF4D_PHY_STS_4" offset="0x150" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Gate Levelling FSM" end="16" id="PHY_REG_GATELVL_FSM" rwaccess="R" width="15"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Read FIFO Write Pointer" end="0" id="PHY_REG_RDFIFO_WRPTR" rwaccess="R" width="15"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_5" description="" id="EMIF4D_PHY_STS_5" offset="0x154" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Read Levelling FSM" end="0" id="PHY_REG_RD_LEVEL_FSM" rwaccess="R" width="20"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_6" description="" id="EMIF4D_PHY_STS_6" offset="0x158" width="32">
    
  <bitfield begin="31" description=" " end="15" id="RESERVED_1" rwaccess="R" width="17"></bitfield>
    
  <bitfield begin="14" description=" Writel Levelling FSM" end="0" id="PHY_REG_WR_LEVEL_FSM" rwaccess="R" width="15"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_7" description="" id="EMIF4D_PHY_STS_7" offset="0x15C" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Read levelling DQS ratio1" end="16" id="PHY_REG_RDLVL_DQS_RATIO1" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Read levelling DQS ratio0" end="0" id="PHY_REG_RDLVL_DQS_RATIO0" rwaccess="R" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_8" description="" id="EMIF4D_PHY_STS_8" offset="0x160" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Read levelling DQS ratio3" end="16" id="PHY_REG_RDLVL_DQS_RATIO3" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Read levelling DQS ratio2" end="0" id="PHY_REG_RDLVL_DQS_RATIO2" rwaccess="R" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_9" description="" id="EMIF4D_PHY_STS_9" offset="0x164" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Read Levelling DQS ratio5" end="16" id="PHY_REG_RDLVL_DQS_RATIO5" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Read Levelling DQS ratio4" end="0" id="PHY_REG_RDLVL_DQS_RATIO4" rwaccess="R" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_10" description="" id="EMIF4D_PHY_STS_10" offset="0x168" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Read levelling DQS ratio7" end="16" id="PHY_REG_RDLVL_DQS_RATIO7" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Read levelling DQS ratio6" end="0" id="PHY_REG_RDLVL_DQS_RATIO6" rwaccess="R" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_11" description="" id="EMIF4D_PHY_STS_11" offset="0x16C" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Read levelling DQS ratio9" end="16" id="PHY_REG_RDLVL_DQS_RATIO9" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Read levelling DQS ratio8" end="0" id="PHY_REG_RDLVL_DQS_RATIO8" rwaccess="R" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_12" description="" id="EMIF4D_PHY_STS_12" offset="0x170" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" Read levelling FIFO Write Enable Ratio1" end="16" id="PHY_REG_RDLVL_FIFOWEIN_RATIO1" rwaccess="R" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" Read levelling FIFO Write Enable Ratio0" end="0" id="PHY_REG_RDLVL_FIFOWEIN_RATIO0" rwaccess="R" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_13" description="" id="EMIF4D_PHY_STS_13" offset="0x174" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" Read levelling FIFO Write Enable Ratio3" end="16" id="PHY_REG_RDLVL_FIFOWEIN_RATIO3" rwaccess="R" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" Read levelling FIFO Write Enable Ratio2" end="0" id="PHY_REG_RDLVL_FIFOWEIN_RATIO2" rwaccess="R" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_14" description="" id="EMIF4D_PHY_STS_14" offset="0x178" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" Read levelling FIFO Write Enable Ratio5" end="16" id="PHY_REG_RDLVL_FIFOWEIN_RATIO5" rwaccess="R" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" Read levelling FIFO Write Enable Ratio4" end="0" id="PHY_REG_RDLVL_FIFOWEIN_RATIO4" rwaccess="R" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_15" description="" id="EMIF4D_PHY_STS_15" offset="0x17C" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" Read levelling FIFO Wrie Enable Ratio7" end="16" id="PHY_REG_RDLVL_FIFOWEIN_RATIO7" rwaccess="R" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" Read levelling FIFO Wrie Enable Ratio6" end="0" id="PHY_REG_RDLVL_FIFOWEIN_RATIO6" rwaccess="R" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_16" description="" id="EMIF4D_PHY_STS_16" offset="0x180" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" Read levelling FIFO Write Enable Ratio9" end="16" id="PHY_REG_RDLVL_FIFOWEIN_RATIO9" rwaccess="R" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" Read levelling FIFO Write Enable Ratio8" end="0" id="PHY_REG_RDLVL_FIFOWEIN_RATIO8" rwaccess="R" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_17" description="" id="EMIF4D_PHY_STS_17" offset="0x184" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write levelling DQ ratio1" end="16" id="PHY_REG_WRLVL_DQ_RATIO1" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write levelling DQ ratio0" end="0" id="PHY_REG_WRLVL_DQ_RATIO0" rwaccess="R" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_18" description="" id="EMIF4D_PHY_STS_18" offset="0x188" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write levelling DQ ratio3" end="16" id="PHY_REG_WRLVL_DQ_RATIO3" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write levelling DQ ratio2" end="0" id="PHY_REG_WRLVL_DQ_RATIO2" rwaccess="R" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_19" description="" id="EMIF4D_PHY_STS_19" offset="0x18C" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write levelling DQ ratio5" end="16" id="PHY_REG_WRLVL_DQ_RATIO5" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write levelling DQ ratio4" end="0" id="PHY_REG_WRLVL_DQ_RATIO4" rwaccess="R" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_20" description="" id="EMIF4D_PHY_STS_20" offset="0x190" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write levelling DQ ratio7" end="16" id="PHY_REG_WRLVL_DQ_RATIO7" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write levelling DQ ratio6" end="0" id="PHY_REG_WRLVL_DQ_RATIO6" rwaccess="R" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_21" description="" id="EMIF4D_PHY_STS_21" offset="0x194" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write levelling DQ ratio9" end="16" id="PHY_REG_WRLVL_DQ_RATIO9" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write levelling DQ ratio8" end="0" id="PHY_REG_WRLVL_DQ_RATIO8" rwaccess="R" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_22" description="" id="EMIF4D_PHY_STS_22" offset="0x198" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write levelling DQS ratio 1" end="16" id="PHY_REG_WRLVL_DQS_RATIO1" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write levelling DQS ratio 0" end="0" id="PHY_REG_WRLVL_DQS_RATIO0" rwaccess="R" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_23" description="" id="EMIF4D_PHY_STS_23" offset="0x19C" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write levelling DQS ratio3" end="16" id="PHY_REG_WRLVL_DQS_RATIO3" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write levelling DQS ratio2" end="0" id="PHY_REG_WRLVL_DQS_RATIO2" rwaccess="R" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_24" description="" id="EMIF4D_PHY_STS_24" offset="0x1A0" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write levelling DQS ratio5" end="16" id="PHY_REG_WRLVL_DQS_RATIO5" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write levelling DQS ratio4" end="0" id="PHY_REG_WRLVL_DQS_RATIO4" rwaccess="R" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_25" description="" id="EMIF4D_PHY_STS_25" offset="0x1A4" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write levelling DQS ratio7" end="16" id="PHY_REG_WRLVL_DQS_RATIO7" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write levelling DQS ratio6" end="0" id="PHY_REG_WRLVL_DQS_RATIO6" rwaccess="R" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_26" description="" id="EMIF4D_PHY_STS_26" offset="0x1A8" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write levelling DQS ratio9" end="16" id="PHY_REG_WRLVL_DQS_RATIO9" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write levelling DQS ratio8" end="0" id="PHY_REG_WRLVL_DQS_RATIO8" rwaccess="R" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_27" description="" id="EMIF4D_PHY_STS_27" offset="0x1AC" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Phy control MDLL unlock sticky" end="28" id="PHY_REG_CTRL_MDLL_UNLOCK_STICKY" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="27" description=" " end="25" id="RESERVED_2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="24" description=" Phy data MDLL unlock sticky" end="20" id="PHY_REG_STS_MDLL_UNLOCK_STICKY" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="19" description=" RDC FIFO reset error count" end="0" id="PHY_REG_RDC_FIFO_RST_ERR_CNT" rwaccess="R" width="20"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_PHY_STS_28" description="" id="EMIF4D_PHY_STS_28" offset="0x1B0" width="32">
    
  <bitfield begin="31" description=" " end="29" id="RESERVED_1" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="28" description=" Gate levelling failure" end="24" id="PHY_REG_GATELVL_INC_FAIL" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="23" description=" " end="21" id="RESERVED_2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="20" description=" Write levelling failure" end="16" id="PHY_REG_WRLVL_INC_FAIL" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="15" description=" " end="13" id="RESERVED_3" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="12" description=" Read levelling failure" end="8" id="PHY_REG_RDLVL_INC_FAIL" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="7" description=" " end="5" id="RESERVED_4" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="4" description=" FIFO write enable in misaligned stickly" end="0" id="PHY_REG_FIFO_WE_IN_MIASALIGNED_STICKY" rwaccess="R" width="5"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_1" description="" id="EMIF4D_EXT_PHY_CTRL_1" offset="0x200" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Ctrl Slave Ratio" end="0" id="PHY_REG_CTRL_SLAVE_RATIO" rwaccess="RW" width="30"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_1_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_1_SHADOW" offset="0x204" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Ctrl Slave Ratio" end="0" id="PHY_REG_CTRL_SLAVE_RATIO" rwaccess="RW" width="30"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_2" description="" id="EMIF4D_EXT_PHY_CTRL_2" offset="0x208" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" FIFO write enable slave ratio1" end="16" id="PHY_REG_FIFO_WE_SLAVE_RATIO1" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" FIFO write enable slave ratio0" end="0" id="PHY_REG_FIFO_WE_SLAVE_RATIO0" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_2_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_2_SHADOW" offset="0x20C" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" FIFO write enable slave ratio1" end="16" id="PHY_REG_FIFO_WE_SLAVE_RATIO1" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" FIFO write enable slave ratio0" end="0" id="PHY_REG_FIFO_WE_SLAVE_RATIO0" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_3" description="" id="EMIF4D_EXT_PHY_CTRL_3" offset="0x210" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" FIFO write enable slave ratio3" end="16" id="PHY_REG_FIFO_WE_SLAVE_RATIO3" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" FIFO write enable slave ratio2" end="0" id="PHY_REG_FIFO_WE_SLAVE_RATIO2" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_3_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_3_SHADOW" offset="0x214" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" FIFO write enable slave ratio3" end="16" id="PHY_REG_FIFO_WE_SLAVE_RATIO3" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" FIFO write enable slave ratio2" end="0" id="PHY_REG_FIFO_WE_SLAVE_RATIO2" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_4" description="" id="EMIF4D_EXT_PHY_CTRL_4" offset="0x218" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" FIFO write enable slave ratio5" end="16" id="PHY_REG_FIFO_WE_SLAVE_RATIO5" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" FIFO write enable slave ratio4" end="0" id="PHY_REG_FIFO_WE_SLAVE_RATIO4" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_4_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_4_SHADOW" offset="0x21C" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" FIFO write enable slave ratio5" end="16" id="PHY_REG_FIFO_WE_SLAVE_RATIO5" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" FIFO write enable slave ratio4" end="0" id="PHY_REG_FIFO_WE_SLAVE_RATIO4" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_5" description="" id="EMIF4D_EXT_PHY_CTRL_5" offset="0x220" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" FIFO wrie enable slave ratio7" end="16" id="PHY_REG_FIFO_WE_SLAVE_RATIO7" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" FIFO wrie enable slave ratio6" end="0" id="PHY_REG_FIFO_WE_SLAVE_RATIO6" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_5_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_5_SHADOW" offset="0x224" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" FIFO wrie enable slave ratio7" end="16" id="PHY_REG_FIFO_WE_SLAVE_RATIO7" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" FIFO wrie enable slave ratio6" end="0" id="PHY_REG_FIFO_WE_SLAVE_RATIO6" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_6" description="" id="EMIF4D_EXT_PHY_CTRL_6" offset="0x228" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" FIFO write enable slave ratio9" end="16" id="PHY_REG_FIFO_WE_SLAVE_RATIO9" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" FIFO write enable slave ratio8" end="0" id="PHY_REG_FIFO_WE_SLAVE_RATIO8" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_6_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_6_SHADOW" offset="0x22C" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" FIFO write enable slave ratio9" end="16" id="PHY_REG_FIFO_WE_SLAVE_RATIO9" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" FIFO write enable slave ratio8" end="0" id="PHY_REG_FIFO_WE_SLAVE_RATIO8" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_7" description="" id="EMIF4D_EXT_PHY_CTRL_7" offset="0x230" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Read DQS Slave Ratio1" end="16" id="PHY_REG_RD_DQS_SLAVE_RATIO1" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Read DQS Slave Ratio0" end="0" id="PHY_REG_RD_DQS_SLAVE_RATIO0" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_7_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_7_SHADOW" offset="0x234" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Read DQS Slave Ratio1" end="16" id="PHY_REG_RD_DQS_SLAVE_RATIO1" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Read DQS Slave Ratio0" end="0" id="PHY_REG_RD_DQS_SLAVE_RATIO0" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_8" description="" id="EMIF4D_EXT_PHY_CTRL_8" offset="0x238" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Read DQS Slave Ratio3" end="16" id="PHY_REG_RD_DQS_SLAVE_RATIO3" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Read DQS Slave Ratio2" end="0" id="PHY_REG_RD_DQS_SLAVE_RATIO2" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_8_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_8_SHADOW" offset="0x23C" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Read DQS Slave Ratio3" end="16" id="PHY_REG_RD_DQS_SLAVE_RATIO3" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Read DQS Slave Ratio2" end="0" id="PHY_REG_RD_DQS_SLAVE_RATIO2" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_9" description="" id="EMIF4D_EXT_PHY_CTRL_9" offset="0x240" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Read DQS Slave Ratio5" end="16" id="PHY_REG_RD_DQS_SLAVE_RATIO5" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Read DQS Slave Ratio4" end="0" id="PHY_REG_RD_DQS_SLAVE_RATIO4" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_9_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_9_SHADOW" offset="0x244" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Read DQS Slave Ratio5" end="16" id="PHY_REG_RD_DQS_SLAVE_RATIO5" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Read DQS Slave Ratio4" end="0" id="PHY_REG_RD_DQS_SLAVE_RATIO4" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_10" description="" id="EMIF4D_EXT_PHY_CTRL_10" offset="0x248" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Read DQS Slave Ratio7" end="16" id="PHY_REG_RD_DQS_SLAVE_RATIO7" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Read DQS Slave Ratio6" end="0" id="PHY_REG_RD_DQS_SLAVE_RATIO6" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_10_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_10_SHADOW" offset="0x24C" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Read DQS Slave Ratio7" end="16" id="PHY_REG_RD_DQS_SLAVE_RATIO7" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Read DQS Slave Ratio6" end="0" id="PHY_REG_RD_DQS_SLAVE_RATIO6" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_11" description="" id="EMIF4D_EXT_PHY_CTRL_11" offset="0x250" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Read DQS Slave Ratio9" end="16" id="PHY_REG_RD_DQS_SLAVE_RATIO9" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Read DQS Slave Ratio8" end="0" id="PHY_REG_RD_DQS_SLAVE_RATIO8" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_11_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_11_SHADOW" offset="0x254" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Read DQS Slave Ratio9" end="16" id="PHY_REG_RD_DQS_SLAVE_RATIO9" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Read DQS Slave Ratio8" end="0" id="PHY_REG_RD_DQS_SLAVE_RATIO8" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_12" description="" id="EMIF4D_EXT_PHY_CTRL_12" offset="0x258" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write Data Slave Ratio1" end="16" id="PHY_REG_WR_DATA_SLAVE_RATIO1" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write Data Slave Ratio0" end="0" id="PHY_REG_WR_DATA_SLAVE_RATIO0" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_12_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_12_SHADOW" offset="0x25C" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write Data Slave Ratio1" end="16" id="PHY_REG_WR_DATA_SLAVE_RATIO1" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write Data Slave Ratio0" end="0" id="PHY_REG_WR_DATA_SLAVE_RATIO0" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_13" description="" id="EMIF4D_EXT_PHY_CTRL_13" offset="0x260" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write Data Slave Ratio3" end="16" id="PHY_REG_WR_DATA_SLAVE_RATIO3" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write Data Slave Ratio2" end="0" id="PHY_REG_WR_DATA_SLAVE_RATIO2" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_13_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_13_SHADOW" offset="0x264" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write Data Slave Ratio3" end="16" id="PHY_REG_WR_DATA_SLAVE_RATIO3" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write Data Slave Ratio2" end="0" id="PHY_REG_WR_DATA_SLAVE_RATIO2" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_14" description="" id="EMIF4D_EXT_PHY_CTRL_14" offset="0x268" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write Data Slave Ratio5" end="16" id="PHY_REG_WR_DATA_SLAVE_RATIO5" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write Data Slave Ratio4" end="0" id="PHY_REG_WR_DATA_SLAVE_RATIO4" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_14_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_14_SHADOW" offset="0x26C" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write Data Slave Ratio5" end="16" id="PHY_REG_WR_DATA_SLAVE_RATIO5" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write Data Slave Ratio4" end="0" id="PHY_REG_WR_DATA_SLAVE_RATIO4" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_15" description="" id="EMIF4D_EXT_PHY_CTRL_15" offset="0x270" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write Data Slave Ratio7" end="16" id="PHY_REG_WR_DATA_SLAVE_RATIO7" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write Data Slave Ratio6" end="0" id="PHY_REG_WR_DATA_SLAVE_RATIO6" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_15_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_15_SHADOW" offset="0x274" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write Data Slave Ratio7" end="16" id="PHY_REG_WR_DATA_SLAVE_RATIO7" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write Data Slave Ratio6" end="0" id="PHY_REG_WR_DATA_SLAVE_RATIO6" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_16" description="" id="EMIF4D_EXT_PHY_CTRL_16" offset="0x278" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write Data Slave Ratio9" end="16" id="PHY_REG_WR_DATA_SLAVE_RATIO9" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write Data Slave Ratio8" end="0" id="PHY_REG_WR_DATA_SLAVE_RATIO8" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_16_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_16_SHADOW" offset="0x27C" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write Data Slave Ratio9" end="16" id="PHY_REG_WR_DATA_SLAVE_RATIO9" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write Data Slave Ratio8" end="0" id="PHY_REG_WR_DATA_SLAVE_RATIO8" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_17" description="" id="EMIF4D_EXT_PHY_CTRL_17" offset="0x280" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write Data Slave Ratio1" end="16" id="PHY_REG_WR_DQS_SLAVE_RATIO1" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write Data Slave Ratio0" end="0" id="PHY_REG_WR_DQS_SLAVE_RATIO0" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_17_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_17_SHADOW" offset="0x284" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write Data Slave Ratio1" end="16" id="PHY_REG_WR_DQS_SLAVE_RATIO1" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write Data Slave Ratio0" end="0" id="PHY_REG_WR_DQS_SLAVE_RATIO0" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_18" description="" id="EMIF4D_EXT_PHY_CTRL_18" offset="0x288" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write Data Slave Ratio3" end="16" id="PHY_REG_WR_DQS_SLAVE_RATIO3" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write Data Slave Ratio2" end="0" id="PHY_REG_WR_DQS_SLAVE_RATIO2" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_18_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_18_SHADOW" offset="0x28C" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write Data Slave Ratio3" end="16" id="PHY_REG_WR_DQS_SLAVE_RATIO3" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write Data Slave Ratio2" end="0" id="PHY_REG_WR_DQS_SLAVE_RATIO2" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_19" description="" id="EMIF4D_EXT_PHY_CTRL_19" offset="0x290" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write Data Slave Ratio5" end="16" id="PHY_REG_WR_DQS_SLAVE_RATIO5" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write Data Slave Ratio4" end="0" id="PHY_REG_WR_DQS_SLAVE_RATIO4" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_19_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_19_SHADOW" offset="0x294" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write Data Slave Ratio5" end="16" id="PHY_REG_WR_DQS_SLAVE_RATIO5" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write Data Slave Ratio4" end="0" id="PHY_REG_WR_DQS_SLAVE_RATIO4" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_20" description="" id="EMIF4D_EXT_PHY_CTRL_20" offset="0x298" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write Data Slave Ratio7" end="16" id="PHY_REG_WR_DQS_SLAVE_RATIO7" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write Data Slave Ratio6" end="0" id="PHY_REG_WR_DQS_SLAVE_RATIO6" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_20_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_20_SHADOW" offset="0x29C" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write Data Slave Ratio7" end="16" id="PHY_REG_WR_DQS_SLAVE_RATIO7" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write Data Slave Ratio6" end="0" id="PHY_REG_WR_DQS_SLAVE_RATIO6" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_21" description="" id="EMIF4D_EXT_PHY_CTRL_21" offset="0x2A0" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write Data Slave Ratio9" end="16" id="PHY_REG_WR_DQS_SLAVE_RATIO9" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write Data Slave Ratio8" end="0" id="PHY_REG_WR_DQS_SLAVE_RATIO8" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_21_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_21_SHADOW" offset="0x2A4" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write Data Slave Ratio9" end="16" id="PHY_REG_WR_DQS_SLAVE_RATIO9" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write Data Slave Ratio8" end="0" id="PHY_REG_WR_DQS_SLAVE_RATIO8" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_22" description="" id="EMIF4D_EXT_PHY_CTRL_22" offset="0x2A8" width="32">
    
  <bitfield begin="31" description=" " end="25" id="RESERVED_1" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="24" description=" FIFO write enable in delay" end="16" id="PHY_REG_FIFO_WE_IN_DELAY" rwaccess="RW" width="9"></bitfield>
    
  <bitfield begin="15" description=" " end="9" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description=" Ctrl slave delay" end="0" id="PHY_REG_CTRL_SLAVE_DELAY" rwaccess="RW" width="9"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_22_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_22_SHADOW" offset="0x2AC" width="32">
    
  <bitfield begin="31" description=" " end="25" id="RESERVED_1" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="24" description=" FIFO write enable in delay" end="16" id="PHY_REG_FIFO_WE_IN_DELAY" rwaccess="RW" width="9"></bitfield>
    
  <bitfield begin="15" description=" " end="9" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description=" Ctrl slave delay" end="0" id="PHY_REG_CTRL_SLAVE_DELAY" rwaccess="RW" width="9"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_23" description="" id="EMIF4D_EXT_PHY_CTRL_23" offset="0x2B0" width="32">
    
  <bitfield begin="31" description=" " end="25" id="RESERVED_1" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="24" description=" Write DQS Slave delay" end="16" id="PHY_REG_WR_DQS_SLAVE_DELAY" rwaccess="RW" width="9"></bitfield>
    
  <bitfield begin="15" description=" " end="9" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description=" Read DQS Slave delay" end="0" id="PHY_REG_RD_DQS_SLAVE_DELAY" rwaccess="RW" width="9"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_23_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_23_SHADOW" offset="0x2B4" width="32">
    
  <bitfield begin="31" description=" " end="25" id="RESERVED_1" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="24" description=" Write DQS Slave delay" end="16" id="PHY_REG_WR_DQS_SLAVE_DELAY" rwaccess="RW" width="9"></bitfield>
    
  <bitfield begin="15" description=" " end="9" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description=" Read DQS Slave delay" end="0" id="PHY_REG_RD_DQS_SLAVE_DELAY" rwaccess="RW" width="9"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_24" description="" id="EMIF4D_EXT_PHY_CTRL_24" offset="0x2B8" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Phy DQ Offset bits [[br]]34:28" end="24" id="REG_PHY_DQ_OFFSET_HI" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="23" description=" " end="17" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="16" description=" Gate levelling init mode" end="16" id="REG_PHY_GATELVL_INIT_MODE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="13" id="RESERVED_3" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="12" description=" Use rank0 delays" end="12" id="REG_PHY_USE_RANK0_DELAYS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description=" " end="9" id="RESERVED_4" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="8" description=" Wirte data slave delay" end="0" id="REG_PHY_WR_DATA_SLAVE_DELAY" rwaccess="RW" width="9"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_24_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_24_SHADOW" offset="0x2BC" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Phy DQ Offset bits [[br]]34:28" end="24" id="REG_PHY_DQ_OFFSET_HI" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="23" description=" " end="17" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="16" description=" Gate levelling init mode" end="16" id="REG_PHY_GATELVL_INIT_MODE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="13" id="RESERVED_3" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="12" description=" Use rank0 delays" end="12" id="REG_PHY_USE_RANK0_DELAYS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description=" " end="9" id="RESERVED_4" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="8" description=" Wirte data slave delay" end="0" id="REG_PHY_WR_DATA_SLAVE_DELAY" rwaccess="RW" width="9"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_25" description="" id="EMIF4D_EXT_PHY_CTRL_25" offset="0x2C0" width="32">
    
  <bitfield begin="31" description=" " end="28" id="RESERVED_1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="27" description=" DQ offset" end="0" id="REG_PHY_DQ_OFFSET" rwaccess="RW" width="28"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_25_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_25_SHADOW" offset="0x2C4" width="32">
    
  <bitfield begin="31" description=" " end="28" id="RESERVED_1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="27" description=" DQ offset" end="0" id="REG_PHY_DQ_OFFSET" rwaccess="RW" width="28"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_26" description="" id="EMIF4D_EXT_PHY_CTRL_26" offset="0x2C8" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" Gate levelling init ratio1" end="16" id="REG_PHY_GATELVL_INIT_RATIO1" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" Gate levelling init ratio0" end="0" id="REG_PHY_GATELVL_INIT_RATIO0" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_26_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_26_SHADOW" offset="0x2CC" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" Gate levelling init ratio1" end="16" id="REG_PHY_GATELVL_INIT_RATIO1" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" Gate levelling init ratio0" end="0" id="REG_PHY_GATELVL_INIT_RATIO0" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_27" description="" id="EMIF4D_EXT_PHY_CTRL_27" offset="0x2D0" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" Gate levelling init ratio3" end="16" id="REG_PHY_GATELVL_INIT_RATIO3" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" Gate levelling init ratio2" end="0" id="REG_PHY_GATELVL_INIT_RATIO2" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_27_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_27_SHADOW" offset="0x2D4" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" Gate levelling init ratio3" end="16" id="REG_PHY_GATELVL_INIT_RATIO3" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" Gate levelling init ratio2" end="0" id="REG_PHY_GATELVL_INIT_RATIO2" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_28" description="" id="EMIF4D_EXT_PHY_CTRL_28" offset="0x2D8" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" Gate levelling init ratio5" end="16" id="REG_PHY_GATELVL_INIT_RATIO5" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" Gate levelling init ratio4" end="0" id="REG_PHY_GATELVL_INIT_RATIO4" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_28_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_28_SHADOW" offset="0x2DC" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" Gate levelling init ratio5" end="16" id="REG_PHY_GATELVL_INIT_RATIO5" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" Gate levelling init ratio4" end="0" id="REG_PHY_GATELVL_INIT_RATIO4" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_29" description="" id="EMIF4D_EXT_PHY_CTRL_29" offset="0x2E0" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" Gate levelling init ratio7" end="16" id="REG_PHY_GATELVL_INIT_RATIO7" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" Gate levelling init ratio6" end="0" id="REG_PHY_GATELVL_INIT_RATIO6" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_29_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_29_SHADOW" offset="0x2E4" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" Gate levelling init ratio7" end="16" id="REG_PHY_GATELVL_INIT_RATIO7" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" Gate levelling init ratio6" end="0" id="REG_PHY_GATELVL_INIT_RATIO6" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_30" description="" id="EMIF4D_EXT_PHY_CTRL_30" offset="0x2E8" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" Gate levelling init ratio9" end="16" id="REG_PHY_GATELVL_INIT_RATIO9" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" Gate levelling init ratio8" end="0" id="REG_PHY_GATELVL_INIT_RATIO8" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_30_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_30_SHADOW" offset="0x2EC" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" Gate levelling init ratio9" end="16" id="REG_PHY_GATELVL_INIT_RATIO9" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" Gate levelling init ratio8" end="0" id="REG_PHY_GATELVL_INIT_RATIO8" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_31" description="" id="EMIF4D_EXT_PHY_CTRL_31" offset="0x2F0" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" " end="22" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="21" description=" Write levelling init ratio1" end="16" id="REG_PHY_WRLVL_INIT_RATIO1" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_3" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" " end="6" id="RESERVED_4" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="5" description=" Write levelling init ratio0" end="0" id="REG_PHY_WRLVL_INIT_RATIO0" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_31_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_31_SHADOW" offset="0x2F4" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" " end="22" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="21" description=" Write levelling init ratio1" end="16" id="REG_PHY_WRLVL_INIT_RATIO1" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_3" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" " end="6" id="RESERVED_4" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="5" description=" Write levelling init ratio0" end="0" id="REG_PHY_WRLVL_INIT_RATIO0" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_32" description="" id="EMIF4D_EXT_PHY_CTRL_32" offset="0x2F8" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write levelling init ratio3" end="16" id="REG_PHY_WRLVL_INIT_RATIO3" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write levelling init ratio2" end="0" id="REG_PHY_WRLVL_INIT_RATIO2" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_32_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_32_SHADOW" offset="0x2FC" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write levelling init ratio3" end="16" id="REG_PHY_WRLVL_INIT_RATIO3" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write levelling init ratio2" end="0" id="REG_PHY_WRLVL_INIT_RATIO2" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_33" description="" id="EMIF4D_EXT_PHY_CTRL_33" offset="0x300" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write levelling init ratio5" end="16" id="REG_PHY_WRLVL_INIT_RATIO5" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write levelling init ratio4" end="0" id="REG_PHY_WRLVL_INIT_RATIO4" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_33_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_33_SHADOW" offset="0x304" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write levelling init ratio5" end="16" id="REG_PHY_WRLVL_INIT_RATIO5" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write levelling init ratio4" end="0" id="REG_PHY_WRLVL_INIT_RATIO4" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_34" description="" id="EMIF4D_EXT_PHY_CTRL_34" offset="0x308" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write levelling init ratio7" end="16" id="REG_PHY_WRLVL_INIT_RATIO7" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write levelling init ratio6" end="0" id="REG_PHY_WRLVL_INIT_RATIO6" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_34_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_34_SHADOW" offset="0x30C" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write levelling init ratio7" end="16" id="REG_PHY_WRLVL_INIT_RATIO7" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write levelling init ratio6" end="0" id="REG_PHY_WRLVL_INIT_RATIO6" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_35" description="" id="EMIF4D_EXT_PHY_CTRL_35" offset="0x310" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write levelling init ratio9" end="16" id="REG_PHY_WRLVL_INIT_RATIO9" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write levelling init ratio8" end="0" id="REG_PHY_WRLVL_INIT_RATIO8" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_35_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_35_SHADOW" offset="0x314" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Write levelling init ratio9" end="16" id="REG_PHY_WRLVL_INIT_RATIO9" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" Write levelling init ratio8" end="0" id="REG_PHY_WRLVL_INIT_RATIO8" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_36" description="" id="EMIF4D_EXT_PHY_CTRL_36" offset="0x318" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description=" RDC FIFO Reset Error Count Clear" end="10" id="REG_PHY_RDC_FIFO_RST_ERR_CNT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description=" MDLL Unlock Clear" end="9" id="REG_PHY_MDLL_UNLOCK_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" FIFO Write Enable In Misaligned Clear" end="8" id="REG_PHY_FIFO_WE_IN_MISALIGNED_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description=" Write levelling number of DQ0" end="4" id="REG_PHY_WRLVL_NUM_OF_DQ0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description=" Gate levelling number of DQ0" end="0" id="REG_PHY_GATELVL_NUM_OF_DQ0" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="EMIF4D_EXT_PHY_CTRL_36_SHADOW" description="" id="EMIF4D_EXT_PHY_CTRL_36_SHADOW" offset="0x31C" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description=" RDC FIFO Reset Error Count Clear" end="10" id="REG_PHY_RDC_FIFO_RST_ERR_CNT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description=" MDLL Unlock Clear" end="9" id="REG_PHY_MDLL_UNLOCK_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" FIFO Write Enable In Misaligned Clear" end="8" id="REG_PHY_FIFO_WE_IN_MISALIGNED_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description=" Write levelling number of DQ0" end="4" id="REG_PHY_WRLVL_NUM_OF_DQ0" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description=" Gate levelling number of DQ0" end="0" id="REG_PHY_GATELVL_NUM_OF_DQ0" rwaccess="RW" width="4"></bitfield>
  </register>
</module>
