// Seed: 1711449873
module module_0;
  logic [7:0] id_1;
  assign module_1.id_4 = 0;
  parameter integer id_2 = 1;
  assign id_1[1] = -1;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1
    , id_10,
    output uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri id_5,
    output wor id_6,
    output uwire id_7,
    input uwire id_8
);
  assign id_10 = -1'b0 ? id_0 : 1;
  module_0 modCall_1 ();
  assign id_10 = id_1;
  wire id_11;
endmodule
module module_2 (
    input tri id_0,
    input wor id_1,
    input supply0 id_2,
    output logic id_3
);
  always_latch @(~id_0) begin : LABEL_0
    id_3 <= 1'd0 == id_1;
    id_3 = id_1;
  end
  module_0 modCall_1 ();
endmodule
