#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Nov 23 15:42:14 2024
# Process ID: 7932
# Current directory: D:/Verilog/Verilog/mini_project_dht11
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14308 D:\Verilog\Verilog\mini_project_dht11\mini_project_dht11.xpr
# Log file: D:/Verilog/Verilog/mini_project_dht11/vivado.log
# Journal file: D:/Verilog/Verilog/mini_project_dht11\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/kccistc/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1088.703 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Verilog/Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/Verilog/Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc
add_files -fileset constrs_1 -norecurse D:/Verilog/Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc
import_files -fileset constrs_1 D:/Verilog/Verilog/1122_FIFO_UART/1122_FIFO_UART.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_dht11
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-2611] redeclaration of ansi port tem_hum_data is not allowed [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:37]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module start_signal [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/start_signal.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1564.383 ; gain = 250.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_dht11' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/top_dht11.v:23]
INFO: [Synth 8-6157] synthesizing module 'dht11_control_unit' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'select_io' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:111]
INFO: [Synth 8-6155] done synthesizing module 'select_io' (1#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:111]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:141]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (2#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:141]
INFO: [Synth 8-6157] synthesizing module 'count_5sec' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:81]
INFO: [Synth 8-6155] done synthesizing module 'count_5sec' (3#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:81]
INFO: [Synth 8-6157] synthesizing module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/start_signal.v:23]
INFO: [Synth 8-6155] done synthesizing module 'start_signal' (4#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/start_signal.v:23]
ERROR: [Synth 8-448] named port connection 'clk' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:60]
ERROR: [Synth 8-448] named port connection 'reset' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:61]
ERROR: [Synth 8-448] named port connection 'tick' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:62]
ERROR: [Synth 8-448] named port connection 'start_dht11' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:63]
ERROR: [Synth 8-448] named port connection 'start_receive_data' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:64]
ERROR: [Synth 8-448] named port connection 'signal' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:65]
ERROR: [Synth 8-448] named port connection 'mode' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:66]
INFO: [Synth 8-6157] synthesizing module 'receive_data' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:248]
	Parameter NONE bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter WAIT_RECEIVE bound to: 2'b10 
	Parameter RECEIVE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:294]
ERROR: [Synth 8-6156] failed synthesizing module 'receive_data' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:248]
ERROR: [Synth 8-6156] failed synthesizing module 'dht11_control_unit' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'top_dht11' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/top_dht11.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1615.043 ; gain = 301.121
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 1 Warnings, 1 Critical Warnings and 11 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_dht11
WARNING: [Synth 8-2611] redeclaration of ansi port tem_hum_data is not allowed [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:37]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module start_signal [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/start_signal.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1615.043 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_dht11' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/top_dht11.v:23]
INFO: [Synth 8-6157] synthesizing module 'dht11_control_unit' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'select_io' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:111]
INFO: [Synth 8-6155] done synthesizing module 'select_io' (1#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:111]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:141]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (2#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:141]
INFO: [Synth 8-6157] synthesizing module 'count_5sec' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:81]
INFO: [Synth 8-6155] done synthesizing module 'count_5sec' (3#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:81]
INFO: [Synth 8-6157] synthesizing module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/start_signal.v:23]
INFO: [Synth 8-6155] done synthesizing module 'start_signal' (4#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/start_signal.v:23]
ERROR: [Synth 8-448] named port connection 'clk' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:60]
ERROR: [Synth 8-448] named port connection 'reset' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:61]
ERROR: [Synth 8-448] named port connection 'tick' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:62]
ERROR: [Synth 8-448] named port connection 'start_dht11' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:63]
ERROR: [Synth 8-448] named port connection 'start_receive_data' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:64]
ERROR: [Synth 8-448] named port connection 'signal' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:65]
ERROR: [Synth 8-448] named port connection 'mode' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:66]
INFO: [Synth 8-6157] synthesizing module 'receive_data' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:248]
	Parameter NONE bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter WAIT_RECEIVE bound to: 2'b10 
	Parameter RECEIVE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:294]
ERROR: [Synth 8-6156] failed synthesizing module 'receive_data' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:248]
ERROR: [Synth 8-6156] failed synthesizing module 'dht11_control_unit' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'top_dht11' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/top_dht11.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1620.992 ; gain = 5.949
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 1 Warnings, 1 Critical Warnings and 11 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_dht11
WARNING: [Synth 8-2611] redeclaration of ansi port tem_hum_data is not allowed [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:37]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module start_signal [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/start_signal.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1644.895 ; gain = 21.992
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_dht11' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/top_dht11.v:23]
INFO: [Synth 8-6157] synthesizing module 'dht11_control_unit' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'select_io' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:111]
INFO: [Synth 8-6155] done synthesizing module 'select_io' (1#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:111]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:141]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (2#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:141]
INFO: [Synth 8-6157] synthesizing module 'count_5sec' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:81]
INFO: [Synth 8-6155] done synthesizing module 'count_5sec' (3#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:81]
INFO: [Synth 8-6157] synthesizing module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/start_signal.v:23]
INFO: [Synth 8-6155] done synthesizing module 'start_signal' (4#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/start_signal.v:23]
ERROR: [Synth 8-448] named port connection 'clk' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:60]
ERROR: [Synth 8-448] named port connection 'reset' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:61]
ERROR: [Synth 8-448] named port connection 'tick' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:62]
ERROR: [Synth 8-448] named port connection 'start_dht11' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:63]
ERROR: [Synth 8-448] named port connection 'start_receive_data' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:64]
ERROR: [Synth 8-448] named port connection 'signal' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:65]
ERROR: [Synth 8-448] named port connection 'mode' does not exist for instance 'U_start_signal' of module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:66]
INFO: [Synth 8-6157] synthesizing module 'receive_data' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:248]
	Parameter NONE bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter WAIT_RECEIVE bound to: 2'b10 
	Parameter RECEIVE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:294]
ERROR: [Synth 8-6156] failed synthesizing module 'receive_data' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:248]
ERROR: [Synth 8-6156] failed synthesizing module 'dht11_control_unit' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'top_dht11' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/top_dht11.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1644.895 ; gain = 21.992
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 1 Warnings, 1 Critical Warnings and 11 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
export_ip_user_files -of_objects  [get_files D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v] -no_script -reset -force -quiet
remove_files  D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_control_unit.v
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_dht11
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1649.605 ; gain = 4.711
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_dht11' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/top_dht11.v:23]
ERROR: [Synth 8-439] module 'dht11_control_unit' not found [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/top_dht11.v:34]
ERROR: [Synth 8-6156] failed synthesizing module 'top_dht11' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/top_dht11.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1649.605 ; gain = 4.711
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
export_ip_user_files -of_objects  [get_files D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/start_signal.v] -no_script -reset -force -quiet
remove_files  D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/start_signal.v
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_dht11
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1650.629 ; gain = 1.023
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_dht11' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/top_dht11.v:23]
ERROR: [Synth 8-439] module 'dht11_control_unit' not found [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/top_dht11.v:34]
ERROR: [Synth 8-6156] failed synthesizing module 'top_dht11' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/top_dht11.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1650.629 ; gain = 1.023
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
close [ open D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v w ]
add_files D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_dht11
WARNING: [Synth 8-2611] redeclaration of ansi port tem_hum_data is not allowed [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:37]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1655.535 ; gain = 4.906
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_dht11' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/top_dht11.v:23]
INFO: [Synth 8-6157] synthesizing module 'dht11_control_unit' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:23]
INFO: [Synth 8-6157] synthesizing module 'select_io' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:112]
INFO: [Synth 8-6155] done synthesizing module 'select_io' (1#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:112]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:142]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (2#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:142]
INFO: [Synth 8-6157] synthesizing module 'count_5sec' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:82]
INFO: [Synth 8-6155] done synthesizing module 'count_5sec' (3#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:82]
INFO: [Synth 8-6157] synthesizing module 'start_signal' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:170]
INFO: [Synth 8-6155] done synthesizing module 'start_signal' (4#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:170]
INFO: [Synth 8-6157] synthesizing module 'receive_data' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:249]
	Parameter NONE bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter WAIT_RECEIVE bound to: 2'b10 
	Parameter RECEIVE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:296]
INFO: [Synth 8-6155] done synthesizing module 'receive_data' (5#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:249]
INFO: [Synth 8-6155] done synthesizing module 'dht11_control_unit' (6#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/dht11_controlunit.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/fifo.v:57]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/fifo.v:57]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/fifo.v:77]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit' (8#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/fifo.v:77]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (9#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/fifo.v:23]
WARNING: [Synth 8-689] width (40) of port connection 'wdata' does not match port width (8) of module 'fifo' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/top_dht11.v:45]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_generator' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/uart.v:71]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_generator' (10#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/uart.v:71]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/uart.v:101]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (11#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/uart.v:101]
INFO: [Synth 8-6157] synthesizing module 'reciever' [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/uart.v:291]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reciever' (12#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/uart.v:291]
INFO: [Synth 8-6155] done synthesizing module 'uart' (13#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_dht11' (14#1) [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/sources_1/new/top_dht11.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1655.535 ; gain = 4.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1659.180 ; gain = 8.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1659.180 ; gain = 8.551
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1659.180 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1790.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1837.910 ; gain = 187.281
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1837.910 ; gain = 187.281
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 23 16:08:02 2024] Launched synth_1...
Run output will be captured here: D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.runs/synth_1/runme.log
[Sat Nov 23 16:08:03 2024] Launched impl_1...
Run output will be captured here: D:/Verilog/Verilog/mini_project_dht11/mini_project_dht11.runs/impl_1/runme.log
