// Seed: 554107776
module module_0 ();
  logic id_1;
  assign id_1 = 1;
  wire id_2;
  type_10(
      id_3, 'b0, 1
  );
  logic id_4, id_5, id_6, id_7;
  assign id_2[1] = 1;
endmodule
