# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Parser_UDP_datagrama_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:24 on Jan 23,2025
# vcom -reportprogress 300 -2008 -work work C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Parser_UDP_datagrama
# -- Compiling architecture rtl of Parser_UDP_datagrama
# End time: 19:59:24 on Jan 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/Parser_UDP_datagrama_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:32 on Jan 23,2025
# vcom -reportprogress 300 -work work C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/Parser_UDP_datagrama_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Parser_UDP_datagrama_tb
# -- Compiling architecture behavior of Parser_UDP_datagrama_tb
# End time: 20:00:32 on Jan 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.parser_udp_datagrama_tb
# vsim rtl_work.parser_udp_datagrama_tb 
# Start time: 20:00:58 on Jan 23,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading rtl_work.parser_udp_datagrama_tb(behavior)
# Loading rtl_work.parser_udp_datagrama(rtl)
add wave -position insertpoint  \
sim:/parser_udp_datagrama_tb/clk \
sim:/parser_udp_datagrama_tb/reset_n \
sim:/parser_udp_datagrama_tb/in_data \
sim:/parser_udp_datagrama_tb/in_startofpacket \
sim:/parser_udp_datagrama_tb/in_endofpacket \
sim:/parser_udp_datagrama_tb/in_ready \
sim:/parser_udp_datagrama_tb/in_valid \
sim:/parser_udp_datagrama_tb/out_data \
sim:/parser_udp_datagrama_tb/out_startofpacket \
sim:/parser_udp_datagrama_tb/out_endofpacket \
sim:/parser_udp_datagrama_tb/out_ready \
sim:/parser_udp_datagrama_tb/channel \
sim:/parser_udp_datagrama_tb/clk_period
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: tk-student  Hostname: etf-tk-lab222-w2  ProcessID: 24376
#           Attempting to use alternate WLF file "./wlftyn9hbi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyn9hbi
add wave -position insertpoint  \
sim:/parser_udp_datagrama_tb/clk \
sim:/parser_udp_datagrama_tb/reset_n \
sim:/parser_udp_datagrama_tb/in_data \
sim:/parser_udp_datagrama_tb/in_startofpacket \
sim:/parser_udp_datagrama_tb/in_endofpacket \
sim:/parser_udp_datagrama_tb/in_ready \
sim:/parser_udp_datagrama_tb/in_valid \
sim:/parser_udp_datagrama_tb/out_data \
sim:/parser_udp_datagrama_tb/out_startofpacket \
sim:/parser_udp_datagrama_tb/out_endofpacket \
sim:/parser_udp_datagrama_tb/out_ready \
sim:/parser_udp_datagrama_tb/channel \
sim:/parser_udp_datagrama_tb/clk_period
add wave -position insertpoint  \
sim:/parser_udp_datagrama_tb/clk \
sim:/parser_udp_datagrama_tb/reset_n \
sim:/parser_udp_datagrama_tb/in_data \
sim:/parser_udp_datagrama_tb/in_startofpacket \
sim:/parser_udp_datagrama_tb/in_endofpacket \
sim:/parser_udp_datagrama_tb/in_ready \
sim:/parser_udp_datagrama_tb/in_valid \
sim:/parser_udp_datagrama_tb/out_data \
sim:/parser_udp_datagrama_tb/out_startofpacket \
sim:/parser_udp_datagrama_tb/out_endofpacket \
sim:/parser_udp_datagrama_tb/out_ready \
sim:/parser_udp_datagrama_tb/channel \
sim:/parser_udp_datagrama_tb/clk_period
run
vcom -reportprogress 300 -work work {C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/Parser_UDP_datagrama_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:16 on Jan 23,2025
# vcom -reportprogress 300 -work work C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/Parser_UDP_datagrama_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Parser_UDP_datagrama_tb
# -- Compiling architecture behavior of Parser_UDP_datagrama_tb
# ** Error: C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/Parser_UDP_datagrama_tb.vhd(175): near "XX": (vcom-1205) Illegal character 'X' in bit string literal.
# ** Error: C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/Parser_UDP_datagrama_tb.vhd(175): near "XX": (vcom-1205) Illegal character 'X' in bit string literal.
# ** Error: C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/Parser_UDP_datagrama_tb.vhd(184): VHDL Compiler exiting
# End time: 20:12:16 on Jan 23,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/Parser_UDP_datagrama_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:48 on Jan 23,2025
# vcom -reportprogress 300 -work work C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/Parser_UDP_datagrama_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Parser_UDP_datagrama_tb
# -- Compiling architecture behavior of Parser_UDP_datagrama_tb
# End time: 20:12:48 on Jan 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
restart
# Loading rtl_work.parser_udp_datagrama_tb(behavior)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# End time: 20:17:04 on Jan 23,2025, Elapsed time: 0:16:06
# Errors: 3, Warnings: 2
