
---------- Begin Simulation Statistics ----------
final_tick                                79143879497                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 299716                       # Simulator instruction rate (inst/s)
host_mem_usage                                 672256                       # Number of bytes of host memory used
host_op_rate                                   303021                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   333.65                       # Real time elapsed on the host
host_tick_rate                              237206995                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102730                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079144                       # Number of seconds simulated
sim_ticks                                 79143879497                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102730                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.186565                       # CPI: cycles per instruction
system.cpu.discardedOps                        971098                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2745238                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.842769                       # IPC: instructions per cycle
system.cpu.numCycles                        118656491                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115624     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483618      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167611     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379105      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102730                       # Class of committed instruction
system.cpu.tickCycles                       115911253                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1141                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6725                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          835                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        68613                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          405                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       138734                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            405                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6501991                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5093795                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            349143                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4083934                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4076651                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.821667                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  312583                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          675684                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             102890                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           572794                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        37440                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     43836577                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43836577                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43845139                       # number of overall hits
system.cpu.dcache.overall_hits::total        43845139                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        71360                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          71360                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        71513                       # number of overall misses
system.cpu.dcache.overall_misses::total         71513                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1685784471                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1685784471                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1685784471                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1685784471                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43907937                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43907937                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43916652                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43916652                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001625                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001625                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001628                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001628                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23623.661309                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23623.661309                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23573.119167                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23573.119167                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           87                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           87                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        63419                       # number of writebacks
system.cpu.dcache.writebacks::total             63419                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5034                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5034                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5034                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5034                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        66326                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        66326                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        66468                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        66468                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1359009832                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1359009832                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1367510080                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1367510080                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001511                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001511                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001514                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001514                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20489.850617                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20489.850617                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20573.961606                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20573.961606                       # average overall mshr miss latency
system.cpu.dcache.replacements                  65445                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37573375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37573375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13714                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13714                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    276091977                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    276091977                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37587089                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37587089                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000365                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000365                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20132.126076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20132.126076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          110                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13604                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13604                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    252960417                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    252960417                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18594.561673                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18594.561673                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6263202                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6263202                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        57646                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        57646                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1409692494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1409692494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320848                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320848                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 24454.298546                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24454.298546                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4924                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4924                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        52722                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        52722                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1106049415                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1106049415                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 20978.897140                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20978.897140                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8562                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8562                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          153                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          153                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8715                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8715                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.017556                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.017556                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          142                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          142                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      8500248                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      8500248                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016294                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016294                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 59860.901408                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 59860.901408                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        94047                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        94047                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        94047                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        94047                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        92713                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        92713                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        92713                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        92713                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  79143879497                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.841302                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43911939                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66469                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            660.637876                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.841302                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990079                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990079                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          559                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          350                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87900437                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87900437                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79143879497                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79143879497                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79143879497                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48868472                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           40553007                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           6265832                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     17288119                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17288119                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17288119                       # number of overall hits
system.cpu.icache.overall_hits::total        17288119                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3664                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3664                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3664                       # number of overall misses
system.cpu.icache.overall_misses::total          3664                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    155712484                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    155712484                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    155712484                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    155712484                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17291783                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17291783                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17291783                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17291783                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000212                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000212                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000212                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000212                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42497.948690                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42497.948690                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42497.948690                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42497.948690                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3156                       # number of writebacks
system.cpu.icache.writebacks::total              3156                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3664                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3664                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3664                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3664                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    150824708                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    150824708                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    150824708                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    150824708                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000212                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000212                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000212                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000212                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41163.948690                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41163.948690                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41163.948690                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41163.948690                       # average overall mshr miss latency
system.cpu.icache.replacements                   3156                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17288119                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17288119                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3664                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3664                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    155712484                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    155712484                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17291783                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17291783                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000212                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000212                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42497.948690                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42497.948690                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3664                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3664                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    150824708                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    150824708                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000212                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000212                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41163.948690                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41163.948690                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  79143879497                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.559185                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17291783                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3664                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4719.373090                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.559185                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991327                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991327                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34587230                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34587230                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79143879497                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79143879497                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79143879497                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  79143879497                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  101102730                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 2355                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                62187                       # number of demand (read+write) hits
system.l2.demand_hits::total                    64542                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2355                       # number of overall hits
system.l2.overall_hits::.cpu.data               62187                       # number of overall hits
system.l2.overall_hits::total                   64542                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1309                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4282                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5591                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1309                       # number of overall misses
system.l2.overall_misses::.cpu.data              4282                       # number of overall misses
system.l2.overall_misses::total                  5591                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    109911595                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    361067777                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        470979372                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    109911595                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    361067777                       # number of overall miss cycles
system.l2.overall_miss_latency::total       470979372                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3664                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            66469                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                70133                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3664                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           66469                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               70133                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.357260                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.064421                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079720                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.357260                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.064421                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079720                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83966.077158                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84322.227230                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84238.843141                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83966.077158                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84322.227230                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84238.843141                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 225                       # number of writebacks
system.l2.writebacks::total                       225                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5584                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5584                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     91999623                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    302435335                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    394434958                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     91999623                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    302435335                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    394434958                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.356987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.064331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079620                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.356987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.064331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.079620                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70336.103211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70728.562909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70636.632880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70336.103211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70728.562909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70636.632880                       # average overall mshr miss latency
system.l2.replacements                           1546                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        63419                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            63419                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        63419                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        63419                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3067                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3067                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3067                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3067                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             48995                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48995                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3727                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3727                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    312927052                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     312927052                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         52722                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             52722                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.070692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.070692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83962.181916                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83962.181916                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3727                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3727                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    262184436                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    262184436                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.070692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.070692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70347.313120                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70347.313120                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2355                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2355                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1309                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1309                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    109911595                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    109911595                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3664                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3664                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.357260                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.357260                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83966.077158                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83966.077158                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1308                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1308                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     91999623                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     91999623                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.356987                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.356987                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70336.103211                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70336.103211                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         13192                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13192                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          555                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             555                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     48140725                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     48140725                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        13747                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13747                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.040372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.040372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86740.045045                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86740.045045                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     40250899                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     40250899                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.039936                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.039936                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73316.755920                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73316.755920                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  79143879497                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4005.938770                       # Cycle average of tags in use
system.l2.tags.total_refs                      137892                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5635                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.470630                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.567246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       286.990883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3679.380641                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009660                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.070066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.898286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978012                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4089                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4088                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998291                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1108827                       # Number of tag accesses
system.l2.tags.data_accesses                  1108827                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79143879497                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.027039896342                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               31621                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                183                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5584                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        225                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5584                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      225                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     44                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.57                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5584                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  225                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     502.454545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.807918                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1432.317867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            10     90.91%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            11                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.636364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.618626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.809040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2     18.18%     18.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                9     81.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            11                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  357376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                14400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      4.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   74723485738                       # Total gap between requests
system.mem_ctrls.avgGap                   12863399.16                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        83712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       270848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        12416                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1057719.188546641264                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 3422222.940312986262                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 156878.839891474316                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1308                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4276                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          225                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     33259468                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    111346432                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 392180438814                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25427.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26039.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 1743024172.51                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        83712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       273664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        357376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        83712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        83712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        14400                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        14400                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1308                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           5584                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          225                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           225                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1057719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3457804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          4515523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1057719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1057719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       181947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          181947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       181947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1057719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3457804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         4697470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5540                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 194                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          274                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          373                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          291                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          430                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           31                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           41                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                40730900                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              27700000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          144605900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7352.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26102.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4240                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                144                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.53                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           74.23                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1350                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   271.834074                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   177.345926                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   281.409766                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          425     31.48%     31.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          400     29.63%     61.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          242     17.93%     79.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           85      6.30%     85.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           27      2.00%     87.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           23      1.70%     89.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           18      1.33%     90.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           21      1.56%     91.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          109      8.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1350                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                354560                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              12416                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                4.479942                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.156879                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.04                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  79143879497                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         4876620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2591985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       19742100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        454140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6247200960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1997045160                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  28709527680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   36981438645                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   467.268459                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  74619505254                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2642640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1881734243                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         4762380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2531265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       19813500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        558540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6247200960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1955003670                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  28744931040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   36974801355                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.184596                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  74711669414                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2642640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1789570083                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  79143879497                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1857                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          225                       # Transaction distribution
system.membus.trans_dist::CleanEvict              916                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3727                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3727                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1857                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        12309                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  12309                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       371776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  371776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5584                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5584    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5584                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  79143879497                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            10787123                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           29647158                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             17411                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63644                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3156                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3347                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            52722                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           52722                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3664                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13747                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10484                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       198383                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                208867                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       436480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8312832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8749312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1546                       # Total snoops (count)
system.tol2bus.snoopTraffic                     14400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            71679                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.017467                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.131003                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  70427     98.25%     98.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1252      1.75%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              71679                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  79143879497                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          181346628                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7332996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         133008465                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
