

================================================================
== Vitis HLS Report for 'fcc_combined'
================================================================
* Date:           Sun May  8 16:11:43 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fcc_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_38_1                  |        5|        ?|     5 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_39_2                 |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_45_3                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- LOOP1                            |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        | + LOOP2                           |        ?|        ?|         5|          1|          1|      ?|       yes|
        |- VITIS_LOOP_61_4_VITIS_LOOP_62_5  |        ?|        ?|         8|          1|          1|      ?|       yes|
        |- VITIS_LOOP_69_6                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 8
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 5
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 23 24 25 }
  Pipeline-2 : II = 1, D = 8, States = { 28 29 30 31 32 33 34 35 }
  Pipeline-3 : II = 1, D = 3, States = { 37 38 39 }
  Pipeline-4 : II = 1, D = 5, States = { 45 46 47 48 49 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 26 2 
2 --> 3 16 
3 --> 4 
4 --> 5 
5 --> 6 15 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 2 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 26 24 
24 --> 25 
25 --> 23 
26 --> 27 40 41 
27 --> 28 
28 --> 36 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 28 
36 --> 37 
37 --> 40 38 
38 --> 39 
39 --> 37 
40 --> 
41 --> 42 40 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 45 
50 --> 41 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 51 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 200, void @empty_16, void @empty_12, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dx"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_7, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_4, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_3, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_10, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dy"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_11, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_1, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_0, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_20, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 80 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 81 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim"   --->   Operation 81 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim"   --->   Operation 82 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 83 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w"   --->   Operation 84 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%wbuf_V = alloca i32 1" [fcc_combined/main.cpp:31]   --->   Operation 85 'alloca' 'wbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%bbuf_V = alloca i32 1" [fcc_combined/main.cpp:32]   --->   Operation 86 'alloca' 'bbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%dwbuf_V = alloca i32 1" [fcc_combined/main.cpp:34]   --->   Operation 87 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%dbbuf_V = alloca i32 1" [fcc_combined/main.cpp:35]   --->   Operation 88 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 89 [1/1] (2.47ns)   --->   "%icmp_ln38 = icmp_sgt  i32 %ydim_read, i32 0" [fcc_combined/main.cpp:38]   --->   Operation 89 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %._crit_edge235, void %.lr.ph244" [fcc_combined/main.cpp:38]   --->   Operation 90 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (2.47ns)   --->   "%cmp28236 = icmp_sgt  i32 %xdim_read, i32 0"   --->   Operation 91 'icmp' 'cmp28236' <Predicate = (icmp_ln38)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%empty = trunc i32 %ydim_read"   --->   Operation 92 'trunc' 'empty' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%empty_30 = trunc i32 %xdim_read"   --->   Operation 93 'trunc' 'empty_30' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.58ns)   --->   "%br_ln38 = br void" [fcc_combined/main.cpp:38]   --->   Operation 94 'br' 'br_ln38' <Predicate = (icmp_ln38)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln38, void %._crit_edge240, i31 0, void %.lr.ph244" [fcc_combined/main.cpp:38]   --->   Operation 95 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (2.52ns)   --->   "%add_ln38 = add i31 %i, i31 1" [fcc_combined/main.cpp:38]   --->   Operation 96 'add' 'add_ln38' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (2.47ns)   --->   "%icmp_ln38_1 = icmp_eq  i31 %i, i31 %empty" [fcc_combined/main.cpp:38]   --->   Operation 97 'icmp' 'icmp_ln38_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 98 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38_1, void %.split13, void %.lr.ph234" [fcc_combined/main.cpp:38]   --->   Operation 99 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%empty_32 = trunc i31 %i" [fcc_combined/main.cpp:38]   --->   Operation 100 'trunc' 'empty_32' <Predicate = (!icmp_ln38_1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i10 %empty_32" [fcc_combined/main.cpp:40]   --->   Operation 101 'zext' 'zext_ln40' <Predicate = (!icmp_ln38_1)> <Delay = 0.00>
ST_2 : Operation 102 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln40 = mul i20 %zext_ln40, i20 1000" [fcc_combined/main.cpp:40]   --->   Operation 102 'mul' 'mul_ln40' <Predicate = (!icmp_ln38_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%empty_33 = trunc i31 %i" [fcc_combined/main.cpp:38]   --->   Operation 103 'trunc' 'empty_33' <Predicate = (!icmp_ln38_1)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (6.91ns)   --->   "%empty_34 = mul i30 %empty_33, i30 %empty_30" [fcc_combined/main.cpp:38]   --->   Operation 104 'mul' 'empty_34' <Predicate = (!icmp_ln38_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %b_read, i32 2, i32 31" [fcc_combined/main.cpp:45]   --->   Operation 105 'partselect' 'trunc_ln' <Predicate = (icmp_ln38_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 106 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln40 = mul i20 %zext_ln40, i20 1000" [fcc_combined/main.cpp:40]   --->   Operation 106 'mul' 'mul_ln40' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 107 [1/2] (6.91ns)   --->   "%empty_34 = mul i30 %empty_33, i30 %empty_30" [fcc_combined/main.cpp:38]   --->   Operation 107 'mul' 'empty_34' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 108 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln40 = mul i20 %zext_ln40, i20 1000" [fcc_combined/main.cpp:40]   --->   Operation 108 'mul' 'mul_ln40' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %empty_34, i2 0" [fcc_combined/main.cpp:38]   --->   Operation 109 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (2.55ns)   --->   "%empty_35 = add i32 %tmp, i32 %w_read" [fcc_combined/main.cpp:38]   --->   Operation 110 'add' 'empty_35' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [fcc_combined/main.cpp:38]   --->   Operation 111 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln40 = mul i20 %zext_ln40, i20 1000" [fcc_combined/main.cpp:40]   --->   Operation 112 'mul' 'mul_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %cmp28236, void %._crit_edge240, void %.lr.ph239" [fcc_combined/main.cpp:39]   --->   Operation 113 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_35, i32 2, i32 31" [fcc_combined/main.cpp:39]   --->   Operation 114 'partselect' 'trunc_ln1' <Predicate = (cmp28236)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i30 %trunc_ln1" [fcc_combined/main.cpp:39]   --->   Operation 115 'sext' 'sext_ln39' <Predicate = (cmp28236)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i32 %sext_ln39" [fcc_combined/main.cpp:39]   --->   Operation 116 'getelementptr' 'gmem_addr_1' <Predicate = (cmp28236)> <Delay = 0.00>
ST_5 : Operation 117 [7/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:39]   --->   Operation 117 'readreq' 'empty_36' <Predicate = (cmp28236)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 118 [6/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:39]   --->   Operation 118 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 119 [5/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:39]   --->   Operation 119 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 120 [4/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:39]   --->   Operation 120 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 121 [3/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:39]   --->   Operation 121 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 122 [2/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:39]   --->   Operation 122 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 123 [1/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:39]   --->   Operation 123 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 124 [1/1] (1.58ns)   --->   "%br_ln39 = br void" [fcc_combined/main.cpp:39]   --->   Operation 124 'br' 'br_ln39' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.52>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln39, void %.split11, i31 0, void %.lr.ph239" [fcc_combined/main.cpp:39]   --->   Operation 125 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (2.52ns)   --->   "%add_ln39 = add i31 %j, i31 1" [fcc_combined/main.cpp:39]   --->   Operation 126 'add' 'add_ln39' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [fcc_combined/main.cpp:39]   --->   Operation 127 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 128 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (2.47ns)   --->   "%icmp_ln39 = icmp_eq  i32 %j_cast, i32 %xdim_read" [fcc_combined/main.cpp:39]   --->   Operation 129 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 130 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split11, void %._crit_edge240.loopexit" [fcc_combined/main.cpp:39]   --->   Operation 131 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i31 %j" [fcc_combined/main.cpp:40]   --->   Operation 132 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (2.19ns)   --->   "%add_ln40 = add i20 %mul_ln40, i20 %trunc_ln40" [fcc_combined/main.cpp:40]   --->   Operation 133 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 134 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [fcc_combined/main.cpp:40]   --->   Operation 134 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [fcc_combined/main.cpp:39]   --->   Operation 135 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i20 %add_ln40" [fcc_combined/main.cpp:40]   --->   Operation 136 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i32 %wbuf_V, i32 0, i32 %zext_ln40_1" [fcc_combined/main.cpp:40]   --->   Operation 137 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %gmem_addr_1_read, i20 %wbuf_V_addr" [fcc_combined/main.cpp:40]   --->   Operation 138 'store' 'store_ln40' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 139 'br' 'br_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge240"   --->   Operation 140 'br' 'br_ln0' <Predicate = (cmp28236)> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 141 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 7.30>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i30 %trunc_ln" [fcc_combined/main.cpp:45]   --->   Operation 142 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i32 %sext_ln45" [fcc_combined/main.cpp:45]   --->   Operation 143 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [7/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:45]   --->   Operation 144 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 3> <Delay = 7.30>
ST_17 : Operation 145 [6/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:45]   --->   Operation 145 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 4> <Delay = 7.30>
ST_18 : Operation 146 [5/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:45]   --->   Operation 146 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 5> <Delay = 7.30>
ST_19 : Operation 147 [4/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:45]   --->   Operation 147 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 6> <Delay = 7.30>
ST_20 : Operation 148 [3/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:45]   --->   Operation 148 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 7> <Delay = 7.30>
ST_21 : Operation 149 [2/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:45]   --->   Operation 149 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 8> <Delay = 7.30>
ST_22 : Operation 150 [1/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:45]   --->   Operation 150 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 151 [1/1] (1.58ns)   --->   "%br_ln45 = br void" [fcc_combined/main.cpp:45]   --->   Operation 151 'br' 'br_ln45' <Predicate = true> <Delay = 1.58>

State 23 <SV = 9> <Delay = 2.52>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln45, void %.split9, i31 0, void %.lr.ph234" [fcc_combined/main.cpp:45]   --->   Operation 152 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (2.52ns)   --->   "%add_ln45 = add i31 %i_1, i31 1" [fcc_combined/main.cpp:45]   --->   Operation 153 'add' 'add_ln45' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 154 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp_eq  i31 %i_1, i31 %empty" [fcc_combined/main.cpp:45]   --->   Operation 155 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 156 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %.split9, void %._crit_edge235.loopexit" [fcc_combined/main.cpp:45]   --->   Operation 157 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i31 %i_1" [fcc_combined/main.cpp:46]   --->   Operation 158 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 24 <SV = 10> <Delay = 7.30>
ST_24 : Operation 159 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [fcc_combined/main.cpp:46]   --->   Operation 159 'read' 'gmem_addr_read' <Predicate = (!icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 11> <Delay = 3.25>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [fcc_combined/main.cpp:45]   --->   Operation 160 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i10 %trunc_ln46" [fcc_combined/main.cpp:46]   --->   Operation 161 'zext' 'zext_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%bbuf_V_addr = getelementptr i32 %bbuf_V, i32 0, i32 %zext_ln46" [fcc_combined/main.cpp:46]   --->   Operation 162 'getelementptr' 'bbuf_V_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_25 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %gmem_addr_read, i10 %bbuf_V_addr" [fcc_combined/main.cpp:46]   --->   Operation 163 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 164 'br' 'br_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 26 <SV = 10> <Delay = 6.91>
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge235"   --->   Operation 165 'br' 'br_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %fwprop_read, void, void" [fcc_combined/main.cpp:49]   --->   Operation 166 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln38, void %._crit_edge215, void %.lr.ph229" [fcc_combined/main.cpp:61]   --->   Operation 167 'br' 'br_ln61' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %ydim_read" [fcc_combined/main.cpp:61]   --->   Operation 168 'trunc' 'trunc_ln61' <Predicate = (icmp_ln38 & !fwprop_read)> <Delay = 0.00>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i31 %trunc_ln61" [fcc_combined/main.cpp:61]   --->   Operation 169 'zext' 'zext_ln61' <Predicate = (icmp_ln38 & !fwprop_read)> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i32 %xdim_read" [fcc_combined/main.cpp:61]   --->   Operation 170 'zext' 'zext_ln61_1' <Predicate = (icmp_ln38 & !fwprop_read)> <Delay = 0.00>
ST_26 : Operation 171 [2/2] (6.91ns)   --->   "%mul_ln61 = mul i63 %zext_ln61, i63 %zext_ln61_1" [fcc_combined/main.cpp:61]   --->   Operation 171 'mul' 'mul_ln61' <Predicate = (icmp_ln38 & !fwprop_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln38, void %._crit_edge215, void %.lr.ph214" [fcc_combined/main.cpp:50]   --->   Operation 172 'br' 'br_ln50' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i32 %ydim_read" [fcc_combined/main.cpp:50]   --->   Operation 173 'trunc' 'trunc_ln50' <Predicate = (icmp_ln38 & fwprop_read)> <Delay = 0.00>
ST_26 : Operation 174 [1/1] (1.58ns)   --->   "%br_ln50 = br void" [fcc_combined/main.cpp:50]   --->   Operation 174 'br' 'br_ln50' <Predicate = (icmp_ln38 & fwprop_read)> <Delay = 1.58>

State 27 <SV = 11> <Delay = 6.91>
ST_27 : Operation 175 [1/2] (6.91ns)   --->   "%mul_ln61 = mul i63 %zext_ln61, i63 %zext_ln61_1" [fcc_combined/main.cpp:61]   --->   Operation 175 'mul' 'mul_ln61' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 176 [1/1] (1.58ns)   --->   "%br_ln61 = br void %_ZN8ap_fixedILi32ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [fcc_combined/main.cpp:61]   --->   Operation 176 'br' 'br_ln61' <Predicate = true> <Delay = 1.58>

State 28 <SV = 12> <Delay = 5.72>
ST_28 : Operation 177 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph229, i63 %add_ln61_1, void %._crit_edge225.loopexit" [fcc_combined/main.cpp:61]   --->   Operation 177 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 178 [1/1] (0.00ns)   --->   "%i_3 = phi i31 0, void %.lr.ph229, i31 %select_ln61_3, void %._crit_edge225.loopexit" [fcc_combined/main.cpp:61]   --->   Operation 178 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "%j_2 = phi i32 0, void %.lr.ph229, i32 %add_ln62, void %._crit_edge225.loopexit" [fcc_combined/main.cpp:62]   --->   Operation 179 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 180 [1/1] (3.49ns)   --->   "%add_ln61_1 = add i63 %indvar_flatten, i63 1" [fcc_combined/main.cpp:61]   --->   Operation 180 'add' 'add_ln61_1' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 181 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 181 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 182 [1/1] (2.78ns)   --->   "%icmp_ln61 = icmp_eq  i63 %indvar_flatten, i63 %mul_ln61" [fcc_combined/main.cpp:61]   --->   Operation 182 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %._crit_edge225.loopexit, void %_ZN13ap_fixed_baseILi33ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [fcc_combined/main.cpp:61]   --->   Operation 183 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 184 [1/1] (2.52ns)   --->   "%add_ln61 = add i31 %i_3, i31 1" [fcc_combined/main.cpp:61]   --->   Operation 184 'add' 'add_ln61' <Predicate = (!icmp_ln61)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 185 [1/1] (2.47ns)   --->   "%icmp_ln62 = icmp_eq  i32 %j_2, i32 %xdim_read" [fcc_combined/main.cpp:62]   --->   Operation 185 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln61)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 186 [1/1] (0.69ns)   --->   "%select_ln61 = select i1 %icmp_ln62, i32 0, i32 %j_2" [fcc_combined/main.cpp:61]   --->   Operation 186 'select' 'select_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = trunc i31 %add_ln61" [fcc_combined/main.cpp:61]   --->   Operation 187 'trunc' 'trunc_ln61_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_28 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln61_2 = trunc i31 %i_3" [fcc_combined/main.cpp:61]   --->   Operation 188 'trunc' 'trunc_ln61_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_28 : Operation 189 [1/1] (0.68ns)   --->   "%select_ln61_2 = select i1 %icmp_ln62, i10 %trunc_ln61_1, i10 %trunc_ln61_2" [fcc_combined/main.cpp:61]   --->   Operation 189 'select' 'select_ln61_2' <Predicate = (!icmp_ln61)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i10 %select_ln61_2"   --->   Operation 190 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_28 : Operation 191 [3/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i20 %zext_ln1118_1, i20 1000"   --->   Operation 191 'mul' 'mul_ln1118' <Predicate = (!icmp_ln61)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 192 [1/1] (0.73ns)   --->   "%select_ln61_3 = select i1 %icmp_ln62, i31 %add_ln61, i31 %i_3" [fcc_combined/main.cpp:61]   --->   Operation 192 'select' 'select_ln61_3' <Predicate = (!icmp_ln61)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i32 %select_ln61"   --->   Operation 193 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_28 : Operation 194 [1/1] (2.55ns)   --->   "%add_ln62 = add i32 %select_ln61, i32 1" [fcc_combined/main.cpp:62]   --->   Operation 194 'add' 'add_ln62' <Predicate = (!icmp_ln61)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 13> <Delay = 3.25>
ST_29 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i10 %select_ln61_2" [fcc_combined/main.cpp:61]   --->   Operation 195 'zext' 'zext_ln61_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_29 : Operation 196 [2/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i20 %zext_ln1118_1, i20 1000"   --->   Operation 196 'mul' 'mul_ln1118' <Predicate = (!icmp_ln61)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 197 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i32 %dy, i32 0, i32 %zext_ln61_2" [fcc_combined/main.cpp:61]   --->   Operation 197 'getelementptr' 'dy_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_29 : Operation 198 [2/2] (3.25ns)   --->   "%dy_load = load i10 %dy_addr" [fcc_combined/main.cpp:61]   --->   Operation 198 'load' 'dy_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_29 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i20 %trunc_ln1118"   --->   Operation 199 'zext' 'zext_ln1118' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_29 : Operation 200 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i32 %x, i32 0, i32 %zext_ln1118"   --->   Operation 200 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_29 : Operation 201 [2/2] (3.25ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 201 'load' 'x_load_1' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 30 <SV = 14> <Delay = 3.25>
ST_30 : Operation 202 [1/3] (0.00ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i20 %zext_ln1118_1, i20 1000"   --->   Operation 202 'mul' 'mul_ln1118' <Predicate = (!icmp_ln61)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 203 [1/2] (3.25ns)   --->   "%dy_load = load i10 %dy_addr" [fcc_combined/main.cpp:61]   --->   Operation 203 'load' 'dy_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_30 : Operation 204 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i20 %mul_ln1118, i20 %trunc_ln1118"   --->   Operation 204 'add' 'add_ln1118' <Predicate = (!icmp_ln61)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 205 [1/2] (3.25ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 205 'load' 'x_load_1' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 31 <SV = 15> <Delay = 6.91>
ST_31 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i32 %dy_load" [fcc_combined/main.cpp:61]   --->   Operation 206 'sext' 'sext_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_31 : Operation 207 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i20 %mul_ln1118, i20 %trunc_ln1118"   --->   Operation 207 'add' 'add_ln1118' <Predicate = (!icmp_ln61)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i20 %add_ln1118"   --->   Operation 208 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_31 : Operation 209 [1/1] (0.00ns)   --->   "%wbuf_V_addr_2 = getelementptr i32 %wbuf_V, i32 0, i32 %zext_ln1118_2"   --->   Operation 209 'getelementptr' 'wbuf_V_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_31 : Operation 210 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i32 %dwbuf_V, i32 0, i32 %zext_ln1118_2"   --->   Operation 210 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_31 : Operation 211 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i20 %wbuf_V_addr_2"   --->   Operation 211 'load' 'wbuf_V_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_31 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i32 %x_load_1"   --->   Operation 212 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_31 : Operation 213 [2/2] (6.91ns)   --->   "%r_V_2 = mul i55 %sext_ln1118_2, i55 %sext_ln61"   --->   Operation 213 'mul' 'r_V_2' <Predicate = (!icmp_ln61)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 214 [2/2] (3.25ns)   --->   "%lhs = load i20 %dwbuf_V_addr"   --->   Operation 214 'load' 'lhs' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>

State 32 <SV = 16> <Delay = 6.91>
ST_32 : Operation 215 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i20 %wbuf_V_addr_2"   --->   Operation 215 'load' 'wbuf_V_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_32 : Operation 216 [1/2] (6.91ns)   --->   "%r_V_2 = mul i55 %sext_ln1118_2, i55 %sext_ln61"   --->   Operation 216 'mul' 'r_V_2' <Predicate = (!icmp_ln61)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 217 [1/2] (3.25ns)   --->   "%lhs = load i20 %dwbuf_V_addr"   --->   Operation 217 'load' 'lhs' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>

State 33 <SV = 17> <Delay = 6.91>
ST_33 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i32 %wbuf_V_load"   --->   Operation 218 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_33 : Operation 219 [2/2] (6.91ns)   --->   "%r_V_1 = mul i55 %sext_ln1118_1, i55 %sext_ln61"   --->   Operation 219 'mul' 'r_V_1' <Predicate = (!icmp_ln61)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 220 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i32.i23, i32 %lhs, i23 0"   --->   Operation 220 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_33 : Operation 221 [1/1] (3.28ns)   --->   "%ret_V_1 = add i55 %lhs_1, i55 %r_V_2"   --->   Operation 221 'add' 'ret_V_1' <Predicate = (!icmp_ln61)> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i32 @_ssdm_op_PartSelect.i32.i55.i32.i32, i55 %ret_V_1, i32 23, i32 54"   --->   Operation 222 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_33 : Operation 223 [1/1] (3.25ns)   --->   "%store_ln708 = store i32 %trunc_ln708_2, i20 %dwbuf_V_addr"   --->   Operation 223 'store' 'store_ln708' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>

State 34 <SV = 18> <Delay = 6.91>
ST_34 : Operation 224 [1/2] (6.91ns)   --->   "%r_V_1 = mul i55 %sext_ln1118_1, i55 %sext_ln61"   --->   Operation 224 'mul' 'r_V_1' <Predicate = (!icmp_ln61)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i32 @_ssdm_op_PartSelect.i32.i55.i32.i32, i55 %r_V_1, i32 23, i32 54"   --->   Operation 225 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>

State 35 <SV = 19> <Delay = 3.25>
ST_35 : Operation 226 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_61_4_VITIS_LOOP_62_5_str"   --->   Operation 226 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_35 : Operation 227 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 227 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_35 : Operation 228 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [fcc_combined/main.cpp:62]   --->   Operation 228 'specloopname' 'specloopname_ln62' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_35 : Operation 229 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i32 %dx, i32 0, i32 %zext_ln1118" [fcc_combined/main.cpp:63]   --->   Operation 229 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_35 : Operation 230 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %trunc_ln708_1, i10 %dx_addr" [fcc_combined/main.cpp:63]   --->   Operation 230 'store' 'store_ln63' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_35 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 231 'br' 'br_ln0' <Predicate = (!icmp_ln61)> <Delay = 0.00>

State 36 <SV = 13> <Delay = 1.58>
ST_36 : Operation 232 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 232 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 37 <SV = 14> <Delay = 3.25>
ST_37 : Operation 233 [1/1] (0.00ns)   --->   "%i_4 = phi i31 %add_ln69, void %_ZN13ap_fixed_baseILi33ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i31 0, void %_ZN13ap_fixed_baseILi33ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [fcc_combined/main.cpp:69]   --->   Operation 233 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 234 [1/1] (2.52ns)   --->   "%add_ln69 = add i31 %i_4, i31 1" [fcc_combined/main.cpp:69]   --->   Operation 234 'add' 'add_ln69' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 235 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 235 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 236 [1/1] (2.47ns)   --->   "%icmp_ln69 = icmp_eq  i31 %i_4, i31 %trunc_ln61" [fcc_combined/main.cpp:69]   --->   Operation 236 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 237 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 237 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %_ZN13ap_fixed_baseILi33ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge215.loopexit" [fcc_combined/main.cpp:69]   --->   Operation 238 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %i_4"   --->   Operation 239 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_37 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i10 %trunc_ln703"   --->   Operation 240 'zext' 'zext_ln703' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_37 : Operation 241 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i32 %dbbuf_V, i32 0, i32 %zext_ln703"   --->   Operation 241 'getelementptr' 'dbbuf_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_37 : Operation 242 [2/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 242 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_37 : Operation 243 [1/1] (0.00ns)   --->   "%dy_addr_1 = getelementptr i32 %dy, i32 0, i32 %zext_ln703"   --->   Operation 243 'getelementptr' 'dy_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_37 : Operation 244 [2/2] (3.25ns)   --->   "%dy_load_1 = load i10 %dy_addr_1"   --->   Operation 244 'load' 'dy_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 38 <SV = 15> <Delay = 5.80>
ST_38 : Operation 245 [1/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 245 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_38 : Operation 246 [1/2] (3.25ns)   --->   "%dy_load_1 = load i10 %dy_addr_1"   --->   Operation 246 'load' 'dy_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_38 : Operation 247 [1/1] (2.55ns)   --->   "%add_ln703 = add i32 %dy_load_1, i32 %dbbuf_V_load"   --->   Operation 247 'add' 'add_ln703' <Predicate = (!icmp_ln69)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 16> <Delay = 3.25>
ST_39 : Operation 248 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [fcc_combined/main.cpp:69]   --->   Operation 248 'specloopname' 'specloopname_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_39 : Operation 249 [1/1] (3.25ns)   --->   "%store_ln703 = store i32 %add_ln703, i10 %dbbuf_V_addr"   --->   Operation 249 'store' 'store_ln703' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_39 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 250 'br' 'br_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>

State 40 <SV = 15> <Delay = 0.00>
ST_40 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge215"   --->   Operation 251 'br' 'br_ln0' <Predicate = (icmp_ln38 & !fwprop_read)> <Delay = 0.00>
ST_40 : Operation 252 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [fcc_combined/main.cpp:75]   --->   Operation 252 'ret' 'ret_ln75' <Predicate = true> <Delay = 0.00>

State 41 <SV = 11> <Delay = 2.52>
ST_41 : Operation 253 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln50, void %._crit_edge.loopexit, i31 0, void %.lr.ph214" [fcc_combined/main.cpp:50]   --->   Operation 253 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 254 [1/1] (2.52ns)   --->   "%add_ln50 = add i31 %i_2, i31 1" [fcc_combined/main.cpp:50]   --->   Operation 254 'add' 'add_ln50' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 255 [1/1] (2.47ns)   --->   "%icmp_ln50 = icmp_eq  i31 %i_2, i31 %trunc_ln50" [fcc_combined/main.cpp:50]   --->   Operation 255 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 256 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 256 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %.split, void %._crit_edge215.loopexit29" [fcc_combined/main.cpp:50]   --->   Operation 257 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i31 %i_2" [fcc_combined/main.cpp:52]   --->   Operation 258 'trunc' 'trunc_ln52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_41 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i10 %trunc_ln52"   --->   Operation 259 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_41 : Operation 260 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i20 %zext_ln1116_1, i20 1000"   --->   Operation 260 'mul' 'mul_ln1116' <Predicate = (!icmp_ln50)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge215"   --->   Operation 261 'br' 'br_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 42 <SV = 12> <Delay = 2.15>
ST_42 : Operation 262 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i20 %zext_ln1116_1, i20 1000"   --->   Operation 262 'mul' 'mul_ln1116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 13> <Delay = 3.25>
ST_43 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i10 %trunc_ln52" [fcc_combined/main.cpp:52]   --->   Operation 263 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 264 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i20 %zext_ln1116_1, i20 1000"   --->   Operation 264 'mul' 'mul_ln1116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 265 [1/1] (0.00ns)   --->   "%bbuf_V_addr_1 = getelementptr i32 %bbuf_V, i32 0, i32 %zext_ln52" [fcc_combined/main.cpp:52]   --->   Operation 265 'getelementptr' 'bbuf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 266 [2/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:52]   --->   Operation 266 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_43 : Operation 267 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i32 0, i32 %zext_ln52" [fcc_combined/main.cpp:52]   --->   Operation 267 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>

State 44 <SV = 14> <Delay = 3.25>
ST_44 : Operation 268 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [fcc_combined/main.cpp:50]   --->   Operation 268 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 269 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i20 %zext_ln1116_1, i20 1000"   --->   Operation 269 'mul' 'mul_ln1116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 270 [1/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:52]   --->   Operation 270 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_44 : Operation 271 [1/1] (1.58ns)   --->   "%br_ln54 = br void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [fcc_combined/main.cpp:54]   --->   Operation 271 'br' 'br_ln54' <Predicate = true> <Delay = 1.58>

State 45 <SV = 15> <Delay = 5.44>
ST_45 : Operation 272 [1/1] (0.00ns)   --->   "%j_1 = phi i32 0, void %.split, i32 %add_ln54, void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:54]   --->   Operation 272 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 273 [1/1] (2.55ns)   --->   "%add_ln54 = add i32 %j_1, i32 1" [fcc_combined/main.cpp:54]   --->   Operation 273 'add' 'add_ln54' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 274 [1/1] (2.47ns)   --->   "%icmp_ln54 = icmp_eq  i32 %j_1, i32 %xdim_read" [fcc_combined/main.cpp:54]   --->   Operation 274 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %._crit_edge.loopexit" [fcc_combined/main.cpp:54]   --->   Operation 275 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i32 %j_1"   --->   Operation 276 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_45 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i20 %trunc_ln1116"   --->   Operation 277 'zext' 'zext_ln1116' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_45 : Operation 278 [1/1] (2.19ns)   --->   "%add_ln1116 = add i20 %mul_ln1116, i20 %trunc_ln1116"   --->   Operation 278 'add' 'add_ln1116' <Predicate = (!icmp_ln54)> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i20 %add_ln1116"   --->   Operation 279 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_45 : Operation 280 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i32 %wbuf_V, i32 0, i32 %zext_ln1116_2"   --->   Operation 280 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_45 : Operation 281 [2/2] (3.25ns)   --->   "%r_V = load i20 %wbuf_V_addr_1"   --->   Operation 281 'load' 'r_V' <Predicate = (!icmp_ln54)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_45 : Operation 282 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i32 0, i32 %zext_ln1116"   --->   Operation 282 'getelementptr' 'x_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_45 : Operation 283 [2/2] (3.25ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 283 'load' 'x_load' <Predicate = (!icmp_ln54)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 46 <SV = 16> <Delay = 3.25>
ST_46 : Operation 284 [1/2] (3.25ns)   --->   "%r_V = load i20 %wbuf_V_addr_1"   --->   Operation 284 'load' 'r_V' <Predicate = (!icmp_ln54)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000000> <RAM>
ST_46 : Operation 285 [1/2] (3.25ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 285 'load' 'x_load' <Predicate = (!icmp_ln54)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 47 <SV = 17> <Delay = 6.91>
ST_47 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i32 %r_V"   --->   Operation 286 'sext' 'sext_ln1115' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_47 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %x_load"   --->   Operation 287 'sext' 'sext_ln1118' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_47 : Operation 288 [2/2] (6.91ns)   --->   "%r_V_3 = mul i55 %sext_ln1118, i55 %sext_ln1115"   --->   Operation 288 'mul' 'r_V_3' <Predicate = (!icmp_ln54)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 18> <Delay = 6.91>
ST_48 : Operation 289 [1/2] (6.91ns)   --->   "%r_V_3 = mul i55 %sext_ln1118, i55 %sext_ln1115"   --->   Operation 289 'mul' 'r_V_3' <Predicate = (!icmp_ln54)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 19> <Delay = 3.28>
ST_49 : Operation 290 [1/1] (0.00ns)   --->   "%rhs = phi i32 %bbuf_V_load, void %.split, i32 %trunc_ln9, void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:52]   --->   Operation 290 'phi' 'rhs' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 291 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %rhs, i10 %y_addr" [fcc_combined/main.cpp:55]   --->   Operation 291 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_49 : Operation 292 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 292 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 293 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fcc_combined/main.cpp:54]   --->   Operation 293 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_49 : Operation 294 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i32.i23, i32 %rhs, i23 0"   --->   Operation 294 'bitconcatenate' 'rhs_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_49 : Operation 295 [1/1] (3.28ns)   --->   "%ret_V = add i55 %rhs_1, i55 %r_V_3"   --->   Operation 295 'add' 'ret_V' <Predicate = (!icmp_ln54)> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i55.i32.i32, i55 %ret_V, i32 23, i32 54"   --->   Operation 296 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_49 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 297 'br' 'br_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 50 <SV = 20> <Delay = 0.00>
ST_50 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 298 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	s_axi read on port 'xdim' [44]  (1 ns)
	'icmp' operation ('cmp28236') [54]  (2.47 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:38) with incoming values : ('add_ln38', fcc_combined/main.cpp:38) [59]  (0 ns)
	'mul' operation ('empty_34', fcc_combined/main.cpp:38) [70]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_34', fcc_combined/main.cpp:38) [70]  (6.91 ns)

 <State 4>: 2.55ns
The critical path consists of the following:
	'add' operation ('empty_35', fcc_combined/main.cpp:38) [72]  (2.55 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', fcc_combined/main.cpp:39) [77]  (0 ns)
	bus request on port 'gmem' (fcc_combined/main.cpp:39) [78]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:39) [78]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:39) [78]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:39) [78]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:39) [78]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:39) [78]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:39) [78]  (7.3 ns)

 <State 12>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:39) with incoming values : ('add_ln39', fcc_combined/main.cpp:39) [81]  (0 ns)
	'add' operation ('add_ln39', fcc_combined/main.cpp:39) [82]  (2.52 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fcc_combined/main.cpp:40) [94]  (7.3 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr', fcc_combined/main.cpp:40) [93]  (0 ns)
	'store' operation ('store_ln40', fcc_combined/main.cpp:40) of variable 'gmem_addr_1_read', fcc_combined/main.cpp:40 on array 'wbuf.V', fcc_combined/main.cpp:31 [95]  (3.25 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', fcc_combined/main.cpp:45) [104]  (0 ns)
	bus request on port 'gmem' (fcc_combined/main.cpp:45) [105]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:45) [105]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:45) [105]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:45) [105]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:45) [105]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:45) [105]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:45) [105]  (7.3 ns)

 <State 23>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:45) with incoming values : ('add_ln45', fcc_combined/main.cpp:45) [108]  (0 ns)
	'add' operation ('add_ln45', fcc_combined/main.cpp:45) [109]  (2.52 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fcc_combined/main.cpp:46) [119]  (7.3 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('bbuf_V_addr', fcc_combined/main.cpp:46) [118]  (0 ns)
	'store' operation ('store_ln46', fcc_combined/main.cpp:46) of variable 'gmem_addr_read', fcc_combined/main.cpp:46 on array 'bbuf.V', fcc_combined/main.cpp:32 [120]  (3.25 ns)

 <State 26>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln61', fcc_combined/main.cpp:61) [132]  (6.91 ns)

 <State 27>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln61', fcc_combined/main.cpp:61) [132]  (6.91 ns)

 <State 28>: 5.72ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:62) with incoming values : ('add_ln62', fcc_combined/main.cpp:62) [137]  (0 ns)
	'icmp' operation ('icmp_ln62', fcc_combined/main.cpp:62) [145]  (2.47 ns)
	'select' operation ('select_ln61', fcc_combined/main.cpp:61) [146]  (0.698 ns)
	'add' operation ('add_ln62', fcc_combined/main.cpp:62) [180]  (2.55 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dy_addr', fcc_combined/main.cpp:61) [153]  (0 ns)
	'load' operation ('dy_load', fcc_combined/main.cpp:61) on array 'dy' [154]  (3.25 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'load' operation ('dy_load', fcc_combined/main.cpp:61) on array 'dy' [154]  (3.25 ns)

 <State 31>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [174]  (6.91 ns)

 <State 32>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [174]  (6.91 ns)

 <State 33>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [167]  (6.91 ns)

 <State 34>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [167]  (6.91 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dx_addr', fcc_combined/main.cpp:63) [169]  (0 ns)
	'store' operation ('store_ln63', fcc_combined/main.cpp:63) of variable 'trunc_ln708_1' on array 'dx' [170]  (3.25 ns)

 <State 36>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', fcc_combined/main.cpp:69) with incoming values : ('add_ln69', fcc_combined/main.cpp:69) [185]  (1.59 ns)

 <State 37>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:69) with incoming values : ('add_ln69', fcc_combined/main.cpp:69) [185]  (0 ns)
	'getelementptr' operation ('dbbuf_V_addr') [195]  (0 ns)
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', fcc_combined/main.cpp:35 [196]  (3.25 ns)

 <State 38>: 5.81ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', fcc_combined/main.cpp:35 [196]  (3.25 ns)
	'add' operation ('add_ln703') [199]  (2.55 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln703') of variable 'add_ln703' on array 'dbbuf.V', fcc_combined/main.cpp:35 [200]  (3.25 ns)

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:50) with incoming values : ('add_ln50', fcc_combined/main.cpp:50) [210]  (0 ns)
	'add' operation ('add_ln50', fcc_combined/main.cpp:50) [211]  (2.52 ns)

 <State 42>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[220] ('mul_ln1116') [220]  (2.15 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('bbuf_V_addr_1', fcc_combined/main.cpp:52) [221]  (0 ns)
	'load' operation ('bbuf_V_load', fcc_combined/main.cpp:52) on array 'bbuf.V', fcc_combined/main.cpp:32 [222]  (3.25 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'load' operation ('bbuf_V_load', fcc_combined/main.cpp:52) on array 'bbuf.V', fcc_combined/main.cpp:32 [222]  (3.25 ns)

 <State 45>: 5.45ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:54) with incoming values : ('add_ln54', fcc_combined/main.cpp:54) [227]  (0 ns)
	'add' operation ('add_ln1116') [237]  (2.2 ns)
	'getelementptr' operation ('wbuf_V_addr_1') [239]  (0 ns)
	'load' operation ('r.V') on array 'wbuf.V', fcc_combined/main.cpp:31 [240]  (3.25 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'wbuf.V', fcc_combined/main.cpp:31 [240]  (3.25 ns)

 <State 47>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [245]  (6.91 ns)

 <State 48>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [245]  (6.91 ns)

 <State 49>: 3.29ns
The critical path consists of the following:
	'phi' operation ('rhs', fcc_combined/main.cpp:52) with incoming values : ('bbuf_V_load', fcc_combined/main.cpp:52) ('trunc_ln9') [226]  (0 ns)
	'add' operation ('ret.V') [247]  (3.29 ns)

 <State 50>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
