# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../multifcn_reg.srcs/sources_1/new/multifcn_reg.vhd" \
"../../../../multifcn_reg.srcs/sim_1/new/tb_reg.vhd" \

# Do not sort compile order
nosort
