// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "11/02/2018 19:39:34"

// 
// Device: Altera EPM570T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst_n,
	rs232_rx,
	BusA,
	BusB,
	led);
input 	clk;
input 	rst_n;
input 	rs232_rx;
inout 	[42:42] BusA;
inout 	[83:69] BusB;
output 	led;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \BusB[73]~10 ;
wire \BusB[77]~12 ;
wire \BusB[81]~13 ;
wire \clk~combout ;
wire \rst_n~combout ;
wire \speed_select|cnt_rx[0]~21 ;
wire \speed_select|cnt_rx[1]~23 ;
wire \speed_select|cnt_rx[1]~23COUT1_27 ;
wire \speed_select|cnt_rx[2]~25 ;
wire \speed_select|cnt_rx[2]~25COUT1_28 ;
wire \speed_select|cnt_rx[3]~17 ;
wire \speed_select|cnt_rx[3]~17COUT1_29 ;
wire \speed_select|cnt_rx[4]~19 ;
wire \speed_select|cnt_rx[4]~19COUT1_30 ;
wire \speed_select|cnt_rx[5]~13 ;
wire \speed_select|cnt_rx[6]~11 ;
wire \speed_select|cnt_rx[6]~11COUT1_31 ;
wire \speed_select|LessThan0~0_combout ;
wire \speed_select|LessThan0~1_combout ;
wire \speed_select|cnt_rx[7]~15 ;
wire \speed_select|cnt_rx[7]~15COUT1_32 ;
wire \speed_select|cnt_rx[8]~9 ;
wire \speed_select|cnt_rx[8]~9COUT1_33 ;
wire \speed_select|cnt_rx[9]~1 ;
wire \speed_select|cnt_rx[9]~1COUT1_34 ;
wire \speed_select|cnt_rx[10]~5 ;
wire \speed_select|cnt_rx[11]~7 ;
wire \speed_select|cnt_rx[11]~7COUT1_35 ;
wire \rs232_rx~combout ;
wire \my_uart_rx|rx_data_reg[7]~0_combout ;
wire \my_uart_rx|rx_complete_reg~1_combout ;
wire \my_uart_rx|rx_complete_reg~regout ;
wire \my_uart_rx|rx_enable_reg~0_combout ;
wire \my_uart_rx|rx_enable_reg~regout ;
wire \speed_select|always2~0_combout ;
wire \speed_select|always2~1_combout ;
wire \speed_select|always1~0_combout ;
wire \speed_select|always2~2_combout ;
wire \speed_select|always2~3_combout ;
wire \speed_select|always2~4_combout ;
wire \speed_select|buad_clk_rx_reg~regout ;
wire \my_uart_rx|rx_data_temp[1]~4_combout ;
wire \my_uart_rx|rx_data_temp[0]~6_combout ;
wire \my_uart_rx|rx_data_reg[7]~1_combout ;
wire \my_uart_rx|Mux8~0_combout ;
wire \my_uart_rx|Mux2~0_combout ;
wire \my_uart_rx|Mux7~3_combout ;
wire \my_uart_rx|Mux7~2_combout ;
wire \my_uart_rx|rx_data_temp[7]~0_combout ;
wire \my_uart_rx|rx_data_temp[7]~1_combout ;
wire \my_uart_rx|Mux5~0_combout ;
wire \Equal0~0 ;
wire \Equal0~1 ;
wire \my_uart_rx|Mux6~2_combout ;
wire \Equal1~0 ;
wire \flag_reg~regout ;
wire \Current.WAIT~regout ;
wire \Flag_temp~regout ;
wire \always2~0_combout ;
wire \Current.SAVE~regout ;
wire \Equal0~2 ;
wire \Current.IDLE~regout ;
wire \Selector1~0 ;
wire \Current.S1~regout ;
wire \cmd_red~regout ;
wire \Equal2~0 ;
wire \Equal2~1 ;
wire \Equal2~2 ;
wire \Equal4~2 ;
wire \Equal3~0 ;
wire \Equal2~4 ;
wire \Equal5~1 ;
wire \Equal7~0 ;
wire \Equal5~3 ;
wire \Equal2~3 ;
wire \Equal2~7_combout ;
wire \Equal5~2 ;
wire \Equal2~5 ;
wire \Equal2~6_combout ;
wire \Equal6~0_combout ;
wire \Equal7~1_combout ;
wire \Equal7~2_combout ;
wire \Equal5~0 ;
wire \WideNor1~1_combout ;
wire \Equal2~8_combout ;
wire \Equal3~1 ;
wire \WideNor1~0_combout ;
wire \led~reg0_regout ;
wire \Equal6~1 ;
wire \Equal4~3 ;
wire \Equal5~4_combout ;
wire \WideOr5~combout ;
wire \linkCMP~regout ;
wire \linkGII~0_combout ;
wire \linkGII~regout ;
wire \enable_pwm_out~regout ;
wire \pwm_out|count_reg[0]~63 ;
wire \pwm_out|count_reg[1]~61 ;
wire \pwm_out|count_reg[1]~61COUT1_65 ;
wire \pwm_out|count_reg[2]~59 ;
wire \pwm_out|count_reg[2]~59COUT1_66 ;
wire \pwm_out|count_reg[3]~57 ;
wire \pwm_out|count_reg[3]~57COUT1_67 ;
wire \pwm_out|count_reg[4]~1 ;
wire \pwm_out|count_reg[4]~1COUT1_68 ;
wire \pwm_out|count_reg[5]~3 ;
wire \pwm_out|count_reg[6]~5 ;
wire \pwm_out|count_reg[6]~5COUT1_69 ;
wire \pwm_out|count_reg[7]~7 ;
wire \pwm_out|count_reg[7]~7COUT1_70 ;
wire \pwm_out|count_reg[8]~15 ;
wire \pwm_out|count_reg[8]~15COUT1_71 ;
wire \pwm_out|count_reg[9]~9 ;
wire \pwm_out|count_reg[9]~9COUT1_72 ;
wire \pwm_out|count_reg[10]~11 ;
wire \pwm_out|count_reg[11]~13 ;
wire \pwm_out|count_reg[11]~13COUT1_73 ;
wire \pwm_out|count_reg[12]~17 ;
wire \pwm_out|count_reg[12]~17COUT1_74 ;
wire \pwm_out|count_reg[13]~19 ;
wire \pwm_out|count_reg[13]~19COUT1_75 ;
wire \pwm_out|count_reg[14]~21 ;
wire \pwm_out|count_reg[14]~21COUT1_76 ;
wire \pwm_out|count_reg[15]~23 ;
wire \pwm_out|count_reg[16]~25 ;
wire \pwm_out|count_reg[16]~25COUT1_77 ;
wire \pwm_out|LessThan0~0_combout ;
wire \pwm_out|count_reg[17]~27 ;
wire \pwm_out|count_reg[17]~27COUT1_78 ;
wire \pwm_out|count_reg[18]~55 ;
wire \pwm_out|count_reg[18]~55COUT1_79 ;
wire \pwm_out|count_reg[19]~29 ;
wire \pwm_out|count_reg[19]~29COUT1_80 ;
wire \pwm_out|count_reg[20]~31 ;
wire \pwm_out|count_reg[21]~33 ;
wire \pwm_out|count_reg[21]~33COUT1_81 ;
wire \pwm_out|count_reg[22]~35 ;
wire \pwm_out|count_reg[22]~35COUT1_82 ;
wire \pwm_out|count_reg[23]~37 ;
wire \pwm_out|count_reg[23]~37COUT1_83 ;
wire \pwm_out|count_reg[24]~39 ;
wire \pwm_out|count_reg[24]~39COUT1_84 ;
wire \pwm_out|count_reg[25]~41 ;
wire \pwm_out|count_reg[26]~43 ;
wire \pwm_out|count_reg[26]~43COUT1_85 ;
wire \pwm_out|count_reg[27]~45 ;
wire \pwm_out|count_reg[27]~45COUT1_86 ;
wire \pwm_out|count_reg[28]~47 ;
wire \pwm_out|count_reg[28]~47COUT1_87 ;
wire \pwm_out|count_reg[29]~49 ;
wire \pwm_out|count_reg[29]~49COUT1_88 ;
wire \pwm_out|count_reg[30]~51 ;
wire \pwm_out|LessThan1~7_combout ;
wire \pwm_out|LessThan1~5_combout ;
wire \pwm_out|LessThan1~6_combout ;
wire \pwm_out|LessThan1~8_combout ;
wire \pwm_out|LessThan1~1_combout ;
wire \pwm_out|LessThan0~1_combout ;
wire \pwm_out|LessThan0~2_combout ;
wire \pwm_out|LessThan0~3_combout ;
wire \pwm_out|LessThan1~3_combout ;
wire \pwm_out|LessThan1~0_combout ;
wire \pwm_out|LessThan1~2_combout ;
wire \pwm_out|LessThan1~4_combout ;
wire \pwm_out|pwm_reg~regout ;
wire \BusA[42]~2_combout ;
wire \BusA[42]~3_combout ;
wire \WideOr1~combout ;
wire \linkDSS~regout ;
wire \spi_rd_rst~regout ;
wire \spi_ctrl_reduced_instance|clk_count[0]~15 ;
wire \spi_ctrl_reduced_instance|clk_count[0]~15COUT1_17 ;
wire \spi_ctrl_reduced_instance|clk_count[1]~13 ;
wire \spi_ctrl_reduced_instance|clk_count[1]~13COUT1_18 ;
wire \spi_ctrl_reduced_instance|clk_count[2]~1 ;
wire \spi_ctrl_reduced_instance|clk_count[2]~1COUT1_19 ;
wire \spi_ctrl_reduced_instance|clk_count[3]~3 ;
wire \spi_ctrl_reduced_instance|clk_count[3]~3COUT1_20 ;
wire \spi_ctrl_reduced_instance|clk_count[4]~5 ;
wire \spi_ctrl_reduced_instance|clk_count[5]~9 ;
wire \spi_ctrl_reduced_instance|clk_count[5]~9COUT1_21 ;
wire \spi_ctrl_reduced_instance|clk_count[6]~7 ;
wire \spi_ctrl_reduced_instance|clk_count[6]~7COUT1_22 ;
wire \spi_ctrl_reduced_instance|LessThan0~0_combout ;
wire \spi_ctrl_reduced_instance|LessThan0~1_combout ;
wire \spi_ctrl_reduced_instance|spi_clk~regout ;
wire \spi_ctrl_reduced_instance|rst_count[1]~13 ;
wire \spi_ctrl_reduced_instance|rst_count[1]~13COUT1_16 ;
wire \spi_ctrl_reduced_instance|rst_count[2]~1 ;
wire \spi_ctrl_reduced_instance|rst_count[2]~1COUT1_17 ;
wire \spi_ctrl_reduced_instance|rst_count[3]~3 ;
wire \spi_ctrl_reduced_instance|rst_count[3]~3COUT1_18 ;
wire \spi_ctrl_reduced_instance|rst_count[4]~5 ;
wire \spi_ctrl_reduced_instance|rst_count[5]~7 ;
wire \spi_ctrl_reduced_instance|rst_count[5]~7COUT1_19 ;
wire \spi_ctrl_reduced_instance|rst_count[6]~9 ;
wire \spi_ctrl_reduced_instance|rst_count[6]~9COUT1_20 ;
wire \spi_ctrl_reduced_instance|LessThan1~0_combout ;
wire \spi_ctrl_reduced_instance|LessThan1~1_combout ;
wire \spi_ctrl_reduced_instance|rst_flag~regout ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0]~9 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0]~9COUT1_12 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1]~3 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1]~3COUT1_13 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2]~5 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2]~5COUT1_14 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0_combout ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1]~13 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1]~13COUT1_16 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2]~11 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2]~11COUT1_17 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3]~9 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3]~9COUT1_18 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5COUT1_19 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6]~1 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6]~1COUT1_20 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16_combout ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4]~10_combout ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~7 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~7COUT1_15 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0]~7 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0]~7COUT1_19 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1]~3 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1]~3COUT1_20 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2]~1 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2]~1COUT1_21 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3]~5 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3]~5COUT1_22 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9COUT1_23 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6]~11 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6]~11COUT1_24 ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2_combout ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3_combout ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0_combout ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1_combout ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0_combout ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~regout ;
wire \linkDSM~0_combout ;
wire \linkDSM~regout ;
wire \BusB[69]~30_combout ;
wire \BusB[69]~31_combout ;
wire \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr~regout ;
wire \linkTPM~0_combout ;
wire \linkTPM~regout ;
wire [3:0] \my_uart_rx|rx_count ;
wire [7:0] \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db ;
wire [23:0] Rx_cmd;
wire [31:0] Buff_temp;
wire [31:0] \pwm_out|count_reg ;
wire [7:0] \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count ;
wire [7:0] \my_uart_rx|rx_data_reg ;
wire [4:0] \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 ;
wire [7:0] \my_uart_rx|rx_data_temp ;
wire [7:0] \spi_ctrl_reduced_instance|clk_count ;
wire [7:0] \spi_ctrl_reduced_instance|rst_count ;
wire [12:0] \speed_select|cnt_rx ;


// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[73]~I (
	.datain(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr~regout ),
	.oe(\linkDSS~regout ),
	.combout(\BusB[73]~10 ),
	.padio(BusB[73]));
// synopsys translate_off
defparam \BusB[73]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[77]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusB[77]~12 ),
	.padio(BusB[77]));
// synopsys translate_off
defparam \BusB[77]~I .open_drain_output = "true";
defparam \BusB[77]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[81]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusB[81]~13 ),
	.padio(BusB[81]));
// synopsys translate_off
defparam \BusB[81]~I .open_drain_output = "true";
defparam \BusB[81]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst_n~combout ),
	.padio(rst_n));
// synopsys translate_off
defparam \rst_n~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \speed_select|cnt_rx[0] (
// Equation(s):
// \speed_select|cnt_rx [0] = DFFEAS((!\speed_select|cnt_rx [0]), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[0]~21  = CARRY((\speed_select|cnt_rx [0]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [0]),
	.cout(\speed_select|cnt_rx[0]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[0] .lut_mask = "55aa";
defparam \speed_select|cnt_rx[0] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[0] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[0] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[0] .sum_lutc_input = "datac";
defparam \speed_select|cnt_rx[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \speed_select|cnt_rx[1] (
// Equation(s):
// \speed_select|cnt_rx [1] = DFFEAS(\speed_select|cnt_rx [1] $ ((((\speed_select|cnt_rx[0]~21 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[1]~23  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))
// \speed_select|cnt_rx[1]~23COUT1_27  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [1]),
	.cout(),
	.cout0(\speed_select|cnt_rx[1]~23 ),
	.cout1(\speed_select|cnt_rx[1]~23COUT1_27 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[1] .cin_used = "true";
defparam \speed_select|cnt_rx[1] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[1] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[1] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[1] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[1] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \speed_select|cnt_rx[2] (
// Equation(s):
// \speed_select|cnt_rx [2] = DFFEAS(\speed_select|cnt_rx [2] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23COUT1_27 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[2]~25  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23 ))))
// \speed_select|cnt_rx[2]~25COUT1_28  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23COUT1_27 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[1]~23 ),
	.cin1(\speed_select|cnt_rx[1]~23COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [2]),
	.cout(),
	.cout0(\speed_select|cnt_rx[2]~25 ),
	.cout1(\speed_select|cnt_rx[2]~25COUT1_28 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[2] .cin0_used = "true";
defparam \speed_select|cnt_rx[2] .cin1_used = "true";
defparam \speed_select|cnt_rx[2] .cin_used = "true";
defparam \speed_select|cnt_rx[2] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[2] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[2] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[2] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[2] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \speed_select|cnt_rx[3] (
// Equation(s):
// \speed_select|cnt_rx [3] = DFFEAS((\speed_select|cnt_rx [3] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25COUT1_28 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[3]~17  = CARRY(((!\speed_select|cnt_rx[2]~25 ) # (!\speed_select|cnt_rx [3])))
// \speed_select|cnt_rx[3]~17COUT1_29  = CARRY(((!\speed_select|cnt_rx[2]~25COUT1_28 ) # (!\speed_select|cnt_rx [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[2]~25 ),
	.cin1(\speed_select|cnt_rx[2]~25COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [3]),
	.cout(),
	.cout0(\speed_select|cnt_rx[3]~17 ),
	.cout1(\speed_select|cnt_rx[3]~17COUT1_29 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[3] .cin0_used = "true";
defparam \speed_select|cnt_rx[3] .cin1_used = "true";
defparam \speed_select|cnt_rx[3] .cin_used = "true";
defparam \speed_select|cnt_rx[3] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[3] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[3] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[3] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[3] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \speed_select|cnt_rx[4] (
// Equation(s):
// \speed_select|cnt_rx [4] = DFFEAS(\speed_select|cnt_rx [4] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17COUT1_29 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[4]~19  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17 ))))
// \speed_select|cnt_rx[4]~19COUT1_30  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17COUT1_29 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[3]~17 ),
	.cin1(\speed_select|cnt_rx[3]~17COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [4]),
	.cout(),
	.cout0(\speed_select|cnt_rx[4]~19 ),
	.cout1(\speed_select|cnt_rx[4]~19COUT1_30 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[4] .cin0_used = "true";
defparam \speed_select|cnt_rx[4] .cin1_used = "true";
defparam \speed_select|cnt_rx[4] .cin_used = "true";
defparam \speed_select|cnt_rx[4] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[4] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[4] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[4] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[4] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \speed_select|cnt_rx[5] (
// Equation(s):
// \speed_select|cnt_rx [5] = DFFEAS((\speed_select|cnt_rx [5] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19COUT1_30 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[5]~13  = CARRY(((!\speed_select|cnt_rx[4]~19COUT1_30 ) # (!\speed_select|cnt_rx [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[4]~19 ),
	.cin1(\speed_select|cnt_rx[4]~19COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [5]),
	.cout(\speed_select|cnt_rx[5]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[5] .cin0_used = "true";
defparam \speed_select|cnt_rx[5] .cin1_used = "true";
defparam \speed_select|cnt_rx[5] .cin_used = "true";
defparam \speed_select|cnt_rx[5] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[5] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[5] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[5] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[5] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \speed_select|cnt_rx[6] (
// Equation(s):
// \speed_select|cnt_rx [6] = DFFEAS((\speed_select|cnt_rx [6] $ ((!\speed_select|cnt_rx[5]~13 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[6]~11  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))
// \speed_select|cnt_rx[6]~11COUT1_31  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [6]),
	.cout(),
	.cout0(\speed_select|cnt_rx[6]~11 ),
	.cout1(\speed_select|cnt_rx[6]~11COUT1_31 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[6] .cin_used = "true";
defparam \speed_select|cnt_rx[6] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[6] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[6] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[6] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[6] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \speed_select|cnt_rx[7] (
// Equation(s):
// \speed_select|cnt_rx [7] = DFFEAS((\speed_select|cnt_rx [7] $ (((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11COUT1_31 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[7]~15  = CARRY(((!\speed_select|cnt_rx[6]~11 ) # (!\speed_select|cnt_rx [7])))
// \speed_select|cnt_rx[7]~15COUT1_32  = CARRY(((!\speed_select|cnt_rx[6]~11COUT1_31 ) # (!\speed_select|cnt_rx [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[6]~11 ),
	.cin1(\speed_select|cnt_rx[6]~11COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [7]),
	.cout(),
	.cout0(\speed_select|cnt_rx[7]~15 ),
	.cout1(\speed_select|cnt_rx[7]~15COUT1_32 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[7] .cin0_used = "true";
defparam \speed_select|cnt_rx[7] .cin1_used = "true";
defparam \speed_select|cnt_rx[7] .cin_used = "true";
defparam \speed_select|cnt_rx[7] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[7] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[7] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[7] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[7] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \speed_select|LessThan0~0 (
// Equation(s):
// \speed_select|LessThan0~0_combout  = ((!\speed_select|cnt_rx [3] & (!\speed_select|cnt_rx [1] & !\speed_select|cnt_rx [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(\speed_select|cnt_rx [1]),
	.datad(\speed_select|cnt_rx [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~0 .lut_mask = "0003";
defparam \speed_select|LessThan0~0 .operation_mode = "normal";
defparam \speed_select|LessThan0~0 .output_mode = "comb_only";
defparam \speed_select|LessThan0~0 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~0 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \speed_select|LessThan0~1 (
// Equation(s):
// \speed_select|LessThan0~1_combout  = (!\speed_select|cnt_rx [6] & (((\speed_select|LessThan0~0_combout ) # (!\speed_select|cnt_rx [5])) # (!\speed_select|cnt_rx [4])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [6]),
	.datab(\speed_select|cnt_rx [4]),
	.datac(\speed_select|LessThan0~0_combout ),
	.datad(\speed_select|cnt_rx [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~1 .lut_mask = "5155";
defparam \speed_select|LessThan0~1 .operation_mode = "normal";
defparam \speed_select|LessThan0~1 .output_mode = "comb_only";
defparam \speed_select|LessThan0~1 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~1 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \speed_select|cnt_rx[8] (
// Equation(s):
// \speed_select|cnt_rx [8] = DFFEAS((\speed_select|cnt_rx [8] $ ((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15COUT1_32 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[8]~9  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15 )))
// \speed_select|cnt_rx[8]~9COUT1_33  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15COUT1_32 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[7]~15 ),
	.cin1(\speed_select|cnt_rx[7]~15COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [8]),
	.cout(),
	.cout0(\speed_select|cnt_rx[8]~9 ),
	.cout1(\speed_select|cnt_rx[8]~9COUT1_33 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[8] .cin0_used = "true";
defparam \speed_select|cnt_rx[8] .cin1_used = "true";
defparam \speed_select|cnt_rx[8] .cin_used = "true";
defparam \speed_select|cnt_rx[8] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[8] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[8] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[8] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[8] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \speed_select|cnt_rx[9] (
// Equation(s):
// \speed_select|cnt_rx [9] = DFFEAS(\speed_select|cnt_rx [9] $ (((((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9COUT1_33 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[9]~1  = CARRY(((!\speed_select|cnt_rx[8]~9 )) # (!\speed_select|cnt_rx [9]))
// \speed_select|cnt_rx[9]~1COUT1_34  = CARRY(((!\speed_select|cnt_rx[8]~9COUT1_33 )) # (!\speed_select|cnt_rx [9]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[8]~9 ),
	.cin1(\speed_select|cnt_rx[8]~9COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [9]),
	.cout(),
	.cout0(\speed_select|cnt_rx[9]~1 ),
	.cout1(\speed_select|cnt_rx[9]~1COUT1_34 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[9] .cin0_used = "true";
defparam \speed_select|cnt_rx[9] .cin1_used = "true";
defparam \speed_select|cnt_rx[9] .cin_used = "true";
defparam \speed_select|cnt_rx[9] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[9] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[9] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[9] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[9] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \speed_select|cnt_rx[10] (
// Equation(s):
// \speed_select|cnt_rx [10] = DFFEAS(\speed_select|cnt_rx [10] $ ((((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1COUT1_34 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[10]~5  = CARRY((\speed_select|cnt_rx [10] & ((!\speed_select|cnt_rx[9]~1COUT1_34 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[9]~1 ),
	.cin1(\speed_select|cnt_rx[9]~1COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [10]),
	.cout(\speed_select|cnt_rx[10]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[10] .cin0_used = "true";
defparam \speed_select|cnt_rx[10] .cin1_used = "true";
defparam \speed_select|cnt_rx[10] .cin_used = "true";
defparam \speed_select|cnt_rx[10] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[10] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[10] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[10] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[10] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \speed_select|cnt_rx[11] (
// Equation(s):
// \speed_select|cnt_rx [11] = DFFEAS(\speed_select|cnt_rx [11] $ ((((\speed_select|cnt_rx[10]~5 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[11]~7  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))
// \speed_select|cnt_rx[11]~7COUT1_35  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [11]),
	.cout(),
	.cout0(\speed_select|cnt_rx[11]~7 ),
	.cout1(\speed_select|cnt_rx[11]~7COUT1_35 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[11] .cin_used = "true";
defparam \speed_select|cnt_rx[11] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[11] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[11] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[11] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[11] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \speed_select|cnt_rx[12] (
// Equation(s):
// \speed_select|cnt_rx [12] = DFFEAS((((!\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7 ) # (\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7COUT1_35 ) $ (!\speed_select|cnt_rx [12]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\speed_select|cnt_rx [12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(\speed_select|cnt_rx[11]~7 ),
	.cin1(\speed_select|cnt_rx[11]~7COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[12] .cin0_used = "true";
defparam \speed_select|cnt_rx[12] .cin1_used = "true";
defparam \speed_select|cnt_rx[12] .cin_used = "true";
defparam \speed_select|cnt_rx[12] .lut_mask = "f00f";
defparam \speed_select|cnt_rx[12] .operation_mode = "normal";
defparam \speed_select|cnt_rx[12] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[12] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[12] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[12] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rs232_rx~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rs232_rx~combout ),
	.padio(rs232_rx));
// synopsys translate_off
defparam \rs232_rx~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxii_lcell \my_uart_rx|rx_count[2] (
// Equation(s):
// \my_uart_rx|rx_count [2] = DFFEAS(\my_uart_rx|rx_count [2] $ (((!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [0] & \my_uart_rx|rx_count [1])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[2] .lut_mask = "9ccc";
defparam \my_uart_rx|rx_count[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \my_uart_rx|rx_count[3] (
// Equation(s):
// \my_uart_rx|rx_count [3] = DFFEAS((\my_uart_rx|rx_count [3] & ((\my_uart_rx|rx_count [2]) # ((\my_uart_rx|rx_count [1]) # (!\my_uart_rx|rx_count [0])))) # (!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [2] & (\my_uart_rx|rx_count [0] & 
// \my_uart_rx|rx_count [1]))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[3] .lut_mask = "ea8a";
defparam \my_uart_rx|rx_count[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \my_uart_rx|rx_count[0] (
// Equation(s):
// \my_uart_rx|rx_count [0] = DFFEAS(\my_uart_rx|rx_count [0] $ ((((!\my_uart_rx|rx_count [2] & !\my_uart_rx|rx_count [1])) # (!\my_uart_rx|rx_count [3]))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[0] .lut_mask = "9995";
defparam \my_uart_rx|rx_count[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxii_lcell \my_uart_rx|rx_count[1] (
// Equation(s):
// \my_uart_rx|rx_count [1] = DFFEAS((\my_uart_rx|rx_count [1] $ (((\my_uart_rx|rx_count [0] & !\my_uart_rx|rx_count [3])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[1] .lut_mask = "cc3c";
defparam \my_uart_rx|rx_count[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxii_lcell \my_uart_rx|rx_data_reg[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~0_combout  = (((!\my_uart_rx|rx_count [2] & !\my_uart_rx|rx_count [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~0 .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \my_uart_rx|rx_complete_reg~1 (
// Equation(s):
// \my_uart_rx|rx_complete_reg~1_combout  = (((!\rst_n~combout ) # (!\my_uart_rx|rx_enable_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_enable_reg~regout ),
	.datad(\rst_n~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_complete_reg~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg~1 .lut_mask = "0fff";
defparam \my_uart_rx|rx_complete_reg~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_complete_reg~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \my_uart_rx|rx_complete_reg (
// Equation(s):
// \my_uart_rx|rx_complete_reg~regout  = DFFEAS((\my_uart_rx|rx_complete_reg~regout ) # ((!\my_uart_rx|rx_count [1] & (!\my_uart_rx|rx_count [0] & \my_uart_rx|rx_data_reg[7]~0_combout ))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// !\my_uart_rx|rx_complete_reg~1_combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_complete_reg~regout ),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(\my_uart_rx|rx_complete_reg~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_complete_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg .lut_mask = "f1f0";
defparam \my_uart_rx|rx_complete_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_complete_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \my_uart_rx|rx_enable_reg~0 (
// Equation(s):
// \my_uart_rx|rx_enable_reg~0_combout  = (((\my_uart_rx|rx_complete_reg~regout )) # (!\rst_n~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst_n~combout ),
	.datac(vcc),
	.datad(\my_uart_rx|rx_complete_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_enable_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg~0 .lut_mask = "ff33";
defparam \my_uart_rx|rx_enable_reg~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_enable_reg~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \my_uart_rx|rx_enable_reg (
// Equation(s):
// \my_uart_rx|rx_enable_reg~regout  = DFFEAS(VCC, !\rs232_rx~combout , !\my_uart_rx|rx_enable_reg~0_combout , , , , , , )

	.clk(!\rs232_rx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\my_uart_rx|rx_enable_reg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_enable_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg .lut_mask = "ffff";
defparam \my_uart_rx|rx_enable_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_enable_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \speed_select|always2~0 (
// Equation(s):
// \speed_select|always2~0_combout  = (((!\speed_select|cnt_rx [9] & \my_uart_rx|rx_enable_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\speed_select|cnt_rx [9]),
	.datad(\my_uart_rx|rx_enable_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~0 .lut_mask = "0f00";
defparam \speed_select|always2~0 .operation_mode = "normal";
defparam \speed_select|always2~0 .output_mode = "comb_only";
defparam \speed_select|always2~0 .register_cascade_mode = "off";
defparam \speed_select|always2~0 .sum_lutc_input = "datac";
defparam \speed_select|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \speed_select|always2~1 (
// Equation(s):
// \speed_select|always2~1_combout  = (!\speed_select|cnt_rx [10] & (!\speed_select|cnt_rx [11] & (!\speed_select|cnt_rx [12] & \speed_select|always2~0_combout )))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [10]),
	.datab(\speed_select|cnt_rx [11]),
	.datac(\speed_select|cnt_rx [12]),
	.datad(\speed_select|always2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~1 .lut_mask = "0100";
defparam \speed_select|always2~1 .operation_mode = "normal";
defparam \speed_select|always2~1 .output_mode = "comb_only";
defparam \speed_select|always2~1 .register_cascade_mode = "off";
defparam \speed_select|always2~1 .sum_lutc_input = "datac";
defparam \speed_select|always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \speed_select|always1~0 (
// Equation(s):
// \speed_select|always1~0_combout  = ((\speed_select|cnt_rx [7] & (\speed_select|cnt_rx [8] & !\speed_select|LessThan0~1_combout ))) # (!\speed_select|always2~1_combout )

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [7]),
	.datab(\speed_select|cnt_rx [8]),
	.datac(\speed_select|LessThan0~1_combout ),
	.datad(\speed_select|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always1~0 .lut_mask = "08ff";
defparam \speed_select|always1~0 .operation_mode = "normal";
defparam \speed_select|always1~0 .output_mode = "comb_only";
defparam \speed_select|always1~0 .register_cascade_mode = "off";
defparam \speed_select|always1~0 .sum_lutc_input = "datac";
defparam \speed_select|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \speed_select|always2~2 (
// Equation(s):
// \speed_select|always2~2_combout  = (\speed_select|cnt_rx [2]) # ((\speed_select|cnt_rx [1] & ((\speed_select|cnt_rx [0]) # (\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [1] & (\speed_select|cnt_rx [0] & \speed_select|cnt_rx [7])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(\speed_select|cnt_rx [0]),
	.datac(\speed_select|cnt_rx [2]),
	.datad(\speed_select|cnt_rx [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~2 .lut_mask = "fef8";
defparam \speed_select|always2~2 .operation_mode = "normal";
defparam \speed_select|always2~2 .output_mode = "comb_only";
defparam \speed_select|always2~2 .register_cascade_mode = "off";
defparam \speed_select|always2~2 .sum_lutc_input = "datac";
defparam \speed_select|always2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \speed_select|always2~3 (
// Equation(s):
// \speed_select|always2~3_combout  = (\speed_select|cnt_rx [4] & (((\speed_select|cnt_rx [3] & \speed_select|always2~2_combout )) # (!\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [4] & (\speed_select|cnt_rx [3] & (!\speed_select|cnt_rx [7] & 
// \speed_select|always2~2_combout )))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(\speed_select|cnt_rx [3]),
	.datac(\speed_select|cnt_rx [7]),
	.datad(\speed_select|always2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~3 .lut_mask = "8e0a";
defparam \speed_select|always2~3 .operation_mode = "normal";
defparam \speed_select|always2~3 .output_mode = "comb_only";
defparam \speed_select|always2~3 .register_cascade_mode = "off";
defparam \speed_select|always2~3 .sum_lutc_input = "datac";
defparam \speed_select|always2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \speed_select|always2~4 (
// Equation(s):
// \speed_select|always2~4_combout  = (\speed_select|cnt_rx [7] & (((!\speed_select|cnt_rx [5] & !\speed_select|always2~3_combout )) # (!\speed_select|cnt_rx [6]))) # (!\speed_select|cnt_rx [7] & ((\speed_select|cnt_rx [5]) # ((\speed_select|cnt_rx [6]) # 
// (\speed_select|always2~3_combout ))))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [5]),
	.datab(\speed_select|cnt_rx [7]),
	.datac(\speed_select|cnt_rx [6]),
	.datad(\speed_select|always2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~4 .lut_mask = "3f7e";
defparam \speed_select|always2~4 .operation_mode = "normal";
defparam \speed_select|always2~4 .output_mode = "comb_only";
defparam \speed_select|always2~4 .register_cascade_mode = "off";
defparam \speed_select|always2~4 .sum_lutc_input = "datac";
defparam \speed_select|always2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \speed_select|buad_clk_rx_reg (
// Equation(s):
// \speed_select|buad_clk_rx_reg~regout  = DFFEAS((!\speed_select|cnt_rx [8] & (((\speed_select|always2~4_combout  & \speed_select|always2~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [8]),
	.datab(vcc),
	.datac(\speed_select|always2~4_combout ),
	.datad(\speed_select|always2~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|buad_clk_rx_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|buad_clk_rx_reg .lut_mask = "5000";
defparam \speed_select|buad_clk_rx_reg .operation_mode = "normal";
defparam \speed_select|buad_clk_rx_reg .output_mode = "reg_only";
defparam \speed_select|buad_clk_rx_reg .register_cascade_mode = "off";
defparam \speed_select|buad_clk_rx_reg .sum_lutc_input = "datac";
defparam \speed_select|buad_clk_rx_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N6
maxii_lcell \my_uart_rx|rx_data_temp[1]~4 (
// Equation(s):
// \my_uart_rx|rx_data_temp[1]~4_combout  = (((\rs232_rx~combout  & \my_uart_rx|rx_count [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232_rx~combout ),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1]~4 .lut_mask = "f000";
defparam \my_uart_rx|rx_data_temp[1]~4 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1]~4 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[1]~4 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1]~4 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N3
maxii_lcell \my_uart_rx|rx_data_temp[0]~6 (
// Equation(s):
// \my_uart_rx|rx_data_temp[0]~6_combout  = (\my_uart_rx|rx_data_temp [0] & ((\my_uart_rx|rx_count [0] $ (!\my_uart_rx|rx_count [1])) # (!\my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_data_temp [0]),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0]~6 .lut_mask = "90f0";
defparam \my_uart_rx|rx_data_temp[0]~6 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0]~6 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[0]~6 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0]~6 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N0
maxii_lcell \my_uart_rx|rx_data_temp[0] (
// Equation(s):
// \my_uart_rx|rx_data_temp [0] = DFFEAS((\my_uart_rx|rx_data_temp[0]~6_combout ) # ((!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_data_reg[7]~0_combout  & \my_uart_rx|rx_data_temp[1]~4_combout ))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datac(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.datad(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0] .lut_mask = "ff40";
defparam \my_uart_rx|rx_data_temp[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \my_uart_rx|rx_data_reg[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~1_combout  = (!\my_uart_rx|rx_count [1] & (!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_enable_reg~regout  & \my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_enable_reg~regout ),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~1 .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxii_lcell \my_uart_rx|rx_data_reg[0] (
// Equation(s):
// \my_uart_rx|rx_data_reg [0] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [0], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [0]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[0] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxii_lcell \my_uart_rx|Mux8~0 (
// Equation(s):
// \my_uart_rx|Mux8~0_combout  = (\rs232_rx~combout  & (((\my_uart_rx|rx_count [2] & !\my_uart_rx|rx_count [1]))))

	.clk(gnd),
	.dataa(\rs232_rx~combout ),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux8~0 .lut_mask = "00a0";
defparam \my_uart_rx|Mux8~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux8~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux8~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux8~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxii_lcell \my_uart_rx|Mux2~0 (
// Equation(s):
// \my_uart_rx|Mux2~0_combout  = (((\my_uart_rx|rx_count [0] & !\my_uart_rx|rx_count [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux2~0 .lut_mask = "00f0";
defparam \my_uart_rx|Mux2~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux2~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux2~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux2~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxii_lcell \my_uart_rx|rx_data_temp[3] (
// Equation(s):
// \my_uart_rx|rx_data_temp [3] = DFFEAS((\my_uart_rx|Mux2~0_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_data_temp [3] & \my_uart_rx|rx_count [1])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|Mux8~0_combout ),
	.datab(\my_uart_rx|Mux2~0_combout ),
	.datac(\my_uart_rx|rx_data_temp [3]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[3] .lut_mask = "c888";
defparam \my_uart_rx|rx_data_temp[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N5
maxii_lcell \my_uart_rx|rx_data_temp[1] (
// Equation(s):
// \my_uart_rx|rx_data_temp [1] = DFFEAS((\my_uart_rx|rx_data_reg[7]~0_combout  & ((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_temp[1]~4_combout ))) # (!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_data_temp [1])))) # 
// (!\my_uart_rx|rx_data_reg[7]~0_combout  & (\my_uart_rx|rx_data_temp [1])), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp [1]),
	.datab(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datac(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1] .lut_mask = "e2aa";
defparam \my_uart_rx|rx_data_temp[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxii_lcell \my_uart_rx|rx_data_reg[1] (
// Equation(s):
// \my_uart_rx|rx_data_reg [1] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [1], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [1]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[1] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxii_lcell \my_uart_rx|Mux7~3 (
// Equation(s):
// \my_uart_rx|Mux7~3_combout  = (\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_count [1] & ((\rs232_rx~combout ))) # (!\my_uart_rx|rx_count [1] & (\my_uart_rx|rx_data_temp [4])))) # (!\my_uart_rx|rx_count [2] & (\my_uart_rx|rx_count [1] & 
// (\my_uart_rx|rx_data_temp [4])))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_data_temp [4]),
	.datad(\rs232_rx~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~3 .lut_mask = "e860";
defparam \my_uart_rx|Mux7~3 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~3 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~3 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~3 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxii_lcell \my_uart_rx|Mux7~2 (
// Equation(s):
// \my_uart_rx|Mux7~2_combout  = ((!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [0] $ (\my_uart_rx|rx_count [2]))))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~2 .lut_mask = "005a";
defparam \my_uart_rx|Mux7~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxii_lcell \my_uart_rx|rx_data_temp[4] (
// Equation(s):
// \my_uart_rx|rx_data_temp [4] = DFFEAS((\my_uart_rx|Mux7~3_combout  & (!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [2] $ (\my_uart_rx|rx_count [0])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux7~2_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|Mux7~3_combout ),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[4] .lut_mask = "0060";
defparam \my_uart_rx|rx_data_temp[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxii_lcell \my_uart_rx|rx_data_reg[4] (
// Equation(s):
// \my_uart_rx|rx_data_reg [4] = DFFEAS((((\my_uart_rx|rx_data_temp [4]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_data_temp [4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[4] .lut_mask = "ff00";
defparam \my_uart_rx|rx_data_reg[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxii_lcell \my_uart_rx|rx_data_temp[2] (
// Equation(s):
// \my_uart_rx|rx_data_temp [2] = DFFEAS((\my_uart_rx|Mux7~2_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_data_temp [2] & \my_uart_rx|rx_count [1])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux7~2_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|Mux7~2_combout ),
	.datab(\my_uart_rx|Mux8~0_combout ),
	.datac(\my_uart_rx|rx_data_temp [2]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[2] .lut_mask = "a888";
defparam \my_uart_rx|rx_data_temp[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N5
maxii_lcell \my_uart_rx|rx_data_temp[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~0_combout  = (\rs232_rx~combout  & (!\my_uart_rx|rx_count [2] & (!\my_uart_rx|rx_count [1] & \my_uart_rx|rx_count [3])))

	.clk(gnd),
	.dataa(\rs232_rx~combout ),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~0 .lut_mask = "0200";
defparam \my_uart_rx|rx_data_temp[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N2
maxii_lcell \my_uart_rx|rx_data_temp[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~1_combout  = (((!\my_uart_rx|rx_count [2] & !\my_uart_rx|rx_count [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~1 .lut_mask = "000f";
defparam \my_uart_rx|rx_data_temp[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N6
maxii_lcell \my_uart_rx|rx_data_temp[7] (
// Equation(s):
// \my_uart_rx|rx_data_temp [7] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_temp[7]~0_combout ) # ((\my_uart_rx|rx_data_temp [7] & !\my_uart_rx|rx_data_temp[7]~1_combout )))) # (!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_data_temp [7])), 
// !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp [7]),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.datad(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7] .lut_mask = "e2ea";
defparam \my_uart_rx|rx_data_temp[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N7
maxii_lcell \my_uart_rx|Mux5~0 (
// Equation(s):
// \my_uart_rx|Mux5~0_combout  = ((\my_uart_rx|rx_count [0] $ (\my_uart_rx|rx_count [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux5~0 .lut_mask = "0ff0";
defparam \my_uart_rx|Mux5~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux5~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux5~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux5~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N8
maxii_lcell \my_uart_rx|rx_data_temp[6] (
// Equation(s):
// \my_uart_rx|rx_data_temp [6] = DFFEAS((\my_uart_rx|Mux5~0_combout  & ((\my_uart_rx|rx_data_temp[7]~0_combout ) # ((\my_uart_rx|rx_data_temp [6] & !\my_uart_rx|rx_data_temp[7]~1_combout )))) # (!\my_uart_rx|Mux5~0_combout  & (\my_uart_rx|rx_data_temp 
// [6])), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp [6]),
	.datab(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.datac(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.datad(\my_uart_rx|Mux5~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[6] .lut_mask = "f2aa";
defparam \my_uart_rx|rx_data_temp[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxii_lcell \my_uart_rx|rx_data_reg[6] (
// Equation(s):
// \my_uart_rx|rx_data_reg [6] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [6], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [6]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[6] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxii_lcell \my_uart_rx|rx_data_reg[7] (
// Equation(s):
// \Equal0~0  = (((!B1_rx_data_reg[7] & !\my_uart_rx|rx_data_reg [6])))
// \my_uart_rx|rx_data_reg [7] = DFFEAS(\Equal0~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [7], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [7]),
	.datad(\my_uart_rx|rx_data_reg [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0 ),
	.regout(\my_uart_rx|rx_data_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7] .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxii_lcell \my_uart_rx|rx_data_reg[2] (
// Equation(s):
// \Equal0~1  = (!\my_uart_rx|rx_data_reg [1] & (!\my_uart_rx|rx_data_reg [4] & (B1_rx_data_reg[2] & \Equal0~0 )))
// \my_uart_rx|rx_data_reg [2] = DFFEAS(\Equal0~1 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [2], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [1]),
	.datab(\my_uart_rx|rx_data_reg [4]),
	.datac(\my_uart_rx|rx_data_temp [2]),
	.datad(\Equal0~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1 ),
	.regout(\my_uart_rx|rx_data_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[2] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[2] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[2] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxii_lcell \my_uart_rx|rx_data_reg[3] (
// Equation(s):
// \Equal1~0  = (!\my_uart_rx|rx_data_reg [5] & (\my_uart_rx|rx_data_reg [0] & (B1_rx_data_reg[3] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [3] = DFFEAS(\Equal1~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [3], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [5]),
	.datab(\my_uart_rx|rx_data_reg [0]),
	.datac(\my_uart_rx|rx_data_temp [3]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~0 ),
	.regout(\my_uart_rx|rx_data_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[3] .lut_mask = "4000";
defparam \my_uart_rx|rx_data_reg[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[3] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[3] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxii_lcell \my_uart_rx|Mux6~2 (
// Equation(s):
// \my_uart_rx|Mux6~2_combout  = (\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_count [1] & ((\rs232_rx~combout ))) # (!\my_uart_rx|rx_count [1] & (\my_uart_rx|rx_data_temp [5])))) # (!\my_uart_rx|rx_count [2] & (\my_uart_rx|rx_data_temp [5] & 
// (\my_uart_rx|rx_count [1])))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|rx_data_temp [5]),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\rs232_rx~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux6~2 .lut_mask = "e848";
defparam \my_uart_rx|Mux6~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux6~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux6~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux6~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxii_lcell \my_uart_rx|rx_data_temp[5] (
// Equation(s):
// \my_uart_rx|rx_data_temp [5] = DFFEAS(((\my_uart_rx|Mux6~2_combout  & (\my_uart_rx|rx_count [0] & !\my_uart_rx|rx_count [3]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(\my_uart_rx|Mux6~2_combout ),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[5] .lut_mask = "00c0";
defparam \my_uart_rx|rx_data_temp[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[5] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[5] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxii_lcell \my_uart_rx|rx_data_reg[5] (
// Equation(s):
// \Equal0~2  = (!\my_uart_rx|rx_data_reg [3] & (!\my_uart_rx|rx_data_reg [0] & (B1_rx_data_reg[5] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [5] = DFFEAS(\Equal0~2 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [5], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [3]),
	.datab(\my_uart_rx|rx_data_reg [0]),
	.datac(\my_uart_rx|rx_data_temp [5]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2 ),
	.regout(\my_uart_rx|rx_data_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[5] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[5] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[5] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell flag_reg(
// Equation(s):
// \flag_reg~regout  = DFFEAS((((!\flag_reg~regout ))), !\my_uart_rx|rx_enable_reg~regout , GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\my_uart_rx|rx_enable_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\flag_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam flag_reg.lut_mask = "00ff";
defparam flag_reg.operation_mode = "normal";
defparam flag_reg.output_mode = "reg_only";
defparam flag_reg.register_cascade_mode = "off";
defparam flag_reg.sum_lutc_input = "datac";
defparam flag_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \Current.WAIT (
// Equation(s):
// \Current.WAIT~regout  = DFFEAS((!\Current.SAVE~regout  & (\Current.IDLE~regout  & (\Flag_temp~regout  $ (!\flag_reg~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Flag_temp~regout ),
	.datab(\Current.SAVE~regout ),
	.datac(\Current.IDLE~regout ),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.WAIT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.WAIT .lut_mask = "2010";
defparam \Current.WAIT .operation_mode = "normal";
defparam \Current.WAIT .output_mode = "reg_only";
defparam \Current.WAIT .register_cascade_mode = "off";
defparam \Current.WAIT .sum_lutc_input = "datac";
defparam \Current.WAIT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell Flag_temp(
// Equation(s):
// \Selector1~0  = (\Current.S1~regout  & ((Flag_temp $ (\flag_reg~regout )))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & (Flag_temp $ (\flag_reg~regout ))))
// \Flag_temp~regout  = DFFEAS(\Selector1~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , \flag_reg~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(\flag_reg~regout ),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~0 ),
	.regout(\Flag_temp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam Flag_temp.lut_mask = "0ee0";
defparam Flag_temp.operation_mode = "normal";
defparam Flag_temp.output_mode = "reg_and_comb";
defparam Flag_temp.register_cascade_mode = "off";
defparam Flag_temp.sum_lutc_input = "qfbk";
defparam Flag_temp.synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \always2~0 (
// Equation(s):
// \always2~0_combout  = ((\Flag_temp~regout  $ (\flag_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Flag_temp~regout ),
	.datad(\flag_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always2~0 .lut_mask = "0ff0";
defparam \always2~0 .operation_mode = "normal";
defparam \always2~0 .output_mode = "comb_only";
defparam \always2~0 .register_cascade_mode = "off";
defparam \always2~0 .sum_lutc_input = "datac";
defparam \always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxii_lcell \Current.SAVE (
// Equation(s):
// \Current.SAVE~regout  = DFFEAS((\Current.IDLE~regout  & (\Equal1~0  & (!\Current.SAVE~regout  & \always2~0_combout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Equal1~0 ),
	.datac(\Current.SAVE~regout ),
	.datad(\always2~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.SAVE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.SAVE .lut_mask = "0800";
defparam \Current.SAVE .operation_mode = "normal";
defparam \Current.SAVE .output_mode = "reg_only";
defparam \Current.SAVE .register_cascade_mode = "off";
defparam \Current.SAVE .sum_lutc_input = "datac";
defparam \Current.SAVE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxii_lcell \Current.IDLE (
// Equation(s):
// \Current.IDLE~regout  = DFFEAS(((!\Current.SAVE~regout  & ((\Current.IDLE~regout ) # (\Equal0~2 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(vcc),
	.datac(\Current.SAVE~regout ),
	.datad(\Equal0~2 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.IDLE .lut_mask = "0f0a";
defparam \Current.IDLE .operation_mode = "normal";
defparam \Current.IDLE .output_mode = "reg_only";
defparam \Current.IDLE .register_cascade_mode = "off";
defparam \Current.IDLE .sum_lutc_input = "datac";
defparam \Current.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \Current.S1 (
// Equation(s):
// \Current.S1~regout  = DFFEAS((\Current.IDLE~regout  & (\Selector1~0  & ((!\Equal1~0 )))) # (!\Current.IDLE~regout  & ((\Equal0~2 ) # ((\Selector1~0  & !\Equal1~0 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Selector1~0 ),
	.datac(\Equal0~2 ),
	.datad(\Equal1~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.S1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.S1 .lut_mask = "50dc";
defparam \Current.S1 .operation_mode = "normal";
defparam \Current.S1 .output_mode = "reg_only";
defparam \Current.S1 .register_cascade_mode = "off";
defparam \Current.S1 .sum_lutc_input = "datac";
defparam \Current.S1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell cmd_red(
// Equation(s):
// \cmd_red~regout  = DFFEAS((\Current.S1~regout ) # ((\cmd_red~regout  & ((\Current.WAIT~regout ) # (!\Current.IDLE~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\cmd_red~regout ),
	.datac(\Current.IDLE~regout ),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cmd_red~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam cmd_red.lut_mask = "eeae";
defparam cmd_red.operation_mode = "normal";
defparam cmd_red.output_mode = "reg_only";
defparam cmd_red.register_cascade_mode = "off";
defparam cmd_red.sum_lutc_input = "datac";
defparam cmd_red.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \Buff_temp[5] (
// Equation(s):
// Buff_temp[5] = DFFEAS((Buff_temp[5] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [5])))) # (!Buff_temp[5] & (((\Current.S1~regout  & \my_uart_rx|rx_data_reg [5])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(Buff_temp[5]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(\my_uart_rx|rx_data_reg [5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[5] .lut_mask = "f888";
defparam \Buff_temp[5] .operation_mode = "normal";
defparam \Buff_temp[5] .output_mode = "reg_only";
defparam \Buff_temp[5] .register_cascade_mode = "off";
defparam \Buff_temp[5] .sum_lutc_input = "datac";
defparam \Buff_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \Rx_cmd[5] (
// Equation(s):
// Rx_cmd[5] = DFFEAS((((Buff_temp[5]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[5] .lut_mask = "ff00";
defparam \Rx_cmd[5] .operation_mode = "normal";
defparam \Rx_cmd[5] .output_mode = "reg_only";
defparam \Rx_cmd[5] .register_cascade_mode = "off";
defparam \Rx_cmd[5] .sum_lutc_input = "datac";
defparam \Rx_cmd[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \Buff_temp[3] (
// Equation(s):
// Buff_temp[3] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [3]) # ((Buff_temp[3] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (((Buff_temp[3] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\my_uart_rx|rx_data_reg [3]),
	.datac(Buff_temp[3]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[3] .lut_mask = "f888";
defparam \Buff_temp[3] .operation_mode = "normal";
defparam \Buff_temp[3] .output_mode = "reg_only";
defparam \Buff_temp[3] .register_cascade_mode = "off";
defparam \Buff_temp[3] .sum_lutc_input = "datac";
defparam \Buff_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \Buff_temp[11] (
// Equation(s):
// Buff_temp[11] = DFFEAS((\Current.S1~regout  & ((Buff_temp[3]) # ((\Current.WAIT~regout  & Buff_temp[11])))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & ((Buff_temp[11])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[3]),
	.datad(Buff_temp[11]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[11] .lut_mask = "eca0";
defparam \Buff_temp[11] .operation_mode = "normal";
defparam \Buff_temp[11] .output_mode = "reg_only";
defparam \Buff_temp[11] .register_cascade_mode = "off";
defparam \Buff_temp[11] .sum_lutc_input = "datac";
defparam \Buff_temp[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \Buff_temp[19] (
// Equation(s):
// Buff_temp[19] = DFFEAS((\Current.S1~regout  & ((Buff_temp[11]) # ((\Current.WAIT~regout  & Buff_temp[19])))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & (Buff_temp[19]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[19]),
	.datad(Buff_temp[11]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[19] .lut_mask = "eac0";
defparam \Buff_temp[19] .operation_mode = "normal";
defparam \Buff_temp[19] .output_mode = "reg_only";
defparam \Buff_temp[19] .register_cascade_mode = "off";
defparam \Buff_temp[19] .sum_lutc_input = "datac";
defparam \Buff_temp[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \Rx_cmd[19] (
// Equation(s):
// Rx_cmd[19] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[19], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[19]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[19] .lut_mask = "0000";
defparam \Rx_cmd[19] .operation_mode = "normal";
defparam \Rx_cmd[19] .output_mode = "reg_only";
defparam \Rx_cmd[19] .register_cascade_mode = "off";
defparam \Rx_cmd[19] .sum_lutc_input = "datac";
defparam \Rx_cmd[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \Buff_temp[13] (
// Equation(s):
// Buff_temp[13] = DFFEAS((Buff_temp[13] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[5])))) # (!Buff_temp[13] & (((\Current.S1~regout  & Buff_temp[5])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[13]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[13] .lut_mask = "f888";
defparam \Buff_temp[13] .operation_mode = "normal";
defparam \Buff_temp[13] .output_mode = "reg_only";
defparam \Buff_temp[13] .register_cascade_mode = "off";
defparam \Buff_temp[13] .sum_lutc_input = "datac";
defparam \Buff_temp[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \Buff_temp[21] (
// Equation(s):
// Buff_temp[21] = DFFEAS((Buff_temp[13] & ((\Current.S1~regout ) # ((Buff_temp[21] & \Current.WAIT~regout )))) # (!Buff_temp[13] & (Buff_temp[21] & ((\Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[13]),
	.datab(Buff_temp[21]),
	.datac(\Current.S1~regout ),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[21] .lut_mask = "eca0";
defparam \Buff_temp[21] .operation_mode = "normal";
defparam \Buff_temp[21] .output_mode = "reg_only";
defparam \Buff_temp[21] .register_cascade_mode = "off";
defparam \Buff_temp[21] .sum_lutc_input = "datac";
defparam \Buff_temp[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \Rx_cmd[21] (
// Equation(s):
// Rx_cmd[21] = DFFEAS((((Buff_temp[21]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[21]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[21] .lut_mask = "ff00";
defparam \Rx_cmd[21] .operation_mode = "normal";
defparam \Rx_cmd[21] .output_mode = "reg_only";
defparam \Rx_cmd[21] .register_cascade_mode = "off";
defparam \Rx_cmd[21] .sum_lutc_input = "datac";
defparam \Rx_cmd[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \Buff_temp[6] (
// Equation(s):
// Buff_temp[6] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [6]) # ((\Current.WAIT~regout  & Buff_temp[6])))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & (Buff_temp[6]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[6]),
	.datad(\my_uart_rx|rx_data_reg [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[6] .lut_mask = "eac0";
defparam \Buff_temp[6] .operation_mode = "normal";
defparam \Buff_temp[6] .output_mode = "reg_only";
defparam \Buff_temp[6] .register_cascade_mode = "off";
defparam \Buff_temp[6] .sum_lutc_input = "datac";
defparam \Buff_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \Buff_temp[14] (
// Equation(s):
// Buff_temp[14] = DFFEAS((\Current.S1~regout  & ((Buff_temp[6]) # ((Buff_temp[14] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[14] & ((\Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[14]),
	.datac(Buff_temp[6]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[14] .lut_mask = "eca0";
defparam \Buff_temp[14] .operation_mode = "normal";
defparam \Buff_temp[14] .output_mode = "reg_only";
defparam \Buff_temp[14] .register_cascade_mode = "off";
defparam \Buff_temp[14] .sum_lutc_input = "datac";
defparam \Buff_temp[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \Buff_temp[22] (
// Equation(s):
// Buff_temp[22] = DFFEAS((\Current.S1~regout  & ((Buff_temp[14]) # ((Buff_temp[22] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (((Buff_temp[22] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[14]),
	.datac(Buff_temp[22]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[22] .lut_mask = "f888";
defparam \Buff_temp[22] .operation_mode = "normal";
defparam \Buff_temp[22] .output_mode = "reg_only";
defparam \Buff_temp[22] .register_cascade_mode = "off";
defparam \Buff_temp[22] .sum_lutc_input = "datac";
defparam \Buff_temp[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \Buff_temp[7] (
// Equation(s):
// Buff_temp[7] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [7]) # ((Buff_temp[7] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[7] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[7]),
	.datac(\Current.WAIT~regout ),
	.datad(\my_uart_rx|rx_data_reg [7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[7] .lut_mask = "eac0";
defparam \Buff_temp[7] .operation_mode = "normal";
defparam \Buff_temp[7] .output_mode = "reg_only";
defparam \Buff_temp[7] .register_cascade_mode = "off";
defparam \Buff_temp[7] .sum_lutc_input = "datac";
defparam \Buff_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \Buff_temp[15] (
// Equation(s):
// Buff_temp[15] = DFFEAS((\Current.S1~regout  & ((Buff_temp[7]) # ((Buff_temp[15] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (((Buff_temp[15] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[7]),
	.datac(Buff_temp[15]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[15] .lut_mask = "f888";
defparam \Buff_temp[15] .operation_mode = "normal";
defparam \Buff_temp[15] .output_mode = "reg_only";
defparam \Buff_temp[15] .register_cascade_mode = "off";
defparam \Buff_temp[15] .sum_lutc_input = "datac";
defparam \Buff_temp[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \Buff_temp[23] (
// Equation(s):
// Buff_temp[23] = DFFEAS((\Current.S1~regout  & ((Buff_temp[15]) # ((Buff_temp[23] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[23] & ((\Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[23]),
	.datac(Buff_temp[15]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[23] .lut_mask = "eca0";
defparam \Buff_temp[23] .operation_mode = "normal";
defparam \Buff_temp[23] .output_mode = "reg_only";
defparam \Buff_temp[23] .register_cascade_mode = "off";
defparam \Buff_temp[23] .sum_lutc_input = "datac";
defparam \Buff_temp[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \Rx_cmd[23] (
// Equation(s):
// Rx_cmd[23] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[23], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[23]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[23] .lut_mask = "0000";
defparam \Rx_cmd[23] .operation_mode = "normal";
defparam \Rx_cmd[23] .output_mode = "reg_only";
defparam \Rx_cmd[23] .register_cascade_mode = "off";
defparam \Rx_cmd[23] .sum_lutc_input = "datac";
defparam \Rx_cmd[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \Rx_cmd[22] (
// Equation(s):
// \Equal2~0  = (!Rx_cmd[19] & (!Rx_cmd[21] & (Rx_cmd[22] & !Rx_cmd[23])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[19]),
	.datab(Rx_cmd[21]),
	.datac(Buff_temp[22]),
	.datad(Rx_cmd[23]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~0 ),
	.regout(Rx_cmd[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[22] .lut_mask = "0010";
defparam \Rx_cmd[22] .operation_mode = "normal";
defparam \Rx_cmd[22] .output_mode = "comb_only";
defparam \Rx_cmd[22] .register_cascade_mode = "off";
defparam \Rx_cmd[22] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \Rx_cmd[7] (
// Equation(s):
// Rx_cmd[7] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[7]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[7] .lut_mask = "0000";
defparam \Rx_cmd[7] .operation_mode = "normal";
defparam \Rx_cmd[7] .output_mode = "reg_only";
defparam \Rx_cmd[7] .register_cascade_mode = "off";
defparam \Rx_cmd[7] .sum_lutc_input = "datac";
defparam \Rx_cmd[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \Rx_cmd[15] (
// Equation(s):
// Rx_cmd[15] = DFFEAS((((Buff_temp[15]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[15]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[15] .lut_mask = "ff00";
defparam \Rx_cmd[15] .operation_mode = "normal";
defparam \Rx_cmd[15] .output_mode = "reg_only";
defparam \Rx_cmd[15] .register_cascade_mode = "off";
defparam \Rx_cmd[15] .sum_lutc_input = "datac";
defparam \Rx_cmd[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \Rx_cmd[13] (
// Equation(s):
// Rx_cmd[13] = DFFEAS((((Buff_temp[13]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[13]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[13] .lut_mask = "ff00";
defparam \Rx_cmd[13] .operation_mode = "normal";
defparam \Rx_cmd[13] .output_mode = "reg_only";
defparam \Rx_cmd[13] .register_cascade_mode = "off";
defparam \Rx_cmd[13] .sum_lutc_input = "datac";
defparam \Rx_cmd[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \Rx_cmd[14] (
// Equation(s):
// \Equal2~1  = (!Rx_cmd[7] & (!Rx_cmd[15] & (Rx_cmd[14] & !Rx_cmd[13])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[7]),
	.datab(Rx_cmd[15]),
	.datac(Buff_temp[14]),
	.datad(Rx_cmd[13]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~1 ),
	.regout(Rx_cmd[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[14] .lut_mask = "0010";
defparam \Rx_cmd[14] .operation_mode = "normal";
defparam \Rx_cmd[14] .output_mode = "comb_only";
defparam \Rx_cmd[14] .register_cascade_mode = "off";
defparam \Rx_cmd[14] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \Rx_cmd[6] (
// Equation(s):
// \Equal2~2  = (!Rx_cmd[5] & (\Equal2~0  & (Rx_cmd[6] & \Equal2~1 )))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[5]),
	.datab(\Equal2~0 ),
	.datac(Buff_temp[6]),
	.datad(\Equal2~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~2 ),
	.regout(Rx_cmd[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[6] .lut_mask = "4000";
defparam \Rx_cmd[6] .operation_mode = "normal";
defparam \Rx_cmd[6] .output_mode = "comb_only";
defparam \Rx_cmd[6] .register_cascade_mode = "off";
defparam \Rx_cmd[6] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \Buff_temp[1] (
// Equation(s):
// Buff_temp[1] = DFFEAS((Buff_temp[1] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [1])))) # (!Buff_temp[1] & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [1])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(Buff_temp[1]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(\my_uart_rx|rx_data_reg [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[1] .lut_mask = "eca0";
defparam \Buff_temp[1] .operation_mode = "normal";
defparam \Buff_temp[1] .output_mode = "reg_only";
defparam \Buff_temp[1] .register_cascade_mode = "off";
defparam \Buff_temp[1] .sum_lutc_input = "datac";
defparam \Buff_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \Rx_cmd[1] (
// Equation(s):
// Rx_cmd[1] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[1]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[1] .lut_mask = "0000";
defparam \Rx_cmd[1] .operation_mode = "normal";
defparam \Rx_cmd[1] .output_mode = "reg_only";
defparam \Rx_cmd[1] .register_cascade_mode = "off";
defparam \Rx_cmd[1] .sum_lutc_input = "datac";
defparam \Rx_cmd[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \Buff_temp[9] (
// Equation(s):
// Buff_temp[9] = DFFEAS((Buff_temp[9] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[1])))) # (!Buff_temp[9] & (\Current.S1~regout  & (Buff_temp[1]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[9]),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[1]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[9] .lut_mask = "eac0";
defparam \Buff_temp[9] .operation_mode = "normal";
defparam \Buff_temp[9] .output_mode = "reg_only";
defparam \Buff_temp[9] .register_cascade_mode = "off";
defparam \Buff_temp[9] .sum_lutc_input = "datac";
defparam \Buff_temp[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \Buff_temp[17] (
// Equation(s):
// Buff_temp[17] = DFFEAS((Buff_temp[9] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[17])))) # (!Buff_temp[9] & (((\Current.WAIT~regout  & Buff_temp[17])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[9]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[17]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[17] .lut_mask = "f888";
defparam \Buff_temp[17] .operation_mode = "normal";
defparam \Buff_temp[17] .output_mode = "reg_only";
defparam \Buff_temp[17] .register_cascade_mode = "off";
defparam \Buff_temp[17] .sum_lutc_input = "datac";
defparam \Buff_temp[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \Rx_cmd[9] (
// Equation(s):
// \Equal4~2  = (!Rx_cmd[20] & (((Rx_cmd[9] & Rx_cmd[8]))))
// Rx_cmd[9] = DFFEAS(\Equal4~2 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[9], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[20]),
	.datab(vcc),
	.datac(Buff_temp[9]),
	.datad(Rx_cmd[8]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~2 ),
	.regout(Rx_cmd[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[9] .lut_mask = "5000";
defparam \Rx_cmd[9] .operation_mode = "normal";
defparam \Rx_cmd[9] .output_mode = "reg_and_comb";
defparam \Rx_cmd[9] .register_cascade_mode = "off";
defparam \Rx_cmd[9] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \Buff_temp[4] (
// Equation(s):
// Buff_temp[4] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[4]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [4])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & (\my_uart_rx|rx_data_reg [4]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(\my_uart_rx|rx_data_reg [4]),
	.datad(Buff_temp[4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[4] .lut_mask = "eac0";
defparam \Buff_temp[4] .operation_mode = "normal";
defparam \Buff_temp[4] .output_mode = "reg_only";
defparam \Buff_temp[4] .register_cascade_mode = "off";
defparam \Buff_temp[4] .sum_lutc_input = "datac";
defparam \Buff_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \Rx_cmd[4] (
// Equation(s):
// \Equal3~0  = ((!Rx_cmd[3] & (Rx_cmd[4] & Rx_cmd[1])))
// Rx_cmd[4] = DFFEAS(\Equal3~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[3]),
	.datac(Buff_temp[4]),
	.datad(Rx_cmd[1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~0 ),
	.regout(Rx_cmd[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[4] .lut_mask = "3000";
defparam \Rx_cmd[4] .operation_mode = "normal";
defparam \Rx_cmd[4] .output_mode = "reg_and_comb";
defparam \Rx_cmd[4] .register_cascade_mode = "off";
defparam \Rx_cmd[4] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \Rx_cmd[3] (
// Equation(s):
// \Equal2~5  = (Rx_cmd[2] & (!Rx_cmd[4] & (Rx_cmd[3] & !Rx_cmd[1])))
// Rx_cmd[3] = DFFEAS(\Equal2~5 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[3], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[2]),
	.datab(Rx_cmd[4]),
	.datac(Buff_temp[3]),
	.datad(Rx_cmd[1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~5 ),
	.regout(Rx_cmd[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[3] .lut_mask = "0020";
defparam \Rx_cmd[3] .operation_mode = "normal";
defparam \Rx_cmd[3] .output_mode = "reg_and_comb";
defparam \Rx_cmd[3] .register_cascade_mode = "off";
defparam \Rx_cmd[3] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \Buff_temp[2] (
// Equation(s):
// Buff_temp[2] = DFFEAS((Buff_temp[2] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [2])))) # (!Buff_temp[2] & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [2])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(Buff_temp[2]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(\my_uart_rx|rx_data_reg [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[2] .lut_mask = "eca0";
defparam \Buff_temp[2] .operation_mode = "normal";
defparam \Buff_temp[2] .output_mode = "reg_only";
defparam \Buff_temp[2] .register_cascade_mode = "off";
defparam \Buff_temp[2] .sum_lutc_input = "datac";
defparam \Buff_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \Buff_temp[10] (
// Equation(s):
// Buff_temp[10] = DFFEAS((Buff_temp[2] & ((\Current.S1~regout ) # ((Buff_temp[10] & \Current.WAIT~regout )))) # (!Buff_temp[2] & (((Buff_temp[10] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[2]),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[10]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[10] .lut_mask = "f888";
defparam \Buff_temp[10] .operation_mode = "normal";
defparam \Buff_temp[10] .output_mode = "reg_only";
defparam \Buff_temp[10] .register_cascade_mode = "off";
defparam \Buff_temp[10] .sum_lutc_input = "datac";
defparam \Buff_temp[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \Buff_temp[18] (
// Equation(s):
// Buff_temp[18] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[18]) # ((Buff_temp[10] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (((Buff_temp[10] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[18]),
	.datac(Buff_temp[10]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[18] .lut_mask = "f888";
defparam \Buff_temp[18] .operation_mode = "normal";
defparam \Buff_temp[18] .output_mode = "reg_only";
defparam \Buff_temp[18] .register_cascade_mode = "off";
defparam \Buff_temp[18] .sum_lutc_input = "datac";
defparam \Buff_temp[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \Buff_temp[0] (
// Equation(s):
// Buff_temp[0] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [0]) # ((Buff_temp[0] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (((Buff_temp[0] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\my_uart_rx|rx_data_reg [0]),
	.datac(Buff_temp[0]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[0] .lut_mask = "f888";
defparam \Buff_temp[0] .operation_mode = "normal";
defparam \Buff_temp[0] .output_mode = "reg_only";
defparam \Buff_temp[0] .register_cascade_mode = "off";
defparam \Buff_temp[0] .sum_lutc_input = "datac";
defparam \Buff_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \Rx_cmd[0] (
// Equation(s):
// \Equal5~0  = (Rx_cmd[18] & (Rx_cmd[3] & (Rx_cmd[0] & !Rx_cmd[4])))
// Rx_cmd[0] = DFFEAS(\Equal5~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[0], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[18]),
	.datab(Rx_cmd[3]),
	.datac(Buff_temp[0]),
	.datad(Rx_cmd[4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~0 ),
	.regout(Rx_cmd[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[0] .lut_mask = "0080";
defparam \Rx_cmd[0] .operation_mode = "normal";
defparam \Rx_cmd[0] .output_mode = "reg_and_comb";
defparam \Rx_cmd[0] .register_cascade_mode = "off";
defparam \Rx_cmd[0] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \Rx_cmd[18] (
// Equation(s):
// \Equal2~4  = ((!Rx_cmd[17] & (Rx_cmd[18] & Rx_cmd[0])))
// Rx_cmd[18] = DFFEAS(\Equal2~4 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[18], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[17]),
	.datac(Buff_temp[18]),
	.datad(Rx_cmd[0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~4 ),
	.regout(Rx_cmd[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[18] .lut_mask = "3000";
defparam \Rx_cmd[18] .operation_mode = "normal";
defparam \Rx_cmd[18] .output_mode = "reg_and_comb";
defparam \Rx_cmd[18] .register_cascade_mode = "off";
defparam \Rx_cmd[18] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \Buff_temp[8] (
// Equation(s):
// Buff_temp[8] = DFFEAS((Buff_temp[0] & ((\Current.S1~regout ) # ((Buff_temp[8] & \Current.WAIT~regout )))) # (!Buff_temp[0] & (Buff_temp[8] & ((\Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[0]),
	.datab(Buff_temp[8]),
	.datac(\Current.S1~regout ),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[8] .lut_mask = "eca0";
defparam \Buff_temp[8] .operation_mode = "normal";
defparam \Buff_temp[8] .output_mode = "reg_only";
defparam \Buff_temp[8] .register_cascade_mode = "off";
defparam \Buff_temp[8] .sum_lutc_input = "datac";
defparam \Buff_temp[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \Buff_temp[16] (
// Equation(s):
// Buff_temp[16] = DFFEAS((\Current.S1~regout  & ((Buff_temp[8]) # ((Buff_temp[16] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (((Buff_temp[16] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[8]),
	.datac(Buff_temp[16]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[16] .lut_mask = "f888";
defparam \Buff_temp[16] .operation_mode = "normal";
defparam \Buff_temp[16] .output_mode = "reg_only";
defparam \Buff_temp[16] .register_cascade_mode = "off";
defparam \Buff_temp[16] .sum_lutc_input = "datac";
defparam \Buff_temp[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \Rx_cmd[16] (
// Equation(s):
// \Equal5~1  = (((Rx_cmd[16] & !Rx_cmd[12])))
// Rx_cmd[16] = DFFEAS(\Equal5~1 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[16], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[16]),
	.datad(Rx_cmd[12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~1 ),
	.regout(Rx_cmd[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[16] .lut_mask = "00f0";
defparam \Rx_cmd[16] .operation_mode = "normal";
defparam \Rx_cmd[16] .output_mode = "reg_and_comb";
defparam \Rx_cmd[16] .register_cascade_mode = "off";
defparam \Rx_cmd[16] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \Rx_cmd[11] (
// Equation(s):
// \Equal5~2  = (!Rx_cmd[2] & (!Rx_cmd[9] & (Rx_cmd[11] & \Equal5~1 )))
// Rx_cmd[11] = DFFEAS(\Equal5~2 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[11], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[2]),
	.datab(Rx_cmd[9]),
	.datac(Buff_temp[11]),
	.datad(\Equal5~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~2 ),
	.regout(Rx_cmd[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[11] .lut_mask = "1000";
defparam \Rx_cmd[11] .operation_mode = "normal";
defparam \Rx_cmd[11] .output_mode = "reg_and_comb";
defparam \Rx_cmd[11] .register_cascade_mode = "off";
defparam \Rx_cmd[11] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \Buff_temp[12] (
// Equation(s):
// Buff_temp[12] = DFFEAS((Buff_temp[12] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[4])))) # (!Buff_temp[12] & (\Current.S1~regout  & ((Buff_temp[4])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[12]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[12] .lut_mask = "eca0";
defparam \Buff_temp[12] .operation_mode = "normal";
defparam \Buff_temp[12] .output_mode = "reg_only";
defparam \Buff_temp[12] .register_cascade_mode = "off";
defparam \Buff_temp[12] .sum_lutc_input = "datac";
defparam \Buff_temp[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \Rx_cmd[17] (
// Equation(s):
// \Equal7~0  = ((!Rx_cmd[1] & (Rx_cmd[17] & Rx_cmd[8])))
// Rx_cmd[17] = DFFEAS(\Equal7~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[17], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[1]),
	.datac(Buff_temp[17]),
	.datad(Rx_cmd[8]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~0 ),
	.regout(Rx_cmd[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[17] .lut_mask = "3000";
defparam \Rx_cmd[17] .operation_mode = "normal";
defparam \Rx_cmd[17] .output_mode = "reg_and_comb";
defparam \Rx_cmd[17] .register_cascade_mode = "off";
defparam \Rx_cmd[17] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \Buff_temp[20] (
// Equation(s):
// Buff_temp[20] = DFFEAS((Buff_temp[12] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[20])))) # (!Buff_temp[12] & (((\Current.WAIT~regout  & Buff_temp[20])))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[12]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[20]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[20] .lut_mask = "f888";
defparam \Buff_temp[20] .operation_mode = "normal";
defparam \Buff_temp[20] .output_mode = "reg_only";
defparam \Buff_temp[20] .register_cascade_mode = "off";
defparam \Buff_temp[20] .sum_lutc_input = "datac";
defparam \Buff_temp[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \Rx_cmd[20] (
// Equation(s):
// \Equal5~3  = (\Equal5~2  & (\Equal7~0  & (!Rx_cmd[20] & \Equal2~2 )))
// Rx_cmd[20] = DFFEAS(\Equal5~3 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[20], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Equal5~2 ),
	.datab(\Equal7~0 ),
	.datac(Buff_temp[20]),
	.datad(\Equal2~2 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~3 ),
	.regout(Rx_cmd[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[20] .lut_mask = "0800";
defparam \Rx_cmd[20] .operation_mode = "normal";
defparam \Rx_cmd[20] .output_mode = "reg_and_comb";
defparam \Rx_cmd[20] .register_cascade_mode = "off";
defparam \Rx_cmd[20] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \Rx_cmd[10] (
// Equation(s):
// \Equal6~1  = ((\Equal6~0_combout  & (Rx_cmd[10] & \Equal5~3 )))
// Rx_cmd[10] = DFFEAS(\Equal6~1 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Equal6~0_combout ),
	.datac(Buff_temp[10]),
	.datad(\Equal5~3 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~1 ),
	.regout(Rx_cmd[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[10] .lut_mask = "c000";
defparam \Rx_cmd[10] .operation_mode = "normal";
defparam \Rx_cmd[10] .output_mode = "reg_and_comb";
defparam \Rx_cmd[10] .register_cascade_mode = "off";
defparam \Rx_cmd[10] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \Rx_cmd[12] (
// Equation(s):
// \Equal2~3  = (!Rx_cmd[16] & (!Rx_cmd[11] & (Rx_cmd[12] & !Rx_cmd[10])))
// Rx_cmd[12] = DFFEAS(\Equal2~3 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[12], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[16]),
	.datab(Rx_cmd[11]),
	.datac(Buff_temp[12]),
	.datad(Rx_cmd[10]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~3 ),
	.regout(Rx_cmd[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[12] .lut_mask = "0010";
defparam \Rx_cmd[12] .operation_mode = "normal";
defparam \Rx_cmd[12] .output_mode = "reg_and_comb";
defparam \Rx_cmd[12] .register_cascade_mode = "off";
defparam \Rx_cmd[12] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \Equal2~7 (
// Equation(s):
// \Equal2~7_combout  = (\Equal2~4  & (((\Equal2~2  & \Equal2~3 ))))

	.clk(gnd),
	.dataa(\Equal2~4 ),
	.datab(vcc),
	.datac(\Equal2~2 ),
	.datad(\Equal2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~7 .lut_mask = "a000";
defparam \Equal2~7 .operation_mode = "normal";
defparam \Equal2~7 .output_mode = "comb_only";
defparam \Equal2~7 .register_cascade_mode = "off";
defparam \Equal2~7 .sum_lutc_input = "datac";
defparam \Equal2~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \Rx_cmd[2] (
// Equation(s):
// \Equal3~1  = (\Equal4~2  & (\Equal3~0  & (!Rx_cmd[2] & \Equal2~7_combout )))
// Rx_cmd[2] = DFFEAS(\Equal3~1 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Equal4~2 ),
	.datab(\Equal3~0 ),
	.datac(Buff_temp[2]),
	.datad(\Equal2~7_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~1 ),
	.regout(Rx_cmd[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[2] .lut_mask = "0800";
defparam \Rx_cmd[2] .operation_mode = "normal";
defparam \Rx_cmd[2] .output_mode = "reg_and_comb";
defparam \Rx_cmd[2] .register_cascade_mode = "off";
defparam \Rx_cmd[2] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = (\Equal2~4  & (\Equal2~5  & (\Equal2~2  & \Equal2~3 )))

	.clk(gnd),
	.dataa(\Equal2~4 ),
	.datab(\Equal2~5 ),
	.datac(\Equal2~2 ),
	.datad(\Equal2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~6 .lut_mask = "8000";
defparam \Equal2~6 .operation_mode = "normal";
defparam \Equal2~6 .output_mode = "comb_only";
defparam \Equal2~6 .register_cascade_mode = "off";
defparam \Equal2~6 .sum_lutc_input = "datac";
defparam \Equal2~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \Rx_cmd[8] (
// Equation(s):
// \Equal4~3  = (Rx_cmd[9] & (!Rx_cmd[20] & (Rx_cmd[8] & \Equal2~6_combout )))
// Rx_cmd[8] = DFFEAS(\Equal4~3 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[8], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[9]),
	.datab(Rx_cmd[20]),
	.datac(Buff_temp[8]),
	.datad(\Equal2~6_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~3 ),
	.regout(Rx_cmd[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[8] .lut_mask = "2000";
defparam \Rx_cmd[8] .operation_mode = "normal";
defparam \Rx_cmd[8] .output_mode = "reg_and_comb";
defparam \Rx_cmd[8] .register_cascade_mode = "off";
defparam \Rx_cmd[8] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = (!Rx_cmd[18] & (!Rx_cmd[0] & (!Rx_cmd[3] & Rx_cmd[4])))

	.clk(gnd),
	.dataa(Rx_cmd[18]),
	.datab(Rx_cmd[0]),
	.datac(Rx_cmd[3]),
	.datad(Rx_cmd[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~0 .lut_mask = "0100";
defparam \Equal6~0 .operation_mode = "normal";
defparam \Equal6~0 .output_mode = "comb_only";
defparam \Equal6~0 .register_cascade_mode = "off";
defparam \Equal6~0 .sum_lutc_input = "datac";
defparam \Equal6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \Equal7~1 (
// Equation(s):
// \Equal7~1_combout  = (Rx_cmd[2] & (Rx_cmd[20] & (Rx_cmd[9] & \Equal7~0 )))

	.clk(gnd),
	.dataa(Rx_cmd[2]),
	.datab(Rx_cmd[20]),
	.datac(Rx_cmd[9]),
	.datad(\Equal7~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal7~1 .lut_mask = "8000";
defparam \Equal7~1 .operation_mode = "normal";
defparam \Equal7~1 .output_mode = "comb_only";
defparam \Equal7~1 .register_cascade_mode = "off";
defparam \Equal7~1 .sum_lutc_input = "datac";
defparam \Equal7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \Equal7~2 (
// Equation(s):
// \Equal7~2_combout  = (\Equal2~2  & (\Equal6~0_combout  & (\Equal2~3  & \Equal7~1_combout )))

	.clk(gnd),
	.dataa(\Equal2~2 ),
	.datab(\Equal6~0_combout ),
	.datac(\Equal2~3 ),
	.datad(\Equal7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal7~2 .lut_mask = "8000";
defparam \Equal7~2 .operation_mode = "normal";
defparam \Equal7~2 .output_mode = "comb_only";
defparam \Equal7~2 .register_cascade_mode = "off";
defparam \Equal7~2 .sum_lutc_input = "datac";
defparam \Equal7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \WideNor1~1 (
// Equation(s):
// \WideNor1~1_combout  = ((Rx_cmd[10] & ((!\Equal6~0_combout ))) # (!Rx_cmd[10] & (!\Equal5~0 ))) # (!\Equal5~3 )

	.clk(gnd),
	.dataa(\Equal5~3 ),
	.datab(\Equal5~0 ),
	.datac(\Equal6~0_combout ),
	.datad(Rx_cmd[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~1 .lut_mask = "5f77";
defparam \WideNor1~1 .operation_mode = "normal";
defparam \WideNor1~1 .output_mode = "comb_only";
defparam \WideNor1~1 .register_cascade_mode = "off";
defparam \WideNor1~1 .sum_lutc_input = "datac";
defparam \WideNor1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \Equal2~8 (
// Equation(s):
// \Equal2~8_combout  = (!Rx_cmd[8] & (Rx_cmd[20] & (\Equal2~6_combout  & !Rx_cmd[9])))

	.clk(gnd),
	.dataa(Rx_cmd[8]),
	.datab(Rx_cmd[20]),
	.datac(\Equal2~6_combout ),
	.datad(Rx_cmd[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~8 .lut_mask = "0040";
defparam \Equal2~8 .operation_mode = "normal";
defparam \Equal2~8 .output_mode = "comb_only";
defparam \Equal2~8 .register_cascade_mode = "off";
defparam \Equal2~8 .sum_lutc_input = "datac";
defparam \Equal2~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \WideNor1~0 (
// Equation(s):
// \WideNor1~0_combout  = (!\Equal2~8_combout  & (!\Equal3~1  & ((!\Equal2~6_combout ) # (!\Equal4~2 ))))

	.clk(gnd),
	.dataa(\Equal4~2 ),
	.datab(\Equal2~6_combout ),
	.datac(\Equal2~8_combout ),
	.datad(\Equal3~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~0 .lut_mask = "0007";
defparam \WideNor1~0 .operation_mode = "normal";
defparam \WideNor1~0 .output_mode = "comb_only";
defparam \WideNor1~0 .register_cascade_mode = "off";
defparam \WideNor1~0 .sum_lutc_input = "datac";
defparam \WideNor1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \led~reg0 (
// Equation(s):
// \led~reg0_regout  = DFFEAS((!\cmd_red~regout  & (!\Equal7~2_combout  & ((!\WideNor1~0_combout ) # (!\WideNor1~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\cmd_red~regout ),
	.datab(\Equal7~2_combout ),
	.datac(\WideNor1~1_combout ),
	.datad(\WideNor1~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\led~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led~reg0 .lut_mask = "0111";
defparam \led~reg0 .operation_mode = "normal";
defparam \led~reg0 .output_mode = "reg_only";
defparam \led~reg0 .register_cascade_mode = "off";
defparam \led~reg0 .sum_lutc_input = "datac";
defparam \led~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \Equal5~4 (
// Equation(s):
// \Equal5~4_combout  = ((\Equal5~0  & (!Rx_cmd[10] & \Equal5~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal5~0 ),
	.datac(Rx_cmd[10]),
	.datad(\Equal5~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~4 .lut_mask = "0c00";
defparam \Equal5~4 .operation_mode = "normal";
defparam \Equal5~4 .output_mode = "comb_only";
defparam \Equal5~4 .register_cascade_mode = "off";
defparam \Equal5~4 .sum_lutc_input = "datac";
defparam \Equal5~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell WideOr5(
// Equation(s):
// \WideOr5~combout  = (\Equal4~3 ) # ((\Equal2~8_combout ) # ((\Equal3~1 ) # (\Equal5~4_combout )))

	.clk(gnd),
	.dataa(\Equal4~3 ),
	.datab(\Equal2~8_combout ),
	.datac(\Equal3~1 ),
	.datad(\Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr5~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam WideOr5.lut_mask = "fffe";
defparam WideOr5.operation_mode = "normal";
defparam WideOr5.output_mode = "comb_only";
defparam WideOr5.register_cascade_mode = "off";
defparam WideOr5.sum_lutc_input = "datac";
defparam WideOr5.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell linkCMP(
// Equation(s):
// \linkCMP~regout  = DFFEAS((!\cmd_red~regout  & ((\Equal6~1 ) # ((\linkCMP~regout  & \WideOr5~combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkCMP~regout ),
	.datab(\cmd_red~regout ),
	.datac(\Equal6~1 ),
	.datad(\WideOr5~combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkCMP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkCMP.lut_mask = "3230";
defparam linkCMP.operation_mode = "normal";
defparam linkCMP.output_mode = "reg_only";
defparam linkCMP.register_cascade_mode = "off";
defparam linkCMP.sum_lutc_input = "datac";
defparam linkCMP.synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \linkGII~0 (
// Equation(s):
// \linkGII~0_combout  = (\Equal6~1 ) # ((\Equal4~3 ) # ((\Equal2~8_combout ) # (\Equal3~1 )))

	.clk(gnd),
	.dataa(\Equal6~1 ),
	.datab(\Equal4~3 ),
	.datac(\Equal2~8_combout ),
	.datad(\Equal3~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\linkGII~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \linkGII~0 .lut_mask = "fffe";
defparam \linkGII~0 .operation_mode = "normal";
defparam \linkGII~0 .output_mode = "comb_only";
defparam \linkGII~0 .register_cascade_mode = "off";
defparam \linkGII~0 .sum_lutc_input = "datac";
defparam \linkGII~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell linkGII(
// Equation(s):
// \linkGII~regout  = DFFEAS((!\cmd_red~regout  & ((\Equal5~4_combout ) # ((\linkGII~regout  & \linkGII~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkGII~regout ),
	.datab(\cmd_red~regout ),
	.datac(\Equal5~4_combout ),
	.datad(\linkGII~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkGII~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkGII.lut_mask = "3230";
defparam linkGII.operation_mode = "normal";
defparam linkGII.output_mode = "reg_only";
defparam linkGII.register_cascade_mode = "off";
defparam linkGII.sum_lutc_input = "datac";
defparam linkGII.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell enable_pwm_out(
// Equation(s):
// \enable_pwm_out~regout  = DFFEAS((!\cmd_red~regout  & ((\Equal6~1 ) # ((\enable_pwm_out~regout  & \WideOr5~combout )))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\cmd_red~regout ),
	.datab(\enable_pwm_out~regout ),
	.datac(\Equal6~1 ),
	.datad(\WideOr5~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enable_pwm_out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam enable_pwm_out.lut_mask = "5450";
defparam enable_pwm_out.operation_mode = "normal";
defparam enable_pwm_out.output_mode = "reg_only";
defparam enable_pwm_out.register_cascade_mode = "off";
defparam enable_pwm_out.sum_lutc_input = "datac";
defparam enable_pwm_out.synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \pwm_out|count_reg[0] (
// Equation(s):
// \pwm_out|count_reg [0] = DFFEAS((!\pwm_out|count_reg [0]), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[0]~63  = CARRY((\pwm_out|count_reg [0]))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [0]),
	.cout(\pwm_out|count_reg[0]~63 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[0] .lut_mask = "55aa";
defparam \pwm_out|count_reg[0] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[0] .output_mode = "reg_only";
defparam \pwm_out|count_reg[0] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[0] .sum_lutc_input = "datac";
defparam \pwm_out|count_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \pwm_out|count_reg[1] (
// Equation(s):
// \pwm_out|count_reg [1] = DFFEAS(\pwm_out|count_reg [1] $ ((((\pwm_out|count_reg[0]~63 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[1]~61  = CARRY(((!\pwm_out|count_reg[0]~63 )) # (!\pwm_out|count_reg [1]))
// \pwm_out|count_reg[1]~61COUT1_65  = CARRY(((!\pwm_out|count_reg[0]~63 )) # (!\pwm_out|count_reg [1]))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[0]~63 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [1]),
	.cout(),
	.cout0(\pwm_out|count_reg[1]~61 ),
	.cout1(\pwm_out|count_reg[1]~61COUT1_65 ));
// synopsys translate_off
defparam \pwm_out|count_reg[1] .cin_used = "true";
defparam \pwm_out|count_reg[1] .lut_mask = "5a5f";
defparam \pwm_out|count_reg[1] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[1] .output_mode = "reg_only";
defparam \pwm_out|count_reg[1] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[1] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \pwm_out|count_reg[2] (
// Equation(s):
// \pwm_out|count_reg [2] = DFFEAS(\pwm_out|count_reg [2] $ ((((!(!\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[1]~61 ) # (\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[1]~61COUT1_65 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[2]~59  = CARRY((\pwm_out|count_reg [2] & ((!\pwm_out|count_reg[1]~61 ))))
// \pwm_out|count_reg[2]~59COUT1_66  = CARRY((\pwm_out|count_reg [2] & ((!\pwm_out|count_reg[1]~61COUT1_65 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[0]~63 ),
	.cin0(\pwm_out|count_reg[1]~61 ),
	.cin1(\pwm_out|count_reg[1]~61COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [2]),
	.cout(),
	.cout0(\pwm_out|count_reg[2]~59 ),
	.cout1(\pwm_out|count_reg[2]~59COUT1_66 ));
// synopsys translate_off
defparam \pwm_out|count_reg[2] .cin0_used = "true";
defparam \pwm_out|count_reg[2] .cin1_used = "true";
defparam \pwm_out|count_reg[2] .cin_used = "true";
defparam \pwm_out|count_reg[2] .lut_mask = "a50a";
defparam \pwm_out|count_reg[2] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[2] .output_mode = "reg_only";
defparam \pwm_out|count_reg[2] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[2] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxii_lcell \pwm_out|count_reg[3] (
// Equation(s):
// \pwm_out|count_reg [3] = DFFEAS((\pwm_out|count_reg [3] $ (((!\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[2]~59 ) # (\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[2]~59COUT1_66 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[3]~57  = CARRY(((!\pwm_out|count_reg[2]~59 ) # (!\pwm_out|count_reg [3])))
// \pwm_out|count_reg[3]~57COUT1_67  = CARRY(((!\pwm_out|count_reg[2]~59COUT1_66 ) # (!\pwm_out|count_reg [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[0]~63 ),
	.cin0(\pwm_out|count_reg[2]~59 ),
	.cin1(\pwm_out|count_reg[2]~59COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [3]),
	.cout(),
	.cout0(\pwm_out|count_reg[3]~57 ),
	.cout1(\pwm_out|count_reg[3]~57COUT1_67 ));
// synopsys translate_off
defparam \pwm_out|count_reg[3] .cin0_used = "true";
defparam \pwm_out|count_reg[3] .cin1_used = "true";
defparam \pwm_out|count_reg[3] .cin_used = "true";
defparam \pwm_out|count_reg[3] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[3] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[3] .output_mode = "reg_only";
defparam \pwm_out|count_reg[3] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[3] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxii_lcell \pwm_out|count_reg[4] (
// Equation(s):
// \pwm_out|count_reg [4] = DFFEAS(\pwm_out|count_reg [4] $ ((((!(!\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[3]~57 ) # (\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[3]~57COUT1_67 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[4]~1  = CARRY((\pwm_out|count_reg [4] & ((!\pwm_out|count_reg[3]~57 ))))
// \pwm_out|count_reg[4]~1COUT1_68  = CARRY((\pwm_out|count_reg [4] & ((!\pwm_out|count_reg[3]~57COUT1_67 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[0]~63 ),
	.cin0(\pwm_out|count_reg[3]~57 ),
	.cin1(\pwm_out|count_reg[3]~57COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [4]),
	.cout(),
	.cout0(\pwm_out|count_reg[4]~1 ),
	.cout1(\pwm_out|count_reg[4]~1COUT1_68 ));
// synopsys translate_off
defparam \pwm_out|count_reg[4] .cin0_used = "true";
defparam \pwm_out|count_reg[4] .cin1_used = "true";
defparam \pwm_out|count_reg[4] .cin_used = "true";
defparam \pwm_out|count_reg[4] .lut_mask = "a50a";
defparam \pwm_out|count_reg[4] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[4] .output_mode = "reg_only";
defparam \pwm_out|count_reg[4] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[4] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \pwm_out|count_reg[5] (
// Equation(s):
// \pwm_out|count_reg [5] = DFFEAS((\pwm_out|count_reg [5] $ (((!\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[4]~1 ) # (\pwm_out|count_reg[0]~63  & \pwm_out|count_reg[4]~1COUT1_68 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[5]~3  = CARRY(((!\pwm_out|count_reg[4]~1COUT1_68 ) # (!\pwm_out|count_reg [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[0]~63 ),
	.cin0(\pwm_out|count_reg[4]~1 ),
	.cin1(\pwm_out|count_reg[4]~1COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [5]),
	.cout(\pwm_out|count_reg[5]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[5] .cin0_used = "true";
defparam \pwm_out|count_reg[5] .cin1_used = "true";
defparam \pwm_out|count_reg[5] .cin_used = "true";
defparam \pwm_out|count_reg[5] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[5] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[5] .output_mode = "reg_only";
defparam \pwm_out|count_reg[5] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[5] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \pwm_out|count_reg[6] (
// Equation(s):
// \pwm_out|count_reg [6] = DFFEAS((\pwm_out|count_reg [6] $ ((!\pwm_out|count_reg[5]~3 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[6]~5  = CARRY(((\pwm_out|count_reg [6] & !\pwm_out|count_reg[5]~3 )))
// \pwm_out|count_reg[6]~5COUT1_69  = CARRY(((\pwm_out|count_reg [6] & !\pwm_out|count_reg[5]~3 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[5]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [6]),
	.cout(),
	.cout0(\pwm_out|count_reg[6]~5 ),
	.cout1(\pwm_out|count_reg[6]~5COUT1_69 ));
// synopsys translate_off
defparam \pwm_out|count_reg[6] .cin_used = "true";
defparam \pwm_out|count_reg[6] .lut_mask = "c30c";
defparam \pwm_out|count_reg[6] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[6] .output_mode = "reg_only";
defparam \pwm_out|count_reg[6] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[6] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \pwm_out|count_reg[7] (
// Equation(s):
// \pwm_out|count_reg [7] = DFFEAS((\pwm_out|count_reg [7] $ (((!\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[6]~5 ) # (\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[6]~5COUT1_69 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_pwm_out~regout 
// , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[7]~7  = CARRY(((!\pwm_out|count_reg[6]~5 ) # (!\pwm_out|count_reg [7])))
// \pwm_out|count_reg[7]~7COUT1_70  = CARRY(((!\pwm_out|count_reg[6]~5COUT1_69 ) # (!\pwm_out|count_reg [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[5]~3 ),
	.cin0(\pwm_out|count_reg[6]~5 ),
	.cin1(\pwm_out|count_reg[6]~5COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [7]),
	.cout(),
	.cout0(\pwm_out|count_reg[7]~7 ),
	.cout1(\pwm_out|count_reg[7]~7COUT1_70 ));
// synopsys translate_off
defparam \pwm_out|count_reg[7] .cin0_used = "true";
defparam \pwm_out|count_reg[7] .cin1_used = "true";
defparam \pwm_out|count_reg[7] .cin_used = "true";
defparam \pwm_out|count_reg[7] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[7] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[7] .output_mode = "reg_only";
defparam \pwm_out|count_reg[7] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[7] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \pwm_out|count_reg[8] (
// Equation(s):
// \pwm_out|count_reg [8] = DFFEAS((\pwm_out|count_reg [8] $ ((!(!\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[7]~7 ) # (\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[7]~7COUT1_70 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[8]~15  = CARRY(((\pwm_out|count_reg [8] & !\pwm_out|count_reg[7]~7 )))
// \pwm_out|count_reg[8]~15COUT1_71  = CARRY(((\pwm_out|count_reg [8] & !\pwm_out|count_reg[7]~7COUT1_70 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[5]~3 ),
	.cin0(\pwm_out|count_reg[7]~7 ),
	.cin1(\pwm_out|count_reg[7]~7COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [8]),
	.cout(),
	.cout0(\pwm_out|count_reg[8]~15 ),
	.cout1(\pwm_out|count_reg[8]~15COUT1_71 ));
// synopsys translate_off
defparam \pwm_out|count_reg[8] .cin0_used = "true";
defparam \pwm_out|count_reg[8] .cin1_used = "true";
defparam \pwm_out|count_reg[8] .cin_used = "true";
defparam \pwm_out|count_reg[8] .lut_mask = "c30c";
defparam \pwm_out|count_reg[8] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[8] .output_mode = "reg_only";
defparam \pwm_out|count_reg[8] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[8] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \pwm_out|count_reg[9] (
// Equation(s):
// \pwm_out|count_reg [9] = DFFEAS(\pwm_out|count_reg [9] $ (((((!\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[8]~15 ) # (\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[8]~15COUT1_71 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[9]~9  = CARRY(((!\pwm_out|count_reg[8]~15 )) # (!\pwm_out|count_reg [9]))
// \pwm_out|count_reg[9]~9COUT1_72  = CARRY(((!\pwm_out|count_reg[8]~15COUT1_71 )) # (!\pwm_out|count_reg [9]))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[5]~3 ),
	.cin0(\pwm_out|count_reg[8]~15 ),
	.cin1(\pwm_out|count_reg[8]~15COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [9]),
	.cout(),
	.cout0(\pwm_out|count_reg[9]~9 ),
	.cout1(\pwm_out|count_reg[9]~9COUT1_72 ));
// synopsys translate_off
defparam \pwm_out|count_reg[9] .cin0_used = "true";
defparam \pwm_out|count_reg[9] .cin1_used = "true";
defparam \pwm_out|count_reg[9] .cin_used = "true";
defparam \pwm_out|count_reg[9] .lut_mask = "5a5f";
defparam \pwm_out|count_reg[9] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[9] .output_mode = "reg_only";
defparam \pwm_out|count_reg[9] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[9] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \pwm_out|count_reg[10] (
// Equation(s):
// \pwm_out|count_reg [10] = DFFEAS(\pwm_out|count_reg [10] $ ((((!(!\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[9]~9 ) # (\pwm_out|count_reg[5]~3  & \pwm_out|count_reg[9]~9COUT1_72 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[10]~11  = CARRY((\pwm_out|count_reg [10] & ((!\pwm_out|count_reg[9]~9COUT1_72 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[5]~3 ),
	.cin0(\pwm_out|count_reg[9]~9 ),
	.cin1(\pwm_out|count_reg[9]~9COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [10]),
	.cout(\pwm_out|count_reg[10]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[10] .cin0_used = "true";
defparam \pwm_out|count_reg[10] .cin1_used = "true";
defparam \pwm_out|count_reg[10] .cin_used = "true";
defparam \pwm_out|count_reg[10] .lut_mask = "a50a";
defparam \pwm_out|count_reg[10] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[10] .output_mode = "reg_only";
defparam \pwm_out|count_reg[10] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[10] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \pwm_out|count_reg[11] (
// Equation(s):
// \pwm_out|count_reg [11] = DFFEAS(\pwm_out|count_reg [11] $ ((((\pwm_out|count_reg[10]~11 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[11]~13  = CARRY(((!\pwm_out|count_reg[10]~11 )) # (!\pwm_out|count_reg [11]))
// \pwm_out|count_reg[11]~13COUT1_73  = CARRY(((!\pwm_out|count_reg[10]~11 )) # (!\pwm_out|count_reg [11]))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[10]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [11]),
	.cout(),
	.cout0(\pwm_out|count_reg[11]~13 ),
	.cout1(\pwm_out|count_reg[11]~13COUT1_73 ));
// synopsys translate_off
defparam \pwm_out|count_reg[11] .cin_used = "true";
defparam \pwm_out|count_reg[11] .lut_mask = "5a5f";
defparam \pwm_out|count_reg[11] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[11] .output_mode = "reg_only";
defparam \pwm_out|count_reg[11] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[11] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \pwm_out|count_reg[12] (
// Equation(s):
// \pwm_out|count_reg [12] = DFFEAS(\pwm_out|count_reg [12] $ ((((!(!\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[11]~13 ) # (\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[11]~13COUT1_73 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[12]~17  = CARRY((\pwm_out|count_reg [12] & ((!\pwm_out|count_reg[11]~13 ))))
// \pwm_out|count_reg[12]~17COUT1_74  = CARRY((\pwm_out|count_reg [12] & ((!\pwm_out|count_reg[11]~13COUT1_73 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[10]~11 ),
	.cin0(\pwm_out|count_reg[11]~13 ),
	.cin1(\pwm_out|count_reg[11]~13COUT1_73 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [12]),
	.cout(),
	.cout0(\pwm_out|count_reg[12]~17 ),
	.cout1(\pwm_out|count_reg[12]~17COUT1_74 ));
// synopsys translate_off
defparam \pwm_out|count_reg[12] .cin0_used = "true";
defparam \pwm_out|count_reg[12] .cin1_used = "true";
defparam \pwm_out|count_reg[12] .cin_used = "true";
defparam \pwm_out|count_reg[12] .lut_mask = "a50a";
defparam \pwm_out|count_reg[12] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[12] .output_mode = "reg_only";
defparam \pwm_out|count_reg[12] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[12] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \pwm_out|count_reg[13] (
// Equation(s):
// \pwm_out|count_reg [13] = DFFEAS((\pwm_out|count_reg [13] $ (((!\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[12]~17 ) # (\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[12]~17COUT1_74 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[13]~19  = CARRY(((!\pwm_out|count_reg[12]~17 ) # (!\pwm_out|count_reg [13])))
// \pwm_out|count_reg[13]~19COUT1_75  = CARRY(((!\pwm_out|count_reg[12]~17COUT1_74 ) # (!\pwm_out|count_reg [13])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[10]~11 ),
	.cin0(\pwm_out|count_reg[12]~17 ),
	.cin1(\pwm_out|count_reg[12]~17COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [13]),
	.cout(),
	.cout0(\pwm_out|count_reg[13]~19 ),
	.cout1(\pwm_out|count_reg[13]~19COUT1_75 ));
// synopsys translate_off
defparam \pwm_out|count_reg[13] .cin0_used = "true";
defparam \pwm_out|count_reg[13] .cin1_used = "true";
defparam \pwm_out|count_reg[13] .cin_used = "true";
defparam \pwm_out|count_reg[13] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[13] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[13] .output_mode = "reg_only";
defparam \pwm_out|count_reg[13] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[13] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \pwm_out|count_reg[14] (
// Equation(s):
// \pwm_out|count_reg [14] = DFFEAS(\pwm_out|count_reg [14] $ ((((!(!\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[13]~19 ) # (\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[13]~19COUT1_75 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[14]~21  = CARRY((\pwm_out|count_reg [14] & ((!\pwm_out|count_reg[13]~19 ))))
// \pwm_out|count_reg[14]~21COUT1_76  = CARRY((\pwm_out|count_reg [14] & ((!\pwm_out|count_reg[13]~19COUT1_75 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[10]~11 ),
	.cin0(\pwm_out|count_reg[13]~19 ),
	.cin1(\pwm_out|count_reg[13]~19COUT1_75 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [14]),
	.cout(),
	.cout0(\pwm_out|count_reg[14]~21 ),
	.cout1(\pwm_out|count_reg[14]~21COUT1_76 ));
// synopsys translate_off
defparam \pwm_out|count_reg[14] .cin0_used = "true";
defparam \pwm_out|count_reg[14] .cin1_used = "true";
defparam \pwm_out|count_reg[14] .cin_used = "true";
defparam \pwm_out|count_reg[14] .lut_mask = "a50a";
defparam \pwm_out|count_reg[14] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[14] .output_mode = "reg_only";
defparam \pwm_out|count_reg[14] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[14] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \pwm_out|count_reg[15] (
// Equation(s):
// \pwm_out|count_reg [15] = DFFEAS((\pwm_out|count_reg [15] $ (((!\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[14]~21 ) # (\pwm_out|count_reg[10]~11  & \pwm_out|count_reg[14]~21COUT1_76 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[15]~23  = CARRY(((!\pwm_out|count_reg[14]~21COUT1_76 ) # (!\pwm_out|count_reg [15])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[10]~11 ),
	.cin0(\pwm_out|count_reg[14]~21 ),
	.cin1(\pwm_out|count_reg[14]~21COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [15]),
	.cout(\pwm_out|count_reg[15]~23 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[15] .cin0_used = "true";
defparam \pwm_out|count_reg[15] .cin1_used = "true";
defparam \pwm_out|count_reg[15] .cin_used = "true";
defparam \pwm_out|count_reg[15] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[15] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[15] .output_mode = "reg_only";
defparam \pwm_out|count_reg[15] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[15] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \pwm_out|count_reg[16] (
// Equation(s):
// \pwm_out|count_reg [16] = DFFEAS((\pwm_out|count_reg [16] $ ((!\pwm_out|count_reg[15]~23 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[16]~25  = CARRY(((\pwm_out|count_reg [16] & !\pwm_out|count_reg[15]~23 )))
// \pwm_out|count_reg[16]~25COUT1_77  = CARRY(((\pwm_out|count_reg [16] & !\pwm_out|count_reg[15]~23 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[15]~23 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [16]),
	.cout(),
	.cout0(\pwm_out|count_reg[16]~25 ),
	.cout1(\pwm_out|count_reg[16]~25COUT1_77 ));
// synopsys translate_off
defparam \pwm_out|count_reg[16] .cin_used = "true";
defparam \pwm_out|count_reg[16] .lut_mask = "c30c";
defparam \pwm_out|count_reg[16] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[16] .output_mode = "reg_only";
defparam \pwm_out|count_reg[16] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[16] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \pwm_out|count_reg[17] (
// Equation(s):
// \pwm_out|count_reg [17] = DFFEAS((\pwm_out|count_reg [17] $ (((!\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[16]~25 ) # (\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[16]~25COUT1_77 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[17]~27  = CARRY(((!\pwm_out|count_reg[16]~25 ) # (!\pwm_out|count_reg [17])))
// \pwm_out|count_reg[17]~27COUT1_78  = CARRY(((!\pwm_out|count_reg[16]~25COUT1_77 ) # (!\pwm_out|count_reg [17])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[15]~23 ),
	.cin0(\pwm_out|count_reg[16]~25 ),
	.cin1(\pwm_out|count_reg[16]~25COUT1_77 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [17]),
	.cout(),
	.cout0(\pwm_out|count_reg[17]~27 ),
	.cout1(\pwm_out|count_reg[17]~27COUT1_78 ));
// synopsys translate_off
defparam \pwm_out|count_reg[17] .cin0_used = "true";
defparam \pwm_out|count_reg[17] .cin1_used = "true";
defparam \pwm_out|count_reg[17] .cin_used = "true";
defparam \pwm_out|count_reg[17] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[17] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[17] .output_mode = "reg_only";
defparam \pwm_out|count_reg[17] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[17] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \pwm_out|LessThan0~0 (
// Equation(s):
// \pwm_out|LessThan0~0_combout  = (((!\pwm_out|count_reg [18]) # (!\pwm_out|count_reg [15])) # (!\pwm_out|count_reg [16])) # (!\pwm_out|count_reg [17])

	.clk(gnd),
	.dataa(\pwm_out|count_reg [17]),
	.datab(\pwm_out|count_reg [16]),
	.datac(\pwm_out|count_reg [15]),
	.datad(\pwm_out|count_reg [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan0~0 .lut_mask = "7fff";
defparam \pwm_out|LessThan0~0 .operation_mode = "normal";
defparam \pwm_out|LessThan0~0 .output_mode = "comb_only";
defparam \pwm_out|LessThan0~0 .register_cascade_mode = "off";
defparam \pwm_out|LessThan0~0 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \pwm_out|count_reg[18] (
// Equation(s):
// \pwm_out|count_reg [18] = DFFEAS((\pwm_out|count_reg [18] $ ((!(!\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[17]~27 ) # (\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[17]~27COUT1_78 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[18]~55  = CARRY(((\pwm_out|count_reg [18] & !\pwm_out|count_reg[17]~27 )))
// \pwm_out|count_reg[18]~55COUT1_79  = CARRY(((\pwm_out|count_reg [18] & !\pwm_out|count_reg[17]~27COUT1_78 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[15]~23 ),
	.cin0(\pwm_out|count_reg[17]~27 ),
	.cin1(\pwm_out|count_reg[17]~27COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [18]),
	.cout(),
	.cout0(\pwm_out|count_reg[18]~55 ),
	.cout1(\pwm_out|count_reg[18]~55COUT1_79 ));
// synopsys translate_off
defparam \pwm_out|count_reg[18] .cin0_used = "true";
defparam \pwm_out|count_reg[18] .cin1_used = "true";
defparam \pwm_out|count_reg[18] .cin_used = "true";
defparam \pwm_out|count_reg[18] .lut_mask = "c30c";
defparam \pwm_out|count_reg[18] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[18] .output_mode = "reg_only";
defparam \pwm_out|count_reg[18] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[18] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \pwm_out|count_reg[19] (
// Equation(s):
// \pwm_out|count_reg [19] = DFFEAS(\pwm_out|count_reg [19] $ (((((!\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[18]~55 ) # (\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[18]~55COUT1_79 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[19]~29  = CARRY(((!\pwm_out|count_reg[18]~55 )) # (!\pwm_out|count_reg [19]))
// \pwm_out|count_reg[19]~29COUT1_80  = CARRY(((!\pwm_out|count_reg[18]~55COUT1_79 )) # (!\pwm_out|count_reg [19]))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[15]~23 ),
	.cin0(\pwm_out|count_reg[18]~55 ),
	.cin1(\pwm_out|count_reg[18]~55COUT1_79 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [19]),
	.cout(),
	.cout0(\pwm_out|count_reg[19]~29 ),
	.cout1(\pwm_out|count_reg[19]~29COUT1_80 ));
// synopsys translate_off
defparam \pwm_out|count_reg[19] .cin0_used = "true";
defparam \pwm_out|count_reg[19] .cin1_used = "true";
defparam \pwm_out|count_reg[19] .cin_used = "true";
defparam \pwm_out|count_reg[19] .lut_mask = "5a5f";
defparam \pwm_out|count_reg[19] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[19] .output_mode = "reg_only";
defparam \pwm_out|count_reg[19] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[19] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \pwm_out|count_reg[20] (
// Equation(s):
// \pwm_out|count_reg [20] = DFFEAS(\pwm_out|count_reg [20] $ ((((!(!\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[19]~29 ) # (\pwm_out|count_reg[15]~23  & \pwm_out|count_reg[19]~29COUT1_80 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[20]~31  = CARRY((\pwm_out|count_reg [20] & ((!\pwm_out|count_reg[19]~29COUT1_80 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[15]~23 ),
	.cin0(\pwm_out|count_reg[19]~29 ),
	.cin1(\pwm_out|count_reg[19]~29COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [20]),
	.cout(\pwm_out|count_reg[20]~31 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[20] .cin0_used = "true";
defparam \pwm_out|count_reg[20] .cin1_used = "true";
defparam \pwm_out|count_reg[20] .cin_used = "true";
defparam \pwm_out|count_reg[20] .lut_mask = "a50a";
defparam \pwm_out|count_reg[20] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[20] .output_mode = "reg_only";
defparam \pwm_out|count_reg[20] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[20] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \pwm_out|count_reg[21] (
// Equation(s):
// \pwm_out|count_reg [21] = DFFEAS(\pwm_out|count_reg [21] $ ((((\pwm_out|count_reg[20]~31 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[21]~33  = CARRY(((!\pwm_out|count_reg[20]~31 )) # (!\pwm_out|count_reg [21]))
// \pwm_out|count_reg[21]~33COUT1_81  = CARRY(((!\pwm_out|count_reg[20]~31 )) # (!\pwm_out|count_reg [21]))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[20]~31 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [21]),
	.cout(),
	.cout0(\pwm_out|count_reg[21]~33 ),
	.cout1(\pwm_out|count_reg[21]~33COUT1_81 ));
// synopsys translate_off
defparam \pwm_out|count_reg[21] .cin_used = "true";
defparam \pwm_out|count_reg[21] .lut_mask = "5a5f";
defparam \pwm_out|count_reg[21] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[21] .output_mode = "reg_only";
defparam \pwm_out|count_reg[21] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[21] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \pwm_out|count_reg[22] (
// Equation(s):
// \pwm_out|count_reg [22] = DFFEAS(\pwm_out|count_reg [22] $ ((((!(!\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[21]~33 ) # (\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[21]~33COUT1_81 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[22]~35  = CARRY((\pwm_out|count_reg [22] & ((!\pwm_out|count_reg[21]~33 ))))
// \pwm_out|count_reg[22]~35COUT1_82  = CARRY((\pwm_out|count_reg [22] & ((!\pwm_out|count_reg[21]~33COUT1_81 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[20]~31 ),
	.cin0(\pwm_out|count_reg[21]~33 ),
	.cin1(\pwm_out|count_reg[21]~33COUT1_81 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [22]),
	.cout(),
	.cout0(\pwm_out|count_reg[22]~35 ),
	.cout1(\pwm_out|count_reg[22]~35COUT1_82 ));
// synopsys translate_off
defparam \pwm_out|count_reg[22] .cin0_used = "true";
defparam \pwm_out|count_reg[22] .cin1_used = "true";
defparam \pwm_out|count_reg[22] .cin_used = "true";
defparam \pwm_out|count_reg[22] .lut_mask = "a50a";
defparam \pwm_out|count_reg[22] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[22] .output_mode = "reg_only";
defparam \pwm_out|count_reg[22] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[22] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \pwm_out|count_reg[23] (
// Equation(s):
// \pwm_out|count_reg [23] = DFFEAS((\pwm_out|count_reg [23] $ (((!\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[22]~35 ) # (\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[22]~35COUT1_82 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[23]~37  = CARRY(((!\pwm_out|count_reg[22]~35 ) # (!\pwm_out|count_reg [23])))
// \pwm_out|count_reg[23]~37COUT1_83  = CARRY(((!\pwm_out|count_reg[22]~35COUT1_82 ) # (!\pwm_out|count_reg [23])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[20]~31 ),
	.cin0(\pwm_out|count_reg[22]~35 ),
	.cin1(\pwm_out|count_reg[22]~35COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [23]),
	.cout(),
	.cout0(\pwm_out|count_reg[23]~37 ),
	.cout1(\pwm_out|count_reg[23]~37COUT1_83 ));
// synopsys translate_off
defparam \pwm_out|count_reg[23] .cin0_used = "true";
defparam \pwm_out|count_reg[23] .cin1_used = "true";
defparam \pwm_out|count_reg[23] .cin_used = "true";
defparam \pwm_out|count_reg[23] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[23] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[23] .output_mode = "reg_only";
defparam \pwm_out|count_reg[23] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[23] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \pwm_out|count_reg[24] (
// Equation(s):
// \pwm_out|count_reg [24] = DFFEAS(\pwm_out|count_reg [24] $ ((((!(!\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[23]~37 ) # (\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[23]~37COUT1_83 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[24]~39  = CARRY((\pwm_out|count_reg [24] & ((!\pwm_out|count_reg[23]~37 ))))
// \pwm_out|count_reg[24]~39COUT1_84  = CARRY((\pwm_out|count_reg [24] & ((!\pwm_out|count_reg[23]~37COUT1_83 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[20]~31 ),
	.cin0(\pwm_out|count_reg[23]~37 ),
	.cin1(\pwm_out|count_reg[23]~37COUT1_83 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [24]),
	.cout(),
	.cout0(\pwm_out|count_reg[24]~39 ),
	.cout1(\pwm_out|count_reg[24]~39COUT1_84 ));
// synopsys translate_off
defparam \pwm_out|count_reg[24] .cin0_used = "true";
defparam \pwm_out|count_reg[24] .cin1_used = "true";
defparam \pwm_out|count_reg[24] .cin_used = "true";
defparam \pwm_out|count_reg[24] .lut_mask = "a50a";
defparam \pwm_out|count_reg[24] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[24] .output_mode = "reg_only";
defparam \pwm_out|count_reg[24] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[24] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \pwm_out|count_reg[25] (
// Equation(s):
// \pwm_out|count_reg [25] = DFFEAS((\pwm_out|count_reg [25] $ (((!\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[24]~39 ) # (\pwm_out|count_reg[20]~31  & \pwm_out|count_reg[24]~39COUT1_84 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[25]~41  = CARRY(((!\pwm_out|count_reg[24]~39COUT1_84 ) # (!\pwm_out|count_reg [25])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[20]~31 ),
	.cin0(\pwm_out|count_reg[24]~39 ),
	.cin1(\pwm_out|count_reg[24]~39COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [25]),
	.cout(\pwm_out|count_reg[25]~41 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[25] .cin0_used = "true";
defparam \pwm_out|count_reg[25] .cin1_used = "true";
defparam \pwm_out|count_reg[25] .cin_used = "true";
defparam \pwm_out|count_reg[25] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[25] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[25] .output_mode = "reg_only";
defparam \pwm_out|count_reg[25] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[25] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \pwm_out|count_reg[26] (
// Equation(s):
// \pwm_out|count_reg [26] = DFFEAS((\pwm_out|count_reg [26] $ ((!\pwm_out|count_reg[25]~41 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[26]~43  = CARRY(((\pwm_out|count_reg [26] & !\pwm_out|count_reg[25]~41 )))
// \pwm_out|count_reg[26]~43COUT1_85  = CARRY(((\pwm_out|count_reg [26] & !\pwm_out|count_reg[25]~41 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[25]~41 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [26]),
	.cout(),
	.cout0(\pwm_out|count_reg[26]~43 ),
	.cout1(\pwm_out|count_reg[26]~43COUT1_85 ));
// synopsys translate_off
defparam \pwm_out|count_reg[26] .cin_used = "true";
defparam \pwm_out|count_reg[26] .lut_mask = "c30c";
defparam \pwm_out|count_reg[26] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[26] .output_mode = "reg_only";
defparam \pwm_out|count_reg[26] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[26] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \pwm_out|count_reg[27] (
// Equation(s):
// \pwm_out|count_reg [27] = DFFEAS((\pwm_out|count_reg [27] $ (((!\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[26]~43 ) # (\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[26]~43COUT1_85 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[27]~45  = CARRY(((!\pwm_out|count_reg[26]~43 ) # (!\pwm_out|count_reg [27])))
// \pwm_out|count_reg[27]~45COUT1_86  = CARRY(((!\pwm_out|count_reg[26]~43COUT1_85 ) # (!\pwm_out|count_reg [27])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[25]~41 ),
	.cin0(\pwm_out|count_reg[26]~43 ),
	.cin1(\pwm_out|count_reg[26]~43COUT1_85 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [27]),
	.cout(),
	.cout0(\pwm_out|count_reg[27]~45 ),
	.cout1(\pwm_out|count_reg[27]~45COUT1_86 ));
// synopsys translate_off
defparam \pwm_out|count_reg[27] .cin0_used = "true";
defparam \pwm_out|count_reg[27] .cin1_used = "true";
defparam \pwm_out|count_reg[27] .cin_used = "true";
defparam \pwm_out|count_reg[27] .lut_mask = "3c3f";
defparam \pwm_out|count_reg[27] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[27] .output_mode = "reg_only";
defparam \pwm_out|count_reg[27] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[27] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \pwm_out|count_reg[28] (
// Equation(s):
// \pwm_out|count_reg [28] = DFFEAS((\pwm_out|count_reg [28] $ ((!(!\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[27]~45 ) # (\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[27]~45COUT1_86 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[28]~47  = CARRY(((\pwm_out|count_reg [28] & !\pwm_out|count_reg[27]~45 )))
// \pwm_out|count_reg[28]~47COUT1_87  = CARRY(((\pwm_out|count_reg [28] & !\pwm_out|count_reg[27]~45COUT1_86 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[25]~41 ),
	.cin0(\pwm_out|count_reg[27]~45 ),
	.cin1(\pwm_out|count_reg[27]~45COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [28]),
	.cout(),
	.cout0(\pwm_out|count_reg[28]~47 ),
	.cout1(\pwm_out|count_reg[28]~47COUT1_87 ));
// synopsys translate_off
defparam \pwm_out|count_reg[28] .cin0_used = "true";
defparam \pwm_out|count_reg[28] .cin1_used = "true";
defparam \pwm_out|count_reg[28] .cin_used = "true";
defparam \pwm_out|count_reg[28] .lut_mask = "c30c";
defparam \pwm_out|count_reg[28] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[28] .output_mode = "reg_only";
defparam \pwm_out|count_reg[28] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[28] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \pwm_out|count_reg[29] (
// Equation(s):
// \pwm_out|count_reg [29] = DFFEAS(\pwm_out|count_reg [29] $ (((((!\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[28]~47 ) # (\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[28]~47COUT1_87 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[29]~49  = CARRY(((!\pwm_out|count_reg[28]~47 )) # (!\pwm_out|count_reg [29]))
// \pwm_out|count_reg[29]~49COUT1_88  = CARRY(((!\pwm_out|count_reg[28]~47COUT1_87 )) # (!\pwm_out|count_reg [29]))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[25]~41 ),
	.cin0(\pwm_out|count_reg[28]~47 ),
	.cin1(\pwm_out|count_reg[28]~47COUT1_87 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [29]),
	.cout(),
	.cout0(\pwm_out|count_reg[29]~49 ),
	.cout1(\pwm_out|count_reg[29]~49COUT1_88 ));
// synopsys translate_off
defparam \pwm_out|count_reg[29] .cin0_used = "true";
defparam \pwm_out|count_reg[29] .cin1_used = "true";
defparam \pwm_out|count_reg[29] .cin_used = "true";
defparam \pwm_out|count_reg[29] .lut_mask = "5a5f";
defparam \pwm_out|count_reg[29] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[29] .output_mode = "reg_only";
defparam \pwm_out|count_reg[29] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[29] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \pwm_out|count_reg[30] (
// Equation(s):
// \pwm_out|count_reg [30] = DFFEAS(\pwm_out|count_reg [30] $ ((((!(!\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[29]~49 ) # (\pwm_out|count_reg[25]~41  & \pwm_out|count_reg[29]~49COUT1_88 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , 
// \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )
// \pwm_out|count_reg[30]~51  = CARRY((\pwm_out|count_reg [30] & ((!\pwm_out|count_reg[29]~49COUT1_88 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[25]~41 ),
	.cin0(\pwm_out|count_reg[29]~49 ),
	.cin1(\pwm_out|count_reg[29]~49COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [30]),
	.cout(\pwm_out|count_reg[30]~51 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[30] .cin0_used = "true";
defparam \pwm_out|count_reg[30] .cin1_used = "true";
defparam \pwm_out|count_reg[30] .cin_used = "true";
defparam \pwm_out|count_reg[30] .lut_mask = "a50a";
defparam \pwm_out|count_reg[30] .operation_mode = "arithmetic";
defparam \pwm_out|count_reg[30] .output_mode = "reg_only";
defparam \pwm_out|count_reg[30] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[30] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \pwm_out|count_reg[31] (
// Equation(s):
// \pwm_out|count_reg [31] = DFFEAS(\pwm_out|count_reg [31] $ ((((\pwm_out|count_reg[30]~51 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_pwm_out~regout , , , \pwm_out|LessThan0~3_combout , )

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\pwm_out|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(\pwm_out|count_reg[30]~51 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|count_reg [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|count_reg[31] .cin_used = "true";
defparam \pwm_out|count_reg[31] .lut_mask = "5a5a";
defparam \pwm_out|count_reg[31] .operation_mode = "normal";
defparam \pwm_out|count_reg[31] .output_mode = "reg_only";
defparam \pwm_out|count_reg[31] .register_cascade_mode = "off";
defparam \pwm_out|count_reg[31] .sum_lutc_input = "cin";
defparam \pwm_out|count_reg[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \pwm_out|LessThan1~7 (
// Equation(s):
// \pwm_out|LessThan1~7_combout  = (!\pwm_out|count_reg [29] & (!\pwm_out|count_reg [27] & (!\pwm_out|count_reg [30] & !\pwm_out|count_reg [28])))

	.clk(gnd),
	.dataa(\pwm_out|count_reg [29]),
	.datab(\pwm_out|count_reg [27]),
	.datac(\pwm_out|count_reg [30]),
	.datad(\pwm_out|count_reg [28]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~7 .lut_mask = "0001";
defparam \pwm_out|LessThan1~7 .operation_mode = "normal";
defparam \pwm_out|LessThan1~7 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~7 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~7 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \pwm_out|LessThan1~5 (
// Equation(s):
// \pwm_out|LessThan1~5_combout  = (!\pwm_out|count_reg [21] & (!\pwm_out|count_reg [20] & (!\pwm_out|count_reg [22] & !\pwm_out|count_reg [19])))

	.clk(gnd),
	.dataa(\pwm_out|count_reg [21]),
	.datab(\pwm_out|count_reg [20]),
	.datac(\pwm_out|count_reg [22]),
	.datad(\pwm_out|count_reg [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~5 .lut_mask = "0001";
defparam \pwm_out|LessThan1~5 .operation_mode = "normal";
defparam \pwm_out|LessThan1~5 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~5 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~5 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \pwm_out|LessThan1~6 (
// Equation(s):
// \pwm_out|LessThan1~6_combout  = (!\pwm_out|count_reg [24] & (!\pwm_out|count_reg [23] & (!\pwm_out|count_reg [26] & !\pwm_out|count_reg [25])))

	.clk(gnd),
	.dataa(\pwm_out|count_reg [24]),
	.datab(\pwm_out|count_reg [23]),
	.datac(\pwm_out|count_reg [26]),
	.datad(\pwm_out|count_reg [25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~6 .lut_mask = "0001";
defparam \pwm_out|LessThan1~6 .operation_mode = "normal";
defparam \pwm_out|LessThan1~6 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~6 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~6 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \pwm_out|LessThan1~8 (
// Equation(s):
// \pwm_out|LessThan1~8_combout  = (!\pwm_out|count_reg [31] & (\pwm_out|LessThan1~7_combout  & (\pwm_out|LessThan1~5_combout  & \pwm_out|LessThan1~6_combout )))

	.clk(gnd),
	.dataa(\pwm_out|count_reg [31]),
	.datab(\pwm_out|LessThan1~7_combout ),
	.datac(\pwm_out|LessThan1~5_combout ),
	.datad(\pwm_out|LessThan1~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~8 .lut_mask = "4000";
defparam \pwm_out|LessThan1~8 .operation_mode = "normal";
defparam \pwm_out|LessThan1~8 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~8 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~8 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \pwm_out|LessThan1~1 (
// Equation(s):
// \pwm_out|LessThan1~1_combout  = ((!\pwm_out|count_reg [10] & (!\pwm_out|count_reg [9] & !\pwm_out|count_reg [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_out|count_reg [10]),
	.datac(\pwm_out|count_reg [9]),
	.datad(\pwm_out|count_reg [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~1 .lut_mask = "0003";
defparam \pwm_out|LessThan1~1 .operation_mode = "normal";
defparam \pwm_out|LessThan1~1 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~1 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~1 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \pwm_out|LessThan0~1 (
// Equation(s):
// \pwm_out|LessThan0~1_combout  = ((!\pwm_out|count_reg [5] & (!\pwm_out|count_reg [7] & !\pwm_out|count_reg [6]))) # (!\pwm_out|count_reg [8])

	.clk(gnd),
	.dataa(\pwm_out|count_reg [5]),
	.datab(\pwm_out|count_reg [7]),
	.datac(\pwm_out|count_reg [8]),
	.datad(\pwm_out|count_reg [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan0~1 .lut_mask = "0f1f";
defparam \pwm_out|LessThan0~1 .operation_mode = "normal";
defparam \pwm_out|LessThan0~1 .output_mode = "comb_only";
defparam \pwm_out|LessThan0~1 .register_cascade_mode = "off";
defparam \pwm_out|LessThan0~1 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \pwm_out|LessThan0~2 (
// Equation(s):
// \pwm_out|LessThan0~2_combout  = ((!\pwm_out|count_reg [12] & (\pwm_out|LessThan1~1_combout  & \pwm_out|LessThan0~1_combout ))) # (!\pwm_out|count_reg [13])

	.clk(gnd),
	.dataa(\pwm_out|count_reg [13]),
	.datab(\pwm_out|count_reg [12]),
	.datac(\pwm_out|LessThan1~1_combout ),
	.datad(\pwm_out|LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan0~2 .lut_mask = "7555";
defparam \pwm_out|LessThan0~2 .operation_mode = "normal";
defparam \pwm_out|LessThan0~2 .output_mode = "comb_only";
defparam \pwm_out|LessThan0~2 .register_cascade_mode = "off";
defparam \pwm_out|LessThan0~2 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \pwm_out|LessThan0~3 (
// Equation(s):
// \pwm_out|LessThan0~3_combout  = ((!\pwm_out|LessThan0~0_combout  & ((\pwm_out|count_reg [14]) # (!\pwm_out|LessThan0~2_combout )))) # (!\pwm_out|LessThan1~8_combout )

	.clk(gnd),
	.dataa(\pwm_out|count_reg [14]),
	.datab(\pwm_out|LessThan0~0_combout ),
	.datac(\pwm_out|LessThan1~8_combout ),
	.datad(\pwm_out|LessThan0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan0~3 .lut_mask = "2f3f";
defparam \pwm_out|LessThan0~3 .operation_mode = "normal";
defparam \pwm_out|LessThan0~3 .output_mode = "comb_only";
defparam \pwm_out|LessThan0~3 .register_cascade_mode = "off";
defparam \pwm_out|LessThan0~3 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \pwm_out|LessThan1~3 (
// Equation(s):
// \pwm_out|LessThan1~3_combout  = (\pwm_out|count_reg [17] & (((\pwm_out|count_reg [15] & \pwm_out|count_reg [16]))))

	.clk(gnd),
	.dataa(\pwm_out|count_reg [17]),
	.datab(vcc),
	.datac(\pwm_out|count_reg [15]),
	.datad(\pwm_out|count_reg [16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~3 .lut_mask = "a000";
defparam \pwm_out|LessThan1~3 .operation_mode = "normal";
defparam \pwm_out|LessThan1~3 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~3 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~3 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \pwm_out|LessThan1~0 (
// Equation(s):
// \pwm_out|LessThan1~0_combout  = ((!\pwm_out|count_reg [6] & (!\pwm_out|count_reg [5] & !\pwm_out|count_reg [4]))) # (!\pwm_out|count_reg [7])

	.clk(gnd),
	.dataa(\pwm_out|count_reg [6]),
	.datab(\pwm_out|count_reg [7]),
	.datac(\pwm_out|count_reg [5]),
	.datad(\pwm_out|count_reg [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~0 .lut_mask = "3337";
defparam \pwm_out|LessThan1~0 .operation_mode = "normal";
defparam \pwm_out|LessThan1~0 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~0 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~0 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \pwm_out|LessThan1~2 (
// Equation(s):
// \pwm_out|LessThan1~2_combout  = ((\pwm_out|LessThan1~1_combout  & (!\pwm_out|count_reg [8] & \pwm_out|LessThan1~0_combout ))) # (!\pwm_out|count_reg [12])

	.clk(gnd),
	.dataa(\pwm_out|LessThan1~1_combout ),
	.datab(\pwm_out|count_reg [12]),
	.datac(\pwm_out|count_reg [8]),
	.datad(\pwm_out|LessThan1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~2 .lut_mask = "3b33";
defparam \pwm_out|LessThan1~2 .operation_mode = "normal";
defparam \pwm_out|LessThan1~2 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~2 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~2 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \pwm_out|LessThan1~4 (
// Equation(s):
// \pwm_out|LessThan1~4_combout  = (((!\pwm_out|count_reg [13] & \pwm_out|LessThan1~2_combout )) # (!\pwm_out|count_reg [14])) # (!\pwm_out|LessThan1~3_combout )

	.clk(gnd),
	.dataa(\pwm_out|LessThan1~3_combout ),
	.datab(\pwm_out|count_reg [13]),
	.datac(\pwm_out|LessThan1~2_combout ),
	.datad(\pwm_out|count_reg [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_out|LessThan1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|LessThan1~4 .lut_mask = "75ff";
defparam \pwm_out|LessThan1~4 .operation_mode = "normal";
defparam \pwm_out|LessThan1~4 .output_mode = "comb_only";
defparam \pwm_out|LessThan1~4 .register_cascade_mode = "off";
defparam \pwm_out|LessThan1~4 .sum_lutc_input = "datac";
defparam \pwm_out|LessThan1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \pwm_out|pwm_reg (
// Equation(s):
// \pwm_out|pwm_reg~regout  = DFFEAS((!\pwm_out|count_reg [18] & (((\pwm_out|LessThan1~8_combout  & \pwm_out|LessThan1~4_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_pwm_out~regout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_out|count_reg [18]),
	.datab(vcc),
	.datac(\pwm_out|LessThan1~8_combout ),
	.datad(\pwm_out|LessThan1~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_pwm_out~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_out|pwm_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_out|pwm_reg .lut_mask = "5000";
defparam \pwm_out|pwm_reg .operation_mode = "normal";
defparam \pwm_out|pwm_reg .output_mode = "reg_only";
defparam \pwm_out|pwm_reg .register_cascade_mode = "off";
defparam \pwm_out|pwm_reg .sum_lutc_input = "datac";
defparam \pwm_out|pwm_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \BusA[42]~2 (
// Equation(s):
// \BusA[42]~2_combout  = (\linkCMP~regout  & (\pwm_out|pwm_reg~regout  & ((\BusB[81]~13 ) # (!\linkGII~regout )))) # (!\linkCMP~regout  & (((\BusB[81]~13 )) # (!\linkGII~regout )))

	.clk(gnd),
	.dataa(\linkCMP~regout ),
	.datab(\linkGII~regout ),
	.datac(\BusB[81]~13 ),
	.datad(\pwm_out|pwm_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[42]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[42]~2 .lut_mask = "f351";
defparam \BusA[42]~2 .operation_mode = "normal";
defparam \BusA[42]~2 .output_mode = "comb_only";
defparam \BusA[42]~2 .register_cascade_mode = "off";
defparam \BusA[42]~2 .sum_lutc_input = "datac";
defparam \BusA[42]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \BusA[42]~3 (
// Equation(s):
// \BusA[42]~3_combout  = (\linkCMP~regout ) # (((\linkGII~regout )))

	.clk(gnd),
	.dataa(\linkCMP~regout ),
	.datab(vcc),
	.datac(\linkGII~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[42]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[42]~3 .lut_mask = "fafa";
defparam \BusA[42]~3 .operation_mode = "normal";
defparam \BusA[42]~3 .output_mode = "comb_only";
defparam \BusA[42]~3 .register_cascade_mode = "off";
defparam \BusA[42]~3 .sum_lutc_input = "datac";
defparam \BusA[42]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell WideOr1(
// Equation(s):
// \WideOr1~combout  = (\Equal5~4_combout ) # ((\Equal6~1 ) # ((\Equal2~8_combout ) # (\Equal4~3 )))

	.clk(gnd),
	.dataa(\Equal5~4_combout ),
	.datab(\Equal6~1 ),
	.datac(\Equal2~8_combout ),
	.datad(\Equal4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam WideOr1.lut_mask = "fffe";
defparam WideOr1.operation_mode = "normal";
defparam WideOr1.output_mode = "comb_only";
defparam WideOr1.register_cascade_mode = "off";
defparam WideOr1.sum_lutc_input = "datac";
defparam WideOr1.synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell linkDSS(
// Equation(s):
// \linkDSS~regout  = DFFEAS((!\cmd_red~regout  & ((\Equal3~1 ) # ((\linkDSS~regout  & \WideOr1~combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkDSS~regout ),
	.datab(\cmd_red~regout ),
	.datac(\WideOr1~combout ),
	.datad(\Equal3~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkDSS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkDSS.lut_mask = "3320";
defparam linkDSS.operation_mode = "normal";
defparam linkDSS.output_mode = "reg_only";
defparam linkDSS.register_cascade_mode = "off";
defparam linkDSS.sum_lutc_input = "datac";
defparam linkDSS.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell spi_rd_rst(
// Equation(s):
// \spi_rd_rst~regout  = DFFEAS((!\cmd_red~regout  & ((\Equal3~1 ) # ((\spi_rd_rst~regout  & \WideOr1~combout )))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_rd_rst~regout ),
	.datab(\cmd_red~regout ),
	.datac(\Equal3~1 ),
	.datad(\WideOr1~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_rd_rst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam spi_rd_rst.lut_mask = "3230";
defparam spi_rd_rst.operation_mode = "normal";
defparam spi_rd_rst.output_mode = "reg_only";
defparam spi_rd_rst.register_cascade_mode = "off";
defparam spi_rd_rst.sum_lutc_input = "datac";
defparam spi_rd_rst.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \spi_ctrl_reduced_instance|clk_count[0] (
// Equation(s):
// \spi_ctrl_reduced_instance|clk_count [0] = DFFEAS(((!\spi_ctrl_reduced_instance|clk_count [0])), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , \spi_ctrl_reduced_instance|LessThan0~1_combout , )
// \spi_ctrl_reduced_instance|clk_count[0]~15  = CARRY(((\spi_ctrl_reduced_instance|clk_count [0])))
// \spi_ctrl_reduced_instance|clk_count[0]~15COUT1_17  = CARRY(((\spi_ctrl_reduced_instance|clk_count [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|clk_count [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|clk_count [0]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|clk_count[0]~15 ),
	.cout1(\spi_ctrl_reduced_instance|clk_count[0]~15COUT1_17 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|clk_count[0] .lut_mask = "33cc";
defparam \spi_ctrl_reduced_instance|clk_count[0] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|clk_count[0] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|clk_count[0] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|clk_count[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|clk_count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \spi_ctrl_reduced_instance|clk_count[1] (
// Equation(s):
// \spi_ctrl_reduced_instance|clk_count [1] = DFFEAS((\spi_ctrl_reduced_instance|clk_count [1] $ ((\spi_ctrl_reduced_instance|clk_count[0]~15 ))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , \spi_ctrl_reduced_instance|LessThan0~1_combout , )
// \spi_ctrl_reduced_instance|clk_count[1]~13  = CARRY(((!\spi_ctrl_reduced_instance|clk_count[0]~15 ) # (!\spi_ctrl_reduced_instance|clk_count [1])))
// \spi_ctrl_reduced_instance|clk_count[1]~13COUT1_18  = CARRY(((!\spi_ctrl_reduced_instance|clk_count[0]~15COUT1_17 ) # (!\spi_ctrl_reduced_instance|clk_count [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|clk_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|clk_count[0]~15 ),
	.cin1(\spi_ctrl_reduced_instance|clk_count[0]~15COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|clk_count [1]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|clk_count[1]~13 ),
	.cout1(\spi_ctrl_reduced_instance|clk_count[1]~13COUT1_18 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|clk_count[1] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[1] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[1] .lut_mask = "3c3f";
defparam \spi_ctrl_reduced_instance|clk_count[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|clk_count[1] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|clk_count[1] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|clk_count[1] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|clk_count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \spi_ctrl_reduced_instance|clk_count[2] (
// Equation(s):
// \spi_ctrl_reduced_instance|clk_count [2] = DFFEAS((\spi_ctrl_reduced_instance|clk_count [2] $ ((!\spi_ctrl_reduced_instance|clk_count[1]~13 ))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , \spi_ctrl_reduced_instance|LessThan0~1_combout , )
// \spi_ctrl_reduced_instance|clk_count[2]~1  = CARRY(((\spi_ctrl_reduced_instance|clk_count [2] & !\spi_ctrl_reduced_instance|clk_count[1]~13 )))
// \spi_ctrl_reduced_instance|clk_count[2]~1COUT1_19  = CARRY(((\spi_ctrl_reduced_instance|clk_count [2] & !\spi_ctrl_reduced_instance|clk_count[1]~13COUT1_18 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|clk_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|clk_count[1]~13 ),
	.cin1(\spi_ctrl_reduced_instance|clk_count[1]~13COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|clk_count [2]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|clk_count[2]~1 ),
	.cout1(\spi_ctrl_reduced_instance|clk_count[2]~1COUT1_19 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|clk_count[2] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[2] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[2] .lut_mask = "c30c";
defparam \spi_ctrl_reduced_instance|clk_count[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|clk_count[2] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|clk_count[2] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|clk_count[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|clk_count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \spi_ctrl_reduced_instance|clk_count[3] (
// Equation(s):
// \spi_ctrl_reduced_instance|clk_count [3] = DFFEAS(\spi_ctrl_reduced_instance|clk_count [3] $ ((((\spi_ctrl_reduced_instance|clk_count[2]~1 )))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , \spi_ctrl_reduced_instance|LessThan0~1_combout , )
// \spi_ctrl_reduced_instance|clk_count[3]~3  = CARRY(((!\spi_ctrl_reduced_instance|clk_count[2]~1 )) # (!\spi_ctrl_reduced_instance|clk_count [3]))
// \spi_ctrl_reduced_instance|clk_count[3]~3COUT1_20  = CARRY(((!\spi_ctrl_reduced_instance|clk_count[2]~1COUT1_19 )) # (!\spi_ctrl_reduced_instance|clk_count [3]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_reduced_instance|clk_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|clk_count[2]~1 ),
	.cin1(\spi_ctrl_reduced_instance|clk_count[2]~1COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|clk_count [3]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|clk_count[3]~3 ),
	.cout1(\spi_ctrl_reduced_instance|clk_count[3]~3COUT1_20 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|clk_count[3] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[3] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[3] .lut_mask = "5a5f";
defparam \spi_ctrl_reduced_instance|clk_count[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|clk_count[3] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|clk_count[3] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|clk_count[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|clk_count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \spi_ctrl_reduced_instance|clk_count[4] (
// Equation(s):
// \spi_ctrl_reduced_instance|clk_count [4] = DFFEAS((\spi_ctrl_reduced_instance|clk_count [4] $ ((!\spi_ctrl_reduced_instance|clk_count[3]~3 ))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , \spi_ctrl_reduced_instance|LessThan0~1_combout , )
// \spi_ctrl_reduced_instance|clk_count[4]~5  = CARRY(((\spi_ctrl_reduced_instance|clk_count [4] & !\spi_ctrl_reduced_instance|clk_count[3]~3COUT1_20 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|clk_count [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|clk_count[3]~3 ),
	.cin1(\spi_ctrl_reduced_instance|clk_count[3]~3COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|clk_count [4]),
	.cout(\spi_ctrl_reduced_instance|clk_count[4]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|clk_count[4] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[4] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[4] .lut_mask = "c30c";
defparam \spi_ctrl_reduced_instance|clk_count[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|clk_count[4] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|clk_count[4] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|clk_count[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|clk_count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \spi_ctrl_reduced_instance|clk_count[5] (
// Equation(s):
// \spi_ctrl_reduced_instance|clk_count [5] = DFFEAS(\spi_ctrl_reduced_instance|clk_count [5] $ ((((\spi_ctrl_reduced_instance|clk_count[4]~5 )))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , \spi_ctrl_reduced_instance|LessThan0~1_combout , )
// \spi_ctrl_reduced_instance|clk_count[5]~9  = CARRY(((!\spi_ctrl_reduced_instance|clk_count[4]~5 )) # (!\spi_ctrl_reduced_instance|clk_count [5]))
// \spi_ctrl_reduced_instance|clk_count[5]~9COUT1_21  = CARRY(((!\spi_ctrl_reduced_instance|clk_count[4]~5 )) # (!\spi_ctrl_reduced_instance|clk_count [5]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_reduced_instance|clk_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_reduced_instance|clk_count[4]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|clk_count [5]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|clk_count[5]~9 ),
	.cout1(\spi_ctrl_reduced_instance|clk_count[5]~9COUT1_21 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|clk_count[5] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[5] .lut_mask = "5a5f";
defparam \spi_ctrl_reduced_instance|clk_count[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|clk_count[5] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|clk_count[5] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|clk_count[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|clk_count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \spi_ctrl_reduced_instance|clk_count[6] (
// Equation(s):
// \spi_ctrl_reduced_instance|clk_count [6] = DFFEAS(\spi_ctrl_reduced_instance|clk_count [6] $ ((((!(!\spi_ctrl_reduced_instance|clk_count[4]~5  & \spi_ctrl_reduced_instance|clk_count[5]~9 ) # (\spi_ctrl_reduced_instance|clk_count[4]~5  & 
// \spi_ctrl_reduced_instance|clk_count[5]~9COUT1_21 ))))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , \spi_ctrl_reduced_instance|LessThan0~1_combout , )
// \spi_ctrl_reduced_instance|clk_count[6]~7  = CARRY((\spi_ctrl_reduced_instance|clk_count [6] & ((!\spi_ctrl_reduced_instance|clk_count[5]~9 ))))
// \spi_ctrl_reduced_instance|clk_count[6]~7COUT1_22  = CARRY((\spi_ctrl_reduced_instance|clk_count [6] & ((!\spi_ctrl_reduced_instance|clk_count[5]~9COUT1_21 ))))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_reduced_instance|clk_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_reduced_instance|clk_count[4]~5 ),
	.cin0(\spi_ctrl_reduced_instance|clk_count[5]~9 ),
	.cin1(\spi_ctrl_reduced_instance|clk_count[5]~9COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|clk_count [6]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|clk_count[6]~7 ),
	.cout1(\spi_ctrl_reduced_instance|clk_count[6]~7COUT1_22 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|clk_count[6] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[6] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[6] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[6] .lut_mask = "a50a";
defparam \spi_ctrl_reduced_instance|clk_count[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|clk_count[6] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|clk_count[6] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|clk_count[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|clk_count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \spi_ctrl_reduced_instance|clk_count[7] (
// Equation(s):
// \spi_ctrl_reduced_instance|clk_count [7] = DFFEAS((\spi_ctrl_reduced_instance|clk_count [7] $ (((!\spi_ctrl_reduced_instance|clk_count[4]~5  & \spi_ctrl_reduced_instance|clk_count[6]~7 ) # (\spi_ctrl_reduced_instance|clk_count[4]~5  & 
// \spi_ctrl_reduced_instance|clk_count[6]~7COUT1_22 )))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , \spi_ctrl_reduced_instance|LessThan0~1_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|clk_count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_reduced_instance|clk_count[4]~5 ),
	.cin0(\spi_ctrl_reduced_instance|clk_count[6]~7 ),
	.cin1(\spi_ctrl_reduced_instance|clk_count[6]~7COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|clk_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|clk_count[7] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[7] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[7] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|clk_count[7] .lut_mask = "3c3c";
defparam \spi_ctrl_reduced_instance|clk_count[7] .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|clk_count[7] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|clk_count[7] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|clk_count[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|clk_count[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \spi_ctrl_reduced_instance|LessThan0~0 (
// Equation(s):
// \spi_ctrl_reduced_instance|LessThan0~0_combout  = ((!\spi_ctrl_reduced_instance|clk_count [2] & (!\spi_ctrl_reduced_instance|clk_count [4] & !\spi_ctrl_reduced_instance|clk_count [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|clk_count [2]),
	.datac(\spi_ctrl_reduced_instance|clk_count [4]),
	.datad(\spi_ctrl_reduced_instance|clk_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|LessThan0~0 .lut_mask = "0003";
defparam \spi_ctrl_reduced_instance|LessThan0~0 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|LessThan0~0 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|LessThan0~0 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|LessThan0~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \spi_ctrl_reduced_instance|LessThan0~1 (
// Equation(s):
// \spi_ctrl_reduced_instance|LessThan0~1_combout  = (\spi_ctrl_reduced_instance|clk_count [7]) # ((\spi_ctrl_reduced_instance|clk_count [5] & (\spi_ctrl_reduced_instance|clk_count [6] & !\spi_ctrl_reduced_instance|LessThan0~0_combout )))

	.clk(gnd),
	.dataa(\spi_ctrl_reduced_instance|clk_count [5]),
	.datab(\spi_ctrl_reduced_instance|clk_count [7]),
	.datac(\spi_ctrl_reduced_instance|clk_count [6]),
	.datad(\spi_ctrl_reduced_instance|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|LessThan0~1 .lut_mask = "ccec";
defparam \spi_ctrl_reduced_instance|LessThan0~1 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|LessThan0~1 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|LessThan0~1 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|LessThan0~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \spi_ctrl_reduced_instance|spi_clk (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_clk~regout  = DFFEAS(((\spi_ctrl_reduced_instance|spi_clk~regout  $ (\spi_ctrl_reduced_instance|LessThan0~1_combout ))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.datad(\spi_ctrl_reduced_instance|LessThan0~1_combout ),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_clk .lut_mask = "0ff0";
defparam \spi_ctrl_reduced_instance|spi_clk .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_clk .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_clk .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_clk .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_clk .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \spi_ctrl_reduced_instance|rst_count[0] (
// Equation(s):
// \spi_ctrl_reduced_instance|rst_count [0] = DFFEAS(((\spi_ctrl_reduced_instance|rst_count [0] $ (\spi_ctrl_reduced_instance|LessThan1~1_combout ))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_reduced_instance|rst_count [0]),
	.datad(\spi_ctrl_reduced_instance|LessThan1~1_combout ),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|rst_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|rst_count[0] .lut_mask = "0ff0";
defparam \spi_ctrl_reduced_instance|rst_count[0] .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|rst_count[0] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|rst_count[0] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|rst_count[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|rst_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \spi_ctrl_reduced_instance|rst_count[1] (
// Equation(s):
// \spi_ctrl_reduced_instance|rst_count [1] = DFFEAS(\spi_ctrl_reduced_instance|rst_count [0] $ ((\spi_ctrl_reduced_instance|rst_count [1])), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , \spi_ctrl_reduced_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_reduced_instance|rst_count[1]~13  = CARRY((\spi_ctrl_reduced_instance|rst_count [0] & (\spi_ctrl_reduced_instance|rst_count [1])))
// \spi_ctrl_reduced_instance|rst_count[1]~13COUT1_16  = CARRY((\spi_ctrl_reduced_instance|rst_count [0] & (\spi_ctrl_reduced_instance|rst_count [1])))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_reduced_instance|rst_count [0]),
	.datab(\spi_ctrl_reduced_instance|rst_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|rst_count [1]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|rst_count[1]~13 ),
	.cout1(\spi_ctrl_reduced_instance|rst_count[1]~13COUT1_16 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|rst_count[1] .lut_mask = "6688";
defparam \spi_ctrl_reduced_instance|rst_count[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|rst_count[1] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|rst_count[1] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|rst_count[1] .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|rst_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \spi_ctrl_reduced_instance|rst_count[2] (
// Equation(s):
// \spi_ctrl_reduced_instance|rst_count [2] = DFFEAS((\spi_ctrl_reduced_instance|rst_count [2] $ ((\spi_ctrl_reduced_instance|rst_count[1]~13 ))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , \spi_ctrl_reduced_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_reduced_instance|rst_count[2]~1  = CARRY(((!\spi_ctrl_reduced_instance|rst_count[1]~13 ) # (!\spi_ctrl_reduced_instance|rst_count [2])))
// \spi_ctrl_reduced_instance|rst_count[2]~1COUT1_17  = CARRY(((!\spi_ctrl_reduced_instance|rst_count[1]~13COUT1_16 ) # (!\spi_ctrl_reduced_instance|rst_count [2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|rst_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|rst_count[1]~13 ),
	.cin1(\spi_ctrl_reduced_instance|rst_count[1]~13COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|rst_count [2]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|rst_count[2]~1 ),
	.cout1(\spi_ctrl_reduced_instance|rst_count[2]~1COUT1_17 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|rst_count[2] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[2] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[2] .lut_mask = "3c3f";
defparam \spi_ctrl_reduced_instance|rst_count[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|rst_count[2] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|rst_count[2] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|rst_count[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|rst_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \spi_ctrl_reduced_instance|rst_count[3] (
// Equation(s):
// \spi_ctrl_reduced_instance|rst_count [3] = DFFEAS(\spi_ctrl_reduced_instance|rst_count [3] $ ((((!\spi_ctrl_reduced_instance|rst_count[2]~1 )))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , \spi_ctrl_reduced_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_reduced_instance|rst_count[3]~3  = CARRY((\spi_ctrl_reduced_instance|rst_count [3] & ((!\spi_ctrl_reduced_instance|rst_count[2]~1 ))))
// \spi_ctrl_reduced_instance|rst_count[3]~3COUT1_18  = CARRY((\spi_ctrl_reduced_instance|rst_count [3] & ((!\spi_ctrl_reduced_instance|rst_count[2]~1COUT1_17 ))))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_reduced_instance|rst_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|rst_count[2]~1 ),
	.cin1(\spi_ctrl_reduced_instance|rst_count[2]~1COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|rst_count [3]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|rst_count[3]~3 ),
	.cout1(\spi_ctrl_reduced_instance|rst_count[3]~3COUT1_18 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|rst_count[3] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[3] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[3] .lut_mask = "a50a";
defparam \spi_ctrl_reduced_instance|rst_count[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|rst_count[3] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|rst_count[3] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|rst_count[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|rst_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \spi_ctrl_reduced_instance|rst_count[4] (
// Equation(s):
// \spi_ctrl_reduced_instance|rst_count [4] = DFFEAS(\spi_ctrl_reduced_instance|rst_count [4] $ ((((\spi_ctrl_reduced_instance|rst_count[3]~3 )))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , \spi_ctrl_reduced_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_reduced_instance|rst_count[4]~5  = CARRY(((!\spi_ctrl_reduced_instance|rst_count[3]~3COUT1_18 )) # (!\spi_ctrl_reduced_instance|rst_count [4]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_reduced_instance|rst_count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|rst_count[3]~3 ),
	.cin1(\spi_ctrl_reduced_instance|rst_count[3]~3COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|rst_count [4]),
	.cout(\spi_ctrl_reduced_instance|rst_count[4]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|rst_count[4] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[4] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[4] .lut_mask = "5a5f";
defparam \spi_ctrl_reduced_instance|rst_count[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|rst_count[4] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|rst_count[4] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|rst_count[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|rst_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \spi_ctrl_reduced_instance|rst_count[5] (
// Equation(s):
// \spi_ctrl_reduced_instance|rst_count [5] = DFFEAS(\spi_ctrl_reduced_instance|rst_count [5] $ ((((!\spi_ctrl_reduced_instance|rst_count[4]~5 )))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , \spi_ctrl_reduced_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_reduced_instance|rst_count[5]~7  = CARRY((\spi_ctrl_reduced_instance|rst_count [5] & ((!\spi_ctrl_reduced_instance|rst_count[4]~5 ))))
// \spi_ctrl_reduced_instance|rst_count[5]~7COUT1_19  = CARRY((\spi_ctrl_reduced_instance|rst_count [5] & ((!\spi_ctrl_reduced_instance|rst_count[4]~5 ))))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_reduced_instance|rst_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|LessThan1~1_combout ),
	.cin(\spi_ctrl_reduced_instance|rst_count[4]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|rst_count [5]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|rst_count[5]~7 ),
	.cout1(\spi_ctrl_reduced_instance|rst_count[5]~7COUT1_19 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|rst_count[5] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[5] .lut_mask = "a50a";
defparam \spi_ctrl_reduced_instance|rst_count[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|rst_count[5] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|rst_count[5] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|rst_count[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|rst_count[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \spi_ctrl_reduced_instance|rst_count[6] (
// Equation(s):
// \spi_ctrl_reduced_instance|rst_count [6] = DFFEAS(\spi_ctrl_reduced_instance|rst_count [6] $ (((((!\spi_ctrl_reduced_instance|rst_count[4]~5  & \spi_ctrl_reduced_instance|rst_count[5]~7 ) # (\spi_ctrl_reduced_instance|rst_count[4]~5  & 
// \spi_ctrl_reduced_instance|rst_count[5]~7COUT1_19 ))))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , \spi_ctrl_reduced_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_reduced_instance|rst_count[6]~9  = CARRY(((!\spi_ctrl_reduced_instance|rst_count[5]~7 )) # (!\spi_ctrl_reduced_instance|rst_count [6]))
// \spi_ctrl_reduced_instance|rst_count[6]~9COUT1_20  = CARRY(((!\spi_ctrl_reduced_instance|rst_count[5]~7COUT1_19 )) # (!\spi_ctrl_reduced_instance|rst_count [6]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_reduced_instance|rst_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|LessThan1~1_combout ),
	.cin(\spi_ctrl_reduced_instance|rst_count[4]~5 ),
	.cin0(\spi_ctrl_reduced_instance|rst_count[5]~7 ),
	.cin1(\spi_ctrl_reduced_instance|rst_count[5]~7COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|rst_count [6]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|rst_count[6]~9 ),
	.cout1(\spi_ctrl_reduced_instance|rst_count[6]~9COUT1_20 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|rst_count[6] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[6] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[6] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[6] .lut_mask = "5a5f";
defparam \spi_ctrl_reduced_instance|rst_count[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|rst_count[6] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|rst_count[6] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|rst_count[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|rst_count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \spi_ctrl_reduced_instance|rst_count[7] (
// Equation(s):
// \spi_ctrl_reduced_instance|rst_count [7] = DFFEAS((\spi_ctrl_reduced_instance|rst_count [7] $ ((!(!\spi_ctrl_reduced_instance|rst_count[4]~5  & \spi_ctrl_reduced_instance|rst_count[6]~9 ) # (\spi_ctrl_reduced_instance|rst_count[4]~5  & 
// \spi_ctrl_reduced_instance|rst_count[6]~9COUT1_20 )))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , \spi_ctrl_reduced_instance|LessThan1~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|rst_count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|LessThan1~1_combout ),
	.cin(\spi_ctrl_reduced_instance|rst_count[4]~5 ),
	.cin0(\spi_ctrl_reduced_instance|rst_count[6]~9 ),
	.cin1(\spi_ctrl_reduced_instance|rst_count[6]~9COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|rst_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|rst_count[7] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[7] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[7] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|rst_count[7] .lut_mask = "c3c3";
defparam \spi_ctrl_reduced_instance|rst_count[7] .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|rst_count[7] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|rst_count[7] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|rst_count[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|rst_count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \spi_ctrl_reduced_instance|LessThan1~0 (
// Equation(s):
// \spi_ctrl_reduced_instance|LessThan1~0_combout  = (((!\spi_ctrl_reduced_instance|rst_count [2] & !\spi_ctrl_reduced_instance|rst_count [3])) # (!\spi_ctrl_reduced_instance|rst_count [4]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|rst_count [2]),
	.datac(\spi_ctrl_reduced_instance|rst_count [4]),
	.datad(\spi_ctrl_reduced_instance|rst_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|LessThan1~0 .lut_mask = "0f3f";
defparam \spi_ctrl_reduced_instance|LessThan1~0 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|LessThan1~0 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|LessThan1~0 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|LessThan1~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \spi_ctrl_reduced_instance|LessThan1~1 (
// Equation(s):
// \spi_ctrl_reduced_instance|LessThan1~1_combout  = (!\spi_ctrl_reduced_instance|rst_count [6] & (!\spi_ctrl_reduced_instance|rst_count [7] & (!\spi_ctrl_reduced_instance|rst_count [5] & \spi_ctrl_reduced_instance|LessThan1~0_combout )))

	.clk(gnd),
	.dataa(\spi_ctrl_reduced_instance|rst_count [6]),
	.datab(\spi_ctrl_reduced_instance|rst_count [7]),
	.datac(\spi_ctrl_reduced_instance|rst_count [5]),
	.datad(\spi_ctrl_reduced_instance|LessThan1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|LessThan1~1 .lut_mask = "0100";
defparam \spi_ctrl_reduced_instance|LessThan1~1 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|LessThan1~1 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|LessThan1~1 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|LessThan1~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \spi_ctrl_reduced_instance|rst_flag (
// Equation(s):
// \spi_ctrl_reduced_instance|rst_flag~regout  = DFFEAS((\spi_ctrl_reduced_instance|rst_flag~regout ) # (((!\spi_ctrl_reduced_instance|LessThan1~1_combout ))), GLOBAL(\clk~combout ), \spi_rd_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_reduced_instance|rst_flag~regout ),
	.datab(vcc),
	.datac(\spi_ctrl_reduced_instance|LessThan1~1_combout ),
	.datad(vcc),
	.aclr(!\spi_rd_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|rst_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|rst_flag .lut_mask = "afaf";
defparam \spi_ctrl_reduced_instance|rst_flag .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|rst_flag .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|rst_flag .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|rst_flag .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|rst_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [0] = DFFEAS(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [0])), GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , , , , 
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4]~10_combout , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0]~9  = CARRY(((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [0])))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0]~9COUT1_12  = CARRY(((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [0])))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [0]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0]~9 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0]~9COUT1_12 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0] .lut_mask = "33cc";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1] = DFFEAS((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1] $ ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0]~9 ))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , , , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4]~10_combout , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1]~3  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0]~9 ) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1])))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1]~3COUT1_13  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0]~9COUT1_12 ) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1])))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0]~9 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[0]~9COUT1_12 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1]~3 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1]~3COUT1_13 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1] .lut_mask = "3c3f";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2] = DFFEAS((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2] $ ((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1]~3 ))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , , , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4]~10_combout , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2]~5  = CARRY(((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2] & !\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1]~3 )))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2]~5COUT1_14  = CARRY(((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2] & !\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1]~3COUT1_13 )))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1]~3 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[1]~3COUT1_13 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2]~5 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2]~5COUT1_14 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2] .lut_mask = "c30c";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [3] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [3] $ ((((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2]~5 )))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , , , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4]~10_combout , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~7  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2]~5 )) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [3]))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~7COUT1_15  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2]~5COUT1_14 )) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [3]))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2]~5 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[2]~5COUT1_14 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [3]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~7 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~7COUT1_15 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3] .lut_mask = "5a5f";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0 (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0_combout  = (\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [3]) # ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2]) # 
// ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [0]) # (\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1])))

	.clk(gnd),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [3]),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2]),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [0]),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0 .lut_mask = "fffe";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17 (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout  = ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4] & (\spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0_combout  & 
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4]),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0_combout ),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17 .lut_mask = "c000";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[0] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [0] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [0] $ (((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4] & 
// (\spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0_combout  & \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16_combout )))), GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), 
// \spi_ctrl_reduced_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [0]),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4]),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0_combout ),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16_combout ),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[0] .lut_mask = "6aaa";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[0] .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[0] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[0] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [1] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [0] $ ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [1])), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1]~13  = CARRY((\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [0] & (\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [1])))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1]~13COUT1_16  = CARRY((\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [0] & (\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [1])))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [0]),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [1]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1]~13 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1]~13COUT1_16 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1] .lut_mask = "6688";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1] .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [2] = DFFEAS((\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [2] $ ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1]~13 ))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2]~11  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1]~13 ) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [2])))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2]~11COUT1_17  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1]~13COUT1_16 ) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [2])))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1]~13 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[1]~13COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [2]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2]~11 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2]~11COUT1_17 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2] .lut_mask = "3c3f";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [3] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [3] $ ((((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2]~11 )))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3]~9  = CARRY((\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [3] & ((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2]~11 ))))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3]~9COUT1_18  = CARRY((\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [3] & ((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2]~11COUT1_17 ))))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2]~11 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[2]~11COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [3]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3]~9 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3]~9COUT1_18 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3] .lut_mask = "a50a";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [4] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [4] $ ((((\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3]~9 )))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3]~9COUT1_18 )) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [4]))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3]~9 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[3]~9COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [4]),
	.cout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4] .lut_mask = "5a5f";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [5] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [5] $ ((((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7 )))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5  = CARRY((\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [5] & ((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7 ))))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5COUT1_19  = CARRY((\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [5] & ((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7 ))))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [5]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5COUT1_19 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5] .lut_mask = "a50a";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [6] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [6] $ (((((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7  & 
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5 ) # (\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7  & \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5COUT1_19 ))))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6]~1  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5 )) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [6]))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6]~1COUT1_20  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5COUT1_19 )) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [6]))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7 ),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[5]~5COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [6]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6]~1 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6]~1COUT1_20 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6] .lut_mask = "5a5f";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[7] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [7] = DFFEAS((\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [7] $ ((!(!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7  & 
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6]~1 ) # (\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7  & \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6]~1COUT1_20 )))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[4]~7 ),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6]~1 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[6]~1COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[7] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[7] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[7] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[7] .lut_mask = "c3c3";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[7] .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[7] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[7] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16 (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16_combout  = (\spi_rd_rst~regout  & (((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [6] & !\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [7]))))

	.clk(gnd),
	.dataa(\spi_rd_rst~regout ),
	.datab(vcc),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [6]),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|data_count [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16 .lut_mask = "000a";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4]~10 (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4]~10_combout  = (((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4] & \spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0_combout )) # 
// (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4]),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0_combout ),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4]~10 .lut_mask = "c0ff";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4]~10 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4]~10 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4]~10 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4]~10 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4] = DFFEAS(((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~7  $ (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4]))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , , , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4]~10_combout , )

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4]),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~7 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[3]~7COUT1_15 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4] .lut_mask = "f00f";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4] .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [0] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [0] $ ((\spi_rd_rst~regout )), GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), 
// \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0]~7  = CARRY((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [0] & (\spi_rd_rst~regout )))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0]~7COUT1_19  = CARRY((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [0] & (\spi_rd_rst~regout )))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [0]),
	.datab(\spi_rd_rst~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [0]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0]~7 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0]~7COUT1_19 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0] .lut_mask = "6688";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [1] = DFFEAS((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [1] $ ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0]~7 ))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1]~3  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0]~7 ) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [1])))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1]~3COUT1_20  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0]~7COUT1_19 ) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [1])))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0]~7 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[0]~7COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [1]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1]~3 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1]~3COUT1_20 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1] .lut_mask = "3c3f";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [2] = DFFEAS((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [2] $ ((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1]~3 ))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2]~1  = CARRY(((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [2] & !\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1]~3 )))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2]~1COUT1_21  = CARRY(((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [2] & !\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1]~3COUT1_20 )))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1]~3 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[1]~3COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [2]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2]~1 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2]~1COUT1_21 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2] .lut_mask = "c30c";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [3] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [3] $ ((((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2]~1 )))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3]~5  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2]~1 )) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [3]))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3]~5COUT1_22  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2]~1COUT1_21 )) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [3]))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2]~1 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[2]~1COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [3]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3]~5 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3]~5COUT1_22 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3] .lut_mask = "5a5f";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [4] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [4] $ ((((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3]~5 )))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15  = CARRY((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [4] & ((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3]~5COUT1_22 ))))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3]~5 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[3]~5COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [4]),
	.cout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4] .lut_mask = "a50a";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [5] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [5] $ ((((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15 )))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15 )) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [5]))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9COUT1_23  = CARRY(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15 )) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [5]))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [5]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9COUT1_23 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5] .lut_mask = "5a5f";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [6] = DFFEAS(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [6] $ ((((!(!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15  & 
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9 ) # (\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15  & \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9COUT1_23 ))))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6]~11  = CARRY((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [6] & ((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9 ))))
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6]~11COUT1_24  = CARRY((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [6] & ((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9COUT1_23 ))))

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15 ),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[5]~9COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [6]),
	.cout(),
	.cout0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6]~11 ),
	.cout1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6]~11COUT1_24 ));
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6] .lut_mask = "a50a";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7] (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [7] = DFFEAS((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [7] $ (((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15  & 
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6]~11 ) # (\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15  & \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6]~11COUT1_24 )))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout , , , , )

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7]~17_combout ),
	.cin(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[4]~15 ),
	.cin0(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6]~11 ),
	.cin1(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[6]~11COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7] .cin0_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7] .cin1_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7] .cin_used = "true";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7] .lut_mask = "3c3c";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7] .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7] .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7] .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2 (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2_combout  = (\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2] & (((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1])))) # 
// (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2] & ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1] & (\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [6])) # 
// (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1] & ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [7])))))

	.clk(gnd),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [6]),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2]),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1]),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2 .lut_mask = "e3e0";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3 (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3_combout  = (\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2] & ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2_combout  & 
// ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [4]))) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2_combout  & (\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [5])))) # 
// (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2] & (((\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2_combout ))))

	.clk(gnd),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [5]),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2]),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [4]),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3 .lut_mask = "f388";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0 (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0_combout  = (\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1] & (\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2])) # 
// (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1] & ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2] & (\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [1])) # 
// (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2] & ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [3])))))

	.clk(gnd),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1]),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [2]),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [1]),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0 .lut_mask = "d9c8";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1 (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1_combout  = (\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1] & ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0_combout  & 
// (\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [0])) # (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0_combout  & ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [2]))))) # 
// (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1] & (((\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [1]),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [0]),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_tx_db [2]),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1 .lut_mask = "dda0";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0 (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0_combout  = ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [3] & ((\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1_combout ))) # 
// (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [3] & (\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3_combout ))) # (!\spi_rd_rst~regout )

	.clk(gnd),
	.dataa(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [3]),
	.datab(\spi_rd_rst~regout ),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~3_combout ),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0 .lut_mask = "fb73";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0 .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0 .output_mode = "comb_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0 .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~regout  = DFFEAS(((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4] & ((!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0_combout )))), 
// GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4]),
	.datac(vcc),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~0_combout ),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir .lut_mask = "0033";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \linkDSM~0 (
// Equation(s):
// \linkDSM~0_combout  = (\Equal6~1 ) # ((\Equal3~1 ) # ((\Equal5~4_combout ) # (\Equal2~8_combout )))

	.clk(gnd),
	.dataa(\Equal6~1 ),
	.datab(\Equal3~1 ),
	.datac(\Equal5~4_combout ),
	.datad(\Equal2~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\linkDSM~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \linkDSM~0 .lut_mask = "fffe";
defparam \linkDSM~0 .operation_mode = "normal";
defparam \linkDSM~0 .output_mode = "comb_only";
defparam \linkDSM~0 .register_cascade_mode = "off";
defparam \linkDSM~0 .sum_lutc_input = "datac";
defparam \linkDSM~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell linkDSM(
// Equation(s):
// \linkDSM~regout  = DFFEAS((!\cmd_red~regout  & ((\Equal4~3 ) # ((\linkDSM~regout  & \linkDSM~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkDSM~regout ),
	.datab(\cmd_red~regout ),
	.datac(\Equal4~3 ),
	.datad(\linkDSM~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkDSM~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkDSM.lut_mask = "3230";
defparam linkDSM.operation_mode = "normal";
defparam linkDSM.output_mode = "reg_only";
defparam linkDSM.register_cascade_mode = "off";
defparam linkDSM.sum_lutc_input = "datac";
defparam linkDSM.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \BusB[69]~30 (
// Equation(s):
// \BusB[69]~30_combout  = (\linkDSS~regout  & (!\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~regout  & ((\BusB[77]~12 ) # (!\linkDSM~regout )))) # (!\linkDSS~regout  & (((\BusB[77]~12 ) # (!\linkDSM~regout ))))

	.clk(gnd),
	.dataa(\linkDSS~regout ),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_mosir~regout ),
	.datac(\linkDSM~regout ),
	.datad(\BusB[77]~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[69]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[69]~30 .lut_mask = "7707";
defparam \BusB[69]~30 .operation_mode = "normal";
defparam \BusB[69]~30 .output_mode = "comb_only";
defparam \BusB[69]~30 .register_cascade_mode = "off";
defparam \BusB[69]~30 .sum_lutc_input = "datac";
defparam \BusB[69]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \BusB[69]~31 (
// Equation(s):
// \BusB[69]~31_combout  = (\linkDSS~regout ) # (((\linkDSM~regout )))

	.clk(gnd),
	.dataa(\linkDSS~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\linkDSM~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[69]~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[69]~31 .lut_mask = "ffaa";
defparam \BusB[69]~31 .operation_mode = "normal";
defparam \BusB[69]~31 .output_mode = "comb_only";
defparam \BusB[69]~31 .register_cascade_mode = "off";
defparam \BusB[69]~31 .sum_lutc_input = "datac";
defparam \BusB[69]~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr (
// Equation(s):
// \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr~regout  = DFFEAS((\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4] $ (\spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0_combout  $ 
// (\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr~regout ))), GLOBAL(\spi_ctrl_reduced_instance|spi_clk~regout ), \spi_ctrl_reduced_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_reduced_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_reduced_instance|spi_master_reduced_instance|cnt8 [4]),
	.datac(\spi_ctrl_reduced_instance|spi_master_reduced_instance|LessThan1~0_combout ),
	.datad(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr~regout ),
	.aclr(!\spi_ctrl_reduced_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr .lut_mask = "c33c";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr .operation_mode = "normal";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr .output_mode = "reg_only";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr .register_cascade_mode = "off";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr .sum_lutc_input = "datac";
defparam \spi_ctrl_reduced_instance|spi_master_reduced_instance|spi_clkr .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \linkTPM~0 (
// Equation(s):
// \linkTPM~0_combout  = (\Equal5~4_combout ) # ((\Equal4~3 ) # ((\Equal3~1 ) # (\Equal6~1 )))

	.clk(gnd),
	.dataa(\Equal5~4_combout ),
	.datab(\Equal4~3 ),
	.datac(\Equal3~1 ),
	.datad(\Equal6~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\linkTPM~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \linkTPM~0 .lut_mask = "fffe";
defparam \linkTPM~0 .operation_mode = "normal";
defparam \linkTPM~0 .output_mode = "comb_only";
defparam \linkTPM~0 .register_cascade_mode = "off";
defparam \linkTPM~0 .sum_lutc_input = "datac";
defparam \linkTPM~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell linkTPM(
// Equation(s):
// \linkTPM~regout  = DFFEAS((!\cmd_red~regout  & ((\Equal2~8_combout ) # ((\linkTPM~regout  & \linkTPM~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\cmd_red~regout ),
	.datab(\Equal2~8_combout ),
	.datac(\linkTPM~regout ),
	.datad(\linkTPM~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkTPM~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkTPM.lut_mask = "5444";
defparam linkTPM.operation_mode = "normal";
defparam linkTPM.output_mode = "reg_only";
defparam linkTPM.register_cascade_mode = "off";
defparam linkTPM.sum_lutc_input = "datac";
defparam linkTPM.synch_mode = "off";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led~I (
	.datain(\led~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(led));
// synopsys translate_off
defparam \led~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[70]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[70]));
// synopsys translate_off
defparam \BusB[70]~I .open_drain_output = "true";
defparam \BusB[70]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[71]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[71]));
// synopsys translate_off
defparam \BusB[71]~I .open_drain_output = "true";
defparam \BusB[71]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[72]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[72]));
// synopsys translate_off
defparam \BusB[72]~I .open_drain_output = "true";
defparam \BusB[72]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[74]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[74]));
// synopsys translate_off
defparam \BusB[74]~I .open_drain_output = "true";
defparam \BusB[74]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[76]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[76]));
// synopsys translate_off
defparam \BusB[76]~I .open_drain_output = "true";
defparam \BusB[76]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[78]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[78]));
// synopsys translate_off
defparam \BusB[78]~I .open_drain_output = "true";
defparam \BusB[78]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[79]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[79]));
// synopsys translate_off
defparam \BusB[79]~I .open_drain_output = "true";
defparam \BusB[79]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[80]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[80]));
// synopsys translate_off
defparam \BusB[80]~I .open_drain_output = "true";
defparam \BusB[80]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[82]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[82]));
// synopsys translate_off
defparam \BusB[82]~I .open_drain_output = "true";
defparam \BusB[82]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[42]~I (
	.datain(\BusA[42]~2_combout ),
	.oe(\BusA[42]~3_combout ),
	.combout(),
	.padio(BusA[42]));
// synopsys translate_off
defparam \BusA[42]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[69]~I (
	.datain(\BusB[69]~30_combout ),
	.oe(\BusB[69]~31_combout ),
	.combout(),
	.padio(BusB[69]));
// synopsys translate_off
defparam \BusB[69]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[75]~I (
	.datain(\BusB[73]~10 ),
	.oe(\linkTPM~regout ),
	.combout(),
	.padio(BusB[75]));
// synopsys translate_off
defparam \BusB[75]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[83]~I (
	.datain(!\linkDSS~regout ),
	.oe(vcc),
	.combout(),
	.padio(BusB[83]));
// synopsys translate_off
defparam \BusB[83]~I .open_drain_output = "true";
defparam \BusB[83]~I .operation_mode = "bidir";
// synopsys translate_on

endmodule
