{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1591530312766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1591530312766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 14:45:12 2020 " "Processing started: Sun Jun 07 14:45:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1591530312766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1591530312766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HW_Test -c HW_Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HW_Test -c HW_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1591530312766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1591530313010 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HW_Test EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"HW_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1591530313055 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1591530313096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1591530313096 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1591530313290 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1591530313300 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1591530313656 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1591530313656 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1591530313656 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1591530313656 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 4120 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1591530313660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 4121 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1591530313660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 4122 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1591530313660 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1591530313660 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1591530313667 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 69 " "No exact pin location assignment(s) for 8 pins of 69 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Pin q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { q[0] } } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 25 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 105 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591530313765 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Pin q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { q[1] } } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 25 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 106 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591530313765 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Pin q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { q[2] } } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 25 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 107 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591530313765 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Pin q\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { q[3] } } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 25 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 108 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591530313765 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[4\] " "Pin q\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { q[4] } } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 25 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 109 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591530313765 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[5\] " "Pin q\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { q[5] } } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 25 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 110 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591530313765 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[6\] " "Pin q\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { q[6] } } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 25 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 111 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591530313765 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[7\] " "Pin q\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { q[7] } } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 25 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 112 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591530313765 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1591530313765 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1591530313903 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1591530313907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1591530313907 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1591530313907 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1591530313907 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1591530313950 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux2~4\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313969 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux2~0\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313969 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux2~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313969 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux2~4\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313969 ""}  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530313969 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux1~4\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313969 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux1~0\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313969 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux1~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313969 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux1~4\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313969 ""}  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530313969 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux6~4\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux6~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313972 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux6~0\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313972 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux6~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313972 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux6~4\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux6~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313972 ""}  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530313972 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux4~4\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313972 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux4~0\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux4~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313972 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux4~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313972 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux4~4\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux4~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313972 ""}  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530313972 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux3~4\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313972 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux3~0\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313972 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux3~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313972 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux3~4\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux3~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313972 ""}  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530313972 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux8~6\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux8~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313973 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux8~0\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux8~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313973 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux8~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313973 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux8~6\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux8~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313973 ""}  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530313973 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux7~4\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux7~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313973 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux7~0\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313973 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux7~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313973 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux7~4\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux7~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313973 ""}  } { { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530313973 ""}
{ "Warning" "WSTA_SCC_LOOP" "90 " "Found combinational loop of 90 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|c0~1\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|c0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|first\|cout~0\|datac " "Node \"ALUBuild1\|ALUBuild\|AddSub\|first\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|first\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|first\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:1:chain\|cout~0\|datac " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:1:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:1:chain\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:1:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:2:chain\|cout~0\|datac " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:2:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:2:chain\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:2:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:3:chain\|cout~0\|datac " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:3:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:3:chain\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:3:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:4:chain\|cout~0\|datac " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:4:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:4:chain\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:4:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:5:chain\|cout~0\|datac " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:5:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:5:chain\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:5:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:6:chain\|cout~0\|datac " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:6:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|\\rest:6:chain\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|\\rest:6:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|last\|cout~0\|datac " "Node \"ALUBuild1\|ALUBuild\|AddSub\|last\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|last\|cout~0\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|last\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux7~0\|datab " "Node \"ALUBuild1\|ALUBuild\|Mux7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux7~0\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux7~2\|dataa " "Node \"ALUBuild1\|ALUBuild\|Mux7~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux7~2\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|HI\[0\]~0\|datab " "Node \"ALUBuild1\|tester\|HI\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|HI\[0\]~0\|combout " "Node \"ALUBuild1\|tester\|HI\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "cinlast~0\|dataa " "Node \"cinlast~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "cinlast~0\|combout " "Node \"cinlast~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|RotateLeft0~15\|datab " "Node \"ALUBuild1\|ShifterBuild\|RotateLeft0~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|RotateLeft0~15\|combout " "Node \"ALUBuild1\|ShifterBuild\|RotateLeft0~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~1\|datab " "Node \"ALUBuild1\|ShifterBuild\|Mux0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~1\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~3\|datab " "Node \"ALUBuild1\|ShifterBuild\|Mux0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~3\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~2\|datab " "Node \"ALUBuild1\|ShifterBuild\|Mux0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~2\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~3\|datad " "Node \"ALUBuild1\|ShifterBuild\|Mux0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~3\|datab " "Node \"ALUBuild1\|tester\|Status\[0\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~3\|combout " "Node \"ALUBuild1\|tester\|Status\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "cinlast~0\|datac " "Node \"cinlast~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|RotateRight0~18\|datab " "Node \"ALUBuild1\|ShifterBuild\|RotateRight0~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|RotateRight0~18\|combout " "Node \"ALUBuild1\|ShifterBuild\|RotateRight0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~0\|datad " "Node \"ALUBuild1\|ShifterBuild\|Mux0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~0\|combout " "Node \"ALUBuild1\|ShifterBuild\|Mux0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~1\|datad " "Node \"ALUBuild1\|ShifterBuild\|Mux0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ShifterBuild\|Mux0~2\|dataa " "Node \"ALUBuild1\|ShifterBuild\|Mux0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|c0~1\|datab " "Node \"ALUBuild1\|ALUBuild\|AddSub\|c0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|last\|s~2\|datad " "Node \"ALUBuild1\|ALUBuild\|AddSub\|last\|s~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|AddSub\|last\|s~2\|combout " "Node \"ALUBuild1\|ALUBuild\|AddSub\|last\|s~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux7~3\|datad " "Node \"ALUBuild1\|ALUBuild\|Mux7~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux7~3\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux7~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|HI\[0\]~0\|datac " "Node \"ALUBuild1\|tester\|HI\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux4~1\|datac " "Node \"ALUBuild1\|ALUBuild\|Mux4~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux4~1\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux4~2\|datab " "Node \"ALUBuild1\|ALUBuild\|Mux4~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux4~2\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux0~3\|datac " "Node \"ALUBuild1\|ALUBuild\|Mux0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux0~3\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~2\|datac " "Node \"ALUBuild1\|tester\|Status\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~2\|combout " "Node \"ALUBuild1\|tester\|Status\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~3\|datad " "Node \"ALUBuild1\|tester\|Status\[0\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux4~0\|datac " "Node \"ALUBuild1\|ALUBuild\|Mux4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux4~0\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~1\|dataa " "Node \"ALUBuild1\|tester\|Status\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~1\|combout " "Node \"ALUBuild1\|tester\|Status\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~2\|datad " "Node \"ALUBuild1\|tester\|Status\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux2~0\|datac " "Node \"ALUBuild1\|ALUBuild\|Mux2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux2~0\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~1\|datac " "Node \"ALUBuild1\|tester\|Status\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux0~2\|datab " "Node \"ALUBuild1\|ALUBuild\|Mux0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux0~2\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux6~0\|datad " "Node \"ALUBuild1\|ALUBuild\|Mux6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux6~0\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux6~1\|datac " "Node \"ALUBuild1\|ALUBuild\|Mux6~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux6~1\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~0\|datab " "Node \"ALUBuild1\|tester\|Status\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~0\|combout " "Node \"ALUBuild1\|tester\|Status\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "cinlast~0\|datab " "Node \"cinlast~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux5~0\|datad " "Node \"ALUBuild1\|ALUBuild\|Mux5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux5~0\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux5~1\|datac " "Node \"ALUBuild1\|ALUBuild\|Mux5~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux5~1\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~0\|datac " "Node \"ALUBuild1\|tester\|Status\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux3~0\|datad " "Node \"ALUBuild1\|ALUBuild\|Mux3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux3~0\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux3~1\|datac " "Node \"ALUBuild1\|ALUBuild\|Mux3~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux3~1\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~1\|datab " "Node \"ALUBuild1\|tester\|Status\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux1~3\|datad " "Node \"ALUBuild1\|ALUBuild\|Mux1~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux1~3\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux1~4\|datac " "Node \"ALUBuild1\|ALUBuild\|Mux1~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|ALUBuild\|Mux1~4\|combout " "Node \"ALUBuild1\|ALUBuild\|Mux1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild1\|tester\|Status\[0\]~1\|datad " "Node \"ALUBuild1\|tester\|Status\[0\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591530313974 ""}  } { { "vhdl/Adder.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Adder.vhd" 19 -1 0 } } { "vhdl/FA.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/FA.vhd" 6 -1 0 } } { "vhdl/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/ALU.vhd" 56 -1 0 } } { "vhdl/outputSelector.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/outputSelector.vhd" 19 -1 0 } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 33 -1 0 } } { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 69 -1 0 } } { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 54 -1 0 } } { "vhdl/outputSelector.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/outputSelector.vhd" 20 -1 0 } } { "vhdl/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/Shifter.vhd" 84 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591530313974 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "90 " "Design contains combinational loop of 90 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "" 0 -1 1591530313980 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Key2 " "Node: Key2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1591530313985 "|top|Key2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Key0 " "Node: Key0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1591530313985 "|top|Key0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Key3 " "Node: Key3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1591530313985 "|top|Key3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Key1 " "Node: Key1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1591530313985 "|top|Key1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "q_int\[0\] " "Node: q_int\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1591530313985 "|top|q_int[0]"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1591530314001 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1591530314001 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1591530314001 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1591530314001 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1591530314001 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1591530314001 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN E12 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node clk (placed in PIN E12 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1591530314112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_int\[21\] " "Destination node q_int\[21\]" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530314112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_int\[20\] " "Destination node q_int\[20\]" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 299 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530314112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_int\[19\] " "Destination node q_int\[19\]" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 298 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530314112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_int\[18\] " "Destination node q_int\[18\]" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 297 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530314112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_int\[17\] " "Destination node q_int\[17\]" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 296 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530314112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_int\[16\] " "Destination node q_int\[16\]" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 295 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530314112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_int\[15\] " "Destination node q_int\[15\]" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 294 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530314112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_int\[14\] " "Destination node q_int\[14\]" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 293 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530314112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_int\[13\] " "Destination node q_int\[13\]" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 292 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530314112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_int\[12\] " "Destination node q_int\[12\]" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 291 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530314112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1591530314112 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1591530314112 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 113 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1591530314112 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_int\[21\]~71  " "Automatically promoted node q_int\[21\]~71 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1591530314112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_int\[21\] " "Destination node q_int\[21\]" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530314112 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1591530314112 ""}  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 46 0 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_int\[21\]~71" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q_int[21]~71 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 205 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1591530314112 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1591530314112 ""}  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 772 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1591530314112 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN L2 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node rst (placed in PIN L2 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1591530314115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinlast~0 " "Destination node cinlast~0" {  } { { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 33 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cinlast~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 611 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530314115 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1591530314115 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "vhdl/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/vhdl/top.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 114 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1591530314115 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1591530314115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~6 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~6" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 2656 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530314115 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1591530314115 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 2009 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1591530314115 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1591530314117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 1125 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530314117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 2498 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530314117 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1591530314117 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 897 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1591530314117 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "topALU:ALUBuild1\|ALU:ALUBuild\|Equal0~1  " "Automatically promoted node topALU:ALUBuild1\|ALU:ALUBuild\|Equal0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1591530314118 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { topALU:ALUBuild1|ALU:ALUBuild|Equal0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 622 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1591530314118 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1591530314118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 1010 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530314118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 1011 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530314118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 1126 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591530314118 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1591530314118 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 0 { 0 ""} 0 796 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1591530314118 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1591530314334 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1591530314338 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1591530314338 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1591530314341 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1591530314344 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1591530314348 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1591530314373 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1591530314379 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1591530314379 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1591530314390 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1591530314390 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1591530314390 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591530314390 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 35 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 35 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591530314390 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591530314390 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591530314390 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591530314390 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 24 12 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591530314390 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591530314390 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591530314390 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1591530314390 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1591530314390 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1591530314434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1591530315060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1591530315447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1591530315472 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1591530316114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1591530316114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1591530316589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1591530317708 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1591530317708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1591530318058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1591530318061 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1591530318061 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1591530318061 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1591530318140 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "54 " "Found 54 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[0\] 0 " "Pin \"RES\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[1\] 0 " "Pin \"RES\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[2\] 0 " "Pin \"RES\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[3\] 0 " "Pin \"RES\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[4\] 0 " "Pin \"RES\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[5\] 0 " "Pin \"RES\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[6\] 0 " "Pin \"RES\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[7\] 0 " "Pin \"RES\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[8\] 0 " "Pin \"RES\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[9\] 0 " "Pin \"RES\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[10\] 0 " "Pin \"RES\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[11\] 0 " "Pin \"RES\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[12\] 0 " "Pin \"RES\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[13\] 0 " "Pin \"RES\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[14\] 0 " "Pin \"RES\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[15\] 0 " "Pin \"RES\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[0\] 0 " "Pin \"STATUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[1\] 0 " "Pin \"STATUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[6\] 0 " "Pin \"seg0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[5\] 0 " "Pin \"seg0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[4\] 0 " "Pin \"seg0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[3\] 0 " "Pin \"seg0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[2\] 0 " "Pin \"seg0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[1\] 0 " "Pin \"seg0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[0\] 0 " "Pin \"seg0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[6\] 0 " "Pin \"seg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[5\] 0 " "Pin \"seg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[4\] 0 " "Pin \"seg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[3\] 0 " "Pin \"seg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[2\] 0 " "Pin \"seg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[1\] 0 " "Pin \"seg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[0\] 0 " "Pin \"seg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[6\] 0 " "Pin \"seg2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[5\] 0 " "Pin \"seg2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[4\] 0 " "Pin \"seg2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[3\] 0 " "Pin \"seg2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[2\] 0 " "Pin \"seg2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[1\] 0 " "Pin \"seg2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[0\] 0 " "Pin \"seg2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[6\] 0 " "Pin \"seg3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[5\] 0 " "Pin \"seg3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[4\] 0 " "Pin \"seg3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[3\] 0 " "Pin \"seg3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[2\] 0 " "Pin \"seg3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[1\] 0 " "Pin \"seg3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[0\] 0 " "Pin \"seg3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[0\] 0 " "Pin \"q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[1\] 0 " "Pin \"q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[2\] 0 " "Pin \"q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[3\] 0 " "Pin \"q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[4\] 0 " "Pin \"q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[5\] 0 " "Pin \"q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[6\] 0 " "Pin \"q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[7\] 0 " "Pin \"q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591530318172 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1591530318172 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1591530318429 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1591530318604 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1591530318882 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1591530319166 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1591530319187 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1591530319276 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/output_files/HW_Test.fit.smsg " "Generated suppressed messages file C:/Users/TalKa/Documents/GitHub/CPU-Task2/CpuTask2 -HW test/output_files/HW_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1591530319511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 137 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1591530320016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 14:45:20 2020 " "Processing ended: Sun Jun 07 14:45:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1591530320016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1591530320016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1591530320016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1591530320016 ""}
