Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Mar 23 11:53:17 2017
| Host         : Shinsekai running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   230 |
| Unused register locations in slices containing registers |   603 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             827 |          296 |
| No           | No                    | Yes                    |             271 |           80 |
| No           | Yes                   | No                     |             569 |          220 |
| Yes          | No                    | No                     |             671 |          204 |
| Yes          | No                    | Yes                    |             156 |           34 |
| Yes          | Yes                   | No                     |            1735 |          424 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|          Clock Signal         |                                               Enable Signal                                               |                                                            Set/Reset Signal                                                            | Slice Load Count | Bel Load Count |
+-------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  eth/rx_clk                   |                                                                                                           | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                           |                1 |              1 |
|  eth/rx_clk                   | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int5q                    |                                                                                                                                        |                1 |              1 |
|  clocks/clk_wiz/inst/clk_out1 | slaves/slave_vfat3/buffer_in/leds[3]_i_1_n_0                                                              |                                                                                                                                        |                1 |              1 |
|  clocks/clk125                |                                                                                                           | eth/fifo/U0/xst_fifo_generator/inverted_reset                                                                                          |                1 |              1 |
|  eth/rx_clk                   | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int6                     |                                                                                                                                        |                1 |              1 |
|  eth/rx_clk                   | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG                                     | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4                                                                       |                1 |              1 |
|  clocks/clk_wiz/inst/clk_out1 | slaves/slave_vfat3/buffer_in/leds[6]_i_1_n_0                                                              |                                                                                                                                        |                1 |              1 |
|  clocks/clk_wiz/inst/clk_out1 | slaves/slave_vfat3/buffer_in/leds[7]_i_1_n_0                                                              |                                                                                                                                        |                1 |              1 |
|  clocks/clk125                | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int5q                           |                                                                                                                                        |                1 |              1 |
|  clocks/ipb_clk               |                                                                                                           | ipbus/trans/iface/wctr                                                                                                                 |                1 |              1 |
|  clocks/ipb_clk               |                                                                                                           | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clocks/clk_wiz/inst/clk_out1 | slaves/slave_vfat3/buffer_in/leds[4]_i_1_n_0                                                              |                                                                                                                                        |                1 |              1 |
|  clocks/clk125                | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int6                            |                                                                                                                                        |                1 |              1 |
|  clocks/clk125                | ipbus/udp_if/rx_packet_parser/E[0]                                                                        | ipbus/udp_if/rx_packet_parser/SR[0]                                                                                                    |                1 |              1 |
|  clocks/clk_wiz/inst/clk_out1 |                                                                                                           | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                     |                1 |              1 |
|  clocks/clk_wiz/inst/clk_out1 |                                                                                                           | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |              1 |
|  clocks/clk125                | ipbus/udp_if/rx_packet_parser/unreliable_data[5]_i_1_n_0                                                  | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |                1 |              1 |
|  clocks/clk_wiz/inst/clk_out1 | slaves/slave_vfat3/buffer_in/leds[5]_i_1_n_0                                                              |                                                                                                                                        |                1 |              1 |
|  clocks/clk125                | ipbus/udp_if/ARP/load_buf_int                                                                             | eth/shift_buf_reg[7]                                                                                                                   |                1 |              1 |
|  clocks/ipb_clk               | ipbus/trans/sm/rmw_write                                                                                  | ipbus/trans/sm/out[0]                                                                                                                  |                1 |              1 |
|  eth/rx_clk                   | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                       |                1 |              1 |
|  clocks/ipb_clk               |                                                                                                           | slaves/slave_vfat3/reset_fifo                                                                                                          |                1 |              2 |
|  eth/rx_clk                   |                                                                                                           | clocks/rst_125                                                                                                                         |                1 |              2 |
|  eth/rx_clk                   |                                                                                                           | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb                                                       |                1 |              2 |
|  clocks/ipb_clk               |                                                                                                           | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                          |                1 |              2 |
|  eth/rx_clk                   |                                                                                                           | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Reset_OR_DriverANDClockEnable                                        |                1 |              2 |
|  clocks/clk125                | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0187_inv                                          | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mcount_DATA_COUNT_val                                                            |                1 |              2 |
|  eth/rx_clk                   | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int4q                    |                                                                                                                                        |                1 |              2 |
|  clocks/clk_wiz/inst/clk_out1 |                                                                                                           | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  clocks/clk_wiz/inst/clk_out1 |                                                                                                           | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                   |                1 |              2 |
|  clocks/clk125                | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int4q                           |                                                                                                                                        |                1 |              2 |
|  clocks/clk_wiz/inst/clk_out1 |                                                                                                           | slaves/slave_vfat3/reset_fifo                                                                                                          |                1 |              2 |
|  clocks/clk_wiz/inst/clk_out1 |                                                                                                           | clocks/rst_ipb                                                                                                                         |                1 |              2 |
|  clocks/ipb_clk               |                                                                                                           | ipbus/trans/sm/err_d                                                                                                                   |                1 |              2 |
|  eth/rx_clk                   |                                                                                                           | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable22                                                    |                1 |              2 |
|  clocks/clk_wiz/inst/clk_out1 |                                                                                                           | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  clocks/ipb_clk               |                                                                                                           | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  clocks/clk_wiz/inst/clk_out1 |                                                                                                           | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]  |                1 |              3 |
|  clocks/clk125                |                                                                                                           | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable13                                             |                1 |              3 |
|  clocks/clk125                | ipbus/udp_if/rx_packet_parser/pkt_data[13]__4_i_1_n_0                                                     | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |                1 |              3 |
|  clocks/clk125                |                                                                                                           | ipbus/udp_if/resend/pkt_resend_reg_0                                                                                                   |                3 |              3 |
|  clocks/clk125                |                                                                                                           | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb                                                       |                1 |              3 |
|  eth/rx_clk                   |                                                                                                           | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable                                        |                1 |              3 |
|  clocks/ipb_clk               |                                                                                                           | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]  |                1 |              3 |
|  clocks/ipb_clk               |                                                                                                           | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              3 |
|  clocks/clk125                |                                                                                                           | ipbus/udp_if/resend/p_0_in_0                                                                                                           |                2 |              4 |
|  clocks/clk125                |                                                                                                           | ipbus/udp_if/rx_reset_block/addr_to_set_reg[3][0]                                                                                      |                2 |              4 |
|  clocks/clk_wiz/inst/clk_out1 | slaves/slave_vfat3/buffer_in/data_out[3]_i_1_n_0                                                          | clocks/rst40                                                                                                                           |                2 |              4 |
|  clocks/clk_wiz/inst/clk_out1 |                                                                                                           | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                2 |              4 |
|  clocks/ipb_clk               |                                                                                                           | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                     |                2 |              4 |
|  clocks/clk125                | ipbus/udp_if/rx_ram_selector/send_i_reg0                                                                  | clocks/rst_125                                                                                                                         |                2 |              4 |
|  clocks/clk125                | ipbus/udp_if/rx_ram_selector/write_i_reg0                                                                 | clocks/rst_125                                                                                                                         |                1 |              4 |
|  clocks/clk125                | ipbus/udp_if/tx_ram_selector/send_i_reg0                                                                  | clocks/rst_125                                                                                                                         |                2 |              4 |
|  clocks/clk125                | ipbus/udp_if/tx_ram_selector/write_i_reg0                                                                 | clocks/rst_125                                                                                                                         |                1 |              4 |
|  clocks/clk125                |                                                                                                           | ipbus/udp_if/IPADDR/addra_reg[6]                                                                                                       |                1 |              5 |
|  clocks/clk125                | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC100_EN                                             | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4                                                                       |                1 |              5 |
|  eth/rx_clk                   |                                                                                                           | eth/fifo/U0/xst_fifo_generator/inverted_reset                                                                                          |                2 |              5 |
|  eth/rx_clk                   |                                                                                                           | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable11                                                    |                2 |              5 |
|  eth/rx_clk                   | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC100_EN                                             | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable10                                                    |                2 |              5 |
|  clocks/clk125                | ipbus/udp_if/tx_main/udpram_end_addr_int[12]_i_2_n_0                                                      | ipbus/udp_if/tx_main/udpram_end_addr_int[12]_i_1_n_0                                                                                   |                1 |              5 |
|  clocks/clk_wiz/inst/clk_out1 |                                                                                                           |                                                                                                                                        |                3 |              5 |
|  clocks/clk125                | ipbus/udp_if/tx_main/counting_reg__0                                                                      | ipbus/udp_if/tx_main/counter[4]_i_1_n_0                                                                                                |                1 |              5 |
|  clocks/clk125                | ipbus/udp_if/rx_packet_parser/reliable_data                                                               | ipbus/udp_if/rx_packet_parser/reliable_data[15]_i_1_n_0                                                                                |                1 |              5 |
|  clocks/clk125                | ipbus/udp_if/ARP/set_addr                                                                                 |                                                                                                                                        |                2 |              5 |
|  clocks/clk125                |                                                                                                           | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                       |                2 |              6 |
|  clocks/clk125                | ipbus/status/set_addr_buf1                                                                                |                                                                                                                                        |                1 |              6 |
|  clocks/clk125                | eth/pkt_mask_reg[0][0]                                                                                    | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |                2 |              6 |
|  clocks/clk125                | ipbus/udp_if/rx_reset_block/pkt_data_reg[31]__0                                                           | ipbus/udp_if/rx_packet_parser/pkt_data[7]__1_i_1_n_0                                                                                   |                1 |              6 |
|  clocks/clk125                | ipbus/udp_if/rx_reset_block/pkt_data_reg[127]                                                             | ipbus/udp_if/rx_reset_block/pkt_data_reg[0]                                                                                            |                1 |              6 |
|  clocks/clk125                | ipbus/udp_if/payload/payload_len[5]__0_i_1_n_0                                                            | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |                1 |              6 |
|  eth/rx_clk                   | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0303_inv              | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val                                   |                2 |              6 |
|  clocks/clk125                | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i           | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                       |                2 |              6 |
|  clk200_BUFG                  |                                                                                                           |                                                                                                                                        |                3 |              6 |
|  clocks/ipb_clk               | ipbus/trans/sm/FSM_onehot_state[5]_i_1__0_n_0                                                             | clocks/rst_ipb                                                                                                                         |                3 |              6 |
|  clocks/ipb_clk               |                                                                                                           | ipbus/trans/sm/out[0]                                                                                                                  |                4 |              7 |
|  clocks/ipb_clk               | ipbus/trans/iface/FSM_onehot_state[6]_i_1_n_0                                                             | clocks/rst_ipb                                                                                                                         |                3 |              7 |
|  clocks/clk125                | ipbus/udp_if/tx_main/ip_len_int[15]                                                                       |                                                                                                                                        |                3 |              8 |
|  clocks/clk125                |                                                                                                           | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable25                                             |                2 |              8 |
|  clocks/clk125                |                                                                                                           | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable17                                             |                1 |              8 |
|  clocks/clk125                | ipbus/udp_if/tx_main/ip_len_int[7]                                                                        |                                                                                                                                        |                3 |              8 |
|  clocks/clk125                | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int2q                           |                                                                                                                                        |                2 |              8 |
|  clocks/clk125                |                                                                                                           | eth/status_we0                                                                                                                         |                2 |              8 |
|  clocks/clk125                |                                                                                                           | ipbus/udp_if/ping/ping_data[7]_i_1_n_0                                                                                                 |                2 |              8 |
|  clocks/clk125                | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int3q                           |                                                                                                                                        |                2 |              8 |
|  clocks/clk125                | ipbus/udp_if/tx_main/ip_cksum_int[15]                                                                     |                                                                                                                                        |                2 |              8 |
|  clocks/clk125                |                                                                                                           | ipbus/udp_if/rx_packet_parser/payload_data_sig_reg[7]                                                                                  |                2 |              8 |
|  clocks/clk125                |                                                                                                           | ipbus/udp_if/rx_packet_parser/shift_buf1                                                                                               |                3 |              8 |
|  clocks/clk125                | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/_n0273_inv                           | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4                                                                       |                2 |              8 |
|  clocks/clk125                | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1183_inv                                     |                                                                                                                                        |                5 |              8 |
|  clocks/clk125                | ipbus/udp_if/tx_main/udp_len_int[15]                                                                      |                                                                                                                                        |                1 |              8 |
|  clocks/clk125                | ipbus/udp_if/payload/payload_len[7]_i_1_n_0                                                               | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |                1 |              8 |
|  clocks/clk125                | ipbus/udp_if/tx_main/special_int[7]_i_1_n_0                                                               |                                                                                                                                        |                3 |              8 |
|  clocks/clk125                | ipbus/udp_if/ping/buf_to_load_int[15]_i_1__0_n_0                                                          | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |                1 |              8 |
|  clocks/clk125                | ipbus/udp_if/ping/buf_to_load_int[7]_i_1__0_n_0                                                           | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |                2 |              8 |
|  clocks/clk125                | ipbus/udp_if/tx_main/ipbus_hdr_int[7]_i_1_n_0                                                             | clocks/rst_125                                                                                                                         |                1 |              8 |
|  clocks/clk125                | ipbus/udp_if/status_buffer/history[7]_i_1_n_0                                                             |                                                                                                                                        |                2 |              8 |
|  clocks/clk125                | ipbus/udp_if/tx_main/ipbus_hdr_int[15]_i_1_n_0                                                            | clocks/rst_125                                                                                                                         |                1 |              8 |
|  clocks/clk125                | ipbus/udp_if/tx_main/udpram_end_addr_int[7]_i_2_n_0                                                       | ipbus/udp_if/tx_main/udpram_end_addr_int[7]_i_1_n_0                                                                                    |                1 |              8 |
|  clocks/clk125                | ipbus/udp_if/tx_main/ip_cksum_int[7]                                                                      |                                                                                                                                        |                2 |              8 |
|  clocks/clk125                | ipbus/udp_if/payload/buf_to_load_int[15]_i_1_n_0                                                          | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |                3 |              8 |
|  clocks/clk125                | ipbus/udp_if/tx_main/udp_len_int[7]                                                                       |                                                                                                                                        |                2 |              8 |
|  clocks/clk125                | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg                    | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4                                                                       |                1 |              8 |
|  clocks/clk125                | ipbus/udp_if/tx_main/mac_tx_data_int[7]_i_1_n_0                                                           |                                                                                                                                        |                2 |              8 |
|  clocks/clk125                | ipbus/udp_if/tx_main/ipbus_hdr_int[23]_i_1_n_0                                                            | clocks/rst_125                                                                                                                         |                2 |              8 |
|  clocks/ipb_clk               | ipbus/trans/sm/ipb_master_out[ipb_strobe]                                                                 | ipbus/trans/sm/timer0                                                                                                                  |                2 |              8 |
|  clocks/ipb_clk               | ipbus/trans/sm/words_todo[7]_i_1_n_0                                                                      |                                                                                                                                        |                3 |              8 |
|  clocks/clk125                |                                                                                                           | ipbus/udp_if/rx_packet_parser/p_0_in                                                                                                   |                2 |              8 |
|  eth/rx_clk                   | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_rx_enable_AND_8_o                   | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4                                                                       |                1 |              8 |
|  clocks/clk125                | ipbus/udp_if/rx_packet_parser/pkt_data1_in[21]                                                            | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |                3 |              8 |
|  clocks/clk125                | ipbus/udp_if/payload/buf_to_load_int[7]_i_1_n_0                                                           | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |                3 |              8 |
|  clocks/clk125                | ipbus/udp_if/tx_main/pay_len[7]                                                                           |                                                                                                                                        |                3 |              8 |
|  clocks/clk125                | ipbus/udp_if/payload/int_data_int[7]_i_2_n_0                                                              | ipbus/udp_if/rx_packet_parser/int_data_int_reg[0][0]                                                                                   |                3 |              8 |
|  eth/rx_clk                   | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int3q                    |                                                                                                                                        |                2 |              8 |
|  eth/rx_clk                   | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int1q                    |                                                                                                                                        |                2 |              8 |
|  eth/rx_clk                   | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int2q                    |                                                                                                                                        |                2 |              8 |
|  clocks/clk125                |                                                                                                           | ipbus/udp_if/rx_packet_parser/shift_buf_reg[0]                                                                                         |                2 |              8 |
|  clocks/clk125                | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int1q                           |                                                                                                                                        |                2 |              8 |
|  clocks/clk125                | ipbus/udp_if/tx_main/int_data_int[7]_i_1__0_n_0                                                           |                                                                                                                                        |                3 |              8 |
|  eth/rx_clk                   | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC_CE                                                |                                                                                                                                        |                2 |              8 |
|  clocks/clk125                | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC_CE                                                |                                                                                                                                        |                2 |              8 |
|  clocks/clk125                | ipbus/udp_if/payload/payload_len[13]__0_i_1_n_0                                                           | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |                1 |              8 |
|  clocks/clk125                | ipbus/udp_if/payload/payload_len[15]_i_1_n_0                                                              | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |                2 |              8 |
|  clocks/clk_wiz/inst/clk_out1 |                                                                                                           | clocks/rst40                                                                                                                           |                3 |              8 |
|  clocks/clk125                |                                                                                                           | ipbus/udp_if/ARP/rxram_end_addr_reg[12]                                                                                                |                2 |              9 |
|  clocks/clk125                | ipbus/udp_if/rx_reset_block/buf_to_load_int_reg[47]                                                       |                                                                                                                                        |                3 |              9 |
|  clocks/clk125                | eth/msk_mask_reg[1][0]                                                                                    | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |                3 |              9 |
|  clocks/ipb_clk               | ipbus/trans/sm/waddr03_out                                                                                | ipbus/trans/iface/waddr                                                                                                                |                3 |              9 |
|  eth/rx_clk                   | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                   | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                       |                2 |              9 |
|  clocks/ipb_clk               | ipbus/trans/iface/raddr0                                                                                  | ipbus/udp_if/clock_crossing_if/dinit                                                                                                   |                3 |              9 |
|  clocks/clk125                | ipbus/udp_if/tx_main/byteswap_int9_out                                                                    | clocks/rst_125                                                                                                                         |                3 |              9 |
|  clocks/clk125                | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0842_inv                                     |                                                                                                                                        |                2 |             10 |
|  clocks/ipb_clk               | ipbus/trans/sm/E[0]                                                                                       | clocks/rst_ipb                                                                                                                         |                4 |             10 |
|  clocks/clk125                | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i           |                                                                                                                                        |                2 |             10 |
|  clocks/clk125                | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0019_inv            |                                                                                                                                        |                2 |             10 |
|  clocks/clk125                | ipbus/udp_if/payload/addr_int[10]__0_i_1_n_0                                                              |                                                                                                                                        |                5 |             11 |
|  clocks/clk125                | ipbus/udp_if/rx_packet_parser/pkt_data[46]__2_i_1_n_0                                                     | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |                4 |             11 |
|  clocks/clk125                | ipbus/udp_if/tx_main/E[0]                                                                                 | ipbus/udp_if/tx_main/SR[0]                                                                                                             |                3 |             11 |
|  clocks/clk125                | eth/fifo/m_axis_tvalid                                                                                    | ipbus/udp_if/payload/hi_lo_reg_0[0]                                                                                                    |                2 |             11 |
|  eth/rx_clk                   | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0388_inv                              | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4                                                                       |                4 |             11 |
|  eth/rx_clk                   | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv                              | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable                                        |                3 |             11 |
|  clocks/clk125                | ipbus/udp_if/payload/addr_int[12]_i_1_n_0                                                                 |                                                                                                                                        |                2 |             12 |
|  clocks/clk_wiz/inst/clk_out1 | slaves/slave_vfat3/buffer_in/BCd[11]_i_1_n_0                                                              |                                                                                                                                        |                5 |             12 |
|  clocks/clk125                | ipbus/udp_if/tx_main/end_addr_int[12]_i_1_n_0                                                             |                                                                                                                                        |                6 |             13 |
|  clocks/clk125                |                                                                                                           | ipbus/rxram_end_addr_x[12]_i_1_n_0                                                                                                     |                3 |             13 |
|  clocks/clk125                | ipbus/udp_if/ping/addr_int[12]_i_1__0_n_0                                                                 |                                                                                                                                        |                4 |             13 |
|  clocks/clk125                | ipbus/udp_if/rx_ram_mux/E[0]                                                                              | clocks/rst_125                                                                                                                         |                3 |             13 |
|  clocks/clk125                | ipbus/udp_if/rx_reset_block/end_addr_i_reg[12]                                                            | ipbus/udp_if/ping/end_addr_i[12]_i_1_n_0                                                                                               |                2 |             13 |
|  clocks/clk125                | ipbus/udp_if/rx_packet_parser/unreliable_data[29]                                                         | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |                3 |             13 |
|  clocks/clk125                | ipbus/internal_ram_selector/free_i[1]                                                                     | clocks/rst_125                                                                                                                         |                4 |             13 |
|  clocks/ipb_clk               | ipbus/trans/sm/addr                                                                                       |                                                                                                                                        |                6 |             14 |
|  clocks/clk125                | ipbus/udp_if/tx_main/rxram_end_addr_int[12]_i_1_n_0                                                       | clocks/rst_125                                                                                                                         |                3 |             14 |
|  clocks/clk125                | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1189_inv                                     | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst1                                                            |                4 |             14 |
|  clocks/clk125                | ipbus/udp_if/rx_reset_block/buf_to_load_int_reg[47]                                                       | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |                4 |             14 |
|  eth/rx_clk                   | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0362_inv                              | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val                                             |                4 |             15 |
|  clocks/clk125                | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[6][15][0]                                                     | clocks/rst_125                                                                                                                         |                4 |             16 |
|  clocks/clk125                | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[5][15][0]                                                     | clocks/rst_125                                                                                                                         |                4 |             16 |
|  clocks/clk125                | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[4][15][0]                                                     | clocks/rst_125                                                                                                                         |                5 |             16 |
|  eth/rx_clk                   | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                   |                                                                                                                                        |                2 |             16 |
|  clocks/clk125                | ipbus/udp_if/rx_packet_parser/reliable_data                                                               | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |                3 |             16 |
|  clocks/clk125                | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[2][15][0]                                                     | clocks/rst_125                                                                                                                         |                3 |             16 |
|  clocks/clk125                | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[1][15][0]                                                     | clocks/rst_125                                                                                                                         |                3 |             16 |
|  clocks/clk125                | ipbus/udp_if/rx_packet_parser/E[0]                                                                        | clocks/rst_125                                                                                                                         |                4 |             16 |
|  clocks/clk125                | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[15][15][0]                                                    | clocks/rst_125                                                                                                                         |                3 |             16 |
|  eth/rx_clk                   |                                                                                                           | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                       |                3 |             16 |
|  clocks/ipb_clk               | ipbus/trans/sm/rctr01_out                                                                                 | ipbus/trans/iface/rctr0                                                                                                                |                4 |             16 |
|  clocks/clk125                | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[14][15][0]                                                    | clocks/rst_125                                                                                                                         |                2 |             16 |
|  clocks/clk125                | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[12][15][0]                                                    | clocks/rst_125                                                                                                                         |                3 |             16 |
|  clocks/clk125                | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[7][15][0]                                                     | clocks/rst_125                                                                                                                         |                5 |             16 |
|  clocks/ipb_clk               | ipbus/trans/sm/wctr0                                                                                      | ipbus/trans/iface/wctr                                                                                                                 |                4 |             16 |
|  clocks/clk125                | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[11][15][0]                                                    | clocks/rst_125                                                                                                                         |                3 |             16 |
|  clocks/clk125                | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[13][15][0]                                                    | clocks/rst_125                                                                                                                         |                3 |             16 |
|  clocks/clk125                | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[0][15][0]                                                     | clocks/rst_125                                                                                                                         |                3 |             16 |
|  clocks/clk125                | ipbus/udp_if/tx_ram_selector/E[0]                                                                         | clocks/rst_125                                                                                                                         |                4 |             16 |
|  clocks/clk125                | eth/resend_pkt_id_int_reg[0][0]                                                                           | ipbus/udp_if/rx_reset_block/resend_pkt_id_int_reg[15][0]                                                                               |                5 |             16 |
|  clocks/clk125                | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[10][15][0]                                                    | clocks/rst_125                                                                                                                         |                4 |             16 |
|  clocks/clk125                | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv                                    | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4                                                                       |                4 |             16 |
|  clocks/clk125                |                                                                                                           | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                       |                3 |             16 |
|  clocks/clk125                | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[9][15][0]                                                     | clocks/rst_125                                                                                                                         |                4 |             16 |
|  clocks/clk125                | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[8][15][0]                                                     | clocks/rst_125                                                                                                                         |                2 |             16 |
|  clk200_BUFG                  |                                                                                                           | clocks/clkdiv/clear                                                                                                                    |                5 |             17 |
|  clocks/ipb_clk               |                                                                                                           | clocks/rst_ipb                                                                                                                         |                7 |             19 |
|  clocks/clk125                |                                                                                                           | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/RESETb                                                                             |               11 |             26 |
|  clocks/clk125                | ipbus/udp_if/rx_reset_block/pkt_data_reg[47]__1                                                           |                                                                                                                                        |                7 |             27 |
|  clocks/clk125                | ipbus/udp_if/rx_packet_parser/reliable_data                                                               |                                                                                                                                        |                4 |             28 |
|  clocks/ipb_clk               | ipbus/trans/sm/out[0]                                                                                     |                                                                                                                                        |               11 |             29 |
|  clocks/ipb_clk               | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]  | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                7 |             30 |
|  clocks/clk_wiz/inst/clk_out1 | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]   | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                   |                6 |             30 |
|  clocks/ipb_clk               | ipbus/trans/sm/reg_reg[0][31][0]                                                                          | clocks/rst_ipb                                                                                                                         |                5 |             32 |
|  clocks/ipb_clk               | ipbus/trans/sm/reg_reg[1][0][0]                                                                           | clocks/rst_ipb                                                                                                                         |                6 |             32 |
|  clocks/ipb_clk               | slaves/slave_vfat3/CO[0]                                                                                  |                                                                                                                                        |                8 |             32 |
|  clocks/ipb_clk               | ipbus/trans/sm/ack                                                                                        |                                                                                                                                        |                8 |             32 |
|  clocks/clk125                | ipbus/udp_if/payload/ipbus_hdr_int0                                                                       | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |                8 |             32 |
|  eth/rx_clk                   | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG                                            | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG                                                                  |               11 |             32 |
|  clocks/ipb_clk               | ipbus/udp_if/clock_crossing_if/blen_reg[0][0]                                                             |                                                                                                                                        |                8 |             32 |
|  clocks/ipb_clk               | ipbus/trans/sm/rmw_result[31]_i_1_n_0                                                                     |                                                                                                                                        |               10 |             32 |
|  clocks/ipb_clk               | ipbus/trans/sm/rmw_write                                                                                  |                                                                                                                                        |               11 |             32 |
|  clocks/clk125                |                                                                                                           | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2]                                                            |               15 |             32 |
|  clocks/clk_wiz/inst/clk_out1 | slaves/slave_vfat3/buffer_in/buf[31]_i_1_n_0                                                              | clocks/rst40                                                                                                                           |               10 |             32 |
|  clocks/ipb_clk               | ipbus/trans/iface/pkt_rx                                                                                  | ipbus/trans/sm/r_ctr_reg[0]                                                                                                            |                8 |             32 |
|  clocks/ipb_clk               |                                                                                                           | ipbus/trans/sm/reg_reg_3[0]                                                                                                            |               12 |             32 |
|  clocks/ipb_clk               | ipbus/trans/iface/rxf0                                                                                    |                                                                                                                                        |                9 |             32 |
|  clocks/ipb_clk               | ipbus/trans/iface/out[2]                                                                                  | ipbus/trans/sm/r_ctr_reg[0]                                                                                                            |                8 |             32 |
|  clocks/ipb_clk               |                                                                                                           | ipbus/trans/sm/reg_reg_3[1]                                                                                                            |               12 |             32 |
|  clocks/ipb_clk               | ipbus/trans/sm/reg_reg[0][0][0]                                                                           | clocks/rst_ipb                                                                                                                         |                7 |             32 |
|  clocks/ipb_clk               | ipbus/trans/sm/reg_reg[0][0]_0[0]                                                                         | clocks/rst_ipb                                                                                                                         |                8 |             32 |
|  clocks/ipb_clk               | slaves/slave_vfat3/control_block/data_to_fifo[31]_i_1_n_0                                                 | clocks/rst_ipb                                                                                                                         |               14 |             33 |
|  clocks/ipb_clk               | slaves/slave_vfat3/control_block/ipbus_out[ipb_rdata][31]_i_1_n_0                                         | clocks/rst_ipb                                                                                                                         |               11 |             33 |
|  clocks/clk125                | eth/fifo/m_axis_tvalid                                                                                    |                                                                                                                                        |               10 |             33 |
|  clocks/clk125                |                                                                                                           | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |               19 |             35 |
|  clocks/clk125                | ipbus/udp_if/rx_reset_block/pkt_data_reg[31]__0                                                           |                                                                                                                                        |               12 |             36 |
|  clocks/clk125                | ipbus/udp_if/rx_reset_block/pkt_data_reg[31]__0                                                           | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |                8 |             39 |
|  clocks/clk_wiz/inst/clk_out1 |                                                                                                           | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                   |                8 |             40 |
|  clocks/clk_wiz/inst/clk_out1 |                                                                                                           | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |               11 |             40 |
|  clocks/ipb_clk               | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]   | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                   |                8 |             40 |
|  clocks/ipb_clk               |                                                                                                           | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                   |               11 |             40 |
|  clocks/ipb_clk               |                                                                                                           | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                9 |             40 |
|  clocks/clk_wiz/inst/clk_out1 | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]  | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                8 |             40 |
|  clocks/clk125                | ipbus/udp_if/rx_reset_block/pkt_data_reg[127]                                                             | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |                8 |             46 |
|  clocks/clk125                | ipbus/udp_if/rx_reset_block/pkt_data_reg[47]__1                                                           | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |                7 |             46 |
|  clocks/clk125                | ipbus/udp_if/rx_reset_block/pkt_data_reg[127]                                                             |                                                                                                                                        |               17 |             58 |
|  eth/rx_clk                   |                                                                                                           | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4                                                                       |               20 |             67 |
|  clocks/clk125                | eth/fifo/m_axis_tvalid                                                                                    | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                |               18 |             78 |
|  clocks/ipb_clk               |                                                                                                           |                                                                                                                                        |               27 |             79 |
|  clocks/clk125                |                                                                                                           | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4                                                                       |               35 |             81 |
|  eth/rx_clk                   |                                                                                                           |                                                                                                                                        |               26 |            100 |
|  clocks/clk125                |                                                                                                           | clocks/rst_125                                                                                                                         |               47 |            114 |
|  clocks/clk125                | ipbus/udp_if/status_buffer/history[7]_i_1_n_0                                                             | ipbus/udp_if/clock_crossing_if/history_reg[127]                                                                                        |               29 |            120 |
|  clocks/clk125                | ipbus/udp_if/tx_main/ipbus_out_valid                                                                      | clocks/rst_125                                                                                                                         |               29 |            128 |
|  clocks/clk125                | clocks/ipbus_in_reg[127]                                                                                  | clocks/ipbus_in_reg[0]                                                                                                                 |               27 |            128 |
|  clocks/clk125                |                                                                                                           |                                                                                                                                        |              242 |            659 |
+-------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    21 |
| 2      |                    14 |
| 3      |                    10 |
| 4      |                     9 |
| 5      |                    10 |
| 6      |                    10 |
| 7      |                     2 |
| 8      |                    47 |
| 9      |                     7 |
| 10     |                     4 |
| 11     |                     6 |
| 12     |                     2 |
| 13     |                     7 |
| 14     |                     4 |
| 15     |                     1 |
| 16+    |                    76 |
+--------+-----------------------+


