RCC:
  PLLI2SCFGR:
    _add:
      PLLI2SM:
        description: "Division factor for the audio PLL (PLLI2S) input clock"
        bitOffset: 0
        bitWidth: 6
