/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] _00_;
  reg [8:0] _01_;
  wire [23:0] _02_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire [8:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire [29:0] celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[44];
  assign celloutsig_1_7z = ~celloutsig_1_5z;
  assign celloutsig_1_12z = ~((in_data[187] | celloutsig_1_4z[0]) & celloutsig_1_11z[5]);
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 9'h000;
    else _01_ <= _00_;
  reg [23:0] _07_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _07_ <= 24'h000000;
    else _07_ <= { in_data[38:18], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _02_[23:21], _00_, _02_[11:0] } = _07_;
  assign celloutsig_1_17z = celloutsig_1_1z & celloutsig_1_13z[3:0];
  assign celloutsig_1_18z = { celloutsig_1_16z[8:4], celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_2z[9:3], celloutsig_1_2z[5:3], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_15z } & { celloutsig_1_9z[4:0], celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_0_7z = { _00_[5:0], _02_[11] } & { celloutsig_0_3z[6:1], celloutsig_0_4z };
  assign celloutsig_0_15z = _01_[5:3] & celloutsig_0_8z[4:2];
  assign celloutsig_1_0z = in_data[156:154] & in_data[148:146];
  assign celloutsig_1_1z = in_data[117:114] / { 1'h1, celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[173:171] / { 1'h1, celloutsig_1_3z[4:3] };
  assign celloutsig_1_5z = celloutsig_1_3z[6:2] == celloutsig_1_3z[5:1];
  assign celloutsig_1_14z = celloutsig_1_13z[3:1] === celloutsig_1_8z[2:0];
  assign celloutsig_0_5z = celloutsig_0_0z & ~(in_data[44]);
  assign celloutsig_1_19z = in_data[123] ? { celloutsig_1_9z[3:0], celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_10z } : { celloutsig_1_8z[3:2], celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_6z };
  assign celloutsig_0_8z = in_data[44] ? { in_data[9:7], 1'h1, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z } : { _00_[0], _02_[11:2], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_8z = celloutsig_1_5z ? { 1'h1, celloutsig_1_7z, celloutsig_1_0z } : in_data[154:150];
  assign celloutsig_1_11z = celloutsig_1_4z[2] ? { celloutsig_1_3z[4:3], celloutsig_1_8z, celloutsig_1_0z } : { celloutsig_1_2z[9:3], celloutsig_1_2z[5:3] };
  assign celloutsig_0_4z = ~^ { _02_[22:21], _00_[8:6], in_data[44] };
  assign celloutsig_1_6z = ~^ celloutsig_1_3z[5:0];
  assign celloutsig_1_10z = ^ { in_data[115:111], celloutsig_1_1z };
  assign celloutsig_0_16z = _02_[10:8] ~^ in_data[87:85];
  assign celloutsig_1_3z = { in_data[152:149], celloutsig_1_0z } ~^ celloutsig_1_2z[9:3];
  assign celloutsig_1_9z = { celloutsig_1_2z[7:5], celloutsig_1_0z } ~^ { celloutsig_1_1z[2], celloutsig_1_8z };
  assign celloutsig_1_13z = { celloutsig_1_3z[4:1], celloutsig_1_7z } ~^ celloutsig_1_11z[9:5];
  assign celloutsig_1_15z = celloutsig_1_9z ~^ { celloutsig_1_13z, celloutsig_1_10z };
  assign celloutsig_1_16z = { in_data[185:184], celloutsig_1_14z, celloutsig_1_9z } ~^ { celloutsig_1_13z[4], celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_0_3z[12:1] = in_data[15:4] ~^ in_data[32:21];
  assign celloutsig_1_2z[9:3] = ~ { celloutsig_1_1z, celloutsig_1_0z };
  assign _02_[20:12] = _00_;
  assign celloutsig_0_3z[0] = 1'h1;
  assign celloutsig_1_2z[2:0] = celloutsig_1_2z[5:3];
  assign { out_data[157:128], out_data[108:96], out_data[34:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
