==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file '../cpp/filter_hls.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 438.402 ; gain = 12.594 ; free physical = 21346 ; free virtual = 74344
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 438.402 ; gain = 12.594 ; free physical = 21340 ; free virtual = 74344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pixel_kernel' into 'filter_hls' (../cpp/filter_hls.cpp:86).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 439.004 ; gain = 13.195 ; free physical = 21322 ; free virtual = 74330
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 566.906 ; gain = 141.098 ; free physical = 21313 ; free virtual = 74322
INFO: [XFORM 203-1101] Packing variable 'data_in' (../cpp/filter_hls.cpp:42) into a 24-bit variable.
INFO: [XFORM 203-1101] Packing variable 'data_out' (../cpp/filter_hls.cpp:42) into a 24-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'x_loop' (../cpp/filter_hls.cpp:55) in function 'filter_hls' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (../cpp/filter_hls.cpp:58) in function 'filter_hls' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (../cpp/filter_hls.cpp:59) in function 'filter_hls' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (../cpp/filter_hls.cpp:64) in function 'filter_hls' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (../cpp/filter_hls.cpp:68) in function 'filter_hls' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (../cpp/filter_hls.cpp:71) in function 'filter_hls' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (../cpp/filter_hls.cpp:17) in function 'filter_hls' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (../cpp/filter_hls.cpp:18) in function 'filter_hls' completely.
INFO: [XFORM 203-102] Partitioning array 'window.r.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'window.r.V.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'window.r.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'window.r.V.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'window.g.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'window.g.V.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'window.g.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'window.g.V.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'window.b.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'window.b.V.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'window.b.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'window.b.V.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'lines.r.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'lines.g.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'lines.b.V' in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../cpp/filter_hls.cpp:19:13) to (../cpp/filter_hls.cpp:88:13) in function 'filter_hls'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'filter_hls' (../cpp/filter_hls.cpp:42)...51 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 566.906 ; gain = 141.098 ; free physical = 21278 ; free virtual = 74292
INFO: [XFORM 203-541] Flattening a loop nest 'y_loop' (../cpp/filter_hls.cpp:54:69) in function 'filter_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 566.906 ; gain = 141.098 ; free physical = 21275 ; free virtual = 74290
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'filter_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'y_loop_x_loop'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 7.
WARNING: [SCHED 204-21] Estimated clock period (14.2ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', ../cpp/filter_hls.cpp:55) (0 ns)
	'icmp' operation ('exitcond', ../cpp/filter_hls.cpp:55) (2.94 ns)
	'select' operation ('x_mid2', ../cpp/filter_hls.cpp:55) (2.07 ns)
	'icmp' operation ('tmp_5', ../cpp/filter_hls.cpp:62) (2.94 ns)
	'and' operation ('or_cond', ../cpp/filter_hls.cpp:76) (2.07 ns)
	blocking operation 4.14 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.77 seconds; current allocated memory: 94.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 96.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_hls/data_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_hls/data_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'filter_hls' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'window_r_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_g_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_b_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_r_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_g_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_b_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_r_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_g_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_b_V_2_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'filter_hls_lines_r_V_0' to 'filter_hls_lines_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'filter_hls_lines_g_V_0' to 'filter_hls_lines_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'filter_hls_lines_b_V_0' to 'filter_hls_lines_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'filter_hls_lines_r_V_1' to 'filter_hls_lines_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'filter_hls_lines_g_V_1' to 'filter_hls_lines_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'filter_hls_lines_b_V_1' to 'filter_hls_lines_g8j' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'window_r_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_g_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_b_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_r_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_g_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_b_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_r_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_g_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_b_V_2_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_hls'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 98.071 MB.
INFO: [RTMG 210-278] Implementing memory 'filter_hls_lines_bkb_ram' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 566.906 ; gain = 141.098 ; free physical = 21266 ; free virtual = 74285
INFO: [SYSC 207-301] Generating SystemC RTL for filter_hls.
INFO: [VHDL 208-304] Generating VHDL RTL for filter_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for filter_hls.
INFO: [HLS 200-112] Total elapsed time: 10.96 seconds; peak allocated memory: 98.071 MB.
