Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/123456789_20171217-1038/ --output-directory=C:/123456789_20171217-1038/sdram/ --report-file=bsf:C:/123456789_20171217-1038/sdram.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10E22I7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/123456789_20171217-1038/sdram.qsys
Progress: Loading 123456789_20171217-1038/sdram.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding read_sdram_0 [read_sdram 1.0]
Progress: Parameterizing module read_sdram_0
Progress: Adding write_sdram_burst_0 [write_sdram_burst 1.0]
Progress: Parameterizing module write_sdram_burst_0
Progress: Adding write_sdram_burst_1 [write_sdram_burst 1.0]
Progress: Parameterizing module write_sdram_burst_1
Progress: Adding write_sdram_burst_2 [write_sdram_burst 1.0]
Progress: Parameterizing module write_sdram_burst_2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: sdram.sdram: sdram.wire must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/123456789_20171217-1038/ --output-directory=C:/123456789_20171217-1038/sdram/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/123456789_20171217-1038/sdram.html --report-file=sopcinfo:C:/123456789_20171217-1038/sdram.sopcinfo --report-file=cmp:C:/123456789_20171217-1038/sdram.cmp --report-file=qip:C:/123456789_20171217-1038/sdram/synthesis/sdram.qip --report-file=svd --report-file=regmap:C:/123456789_20171217-1038/sdram/synthesis/sdram.regmap --report-file=debuginfo:C:/123456789_20171217-1038/sdram/synthesis/sdram.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10E22I7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/123456789_20171217-1038/sdram.qsys --language=VERILOG
Progress: Loading 123456789_20171217-1038/sdram.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding read_sdram_0 [read_sdram 1.0]
Progress: Parameterizing module read_sdram_0
Progress: Adding write_sdram_burst_0 [write_sdram_burst 1.0]
Progress: Parameterizing module write_sdram_burst_0
Progress: Adding write_sdram_burst_1 [write_sdram_burst 1.0]
Progress: Parameterizing module write_sdram_burst_1
Progress: Adding write_sdram_burst_2 [write_sdram_burst 1.0]
Progress: Parameterizing module write_sdram_burst_2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: sdram.sdram: sdram.wire must be exported, or connected to a matching conduit.
Info: sdram: Generating sdram "sdram" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 14 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 6 modules, 14 connections
Info: merlin_translator_transform: After transform: 11 modules, 29 connections
Info: merlin_domain_transform: After transform: 18 modules, 65 connections
Info: merlin_router_transform: After transform: 23 modules, 80 connections
Info: merlin_burst_transform: After transform: 24 modules, 83 connections
Info: merlin_network_to_switch_transform: After transform: 33 modules, 101 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 35 modules, 135 connections
Info: merlin_hierarchy_transform: After transform: 7 modules, 17 connections
Info: merlin_mm_transform: After transform: 7 modules, 17 connections
Info: reset_adaptation_transform: After transform: 8 modules, 19 connections
Info: sdram: Starting RTL generation for module 'sdram_sdram'
Info: sdram:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_sdram --dir=C:/Users/IBM/AppData/Local/Temp/alt7525_835733125193244036.dir/0005_sdram_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/IBM/AppData/Local/Temp/alt7525_835733125193244036.dir/0005_sdram_gen//sdram_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'sdram_sdram'
Info: sdram: "sdram" instantiated altera_avalon_new_sdram_controller "sdram"
Info: read_sdram_0: "sdram" instantiated read_sdram "read_sdram_0"
Info: write_sdram_burst_0: "sdram" instantiated write_sdram_burst "write_sdram_burst_0"
Info: pipeline_bridge_swap_transform: After transform: 29 modules, 87 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 29 modules, 87 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 29 modules, 87 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 29 modules, 87 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 29 modules, 87 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 29 modules, 87 connections
Info: mm_interconnect_0: "sdram" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: rst_controller: "sdram" instantiated altera_reset_controller "rst_controller"
Info: read_sdram_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "read_sdram_0_avalon_master_translator"
Info: sdram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sdram_s1_translator"
Info: read_sdram_0_avalon_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "read_sdram_0_avalon_master_translator_avalon_universal_master_0_agent"
Info: sdram_s1_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sdram_s1_translator_avalon_universal_slave_0_agent"
Info: sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/123456789_20171217-1038/sdram/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram: Done "sdram" with 18 modules, 24 files, 468749 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
