

================================================================
== Vitis HLS Report for 'fiat_25519_carry_mul_Pipeline_ARRAY_2_READ'
================================================================
* Date:           Thu May  9 14:09:55 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_8 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ARRAY_2_READ  |       10|       10|         2|          1|          1|    10|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arg2_r = alloca i32 1"   --->   Operation 6 'alloca' 'arg2_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg2_r_1 = alloca i32 1"   --->   Operation 7 'alloca' 'arg2_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg2_r_2 = alloca i32 1"   --->   Operation 8 'alloca' 'arg2_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg2_r_3 = alloca i32 1"   --->   Operation 9 'alloca' 'arg2_r_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg2_r_4 = alloca i32 1"   --->   Operation 10 'alloca' 'arg2_r_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg2_r_5 = alloca i32 1"   --->   Operation 11 'alloca' 'arg2_r_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg2_r_6 = alloca i32 1"   --->   Operation 12 'alloca' 'arg2_r_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg2_r_7 = alloca i32 1"   --->   Operation 13 'alloca' 'arg2_r_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg2_r_8 = alloca i32 1"   --->   Operation 14 'alloca' 'arg2_r_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg2_r_9 = alloca i32 1"   --->   Operation 15 'alloca' 'arg2_r_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln31_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln31"   --->   Operation 16 'read' 'sext_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln31_cast = sext i62 %sext_ln31_read"   --->   Operation 17 'sext' 'sext_ln31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 10, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i_1"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc12"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [d2.cpp:31]   --->   Operation 21 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln31_cast" [d2.cpp:31]   --->   Operation 23 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %i, i4 10" [d2.cpp:31]   --->   Operation 25 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %i, i4 1" [d2.cpp:31]   --->   Operation 26 'add' 'add_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc12.split, void %for.body31.preheader.exitStub" [d2.cpp:31]   --->   Operation 27 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.74ns)   --->   "%switch_ln33 = switch i4 %i, void %arrayidx11.case.9, i4 0, void %for.inc12.split.arrayidx11.exit_crit_edge3, i4 1, void %arrayidx11.case.1, i4 2, void %arrayidx11.case.2, i4 3, void %arrayidx11.case.3, i4 4, void %arrayidx11.case.4, i4 5, void %arrayidx11.case.5, i4 6, void %arrayidx11.case.6, i4 7, void %arrayidx11.case.7, i4 8, void %for.inc12.split.arrayidx11.exit_crit_edge" [d2.cpp:33]   --->   Operation 28 'switch' 'switch_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.74>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %i_1" [d2.cpp:31]   --->   Operation 29 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.inc12" [d2.cpp:31]   --->   Operation 30 'br' 'br_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg2_r_load = load i32 %arg2_r"   --->   Operation 54 'load' 'arg2_r_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg2_r_1_load = load i32 %arg2_r_1"   --->   Operation 55 'load' 'arg2_r_1_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg2_r_2_load = load i32 %arg2_r_2"   --->   Operation 56 'load' 'arg2_r_2_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg2_r_3_load = load i32 %arg2_r_3"   --->   Operation 57 'load' 'arg2_r_3_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg2_r_4_load = load i32 %arg2_r_4"   --->   Operation 58 'load' 'arg2_r_4_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg2_r_5_load = load i32 %arg2_r_5"   --->   Operation 59 'load' 'arg2_r_5_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg2_r_6_load = load i32 %arg2_r_6"   --->   Operation 60 'load' 'arg2_r_6_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arg2_r_7_load = load i32 %arg2_r_7"   --->   Operation 61 'load' 'arg2_r_7_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arg2_r_8_load = load i32 %arg2_r_8"   --->   Operation 62 'load' 'arg2_r_8_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arg2_r_9_load = load i32 %arg2_r_9"   --->   Operation 63 'load' 'arg2_r_9_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_9_out, i32 %arg2_r_9_load"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_8_out, i32 %arg2_r_8_load"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_7_out, i32 %arg2_r_7_load"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_6_out, i32 %arg2_r_6_load"   --->   Operation 67 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_5_out, i32 %arg2_r_5_load"   --->   Operation 68 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_4_out, i32 %arg2_r_4_load"   --->   Operation 69 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_3_out, i32 %arg2_r_3_load"   --->   Operation 70 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_2_out, i32 %arg2_r_2_load"   --->   Operation 71 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_1_out, i32 %arg2_r_1_load"   --->   Operation 72 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_out, i32 %arg2_r_load"   --->   Operation 73 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [d2.cpp:13]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [d2.cpp:31]   --->   Operation 32 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (7.30ns)   --->   "%arg2_r_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr" [d2.cpp:33]   --->   Operation 33 'read' 'arg2_r_10' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_10, i32 %arg2_r_8" [d2.cpp:33]   --->   Operation 34 'store' 'store_ln33' <Predicate = (i == 8)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 35 'br' 'br_ln33' <Predicate = (i == 8)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_10, i32 %arg2_r_7" [d2.cpp:33]   --->   Operation 36 'store' 'store_ln33' <Predicate = (i == 7)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 37 'br' 'br_ln33' <Predicate = (i == 7)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_10, i32 %arg2_r_6" [d2.cpp:33]   --->   Operation 38 'store' 'store_ln33' <Predicate = (i == 6)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 39 'br' 'br_ln33' <Predicate = (i == 6)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_10, i32 %arg2_r_5" [d2.cpp:33]   --->   Operation 40 'store' 'store_ln33' <Predicate = (i == 5)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 41 'br' 'br_ln33' <Predicate = (i == 5)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_10, i32 %arg2_r_4" [d2.cpp:33]   --->   Operation 42 'store' 'store_ln33' <Predicate = (i == 4)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 43 'br' 'br_ln33' <Predicate = (i == 4)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_10, i32 %arg2_r_3" [d2.cpp:33]   --->   Operation 44 'store' 'store_ln33' <Predicate = (i == 3)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 45 'br' 'br_ln33' <Predicate = (i == 3)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_10, i32 %arg2_r_2" [d2.cpp:33]   --->   Operation 46 'store' 'store_ln33' <Predicate = (i == 2)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 47 'br' 'br_ln33' <Predicate = (i == 2)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_10, i32 %arg2_r_1" [d2.cpp:33]   --->   Operation 48 'store' 'store_ln33' <Predicate = (i == 1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 49 'br' 'br_ln33' <Predicate = (i == 1)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_10, i32 %arg2_r" [d2.cpp:33]   --->   Operation 50 'store' 'store_ln33' <Predicate = (i == 0)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 51 'br' 'br_ln33' <Predicate = (i == 0)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_10, i32 %arg2_r_9" [d2.cpp:33]   --->   Operation 52 'store' 'store_ln33' <Predicate = (i == 15) | (i == 14) | (i == 13) | (i == 12) | (i == 11) | (i == 10) | (i == 9)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 53 'br' 'br_ln33' <Predicate = (i == 15) | (i == 14) | (i == 13) | (i == 12) | (i == 11) | (i == 10) | (i == 9)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 010]
arg2_r                 (alloca           ) [ 011]
arg2_r_1               (alloca           ) [ 011]
arg2_r_2               (alloca           ) [ 011]
arg2_r_3               (alloca           ) [ 011]
arg2_r_4               (alloca           ) [ 011]
arg2_r_5               (alloca           ) [ 011]
arg2_r_6               (alloca           ) [ 011]
arg2_r_7               (alloca           ) [ 011]
arg2_r_8               (alloca           ) [ 011]
arg2_r_9               (alloca           ) [ 011]
sext_ln31_read         (read             ) [ 000]
sext_ln31_cast         (sext             ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i                      (load             ) [ 011]
specbitsmap_ln0        (specbitsmap      ) [ 000]
mem_addr               (getelementptr    ) [ 011]
specpipeline_ln0       (specpipeline     ) [ 000]
icmp_ln31              (icmp             ) [ 010]
add_ln31               (add              ) [ 000]
br_ln31                (br               ) [ 000]
switch_ln33            (switch           ) [ 000]
store_ln31             (store            ) [ 000]
br_ln31                (br               ) [ 000]
speclooptripcount_ln13 (speclooptripcount) [ 000]
specloopname_ln31      (specloopname     ) [ 000]
arg2_r_10              (read             ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
arg2_r_load            (load             ) [ 000]
arg2_r_1_load          (load             ) [ 000]
arg2_r_2_load          (load             ) [ 000]
arg2_r_3_load          (load             ) [ 000]
arg2_r_4_load          (load             ) [ 000]
arg2_r_5_load          (load             ) [ 000]
arg2_r_6_load          (load             ) [ 000]
arg2_r_7_load          (load             ) [ 000]
arg2_r_8_load          (load             ) [ 000]
arg2_r_9_load          (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln31">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg2_r_9_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_9_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg2_r_8_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_8_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg2_r_7_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_7_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg2_r_6_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_6_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg2_r_5_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_5_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg2_r_4_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_4_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg2_r_3_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_3_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg2_r_2_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_2_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg2_r_1_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_1_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg2_r_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="i_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="arg2_r_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="arg2_r_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="arg2_r_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="arg2_r_3_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_3/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="arg2_r_4_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_4/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="arg2_r_5_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_5/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="arg2_r_6_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_6/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="arg2_r_7_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_7/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="arg2_r_8_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_8/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="arg2_r_9_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_9/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sext_ln31_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="62" slack="0"/>
<pin id="130" dir="0" index="1" bw="62" slack="0"/>
<pin id="131" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln31_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="arg2_r_10_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="1"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_10/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln0_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln0_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="write_ln0_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln0_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="write_ln0_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="32" slack="0"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="write_ln0_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="write_ln0_write_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="32" slack="0"/>
<pin id="185" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="write_ln0_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="write_ln0_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="32" slack="0"/>
<pin id="199" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln0_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sext_ln31_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="62" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_cast/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln0_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="i_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="mem_addr_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="62" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln31_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln31_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln31_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="4" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln33_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="1"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln33_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="1"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln33_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="1"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln33_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="1"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln33_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="1"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln33_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="1"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln33_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="1"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln33_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="1"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln33_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="1"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln33_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="1"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="arg2_r_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_load/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="arg2_r_1_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_1_load/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="arg2_r_2_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_2_load/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="arg2_r_3_load_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_3_load/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="arg2_r_4_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_4_load/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="arg2_r_5_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_5_load/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="arg2_r_6_load_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_6_load/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="arg2_r_7_load_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_7_load/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="arg2_r_8_load_load_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_8_load/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="arg2_r_9_load_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_9_load/1 "/>
</bind>
</comp>

<comp id="334" class="1005" name="i_1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="341" class="1005" name="arg2_r_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r "/>
</bind>
</comp>

<comp id="347" class="1005" name="arg2_r_1_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_1 "/>
</bind>
</comp>

<comp id="353" class="1005" name="arg2_r_2_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_2 "/>
</bind>
</comp>

<comp id="359" class="1005" name="arg2_r_3_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_3 "/>
</bind>
</comp>

<comp id="365" class="1005" name="arg2_r_4_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_4 "/>
</bind>
</comp>

<comp id="371" class="1005" name="arg2_r_5_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_5 "/>
</bind>
</comp>

<comp id="377" class="1005" name="arg2_r_6_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_6 "/>
</bind>
</comp>

<comp id="383" class="1005" name="arg2_r_7_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_7 "/>
</bind>
</comp>

<comp id="389" class="1005" name="arg2_r_8_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_8 "/>
</bind>
</comp>

<comp id="395" class="1005" name="arg2_r_9_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_9 "/>
</bind>
</comp>

<comp id="401" class="1005" name="i_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="1"/>
<pin id="403" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="405" class="1005" name="mem_addr_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="80" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="82" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="82" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="82" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="82" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="82" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="82" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="82" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="82" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="82" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="82" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="128" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="209" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="218" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="54" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="218" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="134" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="134" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="134" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="134" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="134" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="134" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="134" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="134" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="134" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="134" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="294" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="313"><net_src comp="310" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="321"><net_src comp="318" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="325"><net_src comp="322" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="329"><net_src comp="326" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="333"><net_src comp="330" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="337"><net_src comp="84" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="344"><net_src comp="88" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="350"><net_src comp="92" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="356"><net_src comp="96" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="362"><net_src comp="100" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="368"><net_src comp="104" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="374"><net_src comp="108" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="380"><net_src comp="112" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="386"><net_src comp="116" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="392"><net_src comp="120" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="398"><net_src comp="124" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="404"><net_src comp="218" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="221" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="134" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arg2_r_9_out | {1 }
	Port: arg2_r_8_out | {1 }
	Port: arg2_r_7_out | {1 }
	Port: arg2_r_6_out | {1 }
	Port: arg2_r_5_out | {1 }
	Port: arg2_r_4_out | {1 }
	Port: arg2_r_3_out | {1 }
	Port: arg2_r_2_out | {1 }
	Port: arg2_r_1_out | {1 }
	Port: arg2_r_out | {1 }
 - Input state : 
	Port: fiat_25519_carry_mul_Pipeline_ARRAY_2_READ : mem | {2 }
	Port: fiat_25519_carry_mul_Pipeline_ARRAY_2_READ : sext_ln31 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		mem_addr : 1
		icmp_ln31 : 2
		add_ln31 : 2
		br_ln31 : 3
		switch_ln33 : 2
		store_ln31 : 3
		arg2_r_load : 1
		arg2_r_1_load : 1
		arg2_r_2_load : 1
		arg2_r_3_load : 1
		arg2_r_4_load : 1
		arg2_r_5_load : 1
		arg2_r_6_load : 1
		arg2_r_7_load : 1
		arg2_r_8_load : 1
		arg2_r_9_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln31_fu_227      |    0    |    12   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln31_fu_233      |    0    |    12   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln31_read_read_fu_128 |    0    |    0    |
|          |    arg2_r_10_read_fu_134   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   write_ln0_write_fu_139   |    0    |    0    |
|          |   write_ln0_write_fu_146   |    0    |    0    |
|          |   write_ln0_write_fu_153   |    0    |    0    |
|          |   write_ln0_write_fu_160   |    0    |    0    |
|   write  |   write_ln0_write_fu_167   |    0    |    0    |
|          |   write_ln0_write_fu_174   |    0    |    0    |
|          |   write_ln0_write_fu_181   |    0    |    0    |
|          |   write_ln0_write_fu_188   |    0    |    0    |
|          |   write_ln0_write_fu_195   |    0    |    0    |
|          |   write_ln0_write_fu_202   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln31_cast_fu_209   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    24   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|arg2_r_1_reg_347|   32   |
|arg2_r_2_reg_353|   32   |
|arg2_r_3_reg_359|   32   |
|arg2_r_4_reg_365|   32   |
|arg2_r_5_reg_371|   32   |
|arg2_r_6_reg_377|   32   |
|arg2_r_7_reg_383|   32   |
|arg2_r_8_reg_389|   32   |
|arg2_r_9_reg_395|   32   |
| arg2_r_reg_341 |   32   |
|   i_1_reg_334  |    4   |
|    i_reg_401   |    4   |
|mem_addr_reg_405|   32   |
+----------------+--------+
|      Total     |   360  |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   24   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   360  |    -   |
+-----------+--------+--------+
|   Total   |   360  |   24   |
+-----------+--------+--------+
