v 20081231 1
C 40000 40000 0 0 0 title-B.sym
T 52500 40900 9 10 1 0 0 0 1
Flip-Flop D
T 54500 40100 9 10 1 0 0 0 1
Facundo J Ferrer
T 50500 40100 9 10 1 0 0 0 1
1
T 52100 40100 9 10 1 0 0 0 1
1
T 54500 40400 9 10 1 0 0 0 1
1
T 50500 40400 9 10 1 0 0 0 1
i-flash-01.sch
C 54100 49900 1 0 0 spice-include-1.sym
{
T 54200 50200 5 10 0 1 0 0 1
device=include
T 54200 50300 5 10 1 1 0 0 1
refdes=A1
T 54700 50000 5 10 1 1 0 0 1
file=simul.cmd
}
C 43100 49300 1 0 0 i-comparador-01.sym
{
T 44465 50300 5 10 1 1 0 0 1
refdes=X1
T 43165 51300 5 10 0 0 0 0 1
device=comp-model
T 43100 49300 5 10 0 0 0 0 1
model-name=comp01
T 43100 49300 5 10 0 0 0 0 1
file=model/i-comparador-01.sch.cir
T 43100 49300 5 10 0 0 0 0 1
slot=1
}
C 43100 47900 1 0 0 i-comparador-01.sym
{
T 44465 48900 5 10 1 1 0 0 1
refdes=X2
T 43165 49900 5 10 0 0 0 0 1
device=comp-model
T 43100 47900 5 10 0 1 0 0 1
file=model/i-comparador-01.sch.cir
T 43100 47900 5 10 0 1 0 0 1
model-name=comp01
T 43100 47900 5 10 0 0 0 0 1
slot=1
}
C 43100 46500 1 0 0 i-comparador-01.sym
{
T 44465 47500 5 10 1 1 0 0 1
refdes=X3
T 43165 48500 5 10 0 0 0 0 1
device=comp-model
T 43100 46500 5 10 0 1 0 0 1
file=model/i-comparador-01.sch.cir
T 43100 46500 5 10 0 1 0 0 1
model-name=comp01
T 43100 46500 5 10 0 0 0 0 1
slot=1
}
C 43100 45100 1 0 0 i-comparador-01.sym
{
T 44465 46100 5 10 1 1 0 0 1
refdes=X4
T 43165 47100 5 10 0 0 0 0 1
device=comp-model
T 43100 45100 5 10 0 1 0 0 1
file=model/i-comparador-01.sch.cir
T 43100 45100 5 10 0 1 0 0 1
model-name=comp01
T 43100 45100 5 10 0 0 0 0 1
slot=1
}
C 43100 43700 1 0 0 i-comparador-01.sym
{
T 44465 44700 5 10 1 1 0 0 1
refdes=X5
T 43165 45700 5 10 0 0 0 0 1
device=comp-model
T 43100 43700 5 10 0 1 0 0 1
file=model/i-comparador-01.sch.cir
T 43100 43700 5 10 0 1 0 0 1
model-name=comp01
T 43100 43700 5 10 0 0 0 0 1
slot=1
}
C 43100 42300 1 0 0 i-comparador-01.sym
{
T 44465 43300 5 10 1 1 0 0 1
refdes=X6
T 43165 44300 5 10 0 0 0 0 1
device=comp-model
T 43100 42300 5 10 0 1 0 0 1
file=model/i-comparador-01.sch.cir
T 43100 42300 5 10 0 1 0 0 1
model-name=comp01
T 43100 42300 5 10 0 0 0 0 1
slot=1
}
C 43100 40900 1 0 0 i-comparador-01.sym
{
T 44465 41900 5 10 1 1 0 0 1
refdes=X7
T 43165 42900 5 10 0 0 0 0 1
device=comp-model
T 43100 40900 5 10 0 1 0 0 1
file=model/i-comparador-01.sch.cir
T 43100 40900 5 10 0 1 0 0 1
model-name=comp01
T 43100 40900 5 10 0 0 0 0 1
slot=1
}
C 46900 49300 1 0 0 i-ffd.sym
{
T 48295 50100 5 10 1 1 0 0 1
refdes=X8
T 47795 51300 5 10 0 1 0 0 1
device=FFD-model
T 46900 49300 5 10 0 0 0 0 1
model-name=i-ffd
T 46900 49300 5 10 0 0 0 0 1
file=model/i-ffd.sch.cir
T 46900 49300 5 10 0 0 0 0 1
slot=1
}
C 46900 47900 1 0 0 i-ffd.sym
{
T 48295 48700 5 10 1 1 0 0 1
refdes=X9
T 47795 49900 5 10 0 1 0 0 1
device=FFD-model
T 46900 47900 5 10 0 1 0 0 1
file=model/i-ffd.sch.cir
T 46900 47900 5 10 0 1 0 0 1
model-name=i-ffd
T 46900 47900 5 10 0 0 0 0 1
slot=1
}
C 46900 46500 1 0 0 i-ffd.sym
{
T 48295 47300 5 10 1 1 0 0 1
refdes=X10
T 47795 48500 5 10 0 1 0 0 1
device=FFD-model
T 46900 46500 5 10 0 1 0 0 1
file=model/i-ffd.sch.cir
T 46900 46500 5 10 0 1 0 0 1
model-name=i-ffd
T 46900 46500 5 10 0 0 0 0 1
slot=1
}
C 46900 45100 1 0 0 i-ffd.sym
{
T 48295 45900 5 10 1 1 0 0 1
refdes=X11
T 47795 47100 5 10 0 1 0 0 1
device=FFD-model
T 46900 45100 5 10 0 1 0 0 1
file=model/i-ffd.sch.cir
T 46900 45100 5 10 0 1 0 0 1
model-name=i-ffd
T 46900 45100 5 10 0 0 0 0 1
slot=1
}
C 46900 43700 1 0 0 i-ffd.sym
{
T 48295 44500 5 10 1 1 0 0 1
refdes=X12
T 47795 45700 5 10 0 1 0 0 1
device=FFD-model
T 46900 43700 5 10 0 1 0 0 1
file=model/i-ffd.sch.cir
T 46900 43700 5 10 0 1 0 0 1
model-name=i-ffd
T 46900 43700 5 10 0 0 0 0 1
slot=1
}
C 46900 42300 1 0 0 i-ffd.sym
{
T 48295 43100 5 10 1 1 0 0 1
refdes=X13
T 47795 44300 5 10 0 1 0 0 1
device=FFD-model
T 46900 42300 5 10 0 1 0 0 1
file=model/i-ffd.sch.cir
T 46900 42300 5 10 0 1 0 0 1
model-name=i-ffd
T 46900 42300 5 10 0 0 0 0 1
slot=1
}
C 46900 40900 1 0 0 i-ffd.sym
{
T 48295 41700 5 10 1 1 0 0 1
refdes=X14
T 47795 42900 5 10 0 1 0 0 1
device=FFD-model
T 46900 40900 5 10 0 1 0 0 1
file=model/i-ffd.sch.cir
T 46900 40900 5 10 0 1 0 0 1
model-name=i-ffd
T 46900 40900 5 10 0 0 0 0 1
slot=1
}
N 44100 42100 44100 42200 4
N 44100 42200 47900 42200 4
N 47900 42200 47900 41900 4
N 44100 43500 44100 43600 4
N 44100 43600 47900 43600 4
N 47900 43600 47900 43300 4
N 44100 44900 44100 45000 4
N 44100 45000 47900 45000 4
N 47900 45000 47900 44700 4
N 44100 46300 44100 46400 4
N 44100 46400 47900 46400 4
N 47900 46400 47900 46100 4
N 44100 47700 44100 47800 4
N 44100 47800 47900 47800 4
N 47900 47800 47900 47500 4
N 44100 49100 44100 49200 4
N 44100 49200 47900 49200 4
N 47900 49200 47900 48900 4
N 44100 50500 44100 50600 4
N 44100 50600 47900 50600 4
N 47900 50600 47900 50300 4
N 46000 50600 46000 49200 4
N 46000 49200 46000 47800 4
N 46000 47800 46000 46400 4
N 46000 46400 46000 45000 4
N 46000 45000 46000 43600 4
N 46000 43600 46000 42200 4
C 47900 50800 1 270 0 vcc-2.sym
N 45000 50000 45000 49700 4
N 45000 49700 46900 49700 4
N 45000 48600 45000 48300 4
N 45000 48300 46900 48300 4
N 45000 47200 45000 46900 4
N 45000 46900 46900 46900 4
N 45000 45800 45000 45500 4
N 45000 45500 46900 45500 4
N 45000 44400 45000 44100 4
N 45000 44100 46900 44100 4
N 45000 43000 45000 42700 4
N 45000 42700 46900 42700 4
N 45000 41600 45000 41300 4
N 45000 41300 46900 41300 4
N 46900 49400 46700 49400 4
N 46700 48000 46900 48000 4
N 46700 46600 46900 46600 4
N 46700 45200 46900 45200 4
N 46700 43800 46900 43800 4
N 46700 42400 46900 42400 4
N 46700 41000 46900 41000 4
N 45000 41200 45200 41200 4
N 45200 42600 45000 42600 4
N 45000 44000 45200 44000 4
N 45000 45400 45200 45400 4
N 45000 46800 45200 46800 4
N 45000 49600 45200 49600 4
N 45000 48200 45200 48200 4
C 48000 40200 1 90 0 vpulse-1.sym
{
T 47000 40250 5 10 1 1 180 0 1
refdes=V3
T 47150 40900 5 10 0 0 90 0 1
device=vpulse
T 46950 40900 5 10 0 0 90 0 1
footprint=none
T 48700 39850 5 10 1 1 180 0 1
value=pulse 0 3.3 0 .1u .1u 5u 10u DC 0
}
C 43900 40800 1 270 0 vdc-1.sym
{
T 45000 40050 5 10 1 1 0 0 1
refdes=V2
T 44750 40100 5 10 0 0 270 0 1
device=VOLTAGE_SOURCE
T 44950 40100 5 10 0 0 270 0 1
footprint=none
T 44300 39750 5 10 1 1 0 0 1
value=DC 1.5V
}
N 46700 40500 46700 49400 4
N 46700 40500 46800 40500 4
N 45200 40500 45200 49600 4
N 45200 40500 45100 40500 4
C 41000 51500 1 270 0 vdc-1.sym
{
T 42000 51450 5 10 1 1 0 0 1
refdes=V1
T 41850 50800 5 10 0 0 270 0 1
device=VOLTAGE_SOURCE
T 42050 50800 5 10 0 0 270 0 1
footprint=none
T 41400 51850 5 10 1 1 0 0 1
value=DC 2V
}
C 48100 40100 1 0 0 gnd-1.sym
C 52900 48500 1 0 0 gnd-1.sym
C 52700 48900 1 0 0 vdc-1.sym
{
T 53400 49550 5 10 1 1 0 0 1
refdes=V4
T 53400 49750 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 53400 49950 5 10 0 0 0 0 1
footprint=none
T 53400 49350 5 10 1 1 0 0 1
value=DC 3.3V
}
C 52800 50200 1 0 0 vcc-2.sym
N 53000 48800 53000 48900 4
N 53000 50200 53000 50100 4
N 43800 40500 43800 40400 4
N 48000 40500 48200 40500 4
N 48200 40500 48200 40400 4
C 42600 42000 1 90 0 resistor-1.sym
{
T 42200 42300 5 10 0 0 90 0 1
device=RESISTOR
T 42300 42200 5 10 1 1 90 0 1
refdes=R1
T 42600 42000 5 10 1 1 0 0 1
value=10k
}
C 42600 43400 1 90 0 resistor-1.sym
{
T 42200 43700 5 10 0 0 90 0 1
device=RESISTOR
T 42300 43600 5 10 1 1 90 0 1
refdes=R2
T 42600 43400 5 10 1 1 0 0 1
value=10k
}
N 42500 41700 43300 41700 4
N 42500 41500 42500 42000 4
N 42500 43100 43300 43100 4
N 42500 42900 42500 43400 4
N 42500 44300 42500 44800 4
N 42500 44500 43300 44500 4
C 42600 44800 1 90 0 resistor-1.sym
{
T 42300 45000 5 10 1 1 90 0 1
refdes=R3
T 42200 45100 5 10 0 0 90 0 1
device=RESISTOR
T 42600 44800 5 10 1 1 0 0 1
value=10k
}
C 42600 46200 1 90 0 resistor-1.sym
{
T 42300 46400 5 10 1 1 90 0 1
refdes=R4
T 42200 46500 5 10 0 0 90 0 1
device=RESISTOR
T 42600 46200 5 10 1 1 0 0 1
value=10k
}
N 42500 45900 43300 45900 4
N 42500 45700 42500 46200 4
N 42500 47100 42500 47600 4
N 42500 47300 43300 47300 4
C 42600 47600 1 90 0 resistor-1.sym
{
T 42300 47800 5 10 1 1 90 0 1
refdes=R5
T 42200 47900 5 10 0 0 90 0 1
device=RESISTOR
T 42600 47600 5 10 1 1 0 0 1
value=10k
}
C 42600 49000 1 90 0 resistor-1.sym
{
T 42300 49200 5 10 1 1 90 0 1
refdes=R6
T 42200 49300 5 10 0 0 90 0 1
device=RESISTOR
T 42600 49000 5 10 1 1 0 0 1
value=10k
}
N 42500 48700 43300 48700 4
N 42500 48500 42500 49000 4
N 42500 49900 42500 50100 4
N 42500 50100 43300 50100 4
C 42600 50100 1 90 0 resistor-1.sym
{
T 42300 50300 5 10 1 1 90 0 1
refdes=R7
T 42200 50400 5 10 0 0 90 0 1
device=RESISTOR
T 42600 50100 5 10 1 1 0 0 1
value=5k
}
N 42500 51000 42500 51200 4
N 42500 51200 42200 51200 4
C 42600 40600 1 90 0 resistor-1.sym
{
T 42300 40800 5 10 1 1 90 0 1
refdes=R8
T 42200 40900 5 10 0 0 90 0 1
device=RESISTOR
T 42600 40600 5 10 1 1 0 0 1
value=5k
}
N 42500 40500 42500 40600 4
N 42500 40500 43900 40500 4
C 43700 40100 1 0 0 gnd-1.sym
C 40400 51300 1 270 0 gnd-1.sym
N 40700 51200 41000 51200 4
C 40400 44000 1 0 0 vsin-1.sym
{
T 41100 44650 5 10 1 1 0 0 1
refdes=V5
T 41100 44850 5 10 0 0 0 0 1
device=vsin
T 41100 45050 5 10 0 0 0 0 1
footprint=none
T 41100 44450 5 10 1 1 0 0 1
value=sin 2 1 10k
}
C 40600 43400 1 0 0 gnd-1.sym
N 42900 41200 43300 41200 4
N 42900 41200 42900 49600 4
N 42900 49600 43300 49600 4
N 43300 42600 42900 42600 4
N 42900 44000 43300 44000 4
N 42900 45400 43300 45400 4
N 42900 46800 43300 46800 4
N 43300 48200 42900 48200 4
N 40700 45200 40700 46000 4
N 40700 46000 42900 46000 4
{
T 40700 46000 5 10 1 1 0 0 1
netname=entra
}
C 49700 49800 1 90 0 resistor-1.sym
{
T 49300 50100 5 10 0 0 90 0 1
device=RESISTOR
T 49400 50000 5 10 1 1 90 0 1
refdes=R9
T 49700 49800 5 10 1 1 0 0 1
value=100k
}
C 50300 49600 1 90 0 resistor-1.sym
{
T 49900 49900 5 10 0 0 90 0 1
device=RESISTOR
T 50000 49800 5 10 1 1 90 0 1
refdes=R10
T 50300 49600 5 10 1 1 0 0 1
value=100k
}
N 48900 49700 49600 49700 4
{
T 48900 49700 5 10 1 1 0 0 1
netname=q7
}
N 49600 49700 49600 49800 4
N 48900 49400 50200 49400 4
{
T 48900 49400 5 10 1 1 0 0 1
netname=nq7
}
N 50200 49400 50200 49600 4
C 49700 48400 1 90 0 resistor-1.sym
{
T 49400 48600 5 10 1 1 90 0 1
refdes=R11
T 49300 48700 5 10 0 0 90 0 1
device=RESISTOR
T 49700 48400 5 10 1 1 0 0 1
value=100k
}
C 50300 48200 1 90 0 resistor-1.sym
{
T 50000 48400 5 10 1 1 90 0 1
refdes=R12
T 49900 48500 5 10 0 0 90 0 1
device=RESISTOR
T 50300 48200 5 10 1 1 0 0 1
value=100k
}
N 48900 48300 49600 48300 4
{
T 48900 48300 5 10 1 1 0 0 1
netname=q6
}
N 49600 48300 49600 48400 4
N 48900 48000 50200 48000 4
{
T 48900 48000 5 10 1 1 0 0 1
netname=nq6
}
N 50200 48000 50200 48200 4
C 49700 47000 1 90 0 resistor-1.sym
{
T 49400 47200 5 10 1 1 90 0 1
refdes=R13
T 49300 47300 5 10 0 0 90 0 1
device=RESISTOR
T 49700 47000 5 10 1 1 0 0 1
value=100k
}
C 50300 46800 1 90 0 resistor-1.sym
{
T 50000 47000 5 10 1 1 90 0 1
refdes=R14
T 49900 47100 5 10 0 0 90 0 1
device=RESISTOR
T 50300 46800 5 10 1 1 0 0 1
value=100k
}
N 48900 46900 49600 46900 4
{
T 48900 46900 5 10 1 1 0 0 1
netname=q5
}
N 49600 46900 49600 47000 4
N 48900 46600 50200 46600 4
{
T 48900 46600 5 10 1 1 0 0 1
netname=nq5
}
N 50200 46600 50200 46800 4
C 49700 45600 1 90 0 resistor-1.sym
{
T 49400 45800 5 10 1 1 90 0 1
refdes=R15
T 49300 45900 5 10 0 0 90 0 1
device=RESISTOR
T 49700 45600 5 10 1 1 0 0 1
value=100k
}
C 50300 45400 1 90 0 resistor-1.sym
{
T 50000 45600 5 10 1 1 90 0 1
refdes=R16
T 49900 45700 5 10 0 0 90 0 1
device=RESISTOR
T 50300 45400 5 10 1 1 0 0 1
value=100k
}
N 48900 45500 49600 45500 4
{
T 48900 45500 5 10 1 1 0 0 1
netname=q4
}
N 49600 45500 49600 45600 4
N 48900 45200 50200 45200 4
{
T 48900 45200 5 10 1 1 0 0 1
netname=nq4
}
N 50200 45200 50200 45400 4
C 49700 44200 1 90 0 resistor-1.sym
{
T 49400 44400 5 10 1 1 90 0 1
refdes=R17
T 49300 44500 5 10 0 0 90 0 1
device=RESISTOR
T 49700 44200 5 10 1 1 0 0 1
value=100k
}
C 50300 44000 1 90 0 resistor-1.sym
{
T 50000 44200 5 10 1 1 90 0 1
refdes=R18
T 49900 44300 5 10 0 0 90 0 1
device=RESISTOR
T 50300 44000 5 10 1 1 0 0 1
value=100k
}
N 48900 44100 49600 44100 4
{
T 48900 44100 5 10 1 1 0 0 1
netname=q3
}
N 49600 44100 49600 44200 4
N 48900 43800 50200 43800 4
{
T 48900 43800 5 10 1 1 0 0 1
netname=nq3
}
N 50200 43800 50200 44000 4
C 49700 42800 1 90 0 resistor-1.sym
{
T 49400 43000 5 10 1 1 90 0 1
refdes=R19
T 49300 43100 5 10 0 0 90 0 1
device=RESISTOR
T 49700 42800 5 10 1 1 0 0 1
value=100k
}
C 50300 42600 1 90 0 resistor-1.sym
{
T 50000 42800 5 10 1 1 90 0 1
refdes=R20
T 49900 42900 5 10 0 0 90 0 1
device=RESISTOR
T 50300 42600 5 10 1 1 0 0 1
value=100k
}
N 48900 42700 49600 42700 4
{
T 48900 42700 5 10 1 1 0 0 1
netname=q2
}
N 49600 42700 49600 42800 4
N 48900 42400 50200 42400 4
{
T 48900 42400 5 10 1 1 0 0 1
netname=nq2
}
N 50200 42400 50200 42600 4
C 49700 41400 1 90 0 resistor-1.sym
{
T 49400 41600 5 10 1 1 90 0 1
refdes=R21
T 49300 41700 5 10 0 0 90 0 1
device=RESISTOR
T 49700 41400 5 10 1 1 0 0 1
value=100k
}
C 50300 41200 1 90 0 resistor-1.sym
{
T 50000 41400 5 10 1 1 90 0 1
refdes=R22
T 49900 41500 5 10 0 0 90 0 1
device=RESISTOR
T 50300 41200 5 10 1 1 0 0 1
value=100k
}
N 48900 41300 49600 41300 4
{
T 48900 41300 5 10 1 1 0 0 1
netname=q1
}
N 49600 41300 49600 41400 4
N 48900 41000 50200 41000 4
{
T 48900 41000 5 10 1 1 0 0 1
netname=nq1
}
N 50200 41000 50200 41200 4
N 50200 42300 50200 42100 4
N 50200 43700 50200 43500 4
N 50200 45100 50200 44900 4
N 50200 46500 50200 46300 4
N 50200 47900 50200 47700 4
N 50200 49300 50200 49100 4
N 50200 50700 50200 50500 4
N 49600 50700 50500 50700 4
N 50500 50700 50500 42300 4
N 49600 42300 50500 42300 4
N 49600 43700 50500 43700 4
N 49600 45100 50500 45100 4
N 49600 46500 50500 46500 4
N 49600 49300 50500 49300 4
N 49600 47900 50500 47900 4
N 53000 50200 50500 50200 4
N 40700 44000 40700 43700 4
