
`timescale 1ns / 100ps

module test;


wire  Y;



TIEHI2 top(Y); 
 
