Starting Vivado...

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source {C:\Users\USER\Documents\GitHub\naffins\50.002_alu_fpga\ALU_FPGA\work\project.tcl}
# set projDir "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado"
# set projName "ALU_FPGA"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA'
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 306.371 ; gain = 13.953
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/verilog/au_top_0.v" "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/verilog/alu_1.v" "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/verilog/autotester_2.v" "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/verilog/reset_conditioner_3.v" "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/verilog/mux4_4.v" "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/verilog/mux2_5.v" "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/verilog/adder16_6.v" "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/verilog/multiplier16_7.v" "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/verilog/boolean16_8.v" "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/verilog/shifter16_9.v" "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/verilog/divider16_10.v" "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/verilog/compare16_11.v" "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/verilog/counter_12.v" "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/verilog/equal16_13.v" "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/verilog/basic_add6_14.v" "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/verilog/full_adder_15.v" "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/verilog/and2_16.v" "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/verilog/basic_add16_17.v" "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/verilog/two_compliment16_18.v" "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/verilog/xor2_19.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/constraint/custom.xdc" "C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/constraint/custom.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8
[Fri Nov  6 00:27:57 2020] Launched synth_1...
Run output will be captured here: C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.runs/synth_1/runme.log
# wait_on_run synth_1
[Fri Nov  6 00:27:58 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15660 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 835.160 ; gain = 233.582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_1' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/alu_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'mux4_4' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/mux4_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'mux2_5' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/mux2_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mux2_5' (1#1) [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/mux2_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mux4_4' (2#1) [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/mux4_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder16_6' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/adder16_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'full_adder_15' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/full_adder_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_15' (3#1) [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/full_adder_15.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/adder16_6.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'cout_reg' and it is trimmed from '16' to '15' bits. [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/adder16_6.v:72]
INFO: [Synth 8-6155] done synthesizing module 'adder16_6' (4#1) [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/adder16_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier16_7' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/multiplier16_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'and2_16' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/and2_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'and2_16' (5#1) [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/and2_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'basic_add16_17' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/basic_add16_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'basic_add16_17' (6#1) [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/basic_add16_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier16_7' (7#1) [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/multiplier16_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean16_8' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/boolean16_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean16_8' (8#1) [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/boolean16_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter16_9' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/shifter16_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter16_9' (9#1) [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/shifter16_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'divider16_10' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/divider16_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'two_compliment16_18' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/two_compliment16_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'xor2_19' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/xor2_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'xor2_19' (10#1) [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/xor2_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'two_compliment16_18' (11#1) [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/two_compliment16_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'divider16_10' (12#1) [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/divider16_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare16_11' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/compare16_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare16_11' (13#1) [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/compare16_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_1' (14#1) [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/alu_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'autotester_2' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/autotester_2.v:11]
	Parameter TEST_CASES bound to: 3648'b000000000000000000000000000000000000000000000000000000100000001000000000000000000000000000000000000000000000000100000001000010101111101011001100110011000011111000101110000000001110011001100110000001010111110101100000111010010001000000000010101111101011001100110011001101011111000110001000001011011011010000110101100010001001100000101011101011000000101011000100010010001100111010100011100100101110010000010000000000000000000000000000000000000000000000000100000010111111111111111111111111111111110000000000000001001000010011111101110001100010100001111100111011011111010011000010000101000011111001111110111000110111011011111010011000010011111111111111101111111111111110000000000000001011011000010111110100011000010011111010110001001101000010000011000000100111110101110100110001110110000001000101011001011000101001100011101100010011111010110000001000101011001011110010010000111000111111000010111101111100001111111000011110111110000101111000100001011100111111100101111111000011110001000010111001111111101101110101111110111111011000010110111111011011101000111100111111111100000101000101000010110001111001111111110000100010011001011100010110011001010110100001000100110011101001100101110110110111011011010011010111010011001011111000100101001101110100110010111001011010110001001010011010110111100110001100010010100110010011010101101111001100011000100101001101011011110011000010100000010110010011101001000111111111101000000000000000011100000010001111111111011010111001111001110000000000000000100000110101110011110001110101010111100000000000000000000100001011101010101111011001111110111000000000000000111011100001110011111101110010010100111000100011001111110111000100001100101001110001010110011011001010000010010100111001100011101100110110010111011101011010011111111111011001001100011110111010110100101000000111100111111101110101101001100011010000001111001101011001001110100000000000010000001101000001010000000000101101101100100110000000000000000011101000011001010111000101011110001011110000000000000001011101000011001010111000100000000000000010110010101110001000101000011001010111000111111111111111111001101010001111000101000000000000000000000000000000000010000000000000000000101000000000000000000011111111111111110000000000000000001101000111111111111111111111111111111110000000000000001001101000000000000000000100000000000000010000000000000001000101000000000000000000111111111111111111111111111111111100101000111111111111111100000000000000011111111111111111100101000111111100000111111100000110110000000000000000000001101000010111100010000000000110011000010000000000001110000101000100000000000000011100000110110000000000000000100010101000100000000000000000000000000000011000000000000000001101000100000000000000010000000000000000000000000000001110101000100000000000000011111111111111111000000000000000010110011000000000000000000000000000000000000000000000001100110101000000000000000000000000000000000000000000000000100110111000000000000000000000000000000000000000000000001100110011000010101111101011001100110011000000000000000000000110101000010101111101011001100110011000000000000000000000110111000010101111101011001100110011000000000000000000000110011100000000000000010000000000000000000000000000001100110101100000000000000010000000000000000000000000000000100110111100000000000000010000000000000000000000000000001100110011011011011010000110101100010001000000000000000000011110101011011011010000110101100010001000000000000000000011110111011011011010000110101100010001000000000000000000011110011100011001110101010111010100010000000000000000000001110101100011001110101010111010100010000000000000000001001110111100011001110101010111010100010000000000000000001001 
INFO: [Synth 8-6157] synthesizing module 'counter_12' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/counter_12.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11100 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 29'b01111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_12' (15#1) [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/counter_12.v:14]
INFO: [Synth 8-6157] synthesizing module 'equal16_13' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/equal16_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'equal16_13' (16#1) [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/equal16_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'basic_add6_14' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/basic_add6_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'basic_add6_14' (17#1) [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/basic_add6_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'autotester_2' (18#1) [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/autotester_2.v:11]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_3' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/reset_conditioner_3.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_3' (19#1) [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/reset_conditioner_3.v:11]
INFO: [Synth 8-226] default block is never used [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/au_top_0.v:77]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (20#1) [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3331] design compare16_11 has unconnected port alufn[5]
WARNING: [Synth 8-3331] design compare16_11 has unconnected port alufn[4]
WARNING: [Synth 8-3331] design compare16_11 has unconnected port alufn[3]
WARNING: [Synth 8-3331] design compare16_11 has unconnected port alufn[0]
WARNING: [Synth 8-3331] design shifter16_9 has unconnected port alufn[5]
WARNING: [Synth 8-3331] design shifter16_9 has unconnected port alufn[4]
WARNING: [Synth 8-3331] design shifter16_9 has unconnected port alufn[3]
WARNING: [Synth 8-3331] design shifter16_9 has unconnected port alufn[2]
WARNING: [Synth 8-3331] design shifter16_9 has unconnected port b[15]
WARNING: [Synth 8-3331] design shifter16_9 has unconnected port b[14]
WARNING: [Synth 8-3331] design shifter16_9 has unconnected port b[13]
WARNING: [Synth 8-3331] design shifter16_9 has unconnected port b[12]
WARNING: [Synth 8-3331] design shifter16_9 has unconnected port b[11]
WARNING: [Synth 8-3331] design shifter16_9 has unconnected port b[10]
WARNING: [Synth 8-3331] design shifter16_9 has unconnected port b[9]
WARNING: [Synth 8-3331] design shifter16_9 has unconnected port b[8]
WARNING: [Synth 8-3331] design shifter16_9 has unconnected port b[7]
WARNING: [Synth 8-3331] design shifter16_9 has unconnected port b[6]
WARNING: [Synth 8-3331] design shifter16_9 has unconnected port b[5]
WARNING: [Synth 8-3331] design shifter16_9 has unconnected port b[4]
WARNING: [Synth 8-3331] design boolean16_8 has unconnected port alufn[5]
WARNING: [Synth 8-3331] design boolean16_8 has unconnected port alufn[4]
WARNING: [Synth 8-3331] design adder16_6 has unconnected port alufn[5]
WARNING: [Synth 8-3331] design adder16_6 has unconnected port alufn[4]
WARNING: [Synth 8-3331] design adder16_6 has unconnected port alufn[3]
WARNING: [Synth 8-3331] design adder16_6 has unconnected port alufn[2]
WARNING: [Synth 8-3331] design adder16_6 has unconnected port alufn[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 909.031 ; gain = 307.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 909.031 ; gain = 307.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 909.031 ; gain = 307.453
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.078 . Memory (MB): peak = 909.031 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/constraint/custom.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/constraint/custom.xdc:1]
Finished Parsing XDC File [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1014.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1014.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1014.406 ; gain = 412.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1014.406 ; gain = 412.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1014.406 ; gain = 412.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1014.406 ; gain = 412.828
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[2].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[2].and_gates_gen_1[1].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[3].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[3].and_gates_gen_1[1].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[3].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[3].and_gates_gen_1[2].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[4].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[4].and_gates_gen_1[1].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[4].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[4].and_gates_gen_1[2].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[4].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[4].and_gates_gen_1[3].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[5].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[5].and_gates_gen_1[1].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[5].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[5].and_gates_gen_1[2].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[5].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[5].and_gates_gen_1[3].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[5].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[5].and_gates_gen_1[4].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[6].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[6].and_gates_gen_1[1].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[6].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[6].and_gates_gen_1[2].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[6].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[6].and_gates_gen_1[3].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[6].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[6].and_gates_gen_1[4].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[6].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[6].and_gates_gen_1[5].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[7].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[7].and_gates_gen_1[1].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[7].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[7].and_gates_gen_1[2].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[7].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[7].and_gates_gen_1[3].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[7].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[7].and_gates_gen_1[4].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[7].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[7].and_gates_gen_1[5].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[7].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[7].and_gates_gen_1[6].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[8].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[8].and_gates_gen_1[1].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[8].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[8].and_gates_gen_1[2].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[8].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[8].and_gates_gen_1[3].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[8].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[8].and_gates_gen_1[4].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[8].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[8].and_gates_gen_1[5].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[8].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[8].and_gates_gen_1[6].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[8].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[8].and_gates_gen_1[7].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[9].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[9].and_gates_gen_1[1].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[9].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[9].and_gates_gen_1[2].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[9].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[9].and_gates_gen_1[3].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[9].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[9].and_gates_gen_1[4].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[9].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[9].and_gates_gen_1[5].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[9].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[9].and_gates_gen_1[6].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[9].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[9].and_gates_gen_1[7].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[9].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[9].and_gates_gen_1[8].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[10].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[10].and_gates_gen_1[1].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[10].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[10].and_gates_gen_1[2].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[10].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[10].and_gates_gen_1[3].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[10].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[10].and_gates_gen_1[4].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[10].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[10].and_gates_gen_1[5].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[10].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[10].and_gates_gen_1[6].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[10].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[10].and_gates_gen_1[7].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[10].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[10].and_gates_gen_1[8].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[10].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[10].and_gates_gen_1[9].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[11].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[11].and_gates_gen_1[1].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[11].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[11].and_gates_gen_1[2].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[11].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[11].and_gates_gen_1[3].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[11].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[11].and_gates_gen_1[4].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[11].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[11].and_gates_gen_1[5].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[11].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[11].and_gates_gen_1[6].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[11].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[11].and_gates_gen_1[7].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[11].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[11].and_gates_gen_1[8].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[11].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[11].and_gates_gen_1[9].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[11].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[11].and_gates_gen_1[10].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[12].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[12].and_gates_gen_1[1].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[12].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[12].and_gates_gen_1[2].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[12].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[12].and_gates_gen_1[3].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[12].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[12].and_gates_gen_1[4].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[12].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[12].and_gates_gen_1[5].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[12].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[12].and_gates_gen_1[6].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[12].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[12].and_gates_gen_1[7].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[12].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[12].and_gates_gen_1[8].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[12].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[12].and_gates_gen_1[9].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[12].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[12].and_gates_gen_1[10].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[12].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[12].and_gates_gen_1[11].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[1].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[2].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[3].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[4].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[5].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[6].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[7].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[8].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[9].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[10].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[11].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[13].and_gates_gen_1[12].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[1].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[2].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[3].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[4].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[5].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[6].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[7].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[8].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[9].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[10].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[11].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[12].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[14].and_gates_gen_1[13].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[15].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[15].and_gates_gen_1[1].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[15].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[15].and_gates_gen_1[2].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[15].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[15].and_gates_gen_1[3].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[15].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[15].and_gates_gen_1[4].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[15].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[15].and_gates_gen_1[5].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[15].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[15].and_gates_gen_1[6].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[15].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[15].and_gates_gen_1[7].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[15].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[15].and_gates_gen_1[8].and_gates'
INFO: [Synth 8-223] decloning instance 'alu_module/multiplier16_mod/and_gates_gen_0[15].and_gates_gen_1[0].and_gates' (and2_16) to 'alu_module/multiplier16_mod/and_gates_gen_0[15].and_gates_gen_1[9].and_gates'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |autotester_2__GB0 |           1|     32781|
|2     |autotester_2__GB1 |           1|     25619|
|3     |autotester_2__GB2 |           1|     22946|
|4     |au_top_0__GC0     |           1|      4461|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 310   
	   2 Input      1 Bit         XORs := 69    
+---Registers : 
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module au_top_0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module full_adder_15__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module xor2_19__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module autotester_2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                6 Bit    Registers := 8     
Module full_adder_15__23 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__24 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__25 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__26 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__28 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__29 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__30 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__31 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__32 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__33 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__34 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__35 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__37 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module adder16_6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module full_adder_15__69 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__68 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__67 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__66 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__65 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__64 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__63 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__62 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__61 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__60 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__59 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__57 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__56 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__55 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__54 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__85 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__84 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__83 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__82 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__81 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__80 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__79 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__78 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__77 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__76 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__75 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__74 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__73 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__72 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__71 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__70 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__101 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__100 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__99 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__98 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__97 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__96 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__95 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__94 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__93 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__92 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__91 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__90 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__89 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__88 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__87 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__86 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__117 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__116 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__115 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__114 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__113 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__112 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__111 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__110 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__109 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__108 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__107 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__106 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__105 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__104 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__103 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__102 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__133 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__132 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__131 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__130 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__129 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__128 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__127 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__126 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__125 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__124 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__123 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__122 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__121 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__120 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__119 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__118 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__149 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__148 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__147 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__146 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__145 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__144 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__143 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__142 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__141 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__140 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__139 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__138 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__137 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__136 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__135 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__134 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__165 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__164 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__163 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__162 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__161 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__160 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__159 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__158 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__157 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__156 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__155 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__154 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__153 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__152 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__151 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__150 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__181 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__180 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__179 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__178 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__177 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__176 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__175 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__174 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__173 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__172 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__171 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__170 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__169 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__168 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__167 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__166 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__197 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__196 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__195 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__194 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__193 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__192 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__191 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__190 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__189 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__188 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__187 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__186 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__185 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__184 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__183 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__182 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__213 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__212 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__211 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__210 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__209 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__208 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__207 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__206 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__205 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__204 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__203 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__202 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__201 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__200 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__199 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__198 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__229 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__228 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__227 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__226 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__225 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__224 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__223 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__222 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__221 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__220 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__219 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__218 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__217 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__216 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__215 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__214 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__245 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__244 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__243 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__242 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__241 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__240 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__239 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__238 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__237 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__236 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__235 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__234 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__233 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__232 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__231 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__230 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__261 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__260 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__259 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__258 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__257 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__256 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__255 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__254 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__253 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__252 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__251 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__250 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__249 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__248 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__247 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__246 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__277 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__276 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__275 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__274 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__273 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__272 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__271 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__270 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__269 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__268 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__267 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__266 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__265 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__264 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__263 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__262 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__16 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__17 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__18 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__20 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__21 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__22 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__293 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__292 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__291 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__290 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__289 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__288 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__287 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__286 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__285 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__284 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__283 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__282 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__281 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__280 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__279 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__278 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module xor2_19__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module full_adder_15__309 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__308 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__307 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__306 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__305 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__304 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__303 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__302 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__301 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__300 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__299 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__298 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__297 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__296 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__295 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__294 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module xor2_19__63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module full_adder_15__53 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__52 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__51 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__50 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__49 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__48 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__47 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__46 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__45 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__44 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__43 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__42 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__41 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__39 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_15__38 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module xor2_19__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xor2_19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module divider16_10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module compare16_11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module reset_conditioner_3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'M_state_q_reg[5:0]' into 'M_state_q_reg[5:0]' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/autotester_2.v:125]
INFO: [Synth 8-4471] merging register 'M_state_q_reg[5:0]' into 'M_state_q_reg[5:0]' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/autotester_2.v:125]
INFO: [Synth 8-4471] merging register 'M_state_q_reg[5:0]' into 'M_state_q_reg[5:0]' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/autotester_2.v:125]
INFO: [Synth 8-4471] merging register 'M_state_q_reg[5:0]' into 'M_state_q_reg[5:0]' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/autotester_2.v:125]
INFO: [Synth 8-4471] merging register 'M_state_q_reg[5:0]' into 'M_state_q_reg[5:0]' [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.srcs/sources_1/imports/verilog/autotester_2.v:125]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:45 ; elapsed = 00:09:26 . Memory (MB): peak = 1263.539 ; gain = 661.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |autotester_2__GB0 |           1|      2100|
|2     |autotester_2__GB1 |           1|      3373|
|3     |autotester_2__GB2 |           1|       801|
|4     |au_top_0__GC0     |           1|      2390|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:54 ; elapsed = 00:09:37 . Memory (MB): peak = 1263.539 ; gain = 661.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:54 ; elapsed = 00:09:37 . Memory (MB): peak = 1263.539 ; gain = 661.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |autotester_2__GB0 |           1|      2100|
|2     |autotester_2__GB1 |           1|      3373|
|3     |autotester_2__GB2 |           1|       801|
|4     |au_top_0__GC0     |           1|      2390|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'autotest/M_state_q_reg[3]__1' (FDR) to 'autotest/M_state_q_reg[3]__0'
INFO: [Synth 8-3886] merging instance 'autotest/M_state_q_reg[4]__1' (FDR) to 'autotest/M_state_q_reg[4]__0'
INFO: [Synth 8-3886] merging instance 'autotest/M_state_q_reg[5]__1' (FDR) to 'autotest/M_state_q_reg[5]__0'
INFO: [Synth 8-3886] merging instance 'autotest/M_state_q_reg[3]__0' (FDR) to 'autotest/M_state_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'autotest/M_state_q_reg[4]__0' (FDR) to 'autotest/M_state_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'autotest/M_state_q_reg[5]__0' (FDR) to 'autotest/M_state_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'autotest/M_state_q_reg[2]__1' (FDR) to 'autotest/M_state_q_reg[2]__0'
INFO: [Synth 8-3886] merging instance 'autotest/M_state_q_reg[1]__1' (FDR) to 'autotest/M_state_q_reg[1]__0'
INFO: [Synth 8-3886] merging instance 'autotest/M_state_q_reg[2]' (FDR) to 'autotest/M_state_q_reg[2]__0'
INFO: [Synth 8-3886] merging instance 'autotest/M_state_q_reg[1]__0' (FDR) to 'autotest/M_state_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'autotest/M_state_q_reg[0]__1' (FDR) to 'autotest/M_state_q_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'autotest/M_state_q_reg[0]' (FDR) to 'autotest/M_state_q_reg[0]__0'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:56 ; elapsed = 00:09:40 . Memory (MB): peak = 1263.539 ; gain = 661.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:02 ; elapsed = 00:09:47 . Memory (MB): peak = 1263.539 ; gain = 661.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:02 ; elapsed = 00:09:47 . Memory (MB): peak = 1263.539 ; gain = 661.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:02 ; elapsed = 00:09:47 . Memory (MB): peak = 1263.539 ; gain = 661.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:02 ; elapsed = 00:09:47 . Memory (MB): peak = 1263.539 ; gain = 661.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:03 ; elapsed = 00:09:47 . Memory (MB): peak = 1263.539 ; gain = 661.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:03 ; elapsed = 00:09:47 . Memory (MB): peak = 1263.539 ; gain = 661.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   115|
|3     |LUT1   |    14|
|4     |LUT2   |   223|
|5     |LUT3   |   169|
|6     |LUT4   |    86|
|7     |LUT5   |   356|
|8     |LUT6   |  1071|
|9     |MUXF7  |   131|
|10    |MUXF8  |    25|
|11    |FDRE   |    38|
|12    |FDSE   |     4|
|13    |IBUF   |    49|
|14    |OBUF   |    41|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------------+------+
|      |Instance          |Module              |Cells |
+------+------------------+--------------------+------+
|1     |top               |                    |  2323|
|2     |  alu_module      |alu_1               |    16|
|3     |    divider16_mod |divider16_10        |    16|
|4     |  autotest        |autotester_2        |  2208|
|5     |    adder6        |basic_add6_14       |    10|
|6     |    result_chk    |equal16_13          |  1400|
|7     |    slowclock     |counter_12          |    38|
|8     |  reset_cond      |reset_conditioner_3 |     5|
+------+------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:03 ; elapsed = 00:09:48 . Memory (MB): peak = 1263.539 ; gain = 661.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:52 ; elapsed = 00:09:43 . Memory (MB): peak = 1263.539 ; gain = 556.586
Synthesis Optimization Complete : Time (s): cpu = 00:09:03 ; elapsed = 00:09:48 . Memory (MB): peak = 1263.539 ; gain = 661.961
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1263.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 271 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1263.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
173 Infos, 28 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:15 ; elapsed = 00:10:09 . Memory (MB): peak = 1263.539 ; gain = 958.309
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1263.539 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  6 00:38:38 2020...
[Fri Nov  6 00:38:45 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:10:48 . Memory (MB): peak = 331.648 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov  6 00:38:46 2020] Launched impl_1...
Run output will be captured here: C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.runs/impl_1/runme.log
# wait_on_run impl_1
[Fri Nov  6 00:38:46 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 603.406 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 271 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/constraint/custom.xdc]
Parsing XDC File [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/constraint/custom.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/constraint/custom.xdc:1]
Finished Parsing XDC File [C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/constraint/custom.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 726.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 731.918 ; gain = 421.461
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 748.879 ; gain = 16.961

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 108cae508

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1295.141 ; gain = 546.262

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d3dc7c21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.450 . Memory (MB): peak = 1487.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17270d65e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.484 . Memory (MB): peak = 1487.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 20237b4c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.540 . Memory (MB): peak = 1487.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 20237b4c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.622 . Memory (MB): peak = 1487.941 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 20237b4c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.662 . Memory (MB): peak = 1487.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 20237b4c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.676 . Memory (MB): peak = 1487.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1487.941 ; gain = 0.000
Ending Logic Optimization Task | Checksum: f59298cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.769 . Memory (MB): peak = 1487.941 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f59298cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1487.941 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f59298cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1487.941 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1487.941 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: f59298cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1487.941 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1487.941 ; gain = 756.023
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1487.941 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1487.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1487.941 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7ece91e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1487.941 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1487.941 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 67688ba0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1487.941 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6787ef31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1487.941 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6787ef31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1487.941 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 6787ef31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1487.941 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 8e56f867

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1487.941 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 25 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 12 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1487.941 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             12  |                    12  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             12  |                    12  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 168f1599a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1487.941 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1be7be66d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1487.941 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1be7be66d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1487.941 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13fb8afae

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1487.941 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dc235deb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1487.941 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 232c57572

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1487.941 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c7df8eda

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1487.941 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1857a551a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1487.941 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d7a17a87

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1487.941 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 26e1dc254

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1487.941 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 26e1dc254

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1487.941 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 29dabbec3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 29dabbec3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1494.723 ; gain = 6.781
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.484. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2d0a18743

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1494.723 ; gain = 6.781
Phase 4.1 Post Commit Optimization | Checksum: 2d0a18743

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1494.723 ; gain = 6.781

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2d0a18743

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1494.723 ; gain = 6.781

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2d0a18743

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1494.723 ; gain = 6.781

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1494.723 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 299b8a02e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1494.723 ; gain = 6.781
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 299b8a02e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1494.723 ; gain = 6.781
Ending Placer Task | Checksum: 1a3449765

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1494.723 ; gain = 6.781
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1494.723 ; gain = 6.781
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1494.723 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.926 . Memory (MB): peak = 1495.762 ; gain = 1.039
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 1495.762 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1495.762 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1510.215 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.538 . Memory (MB): peak = 1528.086 ; gain = 17.871
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f58f06dd ConstDB: 0 ShapeSum: adb59088 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12300f045

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1611.836 ; gain = 71.711
Post Restoration Checksum: NetGraph: 8eb96b2e NumContArr: 94478517 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12300f045

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1611.836 ; gain = 71.711

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12300f045

Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1617.848 ; gain = 77.723

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12300f045

Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1617.848 ; gain = 77.723
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1df851e90

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1621.316 ; gain = 81.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.390  | TNS=0.000  | WHS=-0.020 | THS=-0.020 |

Phase 2 Router Initialization | Checksum: 1d11d3da1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1621.316 ; gain = 81.191

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000797257 %
  Global Horizontal Routing Utilization  = 0.000390422 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1983
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1982
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2723383fc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1622.426 ; gain = 82.301

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 339
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.251  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ffb87706

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1622.430 ; gain = 82.305
Phase 4 Rip-up And Reroute | Checksum: 1ffb87706

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1622.430 ; gain = 82.305

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ffb87706

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1622.430 ; gain = 82.305

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ffb87706

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1622.430 ; gain = 82.305
Phase 5 Delay and Skew Optimization | Checksum: 1ffb87706

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1622.430 ; gain = 82.305

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1497342c0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1622.430 ; gain = 82.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.344  | TNS=0.000  | WHS=0.223  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1497342c0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1622.430 ; gain = 82.305
Phase 6 Post Hold Fix | Checksum: 1497342c0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1622.430 ; gain = 82.305

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.631827 %
  Global Horizontal Routing Utilization  = 0.726835 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1497342c0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1622.430 ; gain = 82.305

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1497342c0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1624.492 ; gain = 84.367

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11d9d4760

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1624.492 ; gain = 84.367

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.344  | TNS=0.000  | WHS=0.223  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11d9d4760

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1624.492 ; gain = 84.367
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1624.492 ; gain = 84.367

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1624.492 ; gain = 96.406
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1624.492 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.470 . Memory (MB): peak = 1634.336 ; gain = 9.844
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC NSTD-1] Unspecified I/O Standard: 2 out of 90 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: usb_rx, and usb_tx.
WARNING: [DRC UCIO-1] Unconstrained Logical Port: 2 out of 90 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: usb_rx, and usb_tx.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 12955648 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/USER/Documents/GitHub/naffins/50.002_alu_fpga/ALU_FPGA/work/vivado/ALU_FPGA/ALU_FPGA.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Nov  6 00:40:53 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2074.449 ; gain = 404.266
INFO: [Common 17-206] Exiting Vivado at Fri Nov  6 00:40:53 2020...
[Fri Nov  6 00:40:59 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:13 . Memory (MB): peak = 331.648 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov  6 00:40:59 2020...

Build aborted by user.

Finished building project.
