{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764762650746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764762650746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 18:50:49 2025 " "Processing started: Wed Dec 03 18:50:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764762650746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764762650746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DES_ALGORITHM_128BIT -c DES_ALGORITHM_128BIT " "Command: quartus_map --read_settings_files=on --write_settings_files=off DES_ALGORITHM_128BIT -c DES_ALGORITHM_128BIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764762650747 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764762651104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_function.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_FUNCTION " "Found entity 1: XOR_FUNCTION" {  } { { "XOR_FUNCTION.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/XOR_FUNCTION.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file test_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_state_machine " "Found entity 1: Test_state_machine" {  } { { "Test_state_machine.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/Test_state_machine.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_roundkey.v 1 1 " "Found 1 design units, including 1 entities, in source file test_roundkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_roundkey " "Found entity 1: Test_roundkey" {  } { { "Test_roundkey.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/Test_roundkey.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_register.v 1 1 " "Found 1 design units, including 1 entities, in source file test_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_register " "Found entity 1: test_register" {  } { { "test_register.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/test_register.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_pc1.v 1 1 " "Found 1 design units, including 1 entities, in source file test_pc1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_pc1 " "Found entity 1: test_pc1" {  } { { "test_pc1.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/test_pc1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file test_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_mux " "Found entity 1: Test_mux" {  } { { "Test_mux.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/Test_mux.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_f_function.v 1 1 " "Found 1 design units, including 1 entities, in source file test_f_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_f_function " "Found entity 1: test_f_function" {  } { { "test_f_function.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/test_f_function.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_box.v 1 1 " "Found 1 design units, including 1 entities, in source file s_box.v" { { "Info" "ISGN_ENTITY_NAME" "1 S_BOX " "Found entity 1: S_BOX" {  } { { "S_BOX.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/S_BOX.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 STATE_MACHINE " "Found entity 1: STATE_MACHINE" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_LEFT_2 " "Found entity 1: SHIFT_LEFT_2" {  } { { "SHIFT_LEFT_2.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/SHIFT_LEFT_2.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_1.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_LEFT_1 " "Found entity 1: SHIFT_LEFT_1" {  } { { "SHIFT_LEFT_1.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/SHIFT_LEFT_1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "round_key.v 1 1 " "Found 1 design units, including 1 entities, in source file round_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROUND_KEY " "Found entity 1: ROUND_KEY" {  } { { "ROUND_KEY.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/ROUND_KEY.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_top.v 1 1 " "Found 1 design units, including 1 entities, in source file register_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_TOP " "Found entity 1: REGISTER_TOP" {  } { { "REGISTER_TOP.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/REGISTER_TOP.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_c0_d0.v 1 1 " "Found 1 design units, including 1 entities, in source file register_c0_d0.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_C0_D0 " "Found entity 1: REGISTER_C0_D0" {  } { { "REGISTER_C0_D0.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/REGISTER_C0_D0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file p_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 P_MATRIX " "Found entity 1: P_MATRIX" {  } { { "P_MATRIX.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/P_MATRIX.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_2.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_2 " "Found entity 1: PC_2" {  } { { "PC_2.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/PC_2.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_1.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_1 " "Found entity 1: PC_1" {  } { { "PC_1.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/PC_1.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1_TOP " "Found entity 1: MUX2_1_TOP" {  } { { "MUX2_1_TOP.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/MUX2_1_TOP.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "MUX2_1.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/MUX2_1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_1 " "Found entity 1: IP_1" {  } { { "IP_1.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/IP_1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP " "Found entity 1: IP" {  } { { "IP.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/IP.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_xor_l0.v 0 0 " "Found 0 design units, including 0 entities, in source file f_xor_l0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_function.v 1 1 " "Found 1 design units, including 1 entities, in source file f_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_FUNCTION " "Found entity 1: F_FUNCTION" {  } { { "F_FUNCTION.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/F_FUNCTION.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_xor_key.v 1 1 " "Found 1 design units, including 1 entities, in source file e_xor_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 E_XOR_KEY " "Found entity 1: E_XOR_KEY" {  } { { "E_XOR_KEY.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/E_XOR_KEY.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file e_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 E_MATRIX " "Found entity 1: E_MATRIX" {  } { { "E_MATRIX.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/E_MATRIX.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "des_testbench_128_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file des_testbench_128_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 DES_TESTBENCH_128_BIT " "Found entity 1: DES_TESTBENCH_128_BIT" {  } { { "DES_TESTBENCH_128_BIT.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/DES_TESTBENCH_128_BIT.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "des_algorithm_128bit.v 1 1 " "Found 1 design units, including 1 entities, in source file des_algorithm_128bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 DES_ALGORITHM_128BIT " "Found entity 1: DES_ALGORITHM_128BIT" {  } { { "DES_ALGORITHM_128BIT.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/DES_ALGORITHM_128BIT.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_2.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_2 " "Found entity 1: clock_2" {  } { { "clock_2.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/clock_2.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_final.v 1 1 " "Found 1 design units, including 1 entities, in source file register_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FINAL " "Found entity 1: REGISTER_FINAL" {  } { { "REGISTER_FINAL.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/REGISTER_FINAL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762651178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762651178 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "STATE_MACHINE " "Elaborating entity \"STATE_MACHINE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764762651202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 STATE_MACHINE.v(49) " "Verilog HDL assignment warning at STATE_MACHINE.v(49): truncated value with size 32 to match size of target (5)" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764762651206 "|DES_ALGORITHM_128BIT|STATE_MACHINE:state_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_MACHINE.v(57) " "Verilog HDL assignment warning at STATE_MACHINE.v(57): truncated value with size 32 to match size of target (1)" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764762651206 "|DES_ALGORITHM_128BIT|STATE_MACHINE:state_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_MACHINE.v(67) " "Verilog HDL assignment warning at STATE_MACHINE.v(67): truncated value with size 32 to match size of target (1)" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764762651206 "|DES_ALGORITHM_128BIT|STATE_MACHINE:state_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_MACHINE.v(88) " "Verilog HDL assignment warning at STATE_MACHINE.v(88): truncated value with size 32 to match size of target (1)" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764762651206 "|DES_ALGORITHM_128BIT|STATE_MACHINE:state_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_MACHINE.v(92) " "Verilog HDL assignment warning at STATE_MACHINE.v(92): truncated value with size 32 to match size of target (1)" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764762651206 "|DES_ALGORITHM_128BIT|STATE_MACHINE:state_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Select_mux_pc_temp STATE_MACHINE.v(64) " "Verilog HDL Always Construct warning at STATE_MACHINE.v(64): inferring latch(es) for variable \"Select_mux_pc_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1764762651206 "|DES_ALGORITHM_128BIT|STATE_MACHINE:state_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Select_mux_shift_temp STATE_MACHINE.v(64) " "Verilog HDL Always Construct warning at STATE_MACHINE.v(64): inferring latch(es) for variable \"Select_mux_shift_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1764762651206 "|DES_ALGORITHM_128BIT|STATE_MACHINE:state_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Next_state STATE_MACHINE.v(64) " "Verilog HDL Always Construct warning at STATE_MACHINE.v(64): inferring latch(es) for variable \"Next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1764762651206 "|DES_ALGORITHM_128BIT|STATE_MACHINE:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state STATE_MACHINE.v(64) " "Inferred latch for \"Next_state\" at STATE_MACHINE.v(64)" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764762651206 "|DES_ALGORITHM_128BIT|STATE_MACHINE:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select_mux_shift_temp STATE_MACHINE.v(64) " "Inferred latch for \"Select_mux_shift_temp\" at STATE_MACHINE.v(64)" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764762651206 "|DES_ALGORITHM_128BIT|STATE_MACHINE:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select_mux_pc_temp STATE_MACHINE.v(64) " "Inferred latch for \"Select_mux_pc_temp\" at STATE_MACHINE.v(64)" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764762651206 "|DES_ALGORITHM_128BIT|STATE_MACHINE:state_machine"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Next_state\$latch " "Latch Next_state\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal Counter\[0\]~reg0" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764762651384 ""}  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764762651384 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764762651515 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764762651515 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764762651531 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764762651531 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764762651531 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764762651531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764762651555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 18:50:51 2025 " "Processing ended: Wed Dec 03 18:50:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764762651555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764762651555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764762651555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764762651555 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764762653382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764762653382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 18:50:52 2025 " "Processing started: Wed Dec 03 18:50:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764762653382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1764762653382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DES_ALGORITHM_128BIT -c DES_ALGORITHM_128BIT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DES_ALGORITHM_128BIT -c DES_ALGORITHM_128BIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1764762653382 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1764762653432 ""}
{ "Info" "0" "" "Project  = DES_ALGORITHM_128BIT" {  } {  } 0 0 "Project  = DES_ALGORITHM_128BIT" 0 0 "Fitter" 0 0 1764762653432 ""}
{ "Info" "0" "" "Revision = DES_ALGORITHM_128BIT" {  } {  } 0 0 "Revision = DES_ALGORITHM_128BIT" 0 0 "Fitter" 0 0 1764762653432 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1764762653596 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DES_ALGORITHM_128BIT EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"DES_ALGORITHM_128BIT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1764762653601 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764762653619 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764762653619 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1764762653657 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764762653663 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1764762654000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1764762654000 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1764762654000 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764762654001 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764762654001 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764762654001 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1764762654001 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 12 " "No exact pin location assignment(s) for 12 pins of 12 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select_mux_pc_temp " "Pin Select_mux_pc_temp not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Select_mux_pc_temp } } } { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select_mux_pc_temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764762654057 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select_mux_shift_temp " "Pin Select_mux_shift_temp not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Select_mux_shift_temp } } } { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select_mux_shift_temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764762654057 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Counter\[0\] " "Pin Counter\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Counter[0] } } } { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Counter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764762654057 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Counter\[1\] " "Pin Counter\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Counter[1] } } } { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764762654057 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Counter\[2\] " "Pin Counter\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Counter[2] } } } { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764762654057 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Counter\[3\] " "Pin Counter\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Counter[3] } } } { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764762654057 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Counter\[4\] " "Pin Counter\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Counter[4] } } } { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Counter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/" { { 0 { 0 ""} 0 4 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764762654057 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pre_state " "Pin Pre_state not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Pre_state } } } { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Pre_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764762654057 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_state " "Pin Next_state not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Next_state } } } { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764762654057 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Done " "Pin Done not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Done } } } { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764762654057 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk " "Pin Clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clk } } } { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764762654057 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Pin Reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reset } } } { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764762654057 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1764762654057 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1764762654121 ""}
{ "Info" "ISTA_SDC_FOUND" "TIMING.sdc " "Reading SDC File: 'TIMING.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1764762654122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TIMING.sdc 4 Clk_machine port " "Ignored filter at TIMING.sdc(4): Clk_machine could not be matched with a port" {  } { { "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/TIMING.sdc" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/TIMING.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764762654122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock TIMING.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at TIMING.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name Clk_machine -period 2.500 \[get_ports \{Clk_machine\}\] " "create_clock -name Clk_machine -period 2.500 \[get_ports \{Clk_machine\}\]" {  } { { "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/TIMING.sdc" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/TIMING.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1764762654123 ""}  } { { "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/TIMING.sdc" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/TIMING.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764762654123 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Pre_state~reg0 " "Node: Pre_state~reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1764762654124 "|STATE_MACHINE|Pre_state~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Counter\[0\]~reg0 " "Node: Counter\[0\]~reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1764762654124 "|STATE_MACHINE|Counter[0]~reg0"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1764762654125 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1764762654125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1764762654125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000          Clk " "  10.000          Clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1764762654125 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1764762654125 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pre_state~reg0  " "Automatically promoted node Pre_state~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1764762654129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Done~12 " "Destination node Done~12" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 35 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Done~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764762654129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Next_state\$latch " "Destination node Next_state\$latch" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_state$latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764762654129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pre_state " "Destination node Pre_state" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Pre_state } } } { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Pre_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764762654129 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1764762654129 ""}  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Pre_state~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764762654129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node Reset (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1764762654129 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reset } } } { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764762654129 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1764762654163 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764762654163 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764762654163 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764762654163 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764762654163 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1764762654163 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1764762654164 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1764762654164 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1764762654164 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1764762654165 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1764762654165 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 1 10 0 " "Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 1 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1764762654165 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1764762654165 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1764762654165 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764762654167 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764762654167 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764762654167 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764762654167 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764762654167 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764762654167 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764762654167 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764762654167 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1764762654167 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1764762654167 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764762654170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1764762655115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764762655164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1764762655169 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1764762655301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764762655301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1764762655331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1764762655837 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1764762655837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764762655911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1764762655913 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1764762655913 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1764762655913 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1764762655917 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764762655919 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Select_mux_pc_temp 0 " "Pin \"Select_mux_pc_temp\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764762655920 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Select_mux_shift_temp 0 " "Pin \"Select_mux_shift_temp\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764762655920 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Counter\[0\] 0 " "Pin \"Counter\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764762655920 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Counter\[1\] 0 " "Pin \"Counter\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764762655920 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Counter\[2\] 0 " "Pin \"Counter\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764762655920 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Counter\[3\] 0 " "Pin \"Counter\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764762655920 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Counter\[4\] 0 " "Pin \"Counter\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764762655920 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Pre_state 0 " "Pin \"Pre_state\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764762655920 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_state 0 " "Pin \"Next_state\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764762655920 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Done 0 " "Pin \"Done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764762655920 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1764762655920 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764762655967 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764762655972 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764762656021 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764762656196 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1764762656246 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/output_files/DES_ALGORITHM_128BIT.fit.smsg " "Generated suppressed messages file E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/output_files/DES_ALGORITHM_128BIT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1764762656298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764762656370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 18:50:56 2025 " "Processing ended: Wed Dec 03 18:50:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764762656370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764762656370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764762656370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764762656370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1764762658101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764762658102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 18:50:57 2025 " "Processing started: Wed Dec 03 18:50:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764762658102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1764762658102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DES_ALGORITHM_128BIT -c DES_ALGORITHM_128BIT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DES_ALGORITHM_128BIT -c DES_ALGORITHM_128BIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1764762658102 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1764762659014 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1764762659043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764762659345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 18:50:59 2025 " "Processing ended: Wed Dec 03 18:50:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764762659345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764762659345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764762659345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1764762659345 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1764762659899 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1764762661140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764762661140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 18:50:59 2025 " "Processing started: Wed Dec 03 18:50:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764762661140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764762661140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DES_ALGORITHM_128BIT -c DES_ALGORITHM_128BIT " "Command: quartus_sta DES_ALGORITHM_128BIT -c DES_ALGORITHM_128BIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764762661141 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1764762661196 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764762661405 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1764762661425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1764762661425 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1764762661471 ""}
{ "Info" "ISTA_SDC_FOUND" "TIMING.sdc " "Reading SDC File: 'TIMING.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1764762661477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TIMING.sdc 4 Clk_machine port " "Ignored filter at TIMING.sdc(4): Clk_machine could not be matched with a port" {  } { { "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/TIMING.sdc" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/TIMING.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1764762661478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock TIMING.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at TIMING.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name Clk_machine -period 2.500 \[get_ports \{Clk_machine\}\] " "create_clock -name Clk_machine -period 2.500 \[get_ports \{Clk_machine\}\]" {  } { { "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/TIMING.sdc" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/TIMING.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1764762661479 ""}  } { { "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/TIMING.sdc" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/TIMING.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1764762661479 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Pre_state~reg0 " "Node: Pre_state~reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1764762661481 "|STATE_MACHINE|Pre_state~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Counter\[0\]~reg0 " "Node: Counter\[0\]~reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1764762661482 "|STATE_MACHINE|Counter[0]~reg0"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1764762661483 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1764762661489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.370 " "Worst-case setup slack is 8.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764762661491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764762661491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.370         0.000 Clk  " "    8.370         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764762661491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764762661491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764762661493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764762661493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 Clk  " "    0.391         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764762661493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764762661493 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1764762661495 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1764762661496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.000 " "Worst-case minimum pulse width slack is 4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764762661497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764762661497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 Clk  " "    4.000         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764762661497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764762661497 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1764762661507 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1764762661507 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Pre_state~reg0 " "Node: Pre_state~reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1764762661513 "|STATE_MACHINE|Pre_state~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Counter\[0\]~reg0 " "Node: Counter\[0\]~reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1764762661513 "|STATE_MACHINE|Counter[0]~reg0"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.279 " "Worst-case setup slack is 9.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764762661515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764762661515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.279         0.000 Clk  " "    9.279         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764762661515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764762661515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764762661516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764762661516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Clk  " "    0.215         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764762661516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764762661516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1764762661518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1764762661519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.000 " "Worst-case minimum pulse width slack is 4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764762661520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764762661520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 Clk  " "    4.000         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764762661520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764762661520 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1764762661531 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1764762661541 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1764762661541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4550 " "Peak virtual memory: 4550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764762661573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 18:51:01 2025 " "Processing ended: Wed Dec 03 18:51:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764762661573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764762661573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764762661573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764762661573 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764762663302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764762663303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 18:51:02 2025 " "Processing started: Wed Dec 03 18:51:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764762663303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764762663303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DES_ALGORITHM_128BIT -c DES_ALGORITHM_128BIT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DES_ALGORITHM_128BIT -c DES_ALGORITHM_128BIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764762663303 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "DES_ALGORITHM_128BIT.vo\", \"DES_ALGORITHM_128BIT_fast.vo DES_ALGORITHM_128BIT_v.sdo DES_ALGORITHM_128BIT_v_fast.sdo E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/simulation/modelsim/ simulation " "Generated files \"DES_ALGORITHM_128BIT.vo\", \"DES_ALGORITHM_128BIT_fast.vo\", \"DES_ALGORITHM_128BIT_v.sdo\" and \"DES_ALGORITHM_128BIT_v_fast.sdo\" in directory \"E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1764762663608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4533 " "Peak virtual memory: 4533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764762663628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 18:51:03 2025 " "Processing ended: Wed Dec 03 18:51:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764762663628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764762663628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764762663628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764762663628 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus II Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764762664193 ""}
