-- Project:   TASBot
-- Generated: 12/30/2016 13:39:42
-- PSoC Creator  4.0

ENTITY TASBot IS
    PORT(
        P1_D1(0)_PAD : OUT std_ulogic;
        P1_D1(1)_PAD : OUT std_ulogic;
        P2_Latch(0)_PAD : IN std_ulogic;
        P2_Clock(0)_PAD : IN std_ulogic;
        P1_Clock(0)_PAD : IN std_ulogic;
        P2_D1(0)_PAD : OUT std_ulogic;
        P2_D1(1)_PAD : OUT std_ulogic;
        P1_Latch(0)_PAD : IN std_ulogic;
        P1_D0(0)_PAD : OUT std_ulogic;
        P1_D0(1)_PAD : OUT std_ulogic;
        P2_D0(0)_PAD : OUT std_ulogic;
        P2_D0(1)_PAD : OUT std_ulogic;
        Vis_Latch(0)_PAD : OUT std_ulogic;
        Vis_Clock(0)_PAD : OUT std_ulogic;
        Vis_D0(0)_PAD : OUT std_ulogic;
        Vis_D1(0)_PAD : OUT std_ulogic;
        Vis_D2(0)_PAD : OUT std_ulogic;
        Vis_D3(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END TASBot;

ARCHITECTURE __DEFAULT__ OF TASBot IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Net_2981 : bit;
    SIGNAL Net_3417 : bit;
    SIGNAL Net_3419 : bit;
    SIGNAL Net_3420 : bit;
    SIGNAL Net_3487 : bit;
    SIGNAL Net_3489 : bit;
    SIGNAL Net_3493 : bit;
    SIGNAL Net_3494 : bit;
    SIGNAL Net_3521 : bit;
    SIGNAL Net_3780 : bit;
    SIGNAL Net_3785 : bit;
    SIGNAL Net_3785_split : bit;
    SIGNAL Net_3785_split_1 : bit;
    SIGNAL Net_3893 : bit;
    SIGNAL Net_3893_split : bit;
    SIGNAL Net_3893_split_1 : bit;
    SIGNAL Net_3894 : bit;
    SIGNAL Net_3894_split : bit;
    SIGNAL Net_3894_split_1 : bit;
    SIGNAL Net_3895 : bit;
    SIGNAL Net_3895_split : bit;
    SIGNAL Net_3895_split_1 : bit;
    SIGNAL Net_3903 : bit;
    SIGNAL Net_3905 : bit;
    SIGNAL Net_3914_0 : bit;
    SIGNAL Net_3914_1 : bit;
    SIGNAL Net_3914_2 : bit;
    SIGNAL Net_3914_3 : bit;
    SIGNAL Net_3914_4 : bit;
    SIGNAL Net_3914_5 : bit;
    SIGNAL Net_3914_6 : bit;
    SIGNAL Net_3914_7 : bit;
    SIGNAL Net_4045_0 : bit;
    SIGNAL Net_4045_1 : bit;
    SIGNAL Net_4045_2 : bit;
    SIGNAL Net_4045_3 : bit;
    SIGNAL Net_4045_4 : bit;
    SIGNAL Net_4045_5 : bit;
    SIGNAL Net_4045_6 : bit;
    SIGNAL Net_4045_7 : bit;
    SIGNAL Net_4067_0 : bit;
    SIGNAL Net_4067_1 : bit;
    SIGNAL Net_4067_2 : bit;
    SIGNAL Net_4067_3 : bit;
    SIGNAL Net_4067_4 : bit;
    SIGNAL Net_4067_5 : bit;
    SIGNAL Net_4067_6 : bit;
    SIGNAL Net_4067_7 : bit;
    SIGNAL Net_4068_0 : bit;
    SIGNAL Net_4068_1 : bit;
    SIGNAL Net_4068_2 : bit;
    SIGNAL Net_4068_3 : bit;
    SIGNAL Net_4068_4 : bit;
    SIGNAL Net_4068_5 : bit;
    SIGNAL Net_4068_6 : bit;
    SIGNAL Net_4068_7 : bit;
    SIGNAL Net_4069_0 : bit;
    SIGNAL Net_4069_1 : bit;
    SIGNAL Net_4069_2 : bit;
    SIGNAL Net_4069_3 : bit;
    SIGNAL Net_4069_4 : bit;
    SIGNAL Net_4069_5 : bit;
    SIGNAL Net_4069_6 : bit;
    SIGNAL Net_4069_7 : bit;
    SIGNAL Net_4070_0 : bit;
    SIGNAL Net_4070_1 : bit;
    SIGNAL Net_4070_2 : bit;
    SIGNAL Net_4070_3 : bit;
    SIGNAL Net_4070_4 : bit;
    SIGNAL Net_4070_5 : bit;
    SIGNAL Net_4070_6 : bit;
    SIGNAL Net_4070_7 : bit;
    SIGNAL Net_4071_0 : bit;
    SIGNAL Net_4071_1 : bit;
    SIGNAL Net_4071_2 : bit;
    SIGNAL Net_4071_3 : bit;
    SIGNAL Net_4071_4 : bit;
    SIGNAL Net_4071_5 : bit;
    SIGNAL Net_4071_6 : bit;
    SIGNAL Net_4071_7 : bit;
    SIGNAL Net_4072_0 : bit;
    SIGNAL Net_4072_1 : bit;
    SIGNAL Net_4072_2 : bit;
    SIGNAL Net_4072_3 : bit;
    SIGNAL Net_4072_4 : bit;
    SIGNAL Net_4072_5 : bit;
    SIGNAL Net_4072_6 : bit;
    SIGNAL Net_4072_7 : bit;
    SIGNAL Net_4107 : bit;
    SIGNAL Net_4116 : bit;
    ATTRIBUTE global_signal OF Net_4116 : SIGNAL IS true;
    SIGNAL Net_4116_local : bit;
    SIGNAL Net_4170 : bit;
    SIGNAL Net_4184 : bit;
    ATTRIBUTE global_signal OF Net_4184 : SIGNAL IS true;
    SIGNAL Net_4184_local : bit;
    SIGNAL Net_4189 : bit;
    SIGNAL Net_4200 : bit;
    SIGNAL Net_4201 : bit;
    SIGNAL Net_4238 : bit;
    SIGNAL Net_4260 : bit;
    SIGNAL Net_4274 : bit;
    SIGNAL Net_4275 : bit;
    ATTRIBUTE udbclken_assigned OF Net_4275 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_4275 : SIGNAL IS true;
    SIGNAL Net_4275_local : bit;
    SIGNAL P1_Clock(0)__PA : bit;
    SIGNAL P1_D0(0)__PA : bit;
    SIGNAL P1_D0(1)__PA : bit;
    SIGNAL P1_D1(0)__PA : bit;
    SIGNAL P1_D1(1)__PA : bit;
    SIGNAL P1_Latch(0)__PA : bit;
    SIGNAL P2_Clock(0)__PA : bit;
    SIGNAL P2_D0(0)__PA : bit;
    SIGNAL P2_D0(1)__PA : bit;
    SIGNAL P2_D1(0)__PA : bit;
    SIGNAL P2_D1(1)__PA : bit;
    SIGNAL P2_Latch(0)__PA : bit;
    SIGNAL Vis_Clock(0)__PA : bit;
    SIGNAL Vis_D0(0)__PA : bit;
    SIGNAL Vis_D1(0)__PA : bit;
    SIGNAL Vis_D2(0)__PA : bit;
    SIGNAL Vis_D3(0)__PA : bit;
    SIGNAL Vis_Latch(0)__PA : bit;
    SIGNAL \ClockCountFilter:genblk1[0]:samples_0\ : bit;
    SIGNAL \ClockCountFilter:genblk1[0]:samples_1\ : bit;
    SIGNAL \ClockCountSel:control_1\ : bit;
    SIGNAL \ClockCountSel:control_2\ : bit;
    SIGNAL \ClockCountSel:control_3\ : bit;
    SIGNAL \ClockCountSel:control_4\ : bit;
    SIGNAL \ClockCountSel:control_5\ : bit;
    SIGNAL \ClockCountSel:control_6\ : bit;
    SIGNAL \ClockCountSel:control_7\ : bit;
    SIGNAL \ClockCounter:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \ClockCounter:CounterUDB:control_0\ : bit;
    SIGNAL \ClockCounter:CounterUDB:control_1\ : bit;
    SIGNAL \ClockCounter:CounterUDB:control_2\ : bit;
    SIGNAL \ClockCounter:CounterUDB:control_3\ : bit;
    SIGNAL \ClockCounter:CounterUDB:control_4\ : bit;
    SIGNAL \ClockCounter:CounterUDB:control_5\ : bit;
    SIGNAL \ClockCounter:CounterUDB:control_6\ : bit;
    SIGNAL \ClockCounter:CounterUDB:control_7\ : bit;
    SIGNAL \ClockCounter:CounterUDB:count_enable\ : bit;
    SIGNAL \ClockCounter:CounterUDB:count_stored_i\ : bit;
    SIGNAL \ClockCounter:CounterUDB:prevCompare\ : bit;
    SIGNAL \ClockCounter:CounterUDB:reload\ : bit;
    SIGNAL \ClockCounter:CounterUDB:status_0\ : bit;
    SIGNAL \ClockCounter:CounterUDB:status_3\ : bit;
    SIGNAL \ClockCounter:CounterUDB:status_5\ : bit;
    SIGNAL \ClockCounter:CounterUDB:status_6\ : bit;
    SIGNAL \ClockCounter:CounterUDB:underflow_reg_i\ : bit;
    SIGNAL \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\ : bit;
    SIGNAL \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\ : bit;
    SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:control_0\ : bit;
    SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:control_1\ : bit;
    SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:control_2\ : bit;
    SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:control_3\ : bit;
    SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:control_4\ : bit;
    SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:control_5\ : bit;
    SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:control_6\ : bit;
    SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:control_7\ : bit;
    SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:per_zero\ : bit;
    SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:run_mode\ : bit;
    SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:status_2\ : bit;
    SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:status_3\ : bit;
    SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:status_tc\ : bit;
    SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\ : bit;
    SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\ : bit;
    SIGNAL \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\ : bit;
    SIGNAL \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\ : bit;
    SIGNAL \ConsolePort_1:Net_201\ : bit;
    SIGNAL \ConsolePort_1:Net_213\ : bit;
    SIGNAL \ConsolePort_1:Net_22\ : bit;
    ATTRIBUTE udbclken_assigned OF \ConsolePort_1:Net_22\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \ConsolePort_1:Net_22\ : SIGNAL IS true;
    SIGNAL \ConsolePort_1:Net_22_local\ : bit;
    SIGNAL \ConsolePort_1:Net_288\ : bit;
    SIGNAL \ConsolePort_1:Net_294\ : bit;
    SIGNAL \ConsolePort_1:Net_296\ : bit;
    SIGNAL \ConsolePort_1:Net_61\ : bit;
    SIGNAL \ConsolePort_1:Net_68\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:control_1\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:control_2\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:control_3\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:control_4\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:control_5\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:control_6\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:control_7\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:status_3\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:status_4\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:status_5\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:status_6\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:control_1\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:control_2\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:control_3\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:control_4\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:control_5\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:control_6\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:control_7\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:status_3\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:status_4\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:status_5\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:status_6\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_0\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_1\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_2\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_3\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_4\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_5\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_6\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_7\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:per_zero\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:run_mode\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:status_2\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:status_3\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:status_tc\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:trig_disable\ : bit;
    SIGNAL \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\ : bit;
    SIGNAL \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\ : bit;
    SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:control_0\ : bit;
    SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:control_1\ : bit;
    SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:control_2\ : bit;
    SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:control_3\ : bit;
    SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:control_4\ : bit;
    SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:control_5\ : bit;
    SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:control_6\ : bit;
    SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:control_7\ : bit;
    SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:per_zero\ : bit;
    SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:run_mode\ : bit;
    SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:status_2\ : bit;
    SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:status_3\ : bit;
    SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:status_tc\ : bit;
    SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\ : bit;
    SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\ : bit;
    SIGNAL \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\ : bit;
    SIGNAL \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\ : bit;
    SIGNAL \ConsolePort_2:Net_201\ : bit;
    SIGNAL \ConsolePort_2:Net_213\ : bit;
    SIGNAL \ConsolePort_2:Net_22\ : bit;
    ATTRIBUTE udbclken_assigned OF \ConsolePort_2:Net_22\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \ConsolePort_2:Net_22\ : SIGNAL IS true;
    SIGNAL \ConsolePort_2:Net_22_local\ : bit;
    SIGNAL \ConsolePort_2:Net_288\ : bit;
    SIGNAL \ConsolePort_2:Net_294\ : bit;
    SIGNAL \ConsolePort_2:Net_296\ : bit;
    SIGNAL \ConsolePort_2:Net_61\ : bit;
    SIGNAL \ConsolePort_2:Net_68\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:control_1\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:control_2\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:control_3\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:control_4\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:control_5\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:control_6\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:control_7\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:status_3\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:status_4\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:status_5\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:status_6\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:control_1\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:control_2\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:control_3\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:control_4\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:control_5\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:control_6\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:control_7\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:status_3\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:status_4\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:status_5\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:status_6\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_0\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_1\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_2\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_3\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_4\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_5\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_6\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_7\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:per_zero\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:run_mode\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:status_2\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:status_3\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:status_tc\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:trig_disable\ : bit;
    SIGNAL \\\USBUART:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART:Net_1010\ : bit;
    SIGNAL \USBUART:Net_1876\ : bit;
    SIGNAL \USBUART:Net_1889\ : bit;
    SIGNAL \USBUART:Net_95\ : bit;
    SIGNAL \USBUART:dma_request_0\ : bit;
    SIGNAL \USBUART:dma_request_1\ : bit;
    SIGNAL \USBUART:dma_request_2\ : bit;
    SIGNAL \USBUART:dma_request_3\ : bit;
    SIGNAL \USBUART:dma_request_4\ : bit;
    SIGNAL \USBUART:dma_request_5\ : bit;
    SIGNAL \USBUART:dma_request_6\ : bit;
    SIGNAL \USBUART:dma_request_7\ : bit;
    SIGNAL \USBUART:dma_terminate\ : bit;
    SIGNAL \USBUART:ep_int_0\ : bit;
    SIGNAL \USBUART:ep_int_1\ : bit;
    SIGNAL \USBUART:ep_int_2\ : bit;
    SIGNAL \USBUART:ep_int_3\ : bit;
    SIGNAL \USBUART:ep_int_4\ : bit;
    SIGNAL \USBUART:ep_int_5\ : bit;
    SIGNAL \USBUART:ep_int_6\ : bit;
    SIGNAL \USBUART:ep_int_7\ : bit;
    SIGNAL \USBUART:ep_int_8\ : bit;
    SIGNAL \visualization_1:latched_data0_0\ : bit;
    SIGNAL \visualization_1:latched_data0_10\ : bit;
    SIGNAL \visualization_1:latched_data0_11\ : bit;
    SIGNAL \visualization_1:latched_data0_12\ : bit;
    SIGNAL \visualization_1:latched_data0_13\ : bit;
    SIGNAL \visualization_1:latched_data0_14\ : bit;
    SIGNAL \visualization_1:latched_data0_15\ : bit;
    SIGNAL \visualization_1:latched_data0_1\ : bit;
    SIGNAL \visualization_1:latched_data0_2\ : bit;
    SIGNAL \visualization_1:latched_data0_3\ : bit;
    SIGNAL \visualization_1:latched_data0_4\ : bit;
    SIGNAL \visualization_1:latched_data0_5\ : bit;
    SIGNAL \visualization_1:latched_data0_6\ : bit;
    SIGNAL \visualization_1:latched_data0_7\ : bit;
    SIGNAL \visualization_1:latched_data0_8\ : bit;
    SIGNAL \visualization_1:latched_data0_9\ : bit;
    SIGNAL \visualization_1:latched_data1_0\ : bit;
    SIGNAL \visualization_1:latched_data1_10\ : bit;
    SIGNAL \visualization_1:latched_data1_11\ : bit;
    SIGNAL \visualization_1:latched_data1_12\ : bit;
    SIGNAL \visualization_1:latched_data1_13\ : bit;
    SIGNAL \visualization_1:latched_data1_14\ : bit;
    SIGNAL \visualization_1:latched_data1_15\ : bit;
    SIGNAL \visualization_1:latched_data1_1\ : bit;
    SIGNAL \visualization_1:latched_data1_2\ : bit;
    SIGNAL \visualization_1:latched_data1_3\ : bit;
    SIGNAL \visualization_1:latched_data1_4\ : bit;
    SIGNAL \visualization_1:latched_data1_5\ : bit;
    SIGNAL \visualization_1:latched_data1_6\ : bit;
    SIGNAL \visualization_1:latched_data1_7\ : bit;
    SIGNAL \visualization_1:latched_data1_8\ : bit;
    SIGNAL \visualization_1:latched_data1_9\ : bit;
    SIGNAL \visualization_1:latched_data2_0\ : bit;
    SIGNAL \visualization_1:latched_data2_10\ : bit;
    SIGNAL \visualization_1:latched_data2_11\ : bit;
    SIGNAL \visualization_1:latched_data2_12\ : bit;
    SIGNAL \visualization_1:latched_data2_13\ : bit;
    SIGNAL \visualization_1:latched_data2_14\ : bit;
    SIGNAL \visualization_1:latched_data2_15\ : bit;
    SIGNAL \visualization_1:latched_data2_1\ : bit;
    SIGNAL \visualization_1:latched_data2_2\ : bit;
    SIGNAL \visualization_1:latched_data2_3\ : bit;
    SIGNAL \visualization_1:latched_data2_4\ : bit;
    SIGNAL \visualization_1:latched_data2_5\ : bit;
    SIGNAL \visualization_1:latched_data2_6\ : bit;
    SIGNAL \visualization_1:latched_data2_7\ : bit;
    SIGNAL \visualization_1:latched_data2_8\ : bit;
    SIGNAL \visualization_1:latched_data2_9\ : bit;
    SIGNAL \visualization_1:latched_data3_0\ : bit;
    SIGNAL \visualization_1:latched_data3_10\ : bit;
    SIGNAL \visualization_1:latched_data3_11\ : bit;
    SIGNAL \visualization_1:latched_data3_12\ : bit;
    SIGNAL \visualization_1:latched_data3_13\ : bit;
    SIGNAL \visualization_1:latched_data3_14\ : bit;
    SIGNAL \visualization_1:latched_data3_15\ : bit;
    SIGNAL \visualization_1:latched_data3_1\ : bit;
    SIGNAL \visualization_1:latched_data3_2\ : bit;
    SIGNAL \visualization_1:latched_data3_3\ : bit;
    SIGNAL \visualization_1:latched_data3_4\ : bit;
    SIGNAL \visualization_1:latched_data3_5\ : bit;
    SIGNAL \visualization_1:latched_data3_6\ : bit;
    SIGNAL \visualization_1:latched_data3_7\ : bit;
    SIGNAL \visualization_1:latched_data3_8\ : bit;
    SIGNAL \visualization_1:latched_data3_9\ : bit;
    SIGNAL \visualization_1:pos_0\ : bit;
    SIGNAL \visualization_1:pos_1\ : bit;
    SIGNAL \visualization_1:pos_2\ : bit;
    SIGNAL \visualization_1:pos_3\ : bit;
    SIGNAL \visualization_1:state_0\ : bit;
    SIGNAL \visualization_1:state_1\ : bit;
    SIGNAL \visualization_1:state_2\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__P1_D1_net_1 : bit;
    ATTRIBUTE POWER OF tmpOE__P1_D1_net_1 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF Net_3895_split : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF P1_D1(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF P1_D1(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF P1_D1(1) : LABEL IS "iocell2";
    ATTRIBUTE Location OF P1_D1(1) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF P2_Latch(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF P2_Latch(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF P2_Clock(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF P2_Clock(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF \USBUART:Dm(0)\ : LABEL IS "iocell5";
    ATTRIBUTE Location OF \USBUART:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE lib_model OF \USBUART:Dp(0)\ : LABEL IS "iocell6";
    ATTRIBUTE Location OF \USBUART:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF P1_Clock(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF P1_Clock(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF P2_D1(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF P2_D1(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF P2_D1(1) : LABEL IS "iocell9";
    ATTRIBUTE Location OF P2_D1(1) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF P1_Latch(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF P1_Latch(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF P1_D0(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF P1_D0(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF P1_D0(1) : LABEL IS "iocell12";
    ATTRIBUTE Location OF P1_D0(1) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF P2_D0(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF P2_D0(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF P2_D0(1) : LABEL IS "iocell14";
    ATTRIBUTE Location OF P2_D0(1) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF Vis_Latch(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Vis_Latch(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF Vis_Clock(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF Vis_Clock(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF Vis_D0(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Vis_D0(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF Vis_D1(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF Vis_D1(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Vis_D2(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF Vis_D2(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF Vis_D3(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF Vis_D3(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF \ConsolePort_2:Net_68\ : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF Net_3489 : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF \ConsolePort_2:WinTimer:TimerUDB:status_tc\ : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF \ConsolePort_2:Net_294\ : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF \ConsolePort_2:ClockTimer:TimerUDB:status_tc\ : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF Net_3487 : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF \ConsolePort_1:Net_68\ : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF Net_2981 : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF \ConsolePort_1:WinTimer:TimerUDB:status_tc\ : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF \ConsolePort_1:Net_294\ : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \ConsolePort_1:ClockTimer:TimerUDB:status_tc\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF Net_3420 : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF Net_3905 : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF Net_3895 : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF Net_3894 : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF Net_3893 : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF Net_3785 : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF Net_3785_split_1 : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF Net_3785_split : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF Net_3893_split_1 : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \ClockCounter:CounterUDB:status_0\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \ClockCounter:CounterUDB:status_3\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \ClockCounter:CounterUDB:count_enable\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF Net_3893_split : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF Net_3894_split_1 : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF Net_3894_split : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF Net_3895_split_1 : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \ConsolePort_2:RegD0:bSR:StsReg\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF \ConsolePort_2:RegD1:bSR:StsReg\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE lib_model OF \ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE lib_model OF \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \USBUART:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE lib_model OF \ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell5";
    ATTRIBUTE lib_model OF \ConsolePort_1:RegD0:bSR:StsReg\ : LABEL IS "statusicell5";
    ATTRIBUTE lib_model OF \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE lib_model OF \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\ : LABEL IS "datapathcell9";
    ATTRIBUTE lib_model OF \ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE lib_model OF \ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE lib_model OF \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE lib_model OF \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell11";
    ATTRIBUTE lib_model OF \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell7";
    ATTRIBUTE lib_model OF \ConsolePort_1:RegD1:bSR:StsReg\ : LABEL IS "statusicell7";
    ATTRIBUTE lib_model OF \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE lib_model OF \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\ : LABEL IS "datapathcell13";
    ATTRIBUTE lib_model OF \ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell8";
    ATTRIBUTE lib_model OF \ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell8";
    ATTRIBUTE lib_model OF \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\ : LABEL IS "datapathcell14";
    ATTRIBUTE lib_model OF \Vis_L_1:Sync:ctrl_reg\ : LABEL IS "controlcell9";
    ATTRIBUTE lib_model OF \Vis_L:Sync:ctrl_reg\ : LABEL IS "controlcell10";
    ATTRIBUTE lib_model OF \Vis_H:Sync:ctrl_reg\ : LABEL IS "controlcell11";
    ATTRIBUTE lib_model OF \Vis_H_1:Sync:ctrl_reg\ : LABEL IS "controlcell12";
    ATTRIBUTE lib_model OF \Vis_L_2:Sync:ctrl_reg\ : LABEL IS "controlcell13";
    ATTRIBUTE lib_model OF \Vis_H_2:Sync:ctrl_reg\ : LABEL IS "controlcell14";
    ATTRIBUTE lib_model OF \Vis_L_3:Sync:ctrl_reg\ : LABEL IS "controlcell15";
    ATTRIBUTE lib_model OF \Vis_H_3:Sync:ctrl_reg\ : LABEL IS "controlcell16";
    ATTRIBUTE lib_model OF \ClockCounter:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell17";
    ATTRIBUTE lib_model OF \ClockCounter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell9";
    ATTRIBUTE lib_model OF \ClockCounter:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE lib_model OF \ClockCountSel:Sync:ctrl_reg\ : LABEL IS "controlcell18";
    ATTRIBUTE lib_model OF \ConsolePort_2:WinTimer:TimerUDB:run_mode\ : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF \ConsolePort_2:WinTimer:TimerUDB:trig_disable\ : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF Net_3493 : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF \ConsolePort_2:ClockTimer:TimerUDB:run_mode\ : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF \ConsolePort_2:Net_61\ : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\ : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\ : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\ : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\ : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF \ConsolePort_2:Net_288\ : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF \ConsolePort_1:WinTimer:TimerUDB:run_mode\ : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF \ConsolePort_1:WinTimer:TimerUDB:trig_disable\ : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\ : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\ : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF Net_3417 : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF \ConsolePort_1:ClockTimer:TimerUDB:run_mode\ : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF \ConsolePort_1:Net_61\ : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\ : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\ : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\ : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\ : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF \ConsolePort_1:Net_288\ : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF \visualization_1:state_2\ : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF \visualization_1:state_1\ : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF \visualization_1:state_0\ : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF \visualization_1:pos_3\ : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF \visualization_1:pos_2\ : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF \visualization_1:pos_1\ : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF \visualization_1:pos_0\ : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF \visualization_1:latched_data0_15\ : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF \visualization_1:latched_data0_14\ : LABEL IS "macrocell63";
    ATTRIBUTE lib_model OF \visualization_1:latched_data0_13\ : LABEL IS "macrocell64";
    ATTRIBUTE lib_model OF \visualization_1:latched_data0_12\ : LABEL IS "macrocell65";
    ATTRIBUTE lib_model OF \visualization_1:latched_data0_11\ : LABEL IS "macrocell66";
    ATTRIBUTE lib_model OF \visualization_1:latched_data0_10\ : LABEL IS "macrocell67";
    ATTRIBUTE lib_model OF \visualization_1:latched_data0_9\ : LABEL IS "macrocell68";
    ATTRIBUTE lib_model OF \visualization_1:latched_data0_8\ : LABEL IS "macrocell69";
    ATTRIBUTE lib_model OF \visualization_1:latched_data0_7\ : LABEL IS "macrocell70";
    ATTRIBUTE lib_model OF \visualization_1:latched_data0_6\ : LABEL IS "macrocell71";
    ATTRIBUTE lib_model OF \visualization_1:latched_data0_5\ : LABEL IS "macrocell72";
    ATTRIBUTE lib_model OF \visualization_1:latched_data0_4\ : LABEL IS "macrocell73";
    ATTRIBUTE lib_model OF \visualization_1:latched_data0_3\ : LABEL IS "macrocell74";
    ATTRIBUTE lib_model OF \visualization_1:latched_data0_2\ : LABEL IS "macrocell75";
    ATTRIBUTE lib_model OF \visualization_1:latched_data0_1\ : LABEL IS "macrocell76";
    ATTRIBUTE lib_model OF \visualization_1:latched_data0_0\ : LABEL IS "macrocell77";
    ATTRIBUTE lib_model OF \visualization_1:latched_data1_15\ : LABEL IS "macrocell78";
    ATTRIBUTE lib_model OF \visualization_1:latched_data1_14\ : LABEL IS "macrocell79";
    ATTRIBUTE lib_model OF \visualization_1:latched_data1_13\ : LABEL IS "macrocell80";
    ATTRIBUTE lib_model OF \visualization_1:latched_data1_12\ : LABEL IS "macrocell81";
    ATTRIBUTE lib_model OF \visualization_1:latched_data1_11\ : LABEL IS "macrocell82";
    ATTRIBUTE lib_model OF \visualization_1:latched_data1_10\ : LABEL IS "macrocell83";
    ATTRIBUTE lib_model OF \visualization_1:latched_data1_9\ : LABEL IS "macrocell84";
    ATTRIBUTE lib_model OF \visualization_1:latched_data1_8\ : LABEL IS "macrocell85";
    ATTRIBUTE lib_model OF \visualization_1:latched_data1_7\ : LABEL IS "macrocell86";
    ATTRIBUTE lib_model OF \visualization_1:latched_data1_6\ : LABEL IS "macrocell87";
    ATTRIBUTE lib_model OF \visualization_1:latched_data1_5\ : LABEL IS "macrocell88";
    ATTRIBUTE lib_model OF \visualization_1:latched_data1_4\ : LABEL IS "macrocell89";
    ATTRIBUTE lib_model OF \visualization_1:latched_data1_3\ : LABEL IS "macrocell90";
    ATTRIBUTE lib_model OF \visualization_1:latched_data1_2\ : LABEL IS "macrocell91";
    ATTRIBUTE lib_model OF \visualization_1:latched_data1_1\ : LABEL IS "macrocell92";
    ATTRIBUTE lib_model OF \visualization_1:latched_data1_0\ : LABEL IS "macrocell93";
    ATTRIBUTE lib_model OF \visualization_1:latched_data2_15\ : LABEL IS "macrocell94";
    ATTRIBUTE lib_model OF \visualization_1:latched_data2_14\ : LABEL IS "macrocell95";
    ATTRIBUTE lib_model OF \visualization_1:latched_data2_13\ : LABEL IS "macrocell96";
    ATTRIBUTE lib_model OF \visualization_1:latched_data2_12\ : LABEL IS "macrocell97";
    ATTRIBUTE lib_model OF \visualization_1:latched_data2_11\ : LABEL IS "macrocell98";
    ATTRIBUTE lib_model OF \visualization_1:latched_data2_10\ : LABEL IS "macrocell99";
    ATTRIBUTE lib_model OF \visualization_1:latched_data2_9\ : LABEL IS "macrocell100";
    ATTRIBUTE lib_model OF \visualization_1:latched_data2_8\ : LABEL IS "macrocell101";
    ATTRIBUTE lib_model OF \visualization_1:latched_data2_7\ : LABEL IS "macrocell102";
    ATTRIBUTE lib_model OF \visualization_1:latched_data2_6\ : LABEL IS "macrocell103";
    ATTRIBUTE lib_model OF \visualization_1:latched_data2_5\ : LABEL IS "macrocell104";
    ATTRIBUTE lib_model OF \visualization_1:latched_data2_4\ : LABEL IS "macrocell105";
    ATTRIBUTE lib_model OF \visualization_1:latched_data2_3\ : LABEL IS "macrocell106";
    ATTRIBUTE lib_model OF \visualization_1:latched_data2_2\ : LABEL IS "macrocell107";
    ATTRIBUTE lib_model OF \visualization_1:latched_data2_1\ : LABEL IS "macrocell108";
    ATTRIBUTE lib_model OF \visualization_1:latched_data2_0\ : LABEL IS "macrocell109";
    ATTRIBUTE lib_model OF \visualization_1:latched_data3_15\ : LABEL IS "macrocell110";
    ATTRIBUTE lib_model OF \visualization_1:latched_data3_14\ : LABEL IS "macrocell111";
    ATTRIBUTE lib_model OF \visualization_1:latched_data3_13\ : LABEL IS "macrocell112";
    ATTRIBUTE lib_model OF \visualization_1:latched_data3_12\ : LABEL IS "macrocell113";
    ATTRIBUTE lib_model OF \visualization_1:latched_data3_11\ : LABEL IS "macrocell114";
    ATTRIBUTE lib_model OF \visualization_1:latched_data3_10\ : LABEL IS "macrocell115";
    ATTRIBUTE lib_model OF \visualization_1:latched_data3_9\ : LABEL IS "macrocell116";
    ATTRIBUTE lib_model OF \visualization_1:latched_data3_8\ : LABEL IS "macrocell117";
    ATTRIBUTE lib_model OF \visualization_1:latched_data3_7\ : LABEL IS "macrocell118";
    ATTRIBUTE lib_model OF \visualization_1:latched_data3_6\ : LABEL IS "macrocell119";
    ATTRIBUTE lib_model OF \visualization_1:latched_data3_5\ : LABEL IS "macrocell120";
    ATTRIBUTE lib_model OF \visualization_1:latched_data3_4\ : LABEL IS "macrocell121";
    ATTRIBUTE lib_model OF \visualization_1:latched_data3_3\ : LABEL IS "macrocell122";
    ATTRIBUTE lib_model OF \visualization_1:latched_data3_2\ : LABEL IS "macrocell123";
    ATTRIBUTE lib_model OF \visualization_1:latched_data3_1\ : LABEL IS "macrocell124";
    ATTRIBUTE lib_model OF \visualization_1:latched_data3_0\ : LABEL IS "macrocell125";
    ATTRIBUTE lib_model OF Net_3780 : LABEL IS "macrocell126";
    ATTRIBUTE lib_model OF \ClockCounter:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell127";
    ATTRIBUTE lib_model OF \ClockCounter:CounterUDB:prevCompare\ : LABEL IS "macrocell128";
    ATTRIBUTE lib_model OF \ClockCounter:CounterUDB:count_stored_i\ : LABEL IS "macrocell129";
    ATTRIBUTE lib_model OF \ClockCountFilter:genblk1[0]:samples_1\ : LABEL IS "macrocell130";
    ATTRIBUTE lib_model OF \ClockCountFilter:genblk1[0]:samples_0\ : LABEL IS "macrocell131";
    ATTRIBUTE lib_model OF Net_4238 : LABEL IS "macrocell132";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF synccell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF synccell : COMPONENT IS "clk_en";
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
BEGIN

    Net_3895_split:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_11) + (main_0 * !main_1 * !main_2 * main_3 * main_10) + (main_0 * !main_1 * main_2 * !main_3 * main_9) + (main_0 * !main_1 * main_2 * main_3 * main_8) + (main_0 * main_1 * !main_2 * !main_3 * main_7) + (main_0 * main_1 * !main_2 * main_3 * main_6) + (main_0 * main_1 * main_2 * !main_3 * main_5) + (main_0 * main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3895_split,
            main_0 => \visualization_1:pos_3\,
            main_1 => \visualization_1:pos_2\,
            main_2 => \visualization_1:pos_1\,
            main_3 => \visualization_1:pos_0\,
            main_4 => \visualization_1:latched_data0_15\,
            main_5 => \visualization_1:latched_data0_14\,
            main_6 => \visualization_1:latched_data0_13\,
            main_7 => \visualization_1:latched_data0_12\,
            main_8 => \visualization_1:latched_data0_11\,
            main_9 => \visualization_1:latched_data0_10\,
            main_10 => \visualization_1:latched_data0_9\,
            main_11 => \visualization_1:latched_data0_8\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \ConsolePort_2:Net_22\,
            dclk_0 => \ConsolePort_2:Net_22_local\,
            dclk_glb_1 => Net_4275,
            dclk_1 => Net_4275_local,
            dclk_glb_2 => Net_4184,
            dclk_2 => Net_4184_local,
            dclk_glb_3 => \ConsolePort_1:Net_22\,
            dclk_3 => \ConsolePort_1:Net_22_local\,
            dclk_glb_4 => Net_4116,
            dclk_4 => Net_4116_local);

    P1_D1:logicalport
        GENERIC MAP(
            drive_mode => "110110",
            ibuf_enabled => "11",
            id => "c16e28ed-8ab8-4d86-b9d8-5a923c863a3b",
            init_dr_st => "00",
            input_buffer_sel => "0000",
            input_clk_en => 0,
            input_sync => "11",
            input_sync_mode => "00",
            intr_mode => "0000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",",
            layout_mode => "CONTIGUOUS",
            oe_conn => "00",
            oe_reset => 0,
            oe_sync => "00",
            output_clk_en => 0,
            output_clock_mode => "00",
            output_conn => "11",
            output_mode => "00",
            output_reset => 0,
            output_sync => "00",
            ovt_hyst_trim => "00",
            ovt_needed => "00",
            ovt_slew_control => "0000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",",
            pin_mode => "OO",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "11",
            sio_ibuf => "00000000",
            sio_info => "0000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "00",
            spanning => 0,
            sw_only => 0,
            use_annotation => "00",
            vtrip => "1010",
            width => 2,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_D1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_D1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_D1(0)__PA,
            oe => open,
            pin_input => Net_3420,
            pad_out => P1_D1(0)_PAD,
            pad_in => P1_D1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_D1(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_D1",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_D1(1)__PA,
            oe => open,
            pin_input => Net_3420,
            pad_out => P1_D1(1)_PAD,
            pad_in => P1_D1(1)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P2_Latch:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "6b70201b-2912-4358-8469-5d3f3c69198a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P2_Latch(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P2_Latch",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P2_Latch(0)__PA,
            oe => open,
            fb => Net_4200,
            pad_in => P2_Latch(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P2_Clock:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "aef6bb17-7da9-46e2-a4aa-f45b81e63512",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P2_Clock(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P2_Clock",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P2_Clock(0)__PA,
            oe => open,
            fb => Net_4260,
            pad_in => P2_Clock(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART:Net_1010\,
            in_clock => open);

    \USBUART:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_Clock:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_Clock(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_Clock",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_Clock(0)__PA,
            oe => open,
            fb => Net_4201,
            pad_in => P1_Clock(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P2_D1:logicalport
        GENERIC MAP(
            drive_mode => "110110",
            ibuf_enabled => "11",
            id => "3ac89069-ae62-41f7-82dd-41ead62f06e0",
            init_dr_st => "00",
            input_buffer_sel => "0000",
            input_clk_en => 0,
            input_sync => "11",
            input_sync_mode => "00",
            intr_mode => "0000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",",
            layout_mode => "CONTIGUOUS",
            oe_conn => "00",
            oe_reset => 0,
            oe_sync => "00",
            output_clk_en => 0,
            output_clock_mode => "00",
            output_conn => "11",
            output_mode => "00",
            output_reset => 0,
            output_sync => "00",
            ovt_hyst_trim => "00",
            ovt_needed => "00",
            ovt_slew_control => "0000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",",
            pin_mode => "OO",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "11",
            sio_ibuf => "00000000",
            sio_info => "0000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "00",
            spanning => 0,
            sw_only => 0,
            use_annotation => "00",
            vtrip => "1010",
            width => 2,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P2_D1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P2_D1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P2_D1(0)__PA,
            oe => open,
            pin_input => Net_3487,
            pad_out => P2_D1(0)_PAD,
            pad_in => P2_D1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P2_D1(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P2_D1",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P2_D1(1)__PA,
            oe => open,
            pin_input => Net_3487,
            pad_out => P2_D1(1)_PAD,
            pad_in => P2_D1(1)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_Latch:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "4866e61e-55e2-40c8-a247-444096a1130b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_Latch(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_Latch",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_Latch(0)__PA,
            oe => open,
            fb => Net_4170,
            pad_in => P1_Latch(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_D0:logicalport
        GENERIC MAP(
            drive_mode => "110110",
            ibuf_enabled => "11",
            id => "2bf0bbcf-f09a-49c8-b405-4de519296faf",
            init_dr_st => "00",
            input_buffer_sel => "0000",
            input_clk_en => 0,
            input_sync => "11",
            input_sync_mode => "00",
            intr_mode => "0000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",",
            layout_mode => "CONTIGUOUS",
            oe_conn => "00",
            oe_reset => 0,
            oe_sync => "00",
            output_clk_en => 0,
            output_clock_mode => "00",
            output_conn => "11",
            output_mode => "00",
            output_reset => 0,
            output_sync => "00",
            ovt_hyst_trim => "00",
            ovt_needed => "00",
            ovt_slew_control => "0000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",",
            pin_mode => "OO",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "11",
            sio_ibuf => "00000000",
            sio_info => "0000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "00",
            spanning => 0,
            sw_only => 0,
            use_annotation => "00",
            vtrip => "1010",
            width => 2,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_D0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_D0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_D0(0)__PA,
            oe => open,
            pin_input => Net_2981,
            pad_out => P1_D0(0)_PAD,
            pad_in => P1_D0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_D0(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_D0",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P1_D0(1)__PA,
            oe => open,
            pin_input => Net_2981,
            pad_out => P1_D0(1)_PAD,
            pad_in => P1_D0(1)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P2_D0:logicalport
        GENERIC MAP(
            drive_mode => "110110",
            ibuf_enabled => "11",
            id => "06371071-8061-4ab5-8e26-2e8021ba7a47",
            init_dr_st => "00",
            input_buffer_sel => "0000",
            input_clk_en => 0,
            input_sync => "11",
            input_sync_mode => "00",
            intr_mode => "0000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",",
            layout_mode => "CONTIGUOUS",
            oe_conn => "00",
            oe_reset => 0,
            oe_sync => "00",
            output_clk_en => 0,
            output_clock_mode => "00",
            output_conn => "11",
            output_mode => "00",
            output_reset => 0,
            output_sync => "00",
            ovt_hyst_trim => "00",
            ovt_needed => "00",
            ovt_slew_control => "0000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",",
            pin_mode => "OO",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "11",
            sio_ibuf => "00000000",
            sio_info => "0000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "00",
            spanning => 0,
            sw_only => 0,
            use_annotation => "00",
            vtrip => "1010",
            width => 2,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P2_D0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P2_D0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P2_D0(0)__PA,
            oe => open,
            pin_input => Net_3489,
            pad_out => P2_D0(0)_PAD,
            pad_in => P2_D0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P2_D0(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P2_D0",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => P2_D0(1)__PA,
            oe => open,
            pin_input => Net_3489,
            pad_out => P2_D0(1)_PAD,
            pad_in => P2_D0(1)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Vis_Latch:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Vis_Latch(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Vis_Latch",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Vis_Latch(0)__PA,
            oe => open,
            pin_input => Net_3780,
            pad_out => Vis_Latch(0)_PAD,
            pad_in => Vis_Latch(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Vis_Clock:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d36ede1c-fd01-40bd-99ef-3408dcd496d4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Vis_Clock(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Vis_Clock",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Vis_Clock(0)__PA,
            oe => open,
            pin_input => Net_3905,
            pad_out => Vis_Clock(0)_PAD,
            pad_in => Vis_Clock(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Vis_D0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ac8e2d9a-11ca-4f0e-ab79-f37848fceafb",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Vis_D0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Vis_D0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Vis_D0(0)__PA,
            oe => open,
            pin_input => Net_3895,
            pad_out => Vis_D0(0)_PAD,
            pad_in => Vis_D0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Vis_D1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5b9d18a5-7024-46c7-844c-1fb1a6cd9ad2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Vis_D1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Vis_D1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Vis_D1(0)__PA,
            oe => open,
            pin_input => Net_3894,
            pad_out => Vis_D1(0)_PAD,
            pad_in => Vis_D1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Vis_D2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "debce457-3fc7-4568-99f9-871ef15d1a26",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Vis_D2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Vis_D2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Vis_D2(0)__PA,
            oe => open,
            pin_input => Net_3893,
            pad_out => Vis_D2(0)_PAD,
            pad_in => Vis_D2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Vis_D3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "022467f7-d11d-430a-8818-b6b60b68892f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Vis_D3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Vis_D3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Vis_D3(0)__PA,
            oe => open,
            pin_input => Net_3785,
            pad_out => Vis_D3(0)_PAD,
            pad_in => Vis_D3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ConsolePort_2:Net_68\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_2:Net_68\,
            main_0 => \ConsolePort_2:Net_288\,
            main_1 => \ConsolePort_2:Net_61\);

    Net_3489:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3489,
            main_0 => \ConsolePort_2:Net_201\);

    \ConsolePort_2:WinTimer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_2:WinTimer:TimerUDB:status_tc\,
            main_0 => \ConsolePort_2:WinTimer:TimerUDB:run_mode\,
            main_1 => \ConsolePort_2:WinTimer:TimerUDB:per_zero\);

    \ConsolePort_2:Net_294\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_2:Net_294\,
            main_0 => \ConsolePort_2:Net_288\);

    \ConsolePort_2:ClockTimer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_2:ClockTimer:TimerUDB:status_tc\,
            main_0 => \ConsolePort_2:ClockTimer:TimerUDB:run_mode\,
            main_1 => \ConsolePort_2:ClockTimer:TimerUDB:per_zero\);

    Net_3487:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3487,
            main_0 => \ConsolePort_2:Net_213\);

    \ConsolePort_1:Net_68\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_1:Net_68\,
            main_0 => \ConsolePort_1:Net_288\,
            main_1 => \ConsolePort_1:Net_61\);

    Net_2981:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2981,
            main_0 => \ConsolePort_1:Net_201\);

    \ConsolePort_1:WinTimer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_1:WinTimer:TimerUDB:status_tc\,
            main_0 => \ConsolePort_1:WinTimer:TimerUDB:run_mode\,
            main_1 => \ConsolePort_1:WinTimer:TimerUDB:per_zero\);

    \ConsolePort_1:Net_294\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_1:Net_294\,
            main_0 => \ConsolePort_1:Net_288\);

    \ConsolePort_1:ClockTimer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_1:ClockTimer:TimerUDB:status_tc\,
            main_0 => \ConsolePort_1:ClockTimer:TimerUDB:run_mode\,
            main_1 => \ConsolePort_1:ClockTimer:TimerUDB:per_zero\);

    Net_3420:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3420,
            main_0 => \ConsolePort_1:Net_213\);

    Net_3905:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3905,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => Net_3903);

    Net_3895:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3895,
            main_0 => Net_3895_split,
            main_1 => Net_3895_split_1);

    Net_3894:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3894,
            main_0 => Net_3894_split,
            main_1 => Net_3894_split_1);

    Net_3893:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3893,
            main_0 => Net_3893_split,
            main_1 => Net_3893_split_1);

    Net_3785:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3785,
            main_0 => Net_3785_split,
            main_1 => Net_3785_split_1);

    Net_3785_split_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_11) + (!main_0 * !main_1 * !main_2 * main_3 * main_10) + (!main_0 * !main_1 * main_2 * !main_3 * main_9) + (!main_0 * !main_1 * main_2 * main_3 * main_8) + (!main_0 * main_1 * !main_2 * !main_3 * main_7) + (!main_0 * main_1 * !main_2 * main_3 * main_6) + (!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3785_split_1,
            main_0 => \visualization_1:pos_3\,
            main_1 => \visualization_1:pos_2\,
            main_2 => \visualization_1:pos_1\,
            main_3 => \visualization_1:pos_0\,
            main_4 => \visualization_1:latched_data3_7\,
            main_5 => \visualization_1:latched_data3_6\,
            main_6 => \visualization_1:latched_data3_5\,
            main_7 => \visualization_1:latched_data3_4\,
            main_8 => \visualization_1:latched_data3_3\,
            main_9 => \visualization_1:latched_data3_2\,
            main_10 => \visualization_1:latched_data3_1\,
            main_11 => \visualization_1:latched_data3_0\);

    Net_3785_split:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_11) + (main_0 * !main_1 * !main_2 * main_3 * main_10) + (main_0 * !main_1 * main_2 * !main_3 * main_9) + (main_0 * !main_1 * main_2 * main_3 * main_8) + (main_0 * main_1 * !main_2 * !main_3 * main_7) + (main_0 * main_1 * !main_2 * main_3 * main_6) + (main_0 * main_1 * main_2 * !main_3 * main_5) + (main_0 * main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3785_split,
            main_0 => \visualization_1:pos_3\,
            main_1 => \visualization_1:pos_2\,
            main_2 => \visualization_1:pos_1\,
            main_3 => \visualization_1:pos_0\,
            main_4 => \visualization_1:latched_data3_15\,
            main_5 => \visualization_1:latched_data3_14\,
            main_6 => \visualization_1:latched_data3_13\,
            main_7 => \visualization_1:latched_data3_12\,
            main_8 => \visualization_1:latched_data3_11\,
            main_9 => \visualization_1:latched_data3_10\,
            main_10 => \visualization_1:latched_data3_9\,
            main_11 => \visualization_1:latched_data3_8\);

    Net_3893_split_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_11) + (!main_0 * !main_1 * !main_2 * main_3 * main_10) + (!main_0 * !main_1 * main_2 * !main_3 * main_9) + (!main_0 * !main_1 * main_2 * main_3 * main_8) + (!main_0 * main_1 * !main_2 * !main_3 * main_7) + (!main_0 * main_1 * !main_2 * main_3 * main_6) + (!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3893_split_1,
            main_0 => \visualization_1:pos_3\,
            main_1 => \visualization_1:pos_2\,
            main_2 => \visualization_1:pos_1\,
            main_3 => \visualization_1:pos_0\,
            main_4 => \visualization_1:latched_data2_7\,
            main_5 => \visualization_1:latched_data2_6\,
            main_6 => \visualization_1:latched_data2_5\,
            main_7 => \visualization_1:latched_data2_4\,
            main_8 => \visualization_1:latched_data2_3\,
            main_9 => \visualization_1:latched_data2_2\,
            main_10 => \visualization_1:latched_data2_1\,
            main_11 => \visualization_1:latched_data2_0\);

    \ClockCounter:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ClockCounter:CounterUDB:status_0\,
            main_0 => \ClockCounter:CounterUDB:cmp_out_i\,
            main_1 => \ClockCounter:CounterUDB:prevCompare\);

    \ClockCounter:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ClockCounter:CounterUDB:status_3\,
            main_0 => \ClockCounter:CounterUDB:reload\,
            main_1 => \ClockCounter:CounterUDB:underflow_reg_i\);

    \ClockCounter:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ClockCounter:CounterUDB:count_enable\,
            main_0 => \ClockCounter:CounterUDB:control_7\,
            main_1 => \ClockCounter:CounterUDB:count_stored_i\,
            main_2 => Net_4189);

    Net_3893_split:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_11) + (main_0 * !main_1 * !main_2 * main_3 * main_10) + (main_0 * !main_1 * main_2 * !main_3 * main_9) + (main_0 * !main_1 * main_2 * main_3 * main_8) + (main_0 * main_1 * !main_2 * !main_3 * main_7) + (main_0 * main_1 * !main_2 * main_3 * main_6) + (main_0 * main_1 * main_2 * !main_3 * main_5) + (main_0 * main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3893_split,
            main_0 => \visualization_1:pos_3\,
            main_1 => \visualization_1:pos_2\,
            main_2 => \visualization_1:pos_1\,
            main_3 => \visualization_1:pos_0\,
            main_4 => \visualization_1:latched_data2_15\,
            main_5 => \visualization_1:latched_data2_14\,
            main_6 => \visualization_1:latched_data2_13\,
            main_7 => \visualization_1:latched_data2_12\,
            main_8 => \visualization_1:latched_data2_11\,
            main_9 => \visualization_1:latched_data2_10\,
            main_10 => \visualization_1:latched_data2_9\,
            main_11 => \visualization_1:latched_data2_8\);

    Net_3894_split_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_11) + (!main_0 * !main_1 * !main_2 * main_3 * main_10) + (!main_0 * !main_1 * main_2 * !main_3 * main_9) + (!main_0 * !main_1 * main_2 * main_3 * main_8) + (!main_0 * main_1 * !main_2 * !main_3 * main_7) + (!main_0 * main_1 * !main_2 * main_3 * main_6) + (!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3894_split_1,
            main_0 => \visualization_1:pos_3\,
            main_1 => \visualization_1:pos_2\,
            main_2 => \visualization_1:pos_1\,
            main_3 => \visualization_1:pos_0\,
            main_4 => \visualization_1:latched_data1_7\,
            main_5 => \visualization_1:latched_data1_6\,
            main_6 => \visualization_1:latched_data1_5\,
            main_7 => \visualization_1:latched_data1_4\,
            main_8 => \visualization_1:latched_data1_3\,
            main_9 => \visualization_1:latched_data1_2\,
            main_10 => \visualization_1:latched_data1_1\,
            main_11 => \visualization_1:latched_data1_0\);

    \ConsolePort_2:ClockSync:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \ConsolePort_2:Net_22\,
            in => Net_4260,
            out => \ConsolePort_2:Net_296\);

    Net_3894_split:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_11) + (main_0 * !main_1 * !main_2 * main_3 * main_10) + (main_0 * !main_1 * main_2 * !main_3 * main_9) + (main_0 * !main_1 * main_2 * main_3 * main_8) + (main_0 * main_1 * !main_2 * !main_3 * main_7) + (main_0 * main_1 * !main_2 * main_3 * main_6) + (main_0 * main_1 * main_2 * !main_3 * main_5) + (main_0 * main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3894_split,
            main_0 => \visualization_1:pos_3\,
            main_1 => \visualization_1:pos_2\,
            main_2 => \visualization_1:pos_1\,
            main_3 => \visualization_1:pos_0\,
            main_4 => \visualization_1:latched_data1_15\,
            main_5 => \visualization_1:latched_data1_14\,
            main_6 => \visualization_1:latched_data1_13\,
            main_7 => \visualization_1:latched_data1_12\,
            main_8 => \visualization_1:latched_data1_11\,
            main_9 => \visualization_1:latched_data1_10\,
            main_10 => \visualization_1:latched_data1_9\,
            main_11 => \visualization_1:latched_data1_8\);

    \ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => \ConsolePort_2:Net_22\,
            control_7 => \ConsolePort_2:RegD0:bSR:control_7\,
            control_6 => \ConsolePort_2:RegD0:bSR:control_6\,
            control_5 => \ConsolePort_2:RegD0:bSR:control_5\,
            control_4 => \ConsolePort_2:RegD0:bSR:control_4\,
            control_3 => \ConsolePort_2:RegD0:bSR:control_3\,
            control_2 => \ConsolePort_2:RegD0:bSR:control_2\,
            control_1 => \ConsolePort_2:RegD0:bSR:control_1\,
            control_0 => \ConsolePort_2:RegD0:bSR:ctrl_clk_enable\,
            clk_en => \ConsolePort_2:Net_68\,
            busclk => ClockBlock_BUS_CLK);

    Net_3895_split_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_11) + (!main_0 * !main_1 * !main_2 * main_3 * main_10) + (!main_0 * !main_1 * main_2 * !main_3 * main_9) + (!main_0 * !main_1 * main_2 * main_3 * main_8) + (!main_0 * main_1 * !main_2 * !main_3 * main_7) + (!main_0 * main_1 * !main_2 * main_3 * main_6) + (!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_3895_split_1,
            main_0 => \visualization_1:pos_3\,
            main_1 => \visualization_1:pos_2\,
            main_2 => \visualization_1:pos_1\,
            main_3 => \visualization_1:pos_0\,
            main_4 => \visualization_1:latched_data0_7\,
            main_5 => \visualization_1:latched_data0_6\,
            main_6 => \visualization_1:latched_data0_5\,
            main_7 => \visualization_1:latched_data0_4\,
            main_8 => \visualization_1:latched_data0_3\,
            main_9 => \visualization_1:latched_data0_2\,
            main_10 => \visualization_1:latched_data0_1\,
            main_11 => \visualization_1:latched_data0_0\);

    \ConsolePort_2:RegD0:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => \ConsolePort_2:Net_22\,
            status_6 => \ConsolePort_2:RegD0:bSR:status_6\,
            status_5 => \ConsolePort_2:RegD0:bSR:status_5\,
            status_4 => \ConsolePort_2:RegD0:bSR:status_4\,
            status_3 => \ConsolePort_2:RegD0:bSR:status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            clk_en => \ConsolePort_2:Net_68\);

    \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => \ConsolePort_2:Net_22\,
            cs_addr_2 => \ConsolePort_2:RegD0:bSR:ctrl_clk_enable\,
            clk_en => \ConsolePort_2:Net_68\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.ce0__sig\,
            cl0 => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.cl0__sig\,
            z0 => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.z0__sig\,
            ff0 => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.ff0__sig\,
            ce1 => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.ce1__sig\,
            cl1 => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.cl1__sig\,
            z1 => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.z1__sig\,
            ff1 => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.ff1__sig\,
            co_msb => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.cfbo__sig\,
            sil => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1.sor__sig\,
            cmsbi => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\);

    \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => \ConsolePort_2:Net_22\,
            cs_addr_2 => \ConsolePort_2:RegD0:bSR:ctrl_clk_enable\,
            so_comb => \ConsolePort_2:Net_201\,
            f0_bus_stat_comb => \ConsolePort_2:RegD0:bSR:status_4\,
            f0_blk_stat_comb => \ConsolePort_2:RegD0:bSR:status_3\,
            f1_bus_stat_comb => \ConsolePort_2:RegD0:bSR:status_6\,
            f1_blk_stat_comb => \ConsolePort_2:RegD0:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => \ConsolePort_2:Net_68\,
            ce0i => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.ce0__sig\,
            cl0i => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.cl0__sig\,
            z0i => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.z0__sig\,
            ff0i => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.ff0__sig\,
            ce1i => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.ce1__sig\,
            cl1i => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.cl1__sig\,
            z1i => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.z1__sig\,
            ff1i => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.ff1__sig\,
            ci => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.co_msb__sig\,
            sir => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0.cfbo__sig\,
            sor => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1.sor__sig\,
            cmsbo => \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\);

    \ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \ConsolePort_2:Net_22\,
            control_7 => \ConsolePort_2:WinTimer:TimerUDB:control_7\,
            control_6 => \ConsolePort_2:WinTimer:TimerUDB:control_6\,
            control_5 => \ConsolePort_2:WinTimer:TimerUDB:control_5\,
            control_4 => \ConsolePort_2:WinTimer:TimerUDB:control_4\,
            control_3 => \ConsolePort_2:WinTimer:TimerUDB:control_3\,
            control_2 => \ConsolePort_2:WinTimer:TimerUDB:control_2\,
            control_1 => \ConsolePort_2:WinTimer:TimerUDB:control_1\,
            control_0 => \ConsolePort_2:WinTimer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_3493,
            clock => \ConsolePort_2:Net_22\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \ConsolePort_2:WinTimer:TimerUDB:status_3\,
            status_2 => \ConsolePort_2:WinTimer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \ConsolePort_2:WinTimer:TimerUDB:status_tc\,
            interrupt => Net_3494);

    \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \ConsolePort_2:Net_22\,
            cs_addr_2 => Net_3493,
            cs_addr_1 => \ConsolePort_2:WinTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \ConsolePort_2:WinTimer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \ConsolePort_2:Net_22\,
            cs_addr_2 => Net_3493,
            cs_addr_1 => \ConsolePort_2:WinTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \ConsolePort_2:WinTimer:TimerUDB:per_zero\,
            z0_comb => \ConsolePort_2:WinTimer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \ConsolePort_2:WinTimer:TimerUDB:status_3\,
            f0_blk_stat_comb => \ConsolePort_2:WinTimer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => \ConsolePort_2:Net_22\,
            control_7 => \ConsolePort_2:RegD1:bSR:control_7\,
            control_6 => \ConsolePort_2:RegD1:bSR:control_6\,
            control_5 => \ConsolePort_2:RegD1:bSR:control_5\,
            control_4 => \ConsolePort_2:RegD1:bSR:control_4\,
            control_3 => \ConsolePort_2:RegD1:bSR:control_3\,
            control_2 => \ConsolePort_2:RegD1:bSR:control_2\,
            control_1 => \ConsolePort_2:RegD1:bSR:control_1\,
            control_0 => \ConsolePort_2:RegD1:bSR:ctrl_clk_enable\,
            clk_en => \ConsolePort_2:Net_68\,
            busclk => ClockBlock_BUS_CLK);

    \ConsolePort_2:RegD1:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => \ConsolePort_2:Net_22\,
            status_6 => \ConsolePort_2:RegD1:bSR:status_6\,
            status_5 => \ConsolePort_2:RegD1:bSR:status_5\,
            status_4 => \ConsolePort_2:RegD1:bSR:status_4\,
            status_3 => \ConsolePort_2:RegD1:bSR:status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            clk_en => \ConsolePort_2:Net_68\);

    \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => \ConsolePort_2:Net_22\,
            cs_addr_2 => \ConsolePort_2:RegD1:bSR:ctrl_clk_enable\,
            clk_en => \ConsolePort_2:Net_68\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.ce0__sig\,
            cl0 => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.cl0__sig\,
            z0 => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.z0__sig\,
            ff0 => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.ff0__sig\,
            ce1 => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.ce1__sig\,
            cl1 => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.cl1__sig\,
            z1 => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.z1__sig\,
            ff1 => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.ff1__sig\,
            co_msb => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.cfbo__sig\,
            sil => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1.sor__sig\,
            cmsbi => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\);

    \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => \ConsolePort_2:Net_22\,
            cs_addr_2 => \ConsolePort_2:RegD1:bSR:ctrl_clk_enable\,
            so_comb => \ConsolePort_2:Net_213\,
            f0_bus_stat_comb => \ConsolePort_2:RegD1:bSR:status_4\,
            f0_blk_stat_comb => \ConsolePort_2:RegD1:bSR:status_3\,
            f1_bus_stat_comb => \ConsolePort_2:RegD1:bSR:status_6\,
            f1_blk_stat_comb => \ConsolePort_2:RegD1:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => \ConsolePort_2:Net_68\,
            ce0i => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.ce0__sig\,
            cl0i => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.cl0__sig\,
            z0i => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.z0__sig\,
            ff0i => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.ff0__sig\,
            ce1i => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.ce1__sig\,
            cl1i => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.cl1__sig\,
            z1i => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.z1__sig\,
            ff1i => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.ff1__sig\,
            ci => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.co_msb__sig\,
            sir => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0.cfbo__sig\,
            sor => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1.sor__sig\,
            cmsbo => \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\);

    \ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \ConsolePort_2:Net_22\,
            control_7 => \ConsolePort_2:ClockTimer:TimerUDB:control_7\,
            control_6 => \ConsolePort_2:ClockTimer:TimerUDB:control_6\,
            control_5 => \ConsolePort_2:ClockTimer:TimerUDB:control_5\,
            control_4 => \ConsolePort_2:ClockTimer:TimerUDB:control_4\,
            control_3 => \ConsolePort_2:ClockTimer:TimerUDB:control_3\,
            control_2 => \ConsolePort_2:ClockTimer:TimerUDB:control_2\,
            control_1 => \ConsolePort_2:ClockTimer:TimerUDB:control_1\,
            control_0 => \ConsolePort_2:ClockTimer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '1')
        PORT MAP(
            reset => \ConsolePort_2:Net_288\,
            clock => \ConsolePort_2:Net_22\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \ConsolePort_2:ClockTimer:TimerUDB:status_3\,
            status_2 => \ConsolePort_2:ClockTimer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \ConsolePort_2:ClockTimer:TimerUDB:status_tc\);

    \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \ConsolePort_2:Net_22\,
            cs_addr_2 => \ConsolePort_2:Net_294\,
            cs_addr_1 => \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \ConsolePort_2:ClockTimer:TimerUDB:per_zero\,
            z0_comb => \ConsolePort_2:ClockTimer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \ConsolePort_2:ClockTimer:TimerUDB:status_3\,
            f0_blk_stat_comb => \ConsolePort_2:ClockTimer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK);

    \USBUART:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_3521,
            arb_int => \USBUART:Net_1889\,
            usb_int => \USBUART:Net_1876\,
            ept_int_8 => \USBUART:ep_int_8\,
            ept_int_7 => \USBUART:ep_int_7\,
            ept_int_6 => \USBUART:ep_int_6\,
            ept_int_5 => \USBUART:ep_int_5\,
            ept_int_4 => \USBUART:ep_int_4\,
            ept_int_3 => \USBUART:ep_int_3\,
            ept_int_2 => \USBUART:ep_int_2\,
            ept_int_1 => \USBUART:ep_int_1\,
            ept_int_0 => \USBUART:ep_int_0\,
            ord_int => \USBUART:Net_95\,
            dma_req_7 => \USBUART:dma_request_7\,
            dma_req_6 => \USBUART:dma_request_6\,
            dma_req_5 => \USBUART:dma_request_5\,
            dma_req_4 => \USBUART:dma_request_4\,
            dma_req_3 => \USBUART:dma_request_3\,
            dma_req_2 => \USBUART:dma_request_2\,
            dma_req_1 => \USBUART:dma_request_1\,
            dma_req_0 => \USBUART:dma_request_0\,
            dma_termin => \USBUART:dma_terminate\);

    \USBUART:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_3521,
            clock => ClockBlock_BUS_CLK);

    P2_IRQ:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_3493,
            clock => ClockBlock_BUS_CLK);

    P1_IRQ:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_3417,
            clock => ClockBlock_BUS_CLK);

    P1_TimerIRQ:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_3419,
            clock => ClockBlock_BUS_CLK);

    P2_TimerIRQ:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_3494,
            clock => ClockBlock_BUS_CLK);

    \ConsolePort_1:ClockSync:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \ConsolePort_1:Net_22\,
            in => Net_4201,
            out => \ConsolePort_1:Net_296\);

    \ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => \ConsolePort_1:Net_22\,
            control_7 => \ConsolePort_1:RegD0:bSR:control_7\,
            control_6 => \ConsolePort_1:RegD0:bSR:control_6\,
            control_5 => \ConsolePort_1:RegD0:bSR:control_5\,
            control_4 => \ConsolePort_1:RegD0:bSR:control_4\,
            control_3 => \ConsolePort_1:RegD0:bSR:control_3\,
            control_2 => \ConsolePort_1:RegD0:bSR:control_2\,
            control_1 => \ConsolePort_1:RegD0:bSR:control_1\,
            control_0 => \ConsolePort_1:RegD0:bSR:ctrl_clk_enable\,
            clk_en => \ConsolePort_1:Net_68\,
            busclk => ClockBlock_BUS_CLK);

    \ConsolePort_1:RegD0:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => \ConsolePort_1:Net_22\,
            status_6 => \ConsolePort_1:RegD0:bSR:status_6\,
            status_5 => \ConsolePort_1:RegD0:bSR:status_5\,
            status_4 => \ConsolePort_1:RegD0:bSR:status_4\,
            status_3 => \ConsolePort_1:RegD0:bSR:status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            clk_en => \ConsolePort_1:Net_68\);

    \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => \ConsolePort_1:Net_22\,
            cs_addr_2 => \ConsolePort_1:RegD0:bSR:ctrl_clk_enable\,
            clk_en => \ConsolePort_1:Net_68\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.ce0__sig\,
            cl0 => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.cl0__sig\,
            z0 => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.z0__sig\,
            ff0 => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.ff0__sig\,
            ce1 => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.ce1__sig\,
            cl1 => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.cl1__sig\,
            z1 => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.z1__sig\,
            ff1 => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.ff1__sig\,
            co_msb => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.cfbo__sig\,
            sil => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1.sor__sig\,
            cmsbi => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\);

    \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => \ConsolePort_1:Net_22\,
            cs_addr_2 => \ConsolePort_1:RegD0:bSR:ctrl_clk_enable\,
            so_comb => \ConsolePort_1:Net_201\,
            f0_bus_stat_comb => \ConsolePort_1:RegD0:bSR:status_4\,
            f0_blk_stat_comb => \ConsolePort_1:RegD0:bSR:status_3\,
            f1_bus_stat_comb => \ConsolePort_1:RegD0:bSR:status_6\,
            f1_blk_stat_comb => \ConsolePort_1:RegD0:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => \ConsolePort_1:Net_68\,
            ce0i => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.ce0__sig\,
            cl0i => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.cl0__sig\,
            z0i => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.z0__sig\,
            ff0i => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.ff0__sig\,
            ce1i => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.ce1__sig\,
            cl1i => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.cl1__sig\,
            z1i => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.z1__sig\,
            ff1i => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.ff1__sig\,
            ci => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.co_msb__sig\,
            sir => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0.cfbo__sig\,
            sor => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1.sor__sig\,
            cmsbo => \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\);

    \ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \ConsolePort_1:Net_22\,
            control_7 => \ConsolePort_1:WinTimer:TimerUDB:control_7\,
            control_6 => \ConsolePort_1:WinTimer:TimerUDB:control_6\,
            control_5 => \ConsolePort_1:WinTimer:TimerUDB:control_5\,
            control_4 => \ConsolePort_1:WinTimer:TimerUDB:control_4\,
            control_3 => \ConsolePort_1:WinTimer:TimerUDB:control_3\,
            control_2 => \ConsolePort_1:WinTimer:TimerUDB:control_2\,
            control_1 => \ConsolePort_1:WinTimer:TimerUDB:control_1\,
            control_0 => \ConsolePort_1:WinTimer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_3417,
            clock => \ConsolePort_1:Net_22\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \ConsolePort_1:WinTimer:TimerUDB:status_3\,
            status_2 => \ConsolePort_1:WinTimer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \ConsolePort_1:WinTimer:TimerUDB:status_tc\,
            interrupt => Net_3419);

    \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \ConsolePort_1:Net_22\,
            cs_addr_2 => Net_3417,
            cs_addr_1 => \ConsolePort_1:WinTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \ConsolePort_1:WinTimer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \ConsolePort_1:Net_22\,
            cs_addr_2 => Net_3417,
            cs_addr_1 => \ConsolePort_1:WinTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \ConsolePort_1:WinTimer:TimerUDB:per_zero\,
            z0_comb => \ConsolePort_1:WinTimer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \ConsolePort_1:WinTimer:TimerUDB:status_3\,
            f0_blk_stat_comb => \ConsolePort_1:WinTimer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => \ConsolePort_1:Net_22\,
            control_7 => \ConsolePort_1:RegD1:bSR:control_7\,
            control_6 => \ConsolePort_1:RegD1:bSR:control_6\,
            control_5 => \ConsolePort_1:RegD1:bSR:control_5\,
            control_4 => \ConsolePort_1:RegD1:bSR:control_4\,
            control_3 => \ConsolePort_1:RegD1:bSR:control_3\,
            control_2 => \ConsolePort_1:RegD1:bSR:control_2\,
            control_1 => \ConsolePort_1:RegD1:bSR:control_1\,
            control_0 => \ConsolePort_1:RegD1:bSR:ctrl_clk_enable\,
            clk_en => \ConsolePort_1:Net_68\,
            busclk => ClockBlock_BUS_CLK);

    \ConsolePort_1:RegD1:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => \ConsolePort_1:Net_22\,
            status_6 => \ConsolePort_1:RegD1:bSR:status_6\,
            status_5 => \ConsolePort_1:RegD1:bSR:status_5\,
            status_4 => \ConsolePort_1:RegD1:bSR:status_4\,
            status_3 => \ConsolePort_1:RegD1:bSR:status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            clk_en => \ConsolePort_1:Net_68\);

    \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => \ConsolePort_1:Net_22\,
            cs_addr_2 => \ConsolePort_1:RegD1:bSR:ctrl_clk_enable\,
            clk_en => \ConsolePort_1:Net_68\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.ce0__sig\,
            cl0 => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.cl0__sig\,
            z0 => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.z0__sig\,
            ff0 => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.ff0__sig\,
            ce1 => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.ce1__sig\,
            cl1 => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.cl1__sig\,
            z1 => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.z1__sig\,
            ff1 => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.ff1__sig\,
            co_msb => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.cfbo__sig\,
            sil => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1.sor__sig\,
            cmsbi => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\);

    \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => \ConsolePort_1:Net_22\,
            cs_addr_2 => \ConsolePort_1:RegD1:bSR:ctrl_clk_enable\,
            so_comb => \ConsolePort_1:Net_213\,
            f0_bus_stat_comb => \ConsolePort_1:RegD1:bSR:status_4\,
            f0_blk_stat_comb => \ConsolePort_1:RegD1:bSR:status_3\,
            f1_bus_stat_comb => \ConsolePort_1:RegD1:bSR:status_6\,
            f1_blk_stat_comb => \ConsolePort_1:RegD1:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => \ConsolePort_1:Net_68\,
            ce0i => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.ce0__sig\,
            cl0i => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.cl0__sig\,
            z0i => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.z0__sig\,
            ff0i => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.ff0__sig\,
            ce1i => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.ce1__sig\,
            cl1i => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.cl1__sig\,
            z1i => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.z1__sig\,
            ff1i => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.ff1__sig\,
            ci => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.co_msb__sig\,
            sir => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0.cfbo__sig\,
            sor => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1.sor__sig\,
            cmsbo => \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1.cmsbo__sig\);

    \ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \ConsolePort_1:Net_22\,
            control_7 => \ConsolePort_1:ClockTimer:TimerUDB:control_7\,
            control_6 => \ConsolePort_1:ClockTimer:TimerUDB:control_6\,
            control_5 => \ConsolePort_1:ClockTimer:TimerUDB:control_5\,
            control_4 => \ConsolePort_1:ClockTimer:TimerUDB:control_4\,
            control_3 => \ConsolePort_1:ClockTimer:TimerUDB:control_3\,
            control_2 => \ConsolePort_1:ClockTimer:TimerUDB:control_2\,
            control_1 => \ConsolePort_1:ClockTimer:TimerUDB:control_1\,
            control_0 => \ConsolePort_1:ClockTimer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '1')
        PORT MAP(
            reset => \ConsolePort_1:Net_288\,
            clock => \ConsolePort_1:Net_22\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \ConsolePort_1:ClockTimer:TimerUDB:status_3\,
            status_2 => \ConsolePort_1:ClockTimer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \ConsolePort_1:ClockTimer:TimerUDB:status_tc\);

    \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \ConsolePort_1:Net_22\,
            cs_addr_2 => \ConsolePort_1:Net_294\,
            cs_addr_1 => \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\,
            cs_addr_0 => \ConsolePort_1:ClockTimer:TimerUDB:per_zero\,
            z0_comb => \ConsolePort_1:ClockTimer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \ConsolePort_1:ClockTimer:TimerUDB:status_3\,
            f0_blk_stat_comb => \ConsolePort_1:ClockTimer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK);

    \Vis_L_1:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_4072_7,
            control_6 => Net_4072_6,
            control_5 => Net_4072_5,
            control_4 => Net_4072_4,
            control_3 => Net_4072_3,
            control_2 => Net_4072_2,
            control_1 => Net_4072_1,
            control_0 => Net_4072_0,
            busclk => ClockBlock_BUS_CLK);

    \Vis_L:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_3914_7,
            control_6 => Net_3914_6,
            control_5 => Net_3914_5,
            control_4 => Net_3914_4,
            control_3 => Net_3914_3,
            control_2 => Net_3914_2,
            control_1 => Net_3914_1,
            control_0 => Net_3914_0,
            busclk => ClockBlock_BUS_CLK);

    \Vis_H:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_4070_7,
            control_6 => Net_4070_6,
            control_5 => Net_4070_5,
            control_4 => Net_4070_4,
            control_3 => Net_4070_3,
            control_2 => Net_4070_2,
            control_1 => Net_4070_1,
            control_0 => Net_4070_0,
            busclk => ClockBlock_BUS_CLK);

    \Vis_H_1:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_4071_7,
            control_6 => Net_4071_6,
            control_5 => Net_4071_5,
            control_4 => Net_4071_4,
            control_3 => Net_4071_3,
            control_2 => Net_4071_2,
            control_1 => Net_4071_1,
            control_0 => Net_4071_0,
            busclk => ClockBlock_BUS_CLK);

    \VisClockSync:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_4184,
            in => Net_4116_local,
            out => Net_3903);

    \Vis_L_2:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_4045_7,
            control_6 => Net_4045_6,
            control_5 => Net_4045_5,
            control_4 => Net_4045_4,
            control_3 => Net_4045_3,
            control_2 => Net_4045_2,
            control_1 => Net_4045_1,
            control_0 => Net_4045_0,
            busclk => ClockBlock_BUS_CLK);

    \Vis_H_2:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_4068_7,
            control_6 => Net_4068_6,
            control_5 => Net_4068_5,
            control_4 => Net_4068_4,
            control_3 => Net_4068_3,
            control_2 => Net_4068_2,
            control_1 => Net_4068_1,
            control_0 => Net_4068_0,
            busclk => ClockBlock_BUS_CLK);

    \Vis_L_3:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_4067_7,
            control_6 => Net_4067_6,
            control_5 => Net_4067_5,
            control_4 => Net_4067_4,
            control_3 => Net_4067_3,
            control_2 => Net_4067_2,
            control_1 => Net_4067_1,
            control_0 => Net_4067_0,
            busclk => ClockBlock_BUS_CLK);

    \Vis_H_3:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_4069_7,
            control_6 => Net_4069_6,
            control_5 => Net_4069_5,
            control_4 => Net_4069_4,
            control_3 => Net_4069_3,
            control_2 => Net_4069_2,
            control_1 => Net_4069_1,
            control_0 => Net_4069_0,
            busclk => ClockBlock_BUS_CLK);

    \ClockCounter:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_4275,
            control_7 => \ClockCounter:CounterUDB:control_7\,
            control_6 => \ClockCounter:CounterUDB:control_6\,
            control_5 => \ClockCounter:CounterUDB:control_5\,
            control_4 => \ClockCounter:CounterUDB:control_4\,
            control_3 => \ClockCounter:CounterUDB:control_3\,
            control_2 => \ClockCounter:CounterUDB:control_2\,
            control_1 => \ClockCounter:CounterUDB:control_1\,
            control_0 => \ClockCounter:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \ClockCounter:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_4275,
            status_6 => \ClockCounter:CounterUDB:status_6\,
            status_5 => \ClockCounter:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \ClockCounter:CounterUDB:status_3\,
            status_2 => open,
            status_1 => \ClockCounter:CounterUDB:reload\,
            status_0 => \ClockCounter:CounterUDB:status_0\,
            interrupt => Net_4107);

    \ClockCounter:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_4275,
            cs_addr_1 => \ClockCounter:CounterUDB:count_enable\,
            cs_addr_0 => \ClockCounter:CounterUDB:reload\,
            z0_comb => \ClockCounter:CounterUDB:reload\,
            ce1_comb => \ClockCounter:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \ClockCounter:CounterUDB:status_6\,
            f0_blk_stat_comb => \ClockCounter:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    ClockCounter_IRQ:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_4107,
            clock => ClockBlock_BUS_CLK);

    \CounterSync:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_4275,
            in => Net_4238,
            out => Net_4189);

    \ClockCountSel:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \ClockCountSel:control_7\,
            control_6 => \ClockCountSel:control_6\,
            control_5 => \ClockCountSel:control_5\,
            control_4 => \ClockCountSel:control_4\,
            control_3 => \ClockCountSel:control_3\,
            control_2 => \ClockCountSel:control_2\,
            control_1 => \ClockCountSel:control_1\,
            control_0 => Net_4274,
            busclk => ClockBlock_BUS_CLK);

    \ConsolePort_2:WinTimer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_2:WinTimer:TimerUDB:run_mode\,
            clock_0 => \ConsolePort_2:Net_22\,
            main_0 => \ConsolePort_2:WinTimer:TimerUDB:control_7\);

    \ConsolePort_2:WinTimer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_4 * !main_5) + (main_0 * !main_2 * !main_4 * !main_5) + (main_0 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_2:WinTimer:TimerUDB:timer_enable\,
            clock_0 => \ConsolePort_2:Net_22\,
            main_0 => \ConsolePort_2:WinTimer:TimerUDB:control_7\,
            main_1 => \ConsolePort_2:WinTimer:TimerUDB:timer_enable\,
            main_2 => \ConsolePort_2:WinTimer:TimerUDB:run_mode\,
            main_3 => \ConsolePort_2:WinTimer:TimerUDB:per_zero\,
            main_4 => Net_3493,
            main_5 => \ConsolePort_2:WinTimer:TimerUDB:trig_disable\);

    \ConsolePort_2:WinTimer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3) + (!main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_2:WinTimer:TimerUDB:trig_disable\,
            clock_0 => \ConsolePort_2:Net_22\,
            main_0 => \ConsolePort_2:WinTimer:TimerUDB:timer_enable\,
            main_1 => \ConsolePort_2:WinTimer:TimerUDB:run_mode\,
            main_2 => \ConsolePort_2:WinTimer:TimerUDB:per_zero\,
            main_3 => Net_3493,
            main_4 => \ConsolePort_2:WinTimer:TimerUDB:trig_disable\);

    \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\,
            clock_0 => \ConsolePort_2:Net_22\,
            main_0 => \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\);

    \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\,
            clock_0 => \ConsolePort_2:Net_22\,
            main_0 => Net_4200);

    Net_3493:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3493,
            clock_0 => \ConsolePort_2:Net_22\,
            main_0 => Net_4200,
            main_1 => Net_3493,
            main_2 => \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\,
            main_3 => \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\);

    \ConsolePort_2:ClockTimer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_2:ClockTimer:TimerUDB:run_mode\,
            clock_0 => \ConsolePort_2:Net_22\,
            main_0 => \ConsolePort_2:ClockTimer:TimerUDB:control_7\);

    \ConsolePort_2:Net_61\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_2:Net_61\,
            clock_0 => \ConsolePort_2:Net_22\,
            main_0 => \ConsolePort_2:ClockTimer:TimerUDB:run_mode\,
            main_1 => \ConsolePort_2:ClockTimer:TimerUDB:per_zero\);

    \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_5) + (main_0 * main_1 * !main_3 * !main_5) + (main_0 * main_1 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\,
            clock_0 => \ConsolePort_2:Net_22\,
            main_0 => \ConsolePort_2:Net_288\,
            main_1 => \ConsolePort_2:ClockTimer:TimerUDB:control_7\,
            main_2 => \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\,
            main_3 => \ConsolePort_2:ClockTimer:TimerUDB:run_mode\,
            main_4 => \ConsolePort_2:ClockTimer:TimerUDB:per_zero\,
            main_5 => \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\);

    \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\,
            clock_0 => \ConsolePort_2:Net_22\,
            main_0 => \ConsolePort_2:Net_288\,
            main_1 => \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\,
            main_2 => \ConsolePort_2:ClockTimer:TimerUDB:run_mode\,
            main_3 => \ConsolePort_2:ClockTimer:TimerUDB:per_zero\,
            main_4 => \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\);

    \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\,
            clock_0 => \ConsolePort_2:Net_22\,
            main_0 => \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\);

    \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\,
            clock_0 => \ConsolePort_2:Net_22\,
            main_0 => \ConsolePort_2:Net_296\);

    \ConsolePort_2:Net_288\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_2:Net_288\,
            clock_0 => \ConsolePort_2:Net_22\,
            main_0 => \ConsolePort_2:Net_296\,
            main_1 => \ConsolePort_2:Net_288\,
            main_2 => \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\,
            main_3 => \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\);

    \ConsolePort_1:WinTimer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_1:WinTimer:TimerUDB:run_mode\,
            clock_0 => \ConsolePort_1:Net_22\,
            main_0 => \ConsolePort_1:WinTimer:TimerUDB:control_7\);

    \ConsolePort_1:WinTimer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_5) + (!main_0 * main_1 * !main_3 * !main_5) + (!main_0 * main_1 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_1:WinTimer:TimerUDB:timer_enable\,
            clock_0 => \ConsolePort_1:Net_22\,
            main_0 => Net_3417,
            main_1 => \ConsolePort_1:WinTimer:TimerUDB:control_7\,
            main_2 => \ConsolePort_1:WinTimer:TimerUDB:timer_enable\,
            main_3 => \ConsolePort_1:WinTimer:TimerUDB:run_mode\,
            main_4 => \ConsolePort_1:WinTimer:TimerUDB:per_zero\,
            main_5 => \ConsolePort_1:WinTimer:TimerUDB:trig_disable\);

    \ConsolePort_1:WinTimer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3) + (!main_0 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_1:WinTimer:TimerUDB:trig_disable\,
            clock_0 => \ConsolePort_1:Net_22\,
            main_0 => Net_3417,
            main_1 => \ConsolePort_1:WinTimer:TimerUDB:timer_enable\,
            main_2 => \ConsolePort_1:WinTimer:TimerUDB:run_mode\,
            main_3 => \ConsolePort_1:WinTimer:TimerUDB:per_zero\,
            main_4 => \ConsolePort_1:WinTimer:TimerUDB:trig_disable\);

    \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\,
            clock_0 => \ConsolePort_1:Net_22\,
            main_0 => \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\);

    \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\,
            clock_0 => \ConsolePort_1:Net_22\,
            main_0 => Net_4170);

    Net_3417:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3417,
            clock_0 => \ConsolePort_1:Net_22\,
            main_0 => Net_4170,
            main_1 => Net_3417,
            main_2 => \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\,
            main_3 => \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\);

    \ConsolePort_1:ClockTimer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_1:ClockTimer:TimerUDB:run_mode\,
            clock_0 => \ConsolePort_1:Net_22\,
            main_0 => \ConsolePort_1:ClockTimer:TimerUDB:control_7\);

    \ConsolePort_1:Net_61\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_1:Net_61\,
            clock_0 => \ConsolePort_1:Net_22\,
            main_0 => \ConsolePort_1:ClockTimer:TimerUDB:run_mode\,
            main_1 => \ConsolePort_1:ClockTimer:TimerUDB:per_zero\);

    \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_5) + (main_0 * main_1 * !main_3 * !main_5) + (main_0 * main_1 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\,
            clock_0 => \ConsolePort_1:Net_22\,
            main_0 => \ConsolePort_1:Net_288\,
            main_1 => \ConsolePort_1:ClockTimer:TimerUDB:control_7\,
            main_2 => \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\,
            main_3 => \ConsolePort_1:ClockTimer:TimerUDB:run_mode\,
            main_4 => \ConsolePort_1:ClockTimer:TimerUDB:per_zero\,
            main_5 => \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\);

    \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\,
            clock_0 => \ConsolePort_1:Net_22\,
            main_0 => \ConsolePort_1:Net_288\,
            main_1 => \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\,
            main_2 => \ConsolePort_1:ClockTimer:TimerUDB:run_mode\,
            main_3 => \ConsolePort_1:ClockTimer:TimerUDB:per_zero\,
            main_4 => \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\);

    \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\,
            clock_0 => \ConsolePort_1:Net_22\,
            main_0 => \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\);

    \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\,
            clock_0 => \ConsolePort_1:Net_22\,
            main_0 => \ConsolePort_1:Net_296\);

    \ConsolePort_1:Net_288\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ConsolePort_1:Net_288\,
            clock_0 => \ConsolePort_1:Net_22\,
            main_0 => \ConsolePort_1:Net_296\,
            main_1 => \ConsolePort_1:Net_288\,
            main_2 => \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\,
            main_3 => \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\);

    \visualization_1:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:state_2\,
            clk_en => Net_3903,
            clock_0 => Net_4184);

    \visualization_1:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (!main_0 * main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:state_1\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:pos_3\,
            main_4 => \visualization_1:pos_2\,
            main_5 => \visualization_1:pos_1\,
            main_6 => \visualization_1:pos_0\);

    \visualization_1:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (!main_0 * main_2 * !main_3 * !main_4 * !main_5 * !main_6) + (main_0 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:state_0\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:pos_3\,
            main_4 => \visualization_1:pos_2\,
            main_5 => \visualization_1:pos_1\,
            main_6 => \visualization_1:pos_0\);

    \visualization_1:pos_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:pos_3\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:pos_2\,
            main_4 => \visualization_1:pos_1\,
            main_5 => \visualization_1:pos_0\);

    \visualization_1:pos_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:pos_2\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:pos_1\,
            main_4 => \visualization_1:pos_0\);

    \visualization_1:pos_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:pos_1\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:pos_0\);

    \visualization_1:pos_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:pos_0\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\);

    \visualization_1:latched_data0_15\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data0_15\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data0_15\,
            main_4 => Net_4070_7);

    \visualization_1:latched_data0_14\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data0_14\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data0_14\,
            main_4 => Net_4070_6);

    \visualization_1:latched_data0_13\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data0_13\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data0_13\,
            main_4 => Net_4070_5);

    \visualization_1:latched_data0_12\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data0_12\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data0_12\,
            main_4 => Net_4070_4);

    \visualization_1:latched_data0_11\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data0_11\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data0_11\,
            main_4 => Net_4070_3);

    \visualization_1:latched_data0_10\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data0_10\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data0_10\,
            main_4 => Net_4070_2);

    \visualization_1:latched_data0_9\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data0_9\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data0_9\,
            main_4 => Net_4070_1);

    \visualization_1:latched_data0_8\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data0_8\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data0_8\,
            main_4 => Net_4070_0);

    \visualization_1:latched_data0_7\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data0_7\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data0_7\,
            main_4 => Net_3914_7);

    \visualization_1:latched_data0_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data0_6\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data0_6\,
            main_4 => Net_3914_6);

    \visualization_1:latched_data0_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data0_5\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data0_5\,
            main_4 => Net_3914_5);

    \visualization_1:latched_data0_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data0_4\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data0_4\,
            main_4 => Net_3914_4);

    \visualization_1:latched_data0_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data0_3\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data0_3\,
            main_4 => Net_3914_3);

    \visualization_1:latched_data0_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data0_2\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data0_2\,
            main_4 => Net_3914_2);

    \visualization_1:latched_data0_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data0_1\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data0_1\,
            main_4 => Net_3914_1);

    \visualization_1:latched_data0_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data0_0\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data0_0\,
            main_4 => Net_3914_0);

    \visualization_1:latched_data1_15\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data1_15\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data1_15\,
            main_4 => Net_4071_7);

    \visualization_1:latched_data1_14\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data1_14\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data1_14\,
            main_4 => Net_4071_6);

    \visualization_1:latched_data1_13\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data1_13\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data1_13\,
            main_4 => Net_4071_5);

    \visualization_1:latched_data1_12\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data1_12\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data1_12\,
            main_4 => Net_4071_4);

    \visualization_1:latched_data1_11\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data1_11\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data1_11\,
            main_4 => Net_4071_3);

    \visualization_1:latched_data1_10\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data1_10\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data1_10\,
            main_4 => Net_4071_2);

    \visualization_1:latched_data1_9\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data1_9\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data1_9\,
            main_4 => Net_4071_1);

    \visualization_1:latched_data1_8\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data1_8\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data1_8\,
            main_4 => Net_4071_0);

    \visualization_1:latched_data1_7\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data1_7\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => Net_4072_7,
            main_1 => \visualization_1:state_2\,
            main_2 => \visualization_1:state_1\,
            main_3 => \visualization_1:state_0\,
            main_4 => \visualization_1:latched_data1_7\);

    \visualization_1:latched_data1_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data1_6\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => Net_4072_6,
            main_1 => \visualization_1:state_2\,
            main_2 => \visualization_1:state_1\,
            main_3 => \visualization_1:state_0\,
            main_4 => \visualization_1:latched_data1_6\);

    \visualization_1:latched_data1_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data1_5\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => Net_4072_5,
            main_1 => \visualization_1:state_2\,
            main_2 => \visualization_1:state_1\,
            main_3 => \visualization_1:state_0\,
            main_4 => \visualization_1:latched_data1_5\);

    \visualization_1:latched_data1_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data1_4\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => Net_4072_4,
            main_1 => \visualization_1:state_2\,
            main_2 => \visualization_1:state_1\,
            main_3 => \visualization_1:state_0\,
            main_4 => \visualization_1:latched_data1_4\);

    \visualization_1:latched_data1_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data1_3\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => Net_4072_3,
            main_1 => \visualization_1:state_2\,
            main_2 => \visualization_1:state_1\,
            main_3 => \visualization_1:state_0\,
            main_4 => \visualization_1:latched_data1_3\);

    \visualization_1:latched_data1_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data1_2\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => Net_4072_2,
            main_1 => \visualization_1:state_2\,
            main_2 => \visualization_1:state_1\,
            main_3 => \visualization_1:state_0\,
            main_4 => \visualization_1:latched_data1_2\);

    \visualization_1:latched_data1_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data1_1\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => Net_4072_1,
            main_1 => \visualization_1:state_2\,
            main_2 => \visualization_1:state_1\,
            main_3 => \visualization_1:state_0\,
            main_4 => \visualization_1:latched_data1_1\);

    \visualization_1:latched_data1_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data1_0\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => Net_4072_0,
            main_1 => \visualization_1:state_2\,
            main_2 => \visualization_1:state_1\,
            main_3 => \visualization_1:state_0\,
            main_4 => \visualization_1:latched_data1_0\);

    \visualization_1:latched_data2_15\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data2_15\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data2_15\,
            main_4 => Net_4068_7);

    \visualization_1:latched_data2_14\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data2_14\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data2_14\,
            main_4 => Net_4068_6);

    \visualization_1:latched_data2_13\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data2_13\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data2_13\,
            main_4 => Net_4068_5);

    \visualization_1:latched_data2_12\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data2_12\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data2_12\,
            main_4 => Net_4068_4);

    \visualization_1:latched_data2_11\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data2_11\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data2_11\,
            main_4 => Net_4068_3);

    \visualization_1:latched_data2_10\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data2_10\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data2_10\,
            main_4 => Net_4068_2);

    \visualization_1:latched_data2_9\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data2_9\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data2_9\,
            main_4 => Net_4068_1);

    \visualization_1:latched_data2_8\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data2_8\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data2_8\,
            main_4 => Net_4068_0);

    \visualization_1:latched_data2_7\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data2_7\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data2_7\,
            main_4 => Net_4045_7);

    \visualization_1:latched_data2_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data2_6\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data2_6\,
            main_4 => Net_4045_6);

    \visualization_1:latched_data2_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data2_5\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data2_5\,
            main_4 => Net_4045_5);

    \visualization_1:latched_data2_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data2_4\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data2_4\,
            main_4 => Net_4045_4);

    \visualization_1:latched_data2_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data2_3\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data2_3\,
            main_4 => Net_4045_3);

    \visualization_1:latched_data2_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data2_2\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data2_2\,
            main_4 => Net_4045_2);

    \visualization_1:latched_data2_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data2_1\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data2_1\,
            main_4 => Net_4045_1);

    \visualization_1:latched_data2_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data2_0\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data2_0\,
            main_4 => Net_4045_0);

    \visualization_1:latched_data3_15\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data3_15\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data3_15\,
            main_4 => Net_4069_7);

    \visualization_1:latched_data3_14\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data3_14\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data3_14\,
            main_4 => Net_4069_6);

    \visualization_1:latched_data3_13\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data3_13\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data3_13\,
            main_4 => Net_4069_5);

    \visualization_1:latched_data3_12\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data3_12\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data3_12\,
            main_4 => Net_4069_4);

    \visualization_1:latched_data3_11\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data3_11\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data3_11\,
            main_4 => Net_4069_3);

    \visualization_1:latched_data3_10\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data3_10\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data3_10\,
            main_4 => Net_4069_2);

    \visualization_1:latched_data3_9\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data3_9\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data3_9\,
            main_4 => Net_4069_1);

    \visualization_1:latched_data3_8\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data3_8\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data3_8\,
            main_4 => Net_4069_0);

    \visualization_1:latched_data3_7\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data3_7\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data3_7\,
            main_4 => Net_4067_7);

    \visualization_1:latched_data3_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data3_6\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data3_6\,
            main_4 => Net_4067_6);

    \visualization_1:latched_data3_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data3_5\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data3_5\,
            main_4 => Net_4067_5);

    \visualization_1:latched_data3_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data3_4\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data3_4\,
            main_4 => Net_4067_4);

    \visualization_1:latched_data3_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data3_3\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data3_3\,
            main_4 => Net_4067_3);

    \visualization_1:latched_data3_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data3_2\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data3_2\,
            main_4 => Net_4067_2);

    \visualization_1:latched_data3_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data3_1\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data3_1\,
            main_4 => Net_4067_1);

    \visualization_1:latched_data3_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \visualization_1:latched_data3_0\,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => \visualization_1:latched_data3_0\,
            main_4 => Net_4067_0);

    Net_3780:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3) + (!main_0 * main_1 * main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_3780,
            clk_en => Net_3903,
            clock_0 => Net_4184,
            main_0 => \visualization_1:state_2\,
            main_1 => \visualization_1:state_1\,
            main_2 => \visualization_1:state_0\,
            main_3 => Net_3780);

    \ClockCounter:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ClockCounter:CounterUDB:underflow_reg_i\,
            clock_0 => Net_4275,
            main_0 => \ClockCounter:CounterUDB:reload\);

    \ClockCounter:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ClockCounter:CounterUDB:prevCompare\,
            clock_0 => Net_4275,
            main_0 => \ClockCounter:CounterUDB:cmp_out_i\);

    \ClockCounter:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ClockCounter:CounterUDB:count_stored_i\,
            clock_0 => Net_4275,
            main_0 => Net_4189);

    \ClockCountFilter:genblk1[0]:samples_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ClockCountFilter:genblk1[0]:samples_1\,
            clock_0 => Net_4275,
            main_0 => \ClockCountFilter:genblk1[0]:samples_0\);

    \ClockCountFilter:genblk1[0]:samples_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ClockCountFilter:genblk1[0]:samples_0\,
            clock_0 => Net_4275,
            main_0 => Net_4260,
            main_1 => Net_4201,
            main_2 => Net_4274);

    Net_4238:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * !main_4 * !main_5) + (main_0 * !main_2 * main_3 * main_4 * main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_4238,
            clock_0 => Net_4275,
            main_0 => Net_4260,
            main_1 => Net_4201,
            main_2 => Net_4238,
            main_3 => Net_4274,
            main_4 => \ClockCountFilter:genblk1[0]:samples_1\,
            main_5 => \ClockCountFilter:genblk1[0]:samples_0\);

END __DEFAULT__;
