{
  "family": "LPC176x5x",
  "architecture": "arm-cortex-m3",
  "vendor": "Unknown",
  "mcus": {
    "LPC176x5x": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "WDG": {
          "instances": [
            {
              "name": "WDT",
              "base": "0x40000000",
              "irq": 0
            }
          ],
          "registers": {
            "MOD": {
              "offset": "0x00",
              "size": 32,
              "description": "Watchdog mode register. This register determines the basic mode and status of the Watchdog Timer."
            },
            "TC": {
              "offset": "0x04",
              "size": 32,
              "description": "Watchdog timer constant register. The value in this register determines the time-out value."
            },
            "FEED": {
              "offset": "0x08",
              "size": 32,
              "description": "Watchdog feed sequence register. Writing 0xAA followed by 0x55 to this register reloads the Watchdog timer with the value contained in WDTC."
            },
            "TV": {
              "offset": "0x0C",
              "size": 32,
              "description": "Watchdog timer value register. This register reads out the current value of the Watchdog timer."
            },
            "CLKSEL": {
              "offset": "0x10",
              "size": 32,
              "description": "Watchdog clock select register."
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TIMER0",
              "base": "0x40004000",
              "irq": 1
            },
            {
              "name": "TIMER1",
              "base": "0x40008000",
              "irq": 2
            },
            {
              "name": "TIMER2",
              "base": "0x40090000",
              "irq": 3
            },
            {
              "name": "TIMER3",
              "base": "0x40094000",
              "irq": 4
            },
            {
              "name": "RITIMER",
              "base": "0x400B0000",
              "irq": 29
            }
          ],
          "registers": {
            "IR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Register. The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending."
            },
            "TCR": {
              "offset": "0x04",
              "size": 32,
              "description": "Timer Control Register. The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR."
            },
            "TC": {
              "offset": "0x08",
              "size": 32,
              "description": "Timer Counter. The 32 bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR."
            },
            "PR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Prescale Register. When the Prescale Counter (PC) is equal to this value, the next clock increments the TC and clears the PC."
            },
            "PC": {
              "offset": "0x10",
              "size": 32,
              "description": "Prescale Counter. The 32 bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface."
            },
            "MCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Match Control Register. The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs."
            },
            "MR[%s]": {
              "offset": "0x18",
              "size": 32,
              "description": "Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC."
            },
            "CCR": {
              "offset": "0x28",
              "size": 32,
              "description": "Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place."
            },
            "CR[%s]": {
              "offset": "0x2C",
              "size": 32,
              "description": "Capture Register 0. CR0 is loaded with the value of TC when there is an event on the CAPn.0 input."
            },
            "EMR": {
              "offset": "0x3C",
              "size": 32,
              "description": "External Match Register. The EMR controls the external match pins."
            },
            "CTCR": {
              "offset": "0x70",
              "size": 32,
              "description": "Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting."
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "UART0",
              "base": "0x4000C000",
              "irq": 5
            },
            {
              "name": "UART1",
              "base": "0x40010000",
              "irq": 6
            },
            {
              "name": "UART2",
              "base": "0x40098000",
              "irq": 7
            },
            {
              "name": "UART3",
              "base": "0x4009C000",
              "irq": 8
            }
          ],
          "registers": {
            "RBR": {
              "offset": "0x00",
              "size": 32,
              "description": "Receiver Buffer Register. Contains the next received character to be read (DLAB =0)."
            },
            "THR": {
              "offset": "0x00",
              "size": 32,
              "description": "Transmit Holding Regiter. The next character to be transmitted is written here (DLAB =0)."
            },
            "DLL": {
              "offset": "0x00",
              "size": 32,
              "description": "Divisor Latch LSB. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider (DLAB =1)."
            },
            "DLM": {
              "offset": "0x04",
              "size": 32,
              "description": "Divisor Latch MSB. Most significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider (DLAB =1)."
            },
            "IER": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Enable Register. Contains individual interrupt enable bits for the 7 potential UART interrupts (DLAB =0)."
            },
            "IIR": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt ID Register. Identifies which interrupt(s) are pending."
            },
            "FCR": {
              "offset": "0x08",
              "size": 32,
              "description": "FIFO Control Register. Controls UART FIFO usage and modes."
            },
            "LCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Line Control Register. Contains controls for frame formatting and break generation."
            },
            "LSR": {
              "offset": "0x14",
              "size": 32,
              "description": "Line Status Register. Contains flags for transmit and receive status, including line errors."
            },
            "SCR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Scratch Pad Register. 8-bit temporary storage for software."
            },
            "ACR": {
              "offset": "0x20",
              "size": 32,
              "description": "Auto-baud Control Register. Contains controls for the auto-baud feature."
            },
            "FDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Fractional Divider Register. Generates a clock input for the baud rate divider."
            },
            "TER": {
              "offset": "0x30",
              "size": 32,
              "description": "Transmit Enable Register. Turns off UART transmitter for use with software flow control."
            },
            "RS485CTRL": {
              "offset": "0x4C",
              "size": 32,
              "description": "RS-485/EIA-485 Control. Contains controls to configure various aspects of RS-485/EIA-485 modes."
            },
            "RS485ADRMATCH": {
              "offset": "0x50",
              "size": 32,
              "description": "RS-485/EIA-485 address match. Contains the address match value for RS-485/EIA-485 mode."
            },
            "RS485DLY": {
              "offset": "0x54",
              "size": 32,
              "description": "RS-485/EIA-485 direction control delay."
            }
          }
        },
        "PWM": {
          "instances": [
            {
              "name": "PWM1",
              "base": "0x40018000",
              "irq": 9
            },
            {
              "name": "MCPWM",
              "base": "0x400B8000",
              "irq": 30
            }
          ],
          "registers": {
            "IR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Register. The IR can be written to clear interrupts, or read to identify which PWM interrupt sources are pending."
            },
            "TCR": {
              "offset": "0x04",
              "size": 32,
              "description": "Timer Control Register. The TCR is used to control the Timer Counter functions."
            },
            "TC": {
              "offset": "0x08",
              "size": 32,
              "description": "Timer Counter. The 32 bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR."
            },
            "PR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Prescale Register. Determines how often the PWM counter is incremented."
            },
            "PC": {
              "offset": "0x10",
              "size": 32,
              "description": "Prescale Counter. Prescaler for the main PWM counter."
            },
            "MCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Match Control Register. The MCR is used to control whether an interrupt is generated and if the PWM counter is reset when a Match occurs."
            },
            "MR%s": {
              "offset": "0x40",
              "size": 32,
              "description": "Match Register. Match registers\nare continuously compared to the PWM counter in order to control PWM\noutput edges."
            },
            "CCR": {
              "offset": "0x28",
              "size": 32,
              "description": "Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated for a capture event."
            },
            "CR[%s]": {
              "offset": "0x2C",
              "size": 32,
              "description": "PWM Control Register. Enables PWM outputs and selects either single edge or double edge controlled PWM outputs."
            },
            "PCR": {
              "offset": "0x4C",
              "size": 32,
              "description": "PWM Control Register. Enables PWM outputs and selects either single edge or double edge controlled PWM outputs."
            },
            "LER": {
              "offset": "0x50",
              "size": 32,
              "description": "Load Enable Register. Enables use of updated PWM match values."
            },
            "CTCR": {
              "offset": "0x70",
              "size": 32,
              "description": "Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting."
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x4001C000",
              "irq": 10
            },
            {
              "name": "I2C1",
              "base": "0x4005C000",
              "irq": 11
            },
            {
              "name": "I2C2",
              "base": "0x400A0000",
              "irq": 12
            }
          ],
          "registers": {
            "CONSET": {
              "offset": "0x00",
              "size": 32,
              "description": "I2C Control Set Register. When a one is written to a bit of this register, the corresponding bit in the I2C control register is set. Writing a zero has no effect on the corresponding bit in the I2C control register."
            },
            "STAT": {
              "offset": "0x04",
              "size": 32,
              "description": "I2C Status Register. During I2C operation, this register provides detailed status codes that allow software to determine the next action needed."
            },
            "DAT": {
              "offset": "0x08",
              "size": 32,
              "description": "I2C Data Register. During master or slave transmit mode, data to be transmitted is written to this register. During master or slave receive mode, data that has been received may be read from this register."
            },
            "ADR0": {
              "offset": "0x0C",
              "size": 32,
              "description": "I2C Slave Address Register 0. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address."
            },
            "SCLH": {
              "offset": "0x10",
              "size": 32,
              "description": "SCH Duty Cycle Register High Half Word. Determines the high time of the I2C clock."
            },
            "SCLL": {
              "offset": "0x14",
              "size": 32,
              "description": "SCL Duty Cycle Register Low Half Word. Determines the low time of the I2C clock. SCLL and SCLH together determine the clock frequency generated by an I2C master and certain times used in slave mode."
            },
            "CONCLR": {
              "offset": "0x18",
              "size": 32,
              "description": "I2C Control Clear Register. When a one is written to a bit of this register, the corresponding bit in the I2C control register is cleared. Writing a zero has no effect on the corresponding bit in the I2C control register."
            },
            "MMCTRL": {
              "offset": "0x1C",
              "size": 32,
              "description": "Monitor mode control register."
            },
            "ADR%s": {
              "offset": "0x20",
              "size": 32,
              "description": "I2C Slave Address Register. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address."
            },
            "DATA_BUFFER": {
              "offset": "0x2C",
              "size": 32,
              "description": "Data buffer register. The contents of the 8 MSBs of the DAT shift register will be transferred to the DATA_BUFFER automatically after every nine bits (8 bits of data plus ACK or NACK) has been received on the bus."
            },
            "MASK[%s]": {
              "offset": "0x30",
              "size": 32,
              "description": "I2C Slave address mask register"
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI",
              "base": "0x40020000",
              "irq": 13
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "SPI Control Register. This register controls the operation of the SPI."
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "SPI Status Register. This register shows the status of the SPI."
            },
            "DR": {
              "offset": "0x08",
              "size": 32,
              "description": "SPI Data Register. This bi-directional register provides the transmit and receive data for the SPI. Transmit data is provided to the SPI0 by writing to this register. Data received by the SPI0 can be read from this register."
            },
            "CCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "SPI Clock Counter Register. This register controls the frequency of a master's SCK0."
            },
            "INT": {
              "offset": "0x1C",
              "size": 32,
              "description": "SPI Interrupt Flag. This register contains the interrupt flag for the SPI interface."
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40024000",
              "irq": 17
            }
          ],
          "registers": {
            "ILR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Location Register"
            },
            "CCR": {
              "offset": "0x08",
              "size": 32,
              "description": "Clock Control Register"
            },
            "CIIR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Counter Increment Interrupt Register"
            },
            "AMR": {
              "offset": "0x10",
              "size": 32,
              "description": "Alarm Mask Register"
            },
            "CTIME0": {
              "offset": "0x14",
              "size": 32,
              "description": "Consolidated Time Register 0"
            },
            "CTIME1": {
              "offset": "0x18",
              "size": 32,
              "description": "Consolidated Time Register 1"
            },
            "CTIME2": {
              "offset": "0x1C",
              "size": 32,
              "description": "Consolidated Time Register 2"
            },
            "SEC": {
              "offset": "0x20",
              "size": 32,
              "description": "Seconds Counter"
            },
            "MIN": {
              "offset": "0x24",
              "size": 32,
              "description": "Minutes Register"
            },
            "HRS": {
              "offset": "0x28",
              "size": 32,
              "description": "Hours Register"
            },
            "DOM": {
              "offset": "0x2C",
              "size": 32,
              "description": "Day of Month Register"
            },
            "DOW": {
              "offset": "0x30",
              "size": 32,
              "description": "Day of Week Register"
            },
            "DOY": {
              "offset": "0x34",
              "size": 32,
              "description": "Day of Year Register"
            },
            "MONTH": {
              "offset": "0x38",
              "size": 32,
              "description": "Months Register"
            },
            "YEAR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Years Register"
            },
            "CALIBRATION": {
              "offset": "0x40",
              "size": 32,
              "description": "Calibration Value Register"
            },
            "GPREG%s": {
              "offset": "0x44",
              "size": 32,
              "description": "General Purpose Register 0"
            },
            "RTC_AUX": {
              "offset": "0x5C",
              "size": 32,
              "description": "RTC Auxiliary control register"
            },
            "RTC_AUXEN": {
              "offset": "0x58",
              "size": 32,
              "description": "RTC Auxiliary Enable register"
            },
            "ASEC": {
              "offset": "0x60",
              "size": 32,
              "description": "Alarm value for Seconds"
            },
            "AMIN": {
              "offset": "0x64",
              "size": 32,
              "description": "Alarm value for Minutes"
            },
            "AHRS": {
              "offset": "0x68",
              "size": 32,
              "description": "Alarm value for Hours"
            },
            "ADOM": {
              "offset": "0x6C",
              "size": 32,
              "description": "Alarm value for Day of Month"
            },
            "ADOW": {
              "offset": "0x70",
              "size": 32,
              "description": "Alarm value for Day of Week"
            },
            "ADOY": {
              "offset": "0x74",
              "size": 32,
              "description": "Alarm value for Day of Year"
            },
            "AMON": {
              "offset": "0x78",
              "size": 32,
              "description": "Alarm value for Months"
            },
            "AYRS": {
              "offset": "0x7C",
              "size": 32,
              "description": "Alarm value for Year"
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOINT",
              "base": "0x40028080"
            },
            {
              "name": "GPIO",
              "base": "0x2009C000"
            }
          ],
          "registers": {
            "STATUS": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO overall Interrupt Status."
            },
            "STATR0": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO Interrupt Status for Rising edge for Port 0."
            },
            "STATF0": {
              "offset": "0x08",
              "size": 32,
              "description": "GPIO Interrupt Status for Falling edge for Port 0."
            },
            "CLR0": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPIO Interrupt Clear."
            },
            "ENR0": {
              "offset": "0x10",
              "size": 32,
              "description": "GPIO Interrupt Enable for Rising edge for Port 0."
            },
            "ENF0": {
              "offset": "0x14",
              "size": 32,
              "description": "GPIO Interrupt Enable for Falling edge for Port 0."
            },
            "STATR2": {
              "offset": "0x24",
              "size": 32,
              "description": "GPIO Interrupt Status for Rising edge for Port 0."
            },
            "STATF2": {
              "offset": "0x28",
              "size": 32,
              "description": "GPIO Interrupt Status for Falling edge for Port 0."
            },
            "CLR2": {
              "offset": "0x2C",
              "size": 32,
              "description": "GPIO Interrupt Clear."
            },
            "ENR2": {
              "offset": "0x30",
              "size": 32,
              "description": "GPIO Interrupt Enable for Rising edge for Port 0."
            },
            "ENF2": {
              "offset": "0x34",
              "size": 32,
              "description": "GPIO Interrupt Enable for Falling edge for Port 0."
            }
          }
        },
        "PINCONNECT": {
          "instances": [
            {
              "name": "PINCONNECT",
              "base": "0x4002C000"
            }
          ],
          "registers": {
            "PINSEL0": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin function select register 0."
            },
            "PINSEL1": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin function select register 1."
            },
            "PINSEL2": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin function select register 2."
            },
            "PINSEL3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Pin function select register 3."
            },
            "PINSEL4": {
              "offset": "0x10",
              "size": 32,
              "description": "Pin function select register 4"
            },
            "PINSEL7": {
              "offset": "0x1C",
              "size": 32,
              "description": "Pin function select register 7"
            },
            "PINSEL9": {
              "offset": "0x24",
              "size": 32,
              "description": "Pin function select register 9"
            },
            "PINSEL10": {
              "offset": "0x28",
              "size": 32,
              "description": "Pin function select register 10"
            },
            "PINMODE0": {
              "offset": "0x40",
              "size": 32,
              "description": "Pin mode select register 0"
            },
            "PINMODE1": {
              "offset": "0x44",
              "size": 32,
              "description": "Pin mode select register 1"
            },
            "PINMODE2": {
              "offset": "0x48",
              "size": 32,
              "description": "Pin mode select register 2"
            },
            "PINMODE3": {
              "offset": "0x4C",
              "size": 32,
              "description": "Pin mode select register 3."
            },
            "PINMODE4": {
              "offset": "0x50",
              "size": 32,
              "description": "Pin mode select register 4"
            },
            "PINMODE7": {
              "offset": "0x5C",
              "size": 32,
              "description": "Pin mode select register 7"
            },
            "PINMODE9": {
              "offset": "0x64",
              "size": 32,
              "description": "Pin mode select register 9"
            },
            "PINMODE_OD0": {
              "offset": "0x68",
              "size": 32,
              "description": "Open drain mode control register 0"
            },
            "PINMODE_OD1": {
              "offset": "0x6C",
              "size": 32,
              "description": "Open drain mode control register 1"
            },
            "PINMODE_OD2": {
              "offset": "0x70",
              "size": 32,
              "description": "Open drain mode control register 2"
            },
            "PINMODE_OD3": {
              "offset": "0x74",
              "size": 32,
              "description": "Open drain mode control register 3"
            },
            "PINMODE_OD4": {
              "offset": "0x78",
              "size": 32,
              "description": "Open drain mode control register 4"
            },
            "I2CPADCFG": {
              "offset": "0x7C",
              "size": 32,
              "description": "I2C Pin Configuration register"
            }
          }
        },
        "SSP1": {
          "instances": [
            {
              "name": "SSP1",
              "base": "0x40030000",
              "irq": 15
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register 0. Selects the serial clock rate, bus type, and data size."
            },
            "CR1": {
              "offset": "0x04",
              "size": 32,
              "description": "Control Register 1. Selects master/slave and other modes."
            },
            "DR": {
              "offset": "0x08",
              "size": 32,
              "description": "Data Register. Writes fill the transmit FIFO, and reads empty the receive FIFO."
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status Register"
            },
            "CPSR": {
              "offset": "0x10",
              "size": 32,
              "description": "Clock Prescale Register"
            },
            "IMSC": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Mask Set and Clear Register"
            },
            "RIS": {
              "offset": "0x18",
              "size": 32,
              "description": "Raw Interrupt Status Register"
            },
            "MIS": {
              "offset": "0x1C",
              "size": 32,
              "description": "Masked Interrupt Status Register"
            },
            "ICR": {
              "offset": "0x20",
              "size": 32,
              "description": "SSPICR Interrupt Clear Register"
            },
            "DMACR": {
              "offset": "0x24",
              "size": 32,
              "description": "SSP0 DMA control register"
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC",
              "base": "0x40034000",
              "irq": 22
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "A/D Control Register. The ADCR register must be written to select the operating mode before A/D conversion can occur."
            },
            "GDR": {
              "offset": "0x04",
              "size": 32,
              "description": "A/D Global Data Register. This register contains the ADC's DONE bit and the result of the most recent A/D conversion."
            },
            "INTEN": {
              "offset": "0x0C",
              "size": 32,
              "description": "A/D Interrupt Enable Register. This register contains enable bits that allow the DONE flag of each A/D channel to be included or excluded from contributing to the generation of an A/D interrupt."
            },
            "DR[%s]": {
              "offset": "0x10",
              "size": 32,
              "description": "A/D Channel 0 Data Register. This register contains the result of the most recent conversion completed on channel 0."
            },
            "STAT": {
              "offset": "0x30",
              "size": 32,
              "description": "A/D Status Register. This register contains DONE and OVERRUN flags for all of the A/D channels, as well as the A/D interrupt/DMA flag."
            },
            "TRM": {
              "offset": "0x34",
              "size": 32,
              "description": "ADC trim register."
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "CANAFRAM",
              "base": "0x40038000"
            },
            {
              "name": "CANAF",
              "base": "0x4003C000"
            },
            {
              "name": "CCAN",
              "base": "0x40040000",
              "irq": 34
            },
            {
              "name": "CAN1",
              "base": "0x40044000",
              "irq": 25
            },
            {
              "name": "CAN2",
              "base": "0x40048000"
            }
          ],
          "registers": {
            "MASK[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "CAN AF ram access register"
            }
          }
        },
        "SSP0": {
          "instances": [
            {
              "name": "SSP0",
              "base": "0x40088000",
              "irq": 14
            }
          ],
          "registers": {}
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC",
              "base": "0x4008C000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "D/A Converter Register. This register contains the digital value to be converted to analog and a power control bit."
            },
            "CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "DAC Control register. This register controls DMA and timer operation."
            },
            "CNTVAL": {
              "offset": "0x08",
              "size": 32,
              "description": "DAC Counter Value register. This register contains the reload value for the DAC DMA/Interrupt timer."
            }
          }
        },
        "I2S": {
          "instances": [
            {
              "name": "I2S",
              "base": "0x400A8000",
              "irq": 27
            }
          ],
          "registers": {
            "DAO": {
              "offset": "0x00",
              "size": 32,
              "description": "I2S Digital Audio Output Register. Contains control bits for the I2S transmit channel."
            },
            "DAI": {
              "offset": "0x04",
              "size": 32,
              "description": "I2S Digital Audio Input Register. Contains control bits for the I2S receive channel."
            },
            "TXFIFO": {
              "offset": "0x08",
              "size": 32,
              "description": "I2S Transmit FIFO. Access register for the 8 x 32-bit transmitter FIFO."
            },
            "RXFIFO": {
              "offset": "0x0C",
              "size": 32,
              "description": "I2S Receive FIFO. Access register for the 8 x 32-bit receiver FIFO."
            },
            "STATE": {
              "offset": "0x10",
              "size": 32,
              "description": "I2S Status Feedback Register. Contains status information about the I2S interface."
            },
            "DMA1": {
              "offset": "0x14",
              "size": 32,
              "description": "I2S DMA Configuration Register 1. Contains control information for DMA request 1."
            },
            "DMA2": {
              "offset": "0x18",
              "size": 32,
              "description": "I2S DMA Configuration Register 2. Contains control information for DMA request 2."
            },
            "IRQ": {
              "offset": "0x1C",
              "size": 32,
              "description": "I2S Interrupt Request Control Register. Contains bits that control how the I2S interrupt request is generated."
            },
            "TXRATE": {
              "offset": "0x20",
              "size": 32,
              "description": "I2S Transmit MCLK divider. This register determines the I2S TX MCLK rate by specifying the value to divide PCLK by in order to produce MCLK."
            },
            "RXRATE": {
              "offset": "0x24",
              "size": 32,
              "description": "I2S Receive MCLK divider. This register determines the I2S RX MCLK rate by specifying the value to divide PCLK by in order to produce MCLK."
            },
            "TXBITRATE": {
              "offset": "0x28",
              "size": 32,
              "description": "I2S Transmit bit rate divider. This register determines the I2S transmit bit rate by specifying the value to divide TX_MCLK by in order to produce the transmit bit clock."
            },
            "RXBITRATE": {
              "offset": "0x2C",
              "size": 32,
              "description": "I2S Receive bit rate divider. This register determines the I2S receive bit rate by specifying the value to divide RX_MCLK by in order to produce the receive bit clock."
            },
            "TXMODE": {
              "offset": "0x30",
              "size": 32,
              "description": "I2S Transmit mode control."
            },
            "RXMODE": {
              "offset": "0x34",
              "size": 32,
              "description": "I2S Receive mode control."
            }
          }
        },
        "QEI": {
          "instances": [
            {
              "name": "QEI",
              "base": "0x400BC000",
              "irq": 31
            }
          ],
          "registers": {
            "CON": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register"
            },
            "CONF": {
              "offset": "0x08",
              "size": 32,
              "description": "Configuration register"
            },
            "STAT": {
              "offset": "0x04",
              "size": 32,
              "description": "Status register"
            },
            "POS": {
              "offset": "0x0C",
              "size": 32,
              "description": "Position register"
            },
            "MAXPOS": {
              "offset": "0x10",
              "size": 32,
              "description": "Maximum position register"
            },
            "CMPOS0": {
              "offset": "0x14",
              "size": 32,
              "description": "Position compare register 0"
            },
            "CMPOS1": {
              "offset": "0x18",
              "size": 32,
              "description": "Position compare register 1"
            },
            "CMPOS2": {
              "offset": "0x1C",
              "size": 32,
              "description": "Position compare register 2"
            },
            "INXCNT": {
              "offset": "0x20",
              "size": 32,
              "description": "Index count register 0"
            },
            "INXCMP0": {
              "offset": "0x24",
              "size": 32,
              "description": "Index compare register 0"
            },
            "LOAD": {
              "offset": "0x28",
              "size": 32,
              "description": "Velocity timer reload register"
            },
            "TIME": {
              "offset": "0x2C",
              "size": 32,
              "description": "Velocity timer register"
            },
            "VEL": {
              "offset": "0x30",
              "size": 32,
              "description": "Velocity counter register"
            },
            "CAP": {
              "offset": "0x34",
              "size": 32,
              "description": "Velocity capture register"
            },
            "VELCOMP": {
              "offset": "0x38",
              "size": 32,
              "description": "Velocity compare register"
            },
            "FILTER": {
              "offset": "0x3C",
              "size": 32,
              "description": "Digital filter register"
            },
            "INTSTAT": {
              "offset": "0xFE0",
              "size": 32,
              "description": "Interrupt status register"
            },
            "SET": {
              "offset": "0xFEC",
              "size": 32,
              "description": "Interrupt status set register"
            },
            "CLR": {
              "offset": "0xFE8",
              "size": 32,
              "description": "Interrupt status clear register"
            },
            "IE": {
              "offset": "0xFE4",
              "size": 32,
              "description": "Interrupt enable register"
            },
            "IES": {
              "offset": "0xFDC",
              "size": 32,
              "description": "Interrupt enable set register"
            },
            "IEC": {
              "offset": "0xFD8",
              "size": 32,
              "description": "Interrupt enable clear register"
            }
          }
        },
        "SYSCON": {
          "instances": [
            {
              "name": "SYSCON",
              "base": "0x400FC000",
              "irq": 18
            }
          ],
          "registers": {
            "FLASHCFG": {
              "offset": "0x00",
              "size": 32,
              "description": "Flash Accelerator Configuration Register. Controls flash access timing."
            },
            "PLL0CON": {
              "offset": "0x80",
              "size": 32,
              "description": "PLL0 Control Register"
            },
            "PLL0CFG": {
              "offset": "0x84",
              "size": 32,
              "description": "PLL0 Configuration Register"
            },
            "PLL0STAT": {
              "offset": "0x88",
              "size": 32,
              "description": "PLL0 Status Register"
            },
            "PLL0FEED": {
              "offset": "0x8C",
              "size": 32,
              "description": "PLL0 Feed Register"
            },
            "PLL1CON": {
              "offset": "0xA0",
              "size": 32,
              "description": "PLL1 Control Register"
            },
            "PLL1CFG": {
              "offset": "0xA4",
              "size": 32,
              "description": "PLL1 Configuration Register"
            },
            "PLL1STAT": {
              "offset": "0xA8",
              "size": 32,
              "description": "PLL1 Status Register"
            },
            "PLL1FEED": {
              "offset": "0xAC",
              "size": 32,
              "description": "PLL1 Feed Register"
            },
            "PCON": {
              "offset": "0xC0",
              "size": 32,
              "description": "Power Control Register"
            },
            "PCONP": {
              "offset": "0xC4",
              "size": 32,
              "description": "Power Control for Peripherals Register"
            },
            "CCLKCFG": {
              "offset": "0x104",
              "size": 32,
              "description": "CPU Clock Configuration Register"
            },
            "USBCLKCFG": {
              "offset": "0x108",
              "size": 32,
              "description": "USB Clock Configuration Register"
            },
            "CLKSRCSEL": {
              "offset": "0x10C",
              "size": 32,
              "description": "Clock Source Select Register"
            },
            "CANSLEEPCLR": {
              "offset": "0x110",
              "size": 32,
              "description": "Allows clearing the current CAN channel sleep state as well as reading that state."
            },
            "CANWAKEFLAGS": {
              "offset": "0x114",
              "size": 32,
              "description": "Allows reading the wake-up state of the CAN channels."
            },
            "EXTINT": {
              "offset": "0x140",
              "size": 32,
              "description": "External Interrupt Flag Register"
            },
            "EXTMODE": {
              "offset": "0x148",
              "size": 32,
              "description": "External Interrupt Mode register"
            },
            "EXTPOLAR": {
              "offset": "0x14C",
              "size": 32,
              "description": "External Interrupt Polarity Register"
            },
            "RSID": {
              "offset": "0x180",
              "size": 32,
              "description": "Reset Source Identification Register"
            },
            "SCS": {
              "offset": "0x1A0",
              "size": 32,
              "description": "System control and status"
            },
            "PCLKSEL0": {
              "offset": "0x1A8",
              "size": 32,
              "description": "Peripheral Clock Selection register 0."
            },
            "PCLKSEL1": {
              "offset": "0x1AC",
              "size": 32,
              "description": "Peripheral Clock Selection register 1."
            },
            "USBINTST": {
              "offset": "0x1C0",
              "size": 32,
              "description": "USB Interrupt Status"
            },
            "DMACREQSEL": {
              "offset": "0x1C4",
              "size": 32,
              "description": "Selects between alternative requests on DMA channels 0 through 7 and 10 through 15"
            },
            "CLKOUTCFG": {
              "offset": "0x1C8",
              "size": 32,
              "description": "Clock Output Configuration Register"
            }
          }
        },
        "ETH": {
          "instances": [
            {
              "name": "EMAC",
              "base": "0x50000000",
              "irq": 28
            }
          ],
          "registers": {
            "MAC1": {
              "offset": "0x00",
              "size": 32,
              "description": "MAC configuration register 1."
            },
            "MAC2": {
              "offset": "0x04",
              "size": 32,
              "description": "MAC configuration register 2."
            },
            "IPGT": {
              "offset": "0x08",
              "size": 32,
              "description": "Back-to-Back Inter-Packet-Gap register."
            },
            "IPGR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Non Back-to-Back Inter-Packet-Gap register."
            },
            "CLRT": {
              "offset": "0x10",
              "size": 32,
              "description": "Collision window / Retry register."
            },
            "MAXF": {
              "offset": "0x14",
              "size": 32,
              "description": "Maximum Frame register."
            },
            "SUPP": {
              "offset": "0x18",
              "size": 32,
              "description": "PHY Support register."
            },
            "TEST": {
              "offset": "0x1C",
              "size": 32,
              "description": "Test register."
            },
            "MCFG": {
              "offset": "0x20",
              "size": 32,
              "description": "MII Mgmt Configuration register."
            },
            "MCMD": {
              "offset": "0x24",
              "size": 32,
              "description": "MII Mgmt Command register."
            },
            "MADR": {
              "offset": "0x28",
              "size": 32,
              "description": "MII Mgmt Address register."
            },
            "MWTD": {
              "offset": "0x2C",
              "size": 32,
              "description": "MII Mgmt Write Data register."
            },
            "MRDD": {
              "offset": "0x30",
              "size": 32,
              "description": "MII Mgmt Read Data register."
            },
            "MIND": {
              "offset": "0x34",
              "size": 32,
              "description": "MII Mgmt Indicators register."
            },
            "SA0": {
              "offset": "0x40",
              "size": 32,
              "description": "Station Address 0 register."
            },
            "SA1": {
              "offset": "0x44",
              "size": 32,
              "description": "Station Address 1 register."
            },
            "SA2": {
              "offset": "0x48",
              "size": 32,
              "description": "Station Address 2 register."
            },
            "COMMAND": {
              "offset": "0x100",
              "size": 32,
              "description": "Command register."
            },
            "STATUS": {
              "offset": "0x104",
              "size": 32,
              "description": "Status register."
            },
            "RXDESCRIPTOR": {
              "offset": "0x108",
              "size": 32,
              "description": "Receive descriptor base address register."
            },
            "RXSTATUS": {
              "offset": "0x10C",
              "size": 32,
              "description": "Receive status base address register."
            },
            "RXDESCRIPTORNUMBER": {
              "offset": "0x110",
              "size": 32,
              "description": "Receive number of descriptors register."
            },
            "RXPRODUCEINDEX": {
              "offset": "0x114",
              "size": 32,
              "description": "Receive produce index register."
            },
            "RXCONSUMEINDEX": {
              "offset": "0x118",
              "size": 32,
              "description": "Receive consume index register."
            },
            "TXDESCRIPTOR": {
              "offset": "0x11C",
              "size": 32,
              "description": "Transmit descriptor base address register."
            },
            "TXSTATUS": {
              "offset": "0x120",
              "size": 32,
              "description": "Transmit status base address register."
            },
            "TXDESCRIPTORNUMBER": {
              "offset": "0x124",
              "size": 32,
              "description": "Transmit number of descriptors register."
            },
            "TXPRODUCEINDEX": {
              "offset": "0x128",
              "size": 32,
              "description": "Transmit produce index register."
            },
            "TXCONSUMEINDEX": {
              "offset": "0x12C",
              "size": 32,
              "description": "Transmit consume index register."
            },
            "TSV0": {
              "offset": "0x158",
              "size": 32,
              "description": "Transmit status vector 0 register."
            },
            "TSV1": {
              "offset": "0x15C",
              "size": 32,
              "description": "Transmit status vector 1 register."
            },
            "RSV": {
              "offset": "0x160",
              "size": 32,
              "description": "Receive status vector register."
            },
            "FLOWCONTROLCOUNTER": {
              "offset": "0x170",
              "size": 32,
              "description": "Flow control counter register."
            },
            "FLOWCONTROLSTATUS": {
              "offset": "0x174",
              "size": 32,
              "description": "Flow control status register."
            },
            "RXFILTERCTRL": {
              "offset": "0x200",
              "size": 32,
              "description": "Receive filter control register."
            },
            "RXFILTERWOLSTATUS": {
              "offset": "0x204",
              "size": 32,
              "description": "Receive filter WoL status register."
            },
            "RXFILTERWOLCLEAR": {
              "offset": "0x208",
              "size": 32,
              "description": "Receive filter WoL clear register."
            },
            "HASHFILTERL": {
              "offset": "0x210",
              "size": 32,
              "description": "Hash filter table LSBs register."
            },
            "HASHFILTERH": {
              "offset": "0x214",
              "size": 32,
              "description": "Hash filter table MSBs register."
            },
            "INTSTATUS": {
              "offset": "0xFE0",
              "size": 32,
              "description": "Interrupt status register."
            },
            "INTENABLE": {
              "offset": "0xFE4",
              "size": 32,
              "description": "Interrupt enable register."
            },
            "INTCLEAR": {
              "offset": "0xFE8",
              "size": 32,
              "description": "Interrupt clear register."
            },
            "INTSET": {
              "offset": "0xFEC",
              "size": 32,
              "description": "Interrupt set register."
            },
            "POWERDOWN": {
              "offset": "0xFF4",
              "size": 32,
              "description": "Power-down register."
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "GPDMA",
              "base": "0x50004000",
              "irq": 26
            }
          ],
          "registers": {
            "INTSTAT": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA Interrupt Status Register"
            },
            "INTTCSTAT": {
              "offset": "0x04",
              "size": 32,
              "description": "DMA Interrupt Terminal Count Request Status Register"
            },
            "INTTCCLEAR": {
              "offset": "0x08",
              "size": 32,
              "description": "DMA Interrupt Terminal Count Request Clear Register"
            },
            "INTERRSTAT": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA Interrupt Error Status Register"
            },
            "INTERRCLR": {
              "offset": "0x10",
              "size": 32,
              "description": "DMA Interrupt Error Clear Register"
            },
            "RAWINTTCSTAT": {
              "offset": "0x14",
              "size": 32,
              "description": "DMA Raw Interrupt Terminal Count Status Register"
            },
            "RAWINTERRSTAT": {
              "offset": "0x18",
              "size": 32,
              "description": "DMA Raw Error Interrupt Status Register"
            },
            "ENBLDCHNS": {
              "offset": "0x1C",
              "size": 32,
              "description": "DMA Enabled Channel Register"
            },
            "SOFTBREQ": {
              "offset": "0x20",
              "size": 32,
              "description": "DMA Software Burst Request Register"
            },
            "SOFTSREQ": {
              "offset": "0x24",
              "size": 32,
              "description": "DMA Software Single Request Register"
            },
            "SOFTLBREQ": {
              "offset": "0x28",
              "size": 32,
              "description": "DMA Software Last Burst Request Register"
            },
            "SOFTLSREQ": {
              "offset": "0x2C",
              "size": 32,
              "description": "DMA Software Last Single Request Register"
            },
            "CONFIG": {
              "offset": "0x30",
              "size": 32,
              "description": "DMA Configuration Register"
            },
            "SYNC": {
              "offset": "0x34",
              "size": 32,
              "description": "DMA Synchronization Register"
            },
            "SRCADDR%s": {
              "offset": "0x100",
              "size": 32,
              "description": "DMA Channel 0 Source Address Register"
            },
            "DESTADDR%s": {
              "offset": "0x104",
              "size": 32,
              "description": "DMA Channel 0 Destination Address Register"
            },
            "LLI%s": {
              "offset": "0x108",
              "size": 32,
              "description": "DMA Channel 0 Linked List Item Register"
            },
            "CONTROL%s": {
              "offset": "0x10C",
              "size": 32,
              "description": "DMA Channel 0 Control Register"
            },
            "CONFIG%s": {
              "offset": "0x110",
              "size": 32,
              "description": "DMA Channel 0 Configuration Register[1]"
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USB",
              "base": "0x50008000",
              "irq": 24
            }
          ],
          "registers": {
            "INTST": {
              "offset": "0x100",
              "size": 32,
              "description": "OTG Interrupt Status"
            },
            "INTEN": {
              "offset": "0x104",
              "size": 32,
              "description": "OTG Interrupt Enable"
            },
            "INTSET": {
              "offset": "0x108",
              "size": 32,
              "description": "OTG Interrupt Set"
            },
            "INTCLR": {
              "offset": "0x10C",
              "size": 32,
              "description": "OTG Interrupt Clear"
            },
            "STCTRL": {
              "offset": "0x110",
              "size": 32,
              "description": "OTG Status and Control and USB port select"
            },
            "TMR": {
              "offset": "0x114",
              "size": 32,
              "description": "OTG Timer"
            },
            "DEVINTST": {
              "offset": "0x200",
              "size": 32,
              "description": "USB Device Interrupt Status"
            },
            "DEVINTEN": {
              "offset": "0x204",
              "size": 32,
              "description": "USB Device Interrupt Enable"
            },
            "DEVINTCLR": {
              "offset": "0x208",
              "size": 32,
              "description": "USB Device Interrupt Clear"
            },
            "DEVINTSET": {
              "offset": "0x20C",
              "size": 32,
              "description": "USB Device Interrupt Set"
            },
            "CMDCODE": {
              "offset": "0x210",
              "size": 32,
              "description": "USB Command Code"
            },
            "CMDDATA": {
              "offset": "0x214",
              "size": 32,
              "description": "USB Command Data"
            },
            "RXDATA": {
              "offset": "0x218",
              "size": 32,
              "description": "USB Receive Data"
            },
            "TXDATA": {
              "offset": "0x21C",
              "size": 32,
              "description": "USB Transmit Data"
            },
            "RXPLEN": {
              "offset": "0xDC",
              "size": 32,
              "description": "USB Receive Packet Length"
            },
            "TXPLEN": {
              "offset": "0x224",
              "size": 32,
              "description": "USB Transmit Packet Length"
            },
            "CTRL": {
              "offset": "0x228",
              "size": 32,
              "description": "USB Control"
            },
            "DEVINTPRI": {
              "offset": "0x22C",
              "size": 32,
              "description": "USB Device Interrupt Priority"
            },
            "EPINTST": {
              "offset": "0x230",
              "size": 32,
              "description": "USB Endpoint Interrupt Status"
            },
            "EPINTEN": {
              "offset": "0x234",
              "size": 32,
              "description": "USB Endpoint Interrupt Enable"
            },
            "EPINTCLR": {
              "offset": "0x238",
              "size": 32,
              "description": "USB Endpoint Interrupt Clear"
            },
            "EPINTSET": {
              "offset": "0x23C",
              "size": 32,
              "description": "USB Endpoint Interrupt Set"
            },
            "EPINTPRI": {
              "offset": "0x240",
              "size": 32,
              "description": "USB Endpoint Priority"
            },
            "REEP": {
              "offset": "0x244",
              "size": 32,
              "description": "USB Realize Endpoint"
            },
            "EPIND": {
              "offset": "0x248",
              "size": 32,
              "description": "USB Endpoint Index"
            },
            "MAXPSIZE": {
              "offset": "0x24C",
              "size": 32,
              "description": "USB MaxPacketSize"
            },
            "DMARST": {
              "offset": "0x250",
              "size": 32,
              "description": "USB DMA Request Status"
            },
            "DMARCLR": {
              "offset": "0x254",
              "size": 32,
              "description": "USB DMA Request Clear"
            },
            "DMARSET": {
              "offset": "0x258",
              "size": 32,
              "description": "USB DMA Request Set"
            },
            "UDCAH": {
              "offset": "0x280",
              "size": 32,
              "description": "USB UDCA Head"
            },
            "EPDMAST": {
              "offset": "0x284",
              "size": 32,
              "description": "USB Endpoint DMA Status"
            },
            "EPDMAEN": {
              "offset": "0x288",
              "size": 32,
              "description": "USB Endpoint DMA Enable"
            },
            "EPDMADIS": {
              "offset": "0x28C",
              "size": 32,
              "description": "USB Endpoint DMA Disable"
            },
            "DMAINTST": {
              "offset": "0x290",
              "size": 32,
              "description": "USB DMA Interrupt Status"
            },
            "DMAINTEN": {
              "offset": "0x294",
              "size": 32,
              "description": "USB DMA Interrupt Enable"
            },
            "EOTINTST": {
              "offset": "0x2A0",
              "size": 32,
              "description": "USB End of Transfer Interrupt Status"
            },
            "EOTINTCLR": {
              "offset": "0x2A4",
              "size": 32,
              "description": "USB End of Transfer Interrupt Clear"
            },
            "EOTINTSET": {
              "offset": "0x2A8",
              "size": 32,
              "description": "USB End of Transfer Interrupt Set"
            },
            "NDDRINTST": {
              "offset": "0x2AC",
              "size": 32,
              "description": "USB New DD Request Interrupt Status"
            },
            "NDDRINTCLR": {
              "offset": "0x2B0",
              "size": 32,
              "description": "USB New DD Request Interrupt Clear"
            },
            "NDDRINTSET": {
              "offset": "0x2B4",
              "size": 32,
              "description": "USB New DD Request Interrupt Set"
            },
            "SYSERRINTST": {
              "offset": "0x2B8",
              "size": 32,
              "description": "USB System Error Interrupt Status"
            },
            "SYSERRINTCLR": {
              "offset": "0x2BC",
              "size": 32,
              "description": "USB System Error Interrupt Clear"
            },
            "SYSERRINTSET": {
              "offset": "0x2C0",
              "size": 32,
              "description": "USB System Error Interrupt Set"
            },
            "I2C_RX": {
              "offset": "0x300",
              "size": 32,
              "description": "I2C Receive"
            },
            "I2C_WO": {
              "offset": "0x300",
              "size": 32,
              "description": "I2C Transmit"
            },
            "I2C_STS": {
              "offset": "0x304",
              "size": 32,
              "description": "I2C Status"
            },
            "I2C_CTL": {
              "offset": "0x308",
              "size": 32,
              "description": "I2C Control"
            },
            "I2C_CLKHI": {
              "offset": "0x30C",
              "size": 32,
              "description": "I2C Clock High"
            },
            "I2C_CLKLO": {
              "offset": "0x310",
              "size": 32,
              "description": "I2C Clock Low"
            },
            "USBCLKCTRL": {
              "offset": "0xFF4",
              "size": 32,
              "description": "USB Clock Control"
            },
            "OTGCLKCTRL": {
              "offset": "0xFF4",
              "size": 32,
              "description": "OTG clock controller"
            },
            "USBCLKST": {
              "offset": "0xFF8",
              "size": 32,
              "description": "USB Clock Status"
            },
            "OTGCLKST": {
              "offset": "0xFF8",
              "size": 32,
              "description": "OTG clock status"
            }
          }
        }
      },
      "interrupts": {
        "count": 51,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "WDT_IRQHandler"
          },
          {
            "number": 17,
            "name": "TIMER0_IRQHandler"
          },
          {
            "number": 18,
            "name": "TIMER1_IRQHandler"
          },
          {
            "number": 19,
            "name": "TIMER2_IRQHandler"
          },
          {
            "number": 20,
            "name": "TIMER3_IRQHandler"
          },
          {
            "number": 21,
            "name": "UART0_IRQHandler"
          },
          {
            "number": 22,
            "name": "UART1_IRQHandler"
          },
          {
            "number": 23,
            "name": "UART2_IRQHandler"
          },
          {
            "number": 24,
            "name": "UART3_IRQHandler"
          },
          {
            "number": 25,
            "name": "PWM1_IRQHandler"
          },
          {
            "number": 26,
            "name": "I2C0_IRQHandler"
          },
          {
            "number": 27,
            "name": "I2C1_IRQHandler"
          },
          {
            "number": 28,
            "name": "I2C2_IRQHandler"
          },
          {
            "number": 29,
            "name": "SPI_IRQHandler"
          },
          {
            "number": 30,
            "name": "SSP0_IRQHandler"
          },
          {
            "number": 31,
            "name": "SSP1_IRQHandler"
          },
          {
            "number": 32,
            "name": "PLL0_IRQHandler"
          },
          {
            "number": 33,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 34,
            "name": "EINT0_IRQHandler"
          },
          {
            "number": 35,
            "name": "EINT1_IRQHandler"
          },
          {
            "number": 36,
            "name": "EINT2_IRQHandler"
          },
          {
            "number": 37,
            "name": "EINT3_IRQHandler"
          },
          {
            "number": 38,
            "name": "ADC_IRQHandler"
          },
          {
            "number": 39,
            "name": "BOD_IRQHandler"
          },
          {
            "number": 40,
            "name": "USB_IRQHandler"
          },
          {
            "number": 41,
            "name": "CAN_IRQHandler"
          },
          {
            "number": 42,
            "name": "DMA_IRQHandler"
          },
          {
            "number": 43,
            "name": "I2S_IRQHandler"
          },
          {
            "number": 44,
            "name": "ENET_IRQHandler"
          },
          {
            "number": 45,
            "name": "RIT_IRQHandler"
          },
          {
            "number": 46,
            "name": "MCPWM_IRQHandler"
          },
          {
            "number": 47,
            "name": "QEI_IRQHandler"
          },
          {
            "number": 48,
            "name": "PLL1_IRQHandler"
          },
          {
            "number": 49,
            "name": "USBActivity_IRQHandler"
          },
          {
            "number": 50,
            "name": "CANActivity_IRQHandler"
          }
        ]
      }
    }
  }
}