//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23083092
// Cuda compilation tools, release 9.1, V9.1.85
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_52
.address_size 64

.func  (.param .b64 func_retval0) __internal_accurate_pow
(
	.param .b64 __internal_accurate_pow_param_0,
	.param .b64 __internal_accurate_pow_param_1
)
;
.const .align 8 .f64 NewmarkBeta;
.const .align 8 .f64 NewmarkGamma;
.const .align 8 .f64 dampingMass;
.const .align 8 .f64 dampingStiffness;
.const .align 8 .f64 rho;
.const .align 8 .f64 gravity;
.const .align 8 .b8 M[1152];
.const .align 8 .f64 G_fn;
.const .align 8 .f64 G_ft;
.const .align 8 .f64 f_tn;
.const .align 8 .f64 f_tt;
.const .align 8 .f64 alpha;
.const .align 8 .f64 beta;
.const .align 8 .f64 rn;
.const .align 8 .f64 rt;
.const .align 8 .f64 p_m;
.const .align 8 .f64 p_n;
.const .align 8 .f64 deln;
.const .align 8 .f64 delt;
.const .align 8 .f64 pMtn;
.const .align 8 .f64 pMnt;
.const .align 8 .f64 gam_n;
.const .align 8 .f64 gam_t;
.const .align 8 .b8 B[1296];
.const .align 8 .b8 sf[72];

.func  (.param .b64 func_retval0) _Z3Tn_dd(
	.param .b64 _Z3Tn_dd_param_0,
	.param .b64 _Z3Tn_dd_param_1
)
{
	.reg .pred 	%p<127>;
	.reg .b32 	%r<167>;
	.reg .f64 	%fd<134>;
	.reg .b64 	%rd<13>;


	ld.param.f64 	%fd82, [_Z3Tn_dd_param_0];
	ld.param.f64 	%fd83, [_Z3Tn_dd_param_1];
	ld.const.f64 	%fd1, [deln];
	div.rn.f64 	%fd84, %fd82, %fd1;
	ld.const.f64 	%fd85, [delt];
	div.rn.f64 	%fd2, %fd83, %fd85;
	ld.const.f64 	%fd3, [alpha];
	ld.const.f64 	%fd4, [p_m];
	div.rn.f64 	%fd86, %fd4, %fd3;
	add.f64 	%fd5, %fd84, %fd86;
	mov.f64 	%fd87, 0d3FF0000000000000;
	sub.f64 	%fd6, %fd87, %fd84;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd6;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd3;
	}
	bfe.u32 	%r11, %r2, 20, 11;
	add.s32 	%r12, %r11, -1012;
	mov.b64 	 %rd7, %fd3;
	shl.b64 	%rd1, %rd7, %r12;
	setp.eq.s64	%p7, %rd1, -9223372036854775808;
	abs.f64 	%fd7, %fd6;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd7;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd13, [retval0+0];
	
	//{
	}// Callseq End 0
	setp.lt.s32	%p8, %r1, 0;
	and.pred  	%p1, %p8, %p7;
	@!%p1 bra 	BB0_2;
	bra.uni 	BB0_1;

BB0_1:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r13}, %fd13;
	}
	xor.b32  	%r14, %r13, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r15, %temp}, %fd13;
	}
	mov.b64 	%fd13, {%r15, %r14};

BB0_2:
	setp.eq.f64	%p9, %fd6, 0d0000000000000000;
	@%p9 bra 	BB0_5;
	bra.uni 	BB0_3;

BB0_5:
	selp.b32	%r16, %r1, 0, %p7;
	or.b32  	%r17, %r16, 2146435072;
	setp.lt.s32	%p13, %r2, 0;
	selp.b32	%r18, %r17, %r16, %p13;
	mov.u32 	%r19, 0;
	mov.b64 	%fd13, {%r19, %r18};
	bra.uni 	BB0_6;

BB0_3:
	setp.gt.s32	%p10, %r1, -1;
	@%p10 bra 	BB0_6;

	cvt.rzi.f64.f64	%fd88, %fd3;
	setp.neu.f64	%p11, %fd88, %fd3;
	selp.f64	%fd13, 0dFFF8000000000000, %fd13, %p11;

BB0_6:
	add.f64 	%fd118, %fd6, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd118;
	}
	and.b32  	%r21, %r20, 2146435072;
	setp.ne.s32	%p14, %r21, 2146435072;
	@%p14 bra 	BB0_7;

	setp.gtu.f64	%p15, %fd7, 0d7FF0000000000000;
	@%p15 bra 	BB0_17;

	abs.f64 	%fd89, %fd3;
	setp.gtu.f64	%p16, %fd89, 0d7FF0000000000000;
	@%p16 bra 	BB0_17;

	and.b32  	%r22, %r2, 2147483647;
	setp.ne.s32	%p17, %r22, 2146435072;
	@%p17 bra 	BB0_12;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r23, %temp}, %fd3;
	}
	setp.eq.s32	%p18, %r23, 0;
	@%p18 bra 	BB0_16;

BB0_12:
	and.b32  	%r24, %r1, 2147483647;
	setp.ne.s32	%p19, %r24, 2146435072;
	@%p19 bra 	BB0_13;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd6;
	}
	setp.ne.s32	%p20, %r25, 0;
	mov.f64 	%fd118, %fd13;
	@%p20 bra 	BB0_17;

	shr.s32 	%r26, %r2, 31;
	and.b32  	%r27, %r26, -2146435072;
	add.s32 	%r28, %r27, 2146435072;
	or.b32  	%r29, %r28, -2147483648;
	selp.b32	%r30, %r29, %r28, %p1;
	mov.u32 	%r31, 0;
	mov.b64 	%fd118, {%r31, %r30};
	bra.uni 	BB0_17;

BB0_7:
	mov.f64 	%fd118, %fd13;

BB0_17:
	add.f64 	%fd18, %fd4, 0dBFF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd18;
	}
	bfe.u32 	%r37, %r3, 20, 11;
	add.s32 	%r38, %r37, -1012;
	mov.b64 	 %rd8, %fd18;
	shl.b64 	%rd2, %rd8, %r38;
	setp.eq.s64	%p24, %rd2, -9223372036854775808;
	abs.f64 	%fd19, %fd5;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd19;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd18;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd25, [retval0+0];
	
	//{
	}// Callseq End 1
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd5;
	}
	setp.lt.s32	%p25, %r4, 0;
	and.pred  	%p2, %p25, %p24;
	@!%p2 bra 	BB0_19;
	bra.uni 	BB0_18;

BB0_18:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r39}, %fd25;
	}
	xor.b32  	%r40, %r39, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r41, %temp}, %fd25;
	}
	mov.b64 	%fd25, {%r41, %r40};

BB0_19:
	setp.eq.f64	%p26, %fd5, 0d0000000000000000;
	@%p26 bra 	BB0_22;
	bra.uni 	BB0_20;

BB0_22:
	selp.b32	%r42, %r4, 0, %p24;
	or.b32  	%r43, %r42, 2146435072;
	setp.lt.s32	%p30, %r3, 0;
	selp.b32	%r44, %r43, %r42, %p30;
	mov.u32 	%r45, 0;
	mov.b64 	%fd25, {%r45, %r44};
	bra.uni 	BB0_23;

BB0_20:
	setp.gt.s32	%p27, %r4, -1;
	@%p27 bra 	BB0_23;

	cvt.rzi.f64.f64	%fd90, %fd18;
	setp.neu.f64	%p28, %fd90, %fd18;
	selp.f64	%fd25, 0dFFF8000000000000, %fd25, %p28;

BB0_23:
	add.f64 	%fd121, %fd5, %fd18;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r46}, %fd121;
	}
	and.b32  	%r47, %r46, 2146435072;
	setp.ne.s32	%p31, %r47, 2146435072;
	@%p31 bra 	BB0_24;

	setp.gtu.f64	%p32, %fd19, 0d7FF0000000000000;
	@%p32 bra 	BB0_34;

	abs.f64 	%fd91, %fd18;
	setp.gtu.f64	%p33, %fd91, 0d7FF0000000000000;
	@%p33 bra 	BB0_34;

	and.b32  	%r48, %r3, 2147483647;
	setp.ne.s32	%p34, %r48, 2146435072;
	@%p34 bra 	BB0_29;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd18;
	}
	setp.eq.s32	%p35, %r49, 0;
	@%p35 bra 	BB0_33;

BB0_29:
	and.b32  	%r50, %r4, 2147483647;
	setp.ne.s32	%p36, %r50, 2146435072;
	@%p36 bra 	BB0_30;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r51, %temp}, %fd5;
	}
	setp.ne.s32	%p37, %r51, 0;
	mov.f64 	%fd121, %fd25;
	@%p37 bra 	BB0_34;

	shr.s32 	%r52, %r3, 31;
	and.b32  	%r53, %r52, -2146435072;
	add.s32 	%r54, %r53, 2146435072;
	or.b32  	%r55, %r54, -2147483648;
	selp.b32	%r56, %r55, %r54, %p2;
	mov.u32 	%r57, 0;
	mov.b64 	%fd121, {%r57, %r56};
	bra.uni 	BB0_34;

BB0_24:
	mov.f64 	%fd121, %fd25;

BB0_34:
	ld.const.f64 	%fd92, [gam_n];
	setp.eq.f64	%p41, %fd18, 0d0000000000000000;
	setp.eq.f64	%p42, %fd5, 0d3FF0000000000000;
	or.pred  	%p43, %p42, %p41;
	selp.f64	%fd93, 0d3FF0000000000000, %fd121, %p43;
	setp.eq.f64	%p44, %fd6, 0d3FF0000000000000;
	setp.eq.f64	%p45, %fd3, 0d0000000000000000;
	or.pred  	%p46, %p44, %p45;
	selp.f64	%fd94, 0d3FF0000000000000, %fd118, %p46;
	mul.f64 	%fd95, %fd4, %fd94;
	mul.f64 	%fd30, %fd95, %fd93;
	add.f64 	%fd31, %fd3, 0dBFF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd31;
	}
	bfe.u32 	%r63, %r5, 20, 11;
	add.s32 	%r64, %r63, -1012;
	mov.b64 	 %rd9, %fd31;
	shl.b64 	%rd3, %rd9, %r64;
	setp.eq.s64	%p47, %rd3, -9223372036854775808;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd7;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd31;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd38, [retval0+0];
	
	//{
	}// Callseq End 2
	and.pred  	%p3, %p8, %p47;
	div.rn.f64 	%fd33, %fd92, %fd1;
	@!%p3 bra 	BB0_36;
	bra.uni 	BB0_35;

BB0_35:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd38;
	}
	xor.b32  	%r66, %r65, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r67, %temp}, %fd38;
	}
	mov.b64 	%fd38, {%r67, %r66};

BB0_36:
	@%p9 bra 	BB0_39;
	bra.uni 	BB0_37;

BB0_39:
	selp.b32	%r68, %r1, 0, %p47;
	or.b32  	%r69, %r68, 2146435072;
	setp.lt.s32	%p53, %r5, 0;
	selp.b32	%r70, %r69, %r68, %p53;
	mov.u32 	%r71, 0;
	mov.b64 	%fd38, {%r71, %r70};
	bra.uni 	BB0_40;

BB0_37:
	setp.gt.s32	%p50, %r1, -1;
	@%p50 bra 	BB0_40;

	cvt.rzi.f64.f64	%fd96, %fd31;
	setp.neu.f64	%p51, %fd96, %fd31;
	selp.f64	%fd38, 0dFFF8000000000000, %fd38, %p51;

BB0_40:
	add.f64 	%fd124, %fd6, %fd31;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r72}, %fd124;
	}
	and.b32  	%r73, %r72, 2146435072;
	setp.ne.s32	%p54, %r73, 2146435072;
	@%p54 bra 	BB0_41;

	setp.gtu.f64	%p55, %fd7, 0d7FF0000000000000;
	@%p55 bra 	BB0_51;

	abs.f64 	%fd97, %fd31;
	setp.gtu.f64	%p56, %fd97, 0d7FF0000000000000;
	@%p56 bra 	BB0_51;

	and.b32  	%r74, %r5, 2147483647;
	setp.ne.s32	%p57, %r74, 2146435072;
	@%p57 bra 	BB0_46;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r75, %temp}, %fd31;
	}
	setp.eq.s32	%p58, %r75, 0;
	@%p58 bra 	BB0_50;

BB0_46:
	and.b32  	%r76, %r1, 2147483647;
	setp.ne.s32	%p59, %r76, 2146435072;
	@%p59 bra 	BB0_47;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r77, %temp}, %fd6;
	}
	setp.ne.s32	%p60, %r77, 0;
	mov.f64 	%fd124, %fd38;
	@%p60 bra 	BB0_51;

	shr.s32 	%r78, %r5, 31;
	and.b32  	%r79, %r78, -2146435072;
	add.s32 	%r80, %r79, 2146435072;
	or.b32  	%r81, %r80, -2147483648;
	selp.b32	%r82, %r81, %r80, %p3;
	mov.u32 	%r83, 0;
	mov.b64 	%fd124, {%r83, %r82};
	bra.uni 	BB0_51;

BB0_41:
	mov.f64 	%fd124, %fd38;

BB0_51:
	setp.eq.f64	%p64, %fd31, 0d0000000000000000;
	or.pred  	%p66, %p44, %p64;
	selp.f64	%fd98, 0d3FF0000000000000, %fd124, %p66;
	mul.f64 	%fd43, %fd3, %fd98;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd4;
	}
	bfe.u32 	%r89, %r6, 20, 11;
	add.s32 	%r90, %r89, -1012;
	mov.b64 	 %rd10, %fd4;
	shl.b64 	%rd4, %rd10, %r90;
	setp.eq.s64	%p67, %rd4, -9223372036854775808;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd19;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd49, [retval0+0];
	
	//{
	}// Callseq End 3
	and.pred  	%p4, %p25, %p67;
	@!%p4 bra 	BB0_53;
	bra.uni 	BB0_52;

BB0_52:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r91}, %fd49;
	}
	xor.b32  	%r92, %r91, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r93, %temp}, %fd49;
	}
	mov.b64 	%fd49, {%r93, %r92};

BB0_53:
	@%p26 bra 	BB0_56;
	bra.uni 	BB0_54;

BB0_56:
	selp.b32	%r94, %r4, 0, %p67;
	or.b32  	%r95, %r94, 2146435072;
	setp.lt.s32	%p73, %r6, 0;
	selp.b32	%r96, %r95, %r94, %p73;
	mov.u32 	%r97, 0;
	mov.b64 	%fd49, {%r97, %r96};
	bra.uni 	BB0_57;

BB0_54:
	setp.gt.s32	%p70, %r4, -1;
	@%p70 bra 	BB0_57;

	cvt.rzi.f64.f64	%fd99, %fd4;
	setp.neu.f64	%p71, %fd99, %fd4;
	selp.f64	%fd49, 0dFFF8000000000000, %fd49, %p71;

BB0_57:
	add.f64 	%fd127, %fd5, %fd4;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r98}, %fd127;
	}
	and.b32  	%r99, %r98, 2146435072;
	setp.ne.s32	%p74, %r99, 2146435072;
	@%p74 bra 	BB0_58;

	setp.gtu.f64	%p75, %fd19, 0d7FF0000000000000;
	@%p75 bra 	BB0_68;

	abs.f64 	%fd100, %fd4;
	setp.gtu.f64	%p76, %fd100, 0d7FF0000000000000;
	@%p76 bra 	BB0_68;

	and.b32  	%r100, %r6, 2147483647;
	setp.ne.s32	%p77, %r100, 2146435072;
	@%p77 bra 	BB0_63;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r101, %temp}, %fd4;
	}
	setp.eq.s32	%p78, %r101, 0;
	@%p78 bra 	BB0_67;

BB0_63:
	and.b32  	%r102, %r4, 2147483647;
	setp.ne.s32	%p79, %r102, 2146435072;
	@%p79 bra 	BB0_64;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r103, %temp}, %fd5;
	}
	setp.ne.s32	%p80, %r103, 0;
	mov.f64 	%fd127, %fd49;
	@%p80 bra 	BB0_68;

	shr.s32 	%r104, %r6, 31;
	and.b32  	%r105, %r104, -2146435072;
	add.s32 	%r106, %r105, 2146435072;
	or.b32  	%r107, %r106, -2147483648;
	selp.b32	%r108, %r107, %r106, %p4;
	mov.u32 	%r109, 0;
	mov.b64 	%fd127, {%r109, %r108};
	bra.uni 	BB0_68;

BB0_58:
	mov.f64 	%fd127, %fd49;

BB0_68:
	setp.eq.f64	%p84, %fd4, 0d0000000000000000;
	or.pred  	%p86, %p42, %p84;
	selp.f64	%fd101, 0d3FF0000000000000, %fd127, %p86;
	mul.f64 	%fd102, %fd43, %fd101;
	sub.f64 	%fd54, %fd30, %fd102;
	sub.f64 	%fd55, %fd87, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd55;
	}
	ld.const.f64 	%fd56, [beta];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd56;
	}
	bfe.u32 	%r115, %r8, 20, 11;
	add.s32 	%r116, %r115, -1012;
	mov.b64 	 %rd11, %fd56;
	shl.b64 	%rd5, %rd11, %r116;
	setp.eq.s64	%p87, %rd5, -9223372036854775808;
	abs.f64 	%fd57, %fd55;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd57;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd56;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd63, [retval0+0];
	
	//{
	}// Callseq End 4
	setp.lt.s32	%p88, %r7, 0;
	and.pred  	%p5, %p88, %p87;
	@!%p5 bra 	BB0_70;
	bra.uni 	BB0_69;

BB0_69:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r117}, %fd63;
	}
	xor.b32  	%r118, %r117, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r119, %temp}, %fd63;
	}
	mov.b64 	%fd63, {%r119, %r118};

BB0_70:
	setp.eq.f64	%p89, %fd55, 0d0000000000000000;
	@%p89 bra 	BB0_73;
	bra.uni 	BB0_71;

BB0_73:
	selp.b32	%r120, %r7, 0, %p87;
	or.b32  	%r121, %r120, 2146435072;
	setp.lt.s32	%p93, %r8, 0;
	selp.b32	%r122, %r121, %r120, %p93;
	mov.u32 	%r123, 0;
	mov.b64 	%fd63, {%r123, %r122};
	bra.uni 	BB0_74;

BB0_71:
	setp.gt.s32	%p90, %r7, -1;
	@%p90 bra 	BB0_74;

	cvt.rzi.f64.f64	%fd104, %fd56;
	setp.neu.f64	%p91, %fd104, %fd56;
	selp.f64	%fd63, 0dFFF8000000000000, %fd63, %p91;

BB0_74:
	add.f64 	%fd130, %fd55, %fd56;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r124}, %fd130;
	}
	and.b32  	%r125, %r124, 2146435072;
	setp.ne.s32	%p94, %r125, 2146435072;
	@%p94 bra 	BB0_75;

	setp.gtu.f64	%p95, %fd57, 0d7FF0000000000000;
	@%p95 bra 	BB0_85;

	abs.f64 	%fd105, %fd56;
	setp.gtu.f64	%p96, %fd105, 0d7FF0000000000000;
	@%p96 bra 	BB0_85;

	and.b32  	%r126, %r8, 2147483647;
	setp.ne.s32	%p97, %r126, 2146435072;
	@%p97 bra 	BB0_80;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r127, %temp}, %fd56;
	}
	setp.eq.s32	%p98, %r127, 0;
	@%p98 bra 	BB0_84;

BB0_80:
	and.b32  	%r128, %r7, 2147483647;
	setp.ne.s32	%p99, %r128, 2146435072;
	@%p99 bra 	BB0_81;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r129, %temp}, %fd55;
	}
	setp.ne.s32	%p100, %r129, 0;
	mov.f64 	%fd130, %fd63;
	@%p100 bra 	BB0_85;

	shr.s32 	%r130, %r8, 31;
	and.b32  	%r131, %r130, -2146435072;
	add.s32 	%r132, %r131, 2146435072;
	or.b32  	%r133, %r132, -2147483648;
	selp.b32	%r134, %r133, %r132, %p5;
	mov.u32 	%r135, 0;
	mov.b64 	%fd130, {%r135, %r134};
	bra.uni 	BB0_85;

BB0_75:
	mov.f64 	%fd130, %fd63;

BB0_85:
	ld.const.f64 	%fd106, [gam_t];
	setp.eq.f64	%p104, %fd56, 0d0000000000000000;
	setp.eq.f64	%p105, %fd55, 0d3FF0000000000000;
	or.pred  	%p106, %p105, %p104;
	selp.f64	%fd107, 0d3FF0000000000000, %fd130, %p106;
	mul.f64 	%fd68, %fd106, %fd107;
	ld.const.f64 	%fd69, [p_n];
	div.rn.f64 	%fd108, %fd69, %fd56;
	add.f64 	%fd70, %fd2, %fd108;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9}, %fd70;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd69;
	}
	bfe.u32 	%r141, %r10, 20, 11;
	add.s32 	%r142, %r141, -1012;
	mov.b64 	 %rd12, %fd69;
	shl.b64 	%rd6, %rd12, %r142;
	setp.eq.s64	%p107, %rd6, -9223372036854775808;
	abs.f64 	%fd71, %fd70;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd71;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd69;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd77, [retval0+0];
	
	//{
	}// Callseq End 5
	setp.lt.s32	%p108, %r9, 0;
	and.pred  	%p6, %p108, %p107;
	@!%p6 bra 	BB0_87;
	bra.uni 	BB0_86;

BB0_86:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r143}, %fd77;
	}
	xor.b32  	%r144, %r143, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r145, %temp}, %fd77;
	}
	mov.b64 	%fd77, {%r145, %r144};

BB0_87:
	setp.eq.f64	%p109, %fd70, 0d0000000000000000;
	@%p109 bra 	BB0_90;
	bra.uni 	BB0_88;

BB0_90:
	selp.b32	%r146, %r9, 0, %p107;
	or.b32  	%r147, %r146, 2146435072;
	setp.lt.s32	%p113, %r10, 0;
	selp.b32	%r148, %r147, %r146, %p113;
	mov.u32 	%r149, 0;
	mov.b64 	%fd77, {%r149, %r148};
	bra.uni 	BB0_91;

BB0_88:
	setp.gt.s32	%p110, %r9, -1;
	@%p110 bra 	BB0_91;

	cvt.rzi.f64.f64	%fd109, %fd69;
	setp.neu.f64	%p111, %fd109, %fd69;
	selp.f64	%fd77, 0dFFF8000000000000, %fd77, %p111;

BB0_91:
	add.f64 	%fd133, %fd69, %fd70;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r150}, %fd133;
	}
	and.b32  	%r151, %r150, 2146435072;
	setp.ne.s32	%p114, %r151, 2146435072;
	@%p114 bra 	BB0_92;

	setp.gtu.f64	%p115, %fd71, 0d7FF0000000000000;
	@%p115 bra 	BB0_102;

	abs.f64 	%fd110, %fd69;
	setp.gtu.f64	%p116, %fd110, 0d7FF0000000000000;
	@%p116 bra 	BB0_102;

	and.b32  	%r152, %r10, 2147483647;
	setp.ne.s32	%p117, %r152, 2146435072;
	@%p117 bra 	BB0_97;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r153, %temp}, %fd69;
	}
	setp.eq.s32	%p118, %r153, 0;
	@%p118 bra 	BB0_101;

BB0_97:
	and.b32  	%r154, %r9, 2147483647;
	setp.ne.s32	%p119, %r154, 2146435072;
	@%p119 bra 	BB0_98;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r155, %temp}, %fd70;
	}
	setp.ne.s32	%p120, %r155, 0;
	mov.f64 	%fd133, %fd77;
	@%p120 bra 	BB0_102;

	shr.s32 	%r156, %r10, 31;
	and.b32  	%r157, %r156, -2146435072;
	add.s32 	%r158, %r157, 2146435072;
	or.b32  	%r159, %r158, -2147483648;
	selp.b32	%r160, %r159, %r158, %p6;
	mov.u32 	%r161, 0;
	mov.b64 	%fd133, {%r161, %r160};
	bra.uni 	BB0_102;

BB0_92:
	mov.f64 	%fd133, %fd77;

BB0_102:
	setp.eq.f64	%p124, %fd69, 0d0000000000000000;
	setp.eq.f64	%p125, %fd70, 0d3FF0000000000000;
	or.pred  	%p126, %p125, %p124;
	selp.f64	%fd111, 0d3FF0000000000000, %fd133, %p126;
	ld.const.f64 	%fd112, [pMtn];
	fma.rn.f64 	%fd113, %fd68, %fd111, %fd112;
	mul.f64 	%fd114, %fd33, %fd54;
	mul.f64 	%fd115, %fd114, %fd113;
	st.param.f64	[func_retval0+0], %fd115;
	ret;

BB0_13:
	mov.f64 	%fd118, %fd13;
	bra.uni 	BB0_17;

BB0_30:
	mov.f64 	%fd121, %fd25;
	bra.uni 	BB0_34;

BB0_47:
	mov.f64 	%fd124, %fd38;
	bra.uni 	BB0_51;

BB0_64:
	mov.f64 	%fd127, %fd49;
	bra.uni 	BB0_68;

BB0_81:
	mov.f64 	%fd130, %fd63;
	bra.uni 	BB0_85;

BB0_98:
	mov.f64 	%fd133, %fd77;
	bra.uni 	BB0_102;

BB0_16:
	setp.gt.f64	%p21, %fd7, 0d3FF0000000000000;
	selp.b32	%r32, 2146435072, 0, %p21;
	xor.b32  	%r33, %r32, 2146435072;
	setp.lt.s32	%p22, %r2, 0;
	selp.b32	%r34, %r33, %r32, %p22;
	setp.eq.f64	%p23, %fd6, 0dBFF0000000000000;
	selp.b32	%r35, 1072693248, %r34, %p23;
	mov.u32 	%r36, 0;
	mov.b64 	%fd118, {%r36, %r35};
	bra.uni 	BB0_17;

BB0_33:
	setp.gt.f64	%p38, %fd19, 0d3FF0000000000000;
	selp.b32	%r58, 2146435072, 0, %p38;
	xor.b32  	%r59, %r58, 2146435072;
	setp.lt.s32	%p39, %r3, 0;
	selp.b32	%r60, %r59, %r58, %p39;
	setp.eq.f64	%p40, %fd5, 0dBFF0000000000000;
	selp.b32	%r61, 1072693248, %r60, %p40;
	mov.u32 	%r62, 0;
	mov.b64 	%fd121, {%r62, %r61};
	bra.uni 	BB0_34;

BB0_50:
	setp.gt.f64	%p61, %fd7, 0d3FF0000000000000;
	selp.b32	%r84, 2146435072, 0, %p61;
	xor.b32  	%r85, %r84, 2146435072;
	setp.lt.s32	%p62, %r5, 0;
	selp.b32	%r86, %r85, %r84, %p62;
	setp.eq.f64	%p63, %fd6, 0dBFF0000000000000;
	selp.b32	%r87, 1072693248, %r86, %p63;
	mov.u32 	%r88, 0;
	mov.b64 	%fd124, {%r88, %r87};
	bra.uni 	BB0_51;

BB0_67:
	setp.gt.f64	%p81, %fd19, 0d3FF0000000000000;
	selp.b32	%r110, 2146435072, 0, %p81;
	xor.b32  	%r111, %r110, 2146435072;
	setp.lt.s32	%p82, %r6, 0;
	selp.b32	%r112, %r111, %r110, %p82;
	setp.eq.f64	%p83, %fd5, 0dBFF0000000000000;
	selp.b32	%r113, 1072693248, %r112, %p83;
	mov.u32 	%r114, 0;
	mov.b64 	%fd127, {%r114, %r113};
	bra.uni 	BB0_68;

BB0_84:
	setp.gt.f64	%p101, %fd57, 0d3FF0000000000000;
	selp.b32	%r136, 2146435072, 0, %p101;
	xor.b32  	%r137, %r136, 2146435072;
	setp.lt.s32	%p102, %r8, 0;
	selp.b32	%r138, %r137, %r136, %p102;
	setp.eq.f64	%p103, %fd55, 0dBFF0000000000000;
	selp.b32	%r139, 1072693248, %r138, %p103;
	mov.u32 	%r140, 0;
	mov.b64 	%fd130, {%r140, %r139};
	bra.uni 	BB0_85;

BB0_101:
	setp.gt.f64	%p121, %fd71, 0d3FF0000000000000;
	selp.b32	%r162, 2146435072, 0, %p121;
	xor.b32  	%r163, %r162, 2146435072;
	setp.lt.s32	%p122, %r10, 0;
	selp.b32	%r164, %r163, %r162, %p122;
	setp.eq.f64	%p123, %fd70, 0dBFF0000000000000;
	selp.b32	%r165, 1072693248, %r164, %p123;
	mov.u32 	%r166, 0;
	mov.b64 	%fd133, {%r166, %r165};
	bra.uni 	BB0_102;
}

.func  (.param .b64 func_retval0) _Z3Tt_dd(
	.param .b64 _Z3Tt_dd_param_0,
	.param .b64 _Z3Tt_dd_param_1
)
{
	.reg .pred 	%p<127>;
	.reg .b32 	%r<167>;
	.reg .f64 	%fd<134>;
	.reg .b64 	%rd<13>;


	ld.param.f64 	%fd82, [_Z3Tt_dd_param_0];
	ld.param.f64 	%fd83, [_Z3Tt_dd_param_1];
	ld.const.f64 	%fd84, [deln];
	div.rn.f64 	%fd1, %fd82, %fd84;
	ld.const.f64 	%fd2, [delt];
	div.rn.f64 	%fd85, %fd83, %fd2;
	mov.f64 	%fd86, 0d3FF0000000000000;
	sub.f64 	%fd3, %fd86, %fd85;
	ld.const.f64 	%fd4, [beta];
	ld.const.f64 	%fd5, [p_n];
	div.rn.f64 	%fd87, %fd5, %fd4;
	add.f64 	%fd6, %fd85, %fd87;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd3;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd4;
	}
	bfe.u32 	%r11, %r2, 20, 11;
	add.s32 	%r12, %r11, -1012;
	mov.b64 	 %rd7, %fd4;
	shl.b64 	%rd1, %rd7, %r12;
	setp.eq.s64	%p7, %rd1, -9223372036854775808;
	abs.f64 	%fd7, %fd3;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd7;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd13, [retval0+0];
	
	//{
	}// Callseq End 6
	setp.lt.s32	%p8, %r1, 0;
	and.pred  	%p1, %p8, %p7;
	@!%p1 bra 	BB1_2;
	bra.uni 	BB1_1;

BB1_1:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r13}, %fd13;
	}
	xor.b32  	%r14, %r13, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r15, %temp}, %fd13;
	}
	mov.b64 	%fd13, {%r15, %r14};

BB1_2:
	setp.eq.f64	%p9, %fd3, 0d0000000000000000;
	@%p9 bra 	BB1_5;
	bra.uni 	BB1_3;

BB1_5:
	selp.b32	%r16, %r1, 0, %p7;
	or.b32  	%r17, %r16, 2146435072;
	setp.lt.s32	%p13, %r2, 0;
	selp.b32	%r18, %r17, %r16, %p13;
	mov.u32 	%r19, 0;
	mov.b64 	%fd13, {%r19, %r18};
	bra.uni 	BB1_6;

BB1_3:
	setp.gt.s32	%p10, %r1, -1;
	@%p10 bra 	BB1_6;

	cvt.rzi.f64.f64	%fd88, %fd4;
	setp.neu.f64	%p11, %fd88, %fd4;
	selp.f64	%fd13, 0dFFF8000000000000, %fd13, %p11;

BB1_6:
	add.f64 	%fd118, %fd3, %fd4;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd118;
	}
	and.b32  	%r21, %r20, 2146435072;
	setp.ne.s32	%p14, %r21, 2146435072;
	@%p14 bra 	BB1_7;

	setp.gtu.f64	%p15, %fd7, 0d7FF0000000000000;
	@%p15 bra 	BB1_17;

	abs.f64 	%fd89, %fd4;
	setp.gtu.f64	%p16, %fd89, 0d7FF0000000000000;
	@%p16 bra 	BB1_17;

	and.b32  	%r22, %r2, 2147483647;
	setp.ne.s32	%p17, %r22, 2146435072;
	@%p17 bra 	BB1_12;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r23, %temp}, %fd4;
	}
	setp.eq.s32	%p18, %r23, 0;
	@%p18 bra 	BB1_16;

BB1_12:
	and.b32  	%r24, %r1, 2147483647;
	setp.ne.s32	%p19, %r24, 2146435072;
	@%p19 bra 	BB1_13;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd3;
	}
	setp.ne.s32	%p20, %r25, 0;
	mov.f64 	%fd118, %fd13;
	@%p20 bra 	BB1_17;

	shr.s32 	%r26, %r2, 31;
	and.b32  	%r27, %r26, -2146435072;
	add.s32 	%r28, %r27, 2146435072;
	or.b32  	%r29, %r28, -2147483648;
	selp.b32	%r30, %r29, %r28, %p1;
	mov.u32 	%r31, 0;
	mov.b64 	%fd118, {%r31, %r30};
	bra.uni 	BB1_17;

BB1_7:
	mov.f64 	%fd118, %fd13;

BB1_17:
	add.f64 	%fd18, %fd5, 0dBFF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd18;
	}
	bfe.u32 	%r37, %r3, 20, 11;
	add.s32 	%r38, %r37, -1012;
	mov.b64 	 %rd8, %fd18;
	shl.b64 	%rd2, %rd8, %r38;
	setp.eq.s64	%p24, %rd2, -9223372036854775808;
	abs.f64 	%fd19, %fd6;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd19;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd18;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd25, [retval0+0];
	
	//{
	}// Callseq End 7
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd6;
	}
	setp.lt.s32	%p25, %r4, 0;
	and.pred  	%p2, %p25, %p24;
	@!%p2 bra 	BB1_19;
	bra.uni 	BB1_18;

BB1_18:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r39}, %fd25;
	}
	xor.b32  	%r40, %r39, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r41, %temp}, %fd25;
	}
	mov.b64 	%fd25, {%r41, %r40};

BB1_19:
	setp.eq.f64	%p26, %fd6, 0d0000000000000000;
	@%p26 bra 	BB1_22;
	bra.uni 	BB1_20;

BB1_22:
	selp.b32	%r42, %r4, 0, %p24;
	or.b32  	%r43, %r42, 2146435072;
	setp.lt.s32	%p30, %r3, 0;
	selp.b32	%r44, %r43, %r42, %p30;
	mov.u32 	%r45, 0;
	mov.b64 	%fd25, {%r45, %r44};
	bra.uni 	BB1_23;

BB1_20:
	setp.gt.s32	%p27, %r4, -1;
	@%p27 bra 	BB1_23;

	cvt.rzi.f64.f64	%fd90, %fd18;
	setp.neu.f64	%p28, %fd90, %fd18;
	selp.f64	%fd25, 0dFFF8000000000000, %fd25, %p28;

BB1_23:
	add.f64 	%fd121, %fd6, %fd18;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r46}, %fd121;
	}
	and.b32  	%r47, %r46, 2146435072;
	setp.ne.s32	%p31, %r47, 2146435072;
	@%p31 bra 	BB1_24;

	setp.gtu.f64	%p32, %fd19, 0d7FF0000000000000;
	@%p32 bra 	BB1_34;

	abs.f64 	%fd91, %fd18;
	setp.gtu.f64	%p33, %fd91, 0d7FF0000000000000;
	@%p33 bra 	BB1_34;

	and.b32  	%r48, %r3, 2147483647;
	setp.ne.s32	%p34, %r48, 2146435072;
	@%p34 bra 	BB1_29;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd18;
	}
	setp.eq.s32	%p35, %r49, 0;
	@%p35 bra 	BB1_33;

BB1_29:
	and.b32  	%r50, %r4, 2147483647;
	setp.ne.s32	%p36, %r50, 2146435072;
	@%p36 bra 	BB1_30;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r51, %temp}, %fd6;
	}
	setp.ne.s32	%p37, %r51, 0;
	mov.f64 	%fd121, %fd25;
	@%p37 bra 	BB1_34;

	shr.s32 	%r52, %r3, 31;
	and.b32  	%r53, %r52, -2146435072;
	add.s32 	%r54, %r53, 2146435072;
	or.b32  	%r55, %r54, -2147483648;
	selp.b32	%r56, %r55, %r54, %p2;
	mov.u32 	%r57, 0;
	mov.b64 	%fd121, {%r57, %r56};
	bra.uni 	BB1_34;

BB1_24:
	mov.f64 	%fd121, %fd25;

BB1_34:
	ld.const.f64 	%fd92, [gam_t];
	setp.eq.f64	%p41, %fd18, 0d0000000000000000;
	setp.eq.f64	%p42, %fd6, 0d3FF0000000000000;
	or.pred  	%p43, %p42, %p41;
	selp.f64	%fd93, 0d3FF0000000000000, %fd121, %p43;
	setp.eq.f64	%p44, %fd3, 0d3FF0000000000000;
	setp.eq.f64	%p45, %fd4, 0d0000000000000000;
	or.pred  	%p46, %p44, %p45;
	selp.f64	%fd94, 0d3FF0000000000000, %fd118, %p46;
	mul.f64 	%fd95, %fd5, %fd94;
	mul.f64 	%fd30, %fd95, %fd93;
	add.f64 	%fd31, %fd4, 0dBFF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd31;
	}
	bfe.u32 	%r63, %r5, 20, 11;
	add.s32 	%r64, %r63, -1012;
	mov.b64 	 %rd9, %fd31;
	shl.b64 	%rd3, %rd9, %r64;
	setp.eq.s64	%p47, %rd3, -9223372036854775808;
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd7;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd31;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd38, [retval0+0];
	
	//{
	}// Callseq End 8
	and.pred  	%p3, %p8, %p47;
	div.rn.f64 	%fd33, %fd92, %fd2;
	@!%p3 bra 	BB1_36;
	bra.uni 	BB1_35;

BB1_35:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd38;
	}
	xor.b32  	%r66, %r65, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r67, %temp}, %fd38;
	}
	mov.b64 	%fd38, {%r67, %r66};

BB1_36:
	@%p9 bra 	BB1_39;
	bra.uni 	BB1_37;

BB1_39:
	selp.b32	%r68, %r1, 0, %p47;
	or.b32  	%r69, %r68, 2146435072;
	setp.lt.s32	%p53, %r5, 0;
	selp.b32	%r70, %r69, %r68, %p53;
	mov.u32 	%r71, 0;
	mov.b64 	%fd38, {%r71, %r70};
	bra.uni 	BB1_40;

BB1_37:
	setp.gt.s32	%p50, %r1, -1;
	@%p50 bra 	BB1_40;

	cvt.rzi.f64.f64	%fd96, %fd31;
	setp.neu.f64	%p51, %fd96, %fd31;
	selp.f64	%fd38, 0dFFF8000000000000, %fd38, %p51;

BB1_40:
	add.f64 	%fd124, %fd3, %fd31;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r72}, %fd124;
	}
	and.b32  	%r73, %r72, 2146435072;
	setp.ne.s32	%p54, %r73, 2146435072;
	@%p54 bra 	BB1_41;

	setp.gtu.f64	%p55, %fd7, 0d7FF0000000000000;
	@%p55 bra 	BB1_51;

	abs.f64 	%fd97, %fd31;
	setp.gtu.f64	%p56, %fd97, 0d7FF0000000000000;
	@%p56 bra 	BB1_51;

	and.b32  	%r74, %r5, 2147483647;
	setp.ne.s32	%p57, %r74, 2146435072;
	@%p57 bra 	BB1_46;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r75, %temp}, %fd31;
	}
	setp.eq.s32	%p58, %r75, 0;
	@%p58 bra 	BB1_50;

BB1_46:
	and.b32  	%r76, %r1, 2147483647;
	setp.ne.s32	%p59, %r76, 2146435072;
	@%p59 bra 	BB1_47;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r77, %temp}, %fd3;
	}
	setp.ne.s32	%p60, %r77, 0;
	mov.f64 	%fd124, %fd38;
	@%p60 bra 	BB1_51;

	shr.s32 	%r78, %r5, 31;
	and.b32  	%r79, %r78, -2146435072;
	add.s32 	%r80, %r79, 2146435072;
	or.b32  	%r81, %r80, -2147483648;
	selp.b32	%r82, %r81, %r80, %p3;
	mov.u32 	%r83, 0;
	mov.b64 	%fd124, {%r83, %r82};
	bra.uni 	BB1_51;

BB1_41:
	mov.f64 	%fd124, %fd38;

BB1_51:
	setp.eq.f64	%p64, %fd31, 0d0000000000000000;
	or.pred  	%p66, %p44, %p64;
	selp.f64	%fd98, 0d3FF0000000000000, %fd124, %p66;
	mul.f64 	%fd43, %fd4, %fd98;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd5;
	}
	bfe.u32 	%r89, %r6, 20, 11;
	add.s32 	%r90, %r89, -1012;
	mov.b64 	 %rd10, %fd5;
	shl.b64 	%rd4, %rd10, %r90;
	setp.eq.s64	%p67, %rd4, -9223372036854775808;
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd19;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd49, [retval0+0];
	
	//{
	}// Callseq End 9
	and.pred  	%p4, %p25, %p67;
	@!%p4 bra 	BB1_53;
	bra.uni 	BB1_52;

BB1_52:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r91}, %fd49;
	}
	xor.b32  	%r92, %r91, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r93, %temp}, %fd49;
	}
	mov.b64 	%fd49, {%r93, %r92};

BB1_53:
	@%p26 bra 	BB1_56;
	bra.uni 	BB1_54;

BB1_56:
	selp.b32	%r94, %r4, 0, %p67;
	or.b32  	%r95, %r94, 2146435072;
	setp.lt.s32	%p73, %r6, 0;
	selp.b32	%r96, %r95, %r94, %p73;
	mov.u32 	%r97, 0;
	mov.b64 	%fd49, {%r97, %r96};
	bra.uni 	BB1_57;

BB1_54:
	setp.gt.s32	%p70, %r4, -1;
	@%p70 bra 	BB1_57;

	cvt.rzi.f64.f64	%fd99, %fd5;
	setp.neu.f64	%p71, %fd99, %fd5;
	selp.f64	%fd49, 0dFFF8000000000000, %fd49, %p71;

BB1_57:
	add.f64 	%fd127, %fd6, %fd5;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r98}, %fd127;
	}
	and.b32  	%r99, %r98, 2146435072;
	setp.ne.s32	%p74, %r99, 2146435072;
	@%p74 bra 	BB1_58;

	setp.gtu.f64	%p75, %fd19, 0d7FF0000000000000;
	@%p75 bra 	BB1_68;

	abs.f64 	%fd100, %fd5;
	setp.gtu.f64	%p76, %fd100, 0d7FF0000000000000;
	@%p76 bra 	BB1_68;

	and.b32  	%r100, %r6, 2147483647;
	setp.ne.s32	%p77, %r100, 2146435072;
	@%p77 bra 	BB1_63;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r101, %temp}, %fd5;
	}
	setp.eq.s32	%p78, %r101, 0;
	@%p78 bra 	BB1_67;

BB1_63:
	and.b32  	%r102, %r4, 2147483647;
	setp.ne.s32	%p79, %r102, 2146435072;
	@%p79 bra 	BB1_64;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r103, %temp}, %fd6;
	}
	setp.ne.s32	%p80, %r103, 0;
	mov.f64 	%fd127, %fd49;
	@%p80 bra 	BB1_68;

	shr.s32 	%r104, %r6, 31;
	and.b32  	%r105, %r104, -2146435072;
	add.s32 	%r106, %r105, 2146435072;
	or.b32  	%r107, %r106, -2147483648;
	selp.b32	%r108, %r107, %r106, %p4;
	mov.u32 	%r109, 0;
	mov.b64 	%fd127, {%r109, %r108};
	bra.uni 	BB1_68;

BB1_58:
	mov.f64 	%fd127, %fd49;

BB1_68:
	setp.eq.f64	%p84, %fd5, 0d0000000000000000;
	or.pred  	%p86, %p42, %p84;
	selp.f64	%fd101, 0d3FF0000000000000, %fd127, %p86;
	mul.f64 	%fd102, %fd43, %fd101;
	sub.f64 	%fd54, %fd30, %fd102;
	sub.f64 	%fd55, %fd86, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd55;
	}
	ld.const.f64 	%fd56, [alpha];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd56;
	}
	bfe.u32 	%r115, %r8, 20, 11;
	add.s32 	%r116, %r115, -1012;
	mov.b64 	 %rd11, %fd56;
	shl.b64 	%rd5, %rd11, %r116;
	setp.eq.s64	%p87, %rd5, -9223372036854775808;
	abs.f64 	%fd57, %fd55;
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd57;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd56;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd63, [retval0+0];
	
	//{
	}// Callseq End 10
	setp.lt.s32	%p88, %r7, 0;
	and.pred  	%p5, %p88, %p87;
	@!%p5 bra 	BB1_70;
	bra.uni 	BB1_69;

BB1_69:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r117}, %fd63;
	}
	xor.b32  	%r118, %r117, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r119, %temp}, %fd63;
	}
	mov.b64 	%fd63, {%r119, %r118};

BB1_70:
	setp.eq.f64	%p89, %fd55, 0d0000000000000000;
	@%p89 bra 	BB1_73;
	bra.uni 	BB1_71;

BB1_73:
	selp.b32	%r120, %r7, 0, %p87;
	or.b32  	%r121, %r120, 2146435072;
	setp.lt.s32	%p93, %r8, 0;
	selp.b32	%r122, %r121, %r120, %p93;
	mov.u32 	%r123, 0;
	mov.b64 	%fd63, {%r123, %r122};
	bra.uni 	BB1_74;

BB1_71:
	setp.gt.s32	%p90, %r7, -1;
	@%p90 bra 	BB1_74;

	cvt.rzi.f64.f64	%fd104, %fd56;
	setp.neu.f64	%p91, %fd104, %fd56;
	selp.f64	%fd63, 0dFFF8000000000000, %fd63, %p91;

BB1_74:
	add.f64 	%fd130, %fd55, %fd56;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r124}, %fd130;
	}
	and.b32  	%r125, %r124, 2146435072;
	setp.ne.s32	%p94, %r125, 2146435072;
	@%p94 bra 	BB1_75;

	setp.gtu.f64	%p95, %fd57, 0d7FF0000000000000;
	@%p95 bra 	BB1_85;

	abs.f64 	%fd105, %fd56;
	setp.gtu.f64	%p96, %fd105, 0d7FF0000000000000;
	@%p96 bra 	BB1_85;

	and.b32  	%r126, %r8, 2147483647;
	setp.ne.s32	%p97, %r126, 2146435072;
	@%p97 bra 	BB1_80;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r127, %temp}, %fd56;
	}
	setp.eq.s32	%p98, %r127, 0;
	@%p98 bra 	BB1_84;

BB1_80:
	and.b32  	%r128, %r7, 2147483647;
	setp.ne.s32	%p99, %r128, 2146435072;
	@%p99 bra 	BB1_81;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r129, %temp}, %fd55;
	}
	setp.ne.s32	%p100, %r129, 0;
	mov.f64 	%fd130, %fd63;
	@%p100 bra 	BB1_85;

	shr.s32 	%r130, %r8, 31;
	and.b32  	%r131, %r130, -2146435072;
	add.s32 	%r132, %r131, 2146435072;
	or.b32  	%r133, %r132, -2147483648;
	selp.b32	%r134, %r133, %r132, %p5;
	mov.u32 	%r135, 0;
	mov.b64 	%fd130, {%r135, %r134};
	bra.uni 	BB1_85;

BB1_75:
	mov.f64 	%fd130, %fd63;

BB1_85:
	ld.const.f64 	%fd106, [gam_n];
	setp.eq.f64	%p104, %fd56, 0d0000000000000000;
	setp.eq.f64	%p105, %fd55, 0d3FF0000000000000;
	or.pred  	%p106, %p105, %p104;
	selp.f64	%fd107, 0d3FF0000000000000, %fd130, %p106;
	mul.f64 	%fd68, %fd106, %fd107;
	ld.const.f64 	%fd69, [p_m];
	div.rn.f64 	%fd108, %fd69, %fd56;
	add.f64 	%fd70, %fd1, %fd108;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9}, %fd70;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd69;
	}
	bfe.u32 	%r141, %r10, 20, 11;
	add.s32 	%r142, %r141, -1012;
	mov.b64 	 %rd12, %fd69;
	shl.b64 	%rd6, %rd12, %r142;
	setp.eq.s64	%p107, %rd6, -9223372036854775808;
	abs.f64 	%fd71, %fd70;
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd71;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd69;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd77, [retval0+0];
	
	//{
	}// Callseq End 11
	setp.lt.s32	%p108, %r9, 0;
	and.pred  	%p6, %p108, %p107;
	@!%p6 bra 	BB1_87;
	bra.uni 	BB1_86;

BB1_86:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r143}, %fd77;
	}
	xor.b32  	%r144, %r143, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r145, %temp}, %fd77;
	}
	mov.b64 	%fd77, {%r145, %r144};

BB1_87:
	setp.eq.f64	%p109, %fd70, 0d0000000000000000;
	@%p109 bra 	BB1_90;
	bra.uni 	BB1_88;

BB1_90:
	selp.b32	%r146, %r9, 0, %p107;
	or.b32  	%r147, %r146, 2146435072;
	setp.lt.s32	%p113, %r10, 0;
	selp.b32	%r148, %r147, %r146, %p113;
	mov.u32 	%r149, 0;
	mov.b64 	%fd77, {%r149, %r148};
	bra.uni 	BB1_91;

BB1_88:
	setp.gt.s32	%p110, %r9, -1;
	@%p110 bra 	BB1_91;

	cvt.rzi.f64.f64	%fd109, %fd69;
	setp.neu.f64	%p111, %fd109, %fd69;
	selp.f64	%fd77, 0dFFF8000000000000, %fd77, %p111;

BB1_91:
	add.f64 	%fd133, %fd69, %fd70;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r150}, %fd133;
	}
	and.b32  	%r151, %r150, 2146435072;
	setp.ne.s32	%p114, %r151, 2146435072;
	@%p114 bra 	BB1_92;

	setp.gtu.f64	%p115, %fd71, 0d7FF0000000000000;
	@%p115 bra 	BB1_102;

	abs.f64 	%fd110, %fd69;
	setp.gtu.f64	%p116, %fd110, 0d7FF0000000000000;
	@%p116 bra 	BB1_102;

	and.b32  	%r152, %r10, 2147483647;
	setp.ne.s32	%p117, %r152, 2146435072;
	@%p117 bra 	BB1_97;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r153, %temp}, %fd69;
	}
	setp.eq.s32	%p118, %r153, 0;
	@%p118 bra 	BB1_101;

BB1_97:
	and.b32  	%r154, %r9, 2147483647;
	setp.ne.s32	%p119, %r154, 2146435072;
	@%p119 bra 	BB1_98;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r155, %temp}, %fd70;
	}
	setp.ne.s32	%p120, %r155, 0;
	mov.f64 	%fd133, %fd77;
	@%p120 bra 	BB1_102;

	shr.s32 	%r156, %r10, 31;
	and.b32  	%r157, %r156, -2146435072;
	add.s32 	%r158, %r157, 2146435072;
	or.b32  	%r159, %r158, -2147483648;
	selp.b32	%r160, %r159, %r158, %p6;
	mov.u32 	%r161, 0;
	mov.b64 	%fd133, {%r161, %r160};
	bra.uni 	BB1_102;

BB1_92:
	mov.f64 	%fd133, %fd77;

BB1_102:
	setp.eq.f64	%p124, %fd69, 0d0000000000000000;
	setp.eq.f64	%p125, %fd70, 0d3FF0000000000000;
	or.pred  	%p126, %p125, %p124;
	selp.f64	%fd111, 0d3FF0000000000000, %fd133, %p126;
	ld.const.f64 	%fd112, [pMnt];
	fma.rn.f64 	%fd113, %fd68, %fd111, %fd112;
	mul.f64 	%fd114, %fd33, %fd54;
	mul.f64 	%fd115, %fd114, %fd113;
	st.param.f64	[func_retval0+0], %fd115;
	ret;

BB1_13:
	mov.f64 	%fd118, %fd13;
	bra.uni 	BB1_17;

BB1_30:
	mov.f64 	%fd121, %fd25;
	bra.uni 	BB1_34;

BB1_47:
	mov.f64 	%fd124, %fd38;
	bra.uni 	BB1_51;

BB1_64:
	mov.f64 	%fd127, %fd49;
	bra.uni 	BB1_68;

BB1_81:
	mov.f64 	%fd130, %fd63;
	bra.uni 	BB1_85;

BB1_98:
	mov.f64 	%fd133, %fd77;
	bra.uni 	BB1_102;

BB1_16:
	setp.gt.f64	%p21, %fd7, 0d3FF0000000000000;
	selp.b32	%r32, 2146435072, 0, %p21;
	xor.b32  	%r33, %r32, 2146435072;
	setp.lt.s32	%p22, %r2, 0;
	selp.b32	%r34, %r33, %r32, %p22;
	setp.eq.f64	%p23, %fd3, 0dBFF0000000000000;
	selp.b32	%r35, 1072693248, %r34, %p23;
	mov.u32 	%r36, 0;
	mov.b64 	%fd118, {%r36, %r35};
	bra.uni 	BB1_17;

BB1_33:
	setp.gt.f64	%p38, %fd19, 0d3FF0000000000000;
	selp.b32	%r58, 2146435072, 0, %p38;
	xor.b32  	%r59, %r58, 2146435072;
	setp.lt.s32	%p39, %r3, 0;
	selp.b32	%r60, %r59, %r58, %p39;
	setp.eq.f64	%p40, %fd6, 0dBFF0000000000000;
	selp.b32	%r61, 1072693248, %r60, %p40;
	mov.u32 	%r62, 0;
	mov.b64 	%fd121, {%r62, %r61};
	bra.uni 	BB1_34;

BB1_50:
	setp.gt.f64	%p61, %fd7, 0d3FF0000000000000;
	selp.b32	%r84, 2146435072, 0, %p61;
	xor.b32  	%r85, %r84, 2146435072;
	setp.lt.s32	%p62, %r5, 0;
	selp.b32	%r86, %r85, %r84, %p62;
	setp.eq.f64	%p63, %fd3, 0dBFF0000000000000;
	selp.b32	%r87, 1072693248, %r86, %p63;
	mov.u32 	%r88, 0;
	mov.b64 	%fd124, {%r88, %r87};
	bra.uni 	BB1_51;

BB1_67:
	setp.gt.f64	%p81, %fd19, 0d3FF0000000000000;
	selp.b32	%r110, 2146435072, 0, %p81;
	xor.b32  	%r111, %r110, 2146435072;
	setp.lt.s32	%p82, %r6, 0;
	selp.b32	%r112, %r111, %r110, %p82;
	setp.eq.f64	%p83, %fd6, 0dBFF0000000000000;
	selp.b32	%r113, 1072693248, %r112, %p83;
	mov.u32 	%r114, 0;
	mov.b64 	%fd127, {%r114, %r113};
	bra.uni 	BB1_68;

BB1_84:
	setp.gt.f64	%p101, %fd57, 0d3FF0000000000000;
	selp.b32	%r136, 2146435072, 0, %p101;
	xor.b32  	%r137, %r136, 2146435072;
	setp.lt.s32	%p102, %r8, 0;
	selp.b32	%r138, %r137, %r136, %p102;
	setp.eq.f64	%p103, %fd55, 0dBFF0000000000000;
	selp.b32	%r139, 1072693248, %r138, %p103;
	mov.u32 	%r140, 0;
	mov.b64 	%fd130, {%r140, %r139};
	bra.uni 	BB1_85;

BB1_101:
	setp.gt.f64	%p121, %fd71, 0d3FF0000000000000;
	selp.b32	%r162, 2146435072, 0, %p121;
	xor.b32  	%r163, %r162, 2146435072;
	setp.lt.s32	%p122, %r10, 0;
	selp.b32	%r164, %r163, %r162, %p122;
	setp.eq.f64	%p123, %fd70, 0dBFF0000000000000;
	selp.b32	%r165, 1072693248, %r164, %p123;
	mov.u32 	%r166, 0;
	mov.b64 	%fd133, {%r166, %r165};
	bra.uni 	BB1_102;
}

.func  (.param .b64 func_retval0) _Z4Dnn_dd(
	.param .b64 _Z4Dnn_dd_param_0,
	.param .b64 _Z4Dnn_dd_param_1
)
{
	.reg .pred 	%p<169>;
	.reg .b32 	%r<221>;
	.reg .f64 	%fd<178>;
	.reg .b64 	%rd<17>;


	ld.param.f64 	%fd109, [_Z4Dnn_dd_param_0];
	ld.param.f64 	%fd108, [_Z4Dnn_dd_param_1];
	ld.const.f64 	%fd1, [deln];
	ld.const.f64 	%fd2, [p_m];
	div.rn.f64 	%fd3, %fd109, %fd1;
	mov.f64 	%fd110, 0d3FF0000000000000;
	sub.f64 	%fd4, %fd110, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	ld.const.f64 	%fd5, [alpha];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd5;
	}
	bfe.u32 	%r13, %r2, 20, 11;
	add.s32 	%r14, %r13, -1012;
	mov.b64 	 %rd9, %fd5;
	shl.b64 	%rd1, %rd9, %r14;
	setp.eq.s64	%p9, %rd1, -9223372036854775808;
	abs.f64 	%fd6, %fd4;
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd6;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd12, [retval0+0];
	
	//{
	}// Callseq End 12
	setp.lt.s32	%p10, %r1, 0;
	and.pred  	%p1, %p10, %p9;
	@!%p1 bra 	BB2_2;
	bra.uni 	BB2_1;

BB2_1:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd12;
	}
	xor.b32  	%r16, %r15, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r17, %temp}, %fd12;
	}
	mov.b64 	%fd12, {%r17, %r16};

BB2_2:
	setp.eq.f64	%p11, %fd4, 0d0000000000000000;
	@%p11 bra 	BB2_5;
	bra.uni 	BB2_3;

BB2_5:
	selp.b32	%r18, %r1, 0, %p9;
	or.b32  	%r19, %r18, 2146435072;
	setp.lt.s32	%p15, %r2, 0;
	selp.b32	%r20, %r19, %r18, %p15;
	mov.u32 	%r21, 0;
	mov.b64 	%fd12, {%r21, %r20};
	bra.uni 	BB2_6;

BB2_3:
	setp.gt.s32	%p12, %r1, -1;
	@%p12 bra 	BB2_6;

	cvt.rzi.f64.f64	%fd111, %fd5;
	setp.neu.f64	%p13, %fd111, %fd5;
	selp.f64	%fd12, 0dFFF8000000000000, %fd12, %p13;

BB2_6:
	add.f64 	%fd156, %fd4, %fd5;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r22}, %fd156;
	}
	and.b32  	%r23, %r22, 2146435072;
	setp.ne.s32	%p16, %r23, 2146435072;
	@%p16 bra 	BB2_7;

	setp.gtu.f64	%p17, %fd6, 0d7FF0000000000000;
	@%p17 bra 	BB2_17;

	abs.f64 	%fd112, %fd5;
	setp.gtu.f64	%p18, %fd112, 0d7FF0000000000000;
	@%p18 bra 	BB2_17;

	and.b32  	%r24, %r2, 2147483647;
	setp.ne.s32	%p19, %r24, 2146435072;
	@%p19 bra 	BB2_12;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd5;
	}
	setp.eq.s32	%p20, %r25, 0;
	@%p20 bra 	BB2_16;

BB2_12:
	and.b32  	%r26, %r1, 2147483647;
	setp.ne.s32	%p21, %r26, 2146435072;
	@%p21 bra 	BB2_13;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r27, %temp}, %fd4;
	}
	setp.ne.s32	%p22, %r27, 0;
	mov.f64 	%fd156, %fd12;
	@%p22 bra 	BB2_17;

	shr.s32 	%r28, %r2, 31;
	and.b32  	%r29, %r28, -2146435072;
	add.s32 	%r30, %r29, 2146435072;
	or.b32  	%r31, %r30, -2147483648;
	selp.b32	%r32, %r31, %r30, %p1;
	mov.u32 	%r33, 0;
	mov.b64 	%fd156, {%r33, %r32};
	bra.uni 	BB2_17;

BB2_7:
	mov.f64 	%fd156, %fd12;

BB2_17:
	div.rn.f64 	%fd113, %fd2, %fd5;
	add.f64 	%fd17, %fd113, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd17;
	}
	add.f64 	%fd18, %fd2, 0dC000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd18;
	}
	bfe.u32 	%r39, %r4, 20, 11;
	add.s32 	%r40, %r39, -1012;
	mov.b64 	 %rd10, %fd18;
	shl.b64 	%rd2, %rd10, %r40;
	setp.eq.s64	%p26, %rd2, -9223372036854775808;
	abs.f64 	%fd19, %fd17;
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd19;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd18;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd25, [retval0+0];
	
	//{
	}// Callseq End 13
	setp.lt.s32	%p27, %r3, 0;
	and.pred  	%p2, %p27, %p26;
	@!%p2 bra 	BB2_19;
	bra.uni 	BB2_18;

BB2_18:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd25;
	}
	xor.b32  	%r42, %r41, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r43, %temp}, %fd25;
	}
	mov.b64 	%fd25, {%r43, %r42};

BB2_19:
	setp.eq.f64	%p28, %fd17, 0d0000000000000000;
	@%p28 bra 	BB2_22;
	bra.uni 	BB2_20;

BB2_22:
	selp.b32	%r44, %r3, 0, %p26;
	or.b32  	%r45, %r44, 2146435072;
	setp.lt.s32	%p32, %r4, 0;
	selp.b32	%r46, %r45, %r44, %p32;
	mov.u32 	%r47, 0;
	mov.b64 	%fd25, {%r47, %r46};
	bra.uni 	BB2_23;

BB2_20:
	setp.gt.s32	%p29, %r3, -1;
	@%p29 bra 	BB2_23;

	cvt.rzi.f64.f64	%fd114, %fd18;
	setp.neu.f64	%p30, %fd114, %fd18;
	selp.f64	%fd25, 0dFFF8000000000000, %fd25, %p30;

BB2_23:
	add.f64 	%fd159, %fd18, %fd17;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r48}, %fd159;
	}
	and.b32  	%r49, %r48, 2146435072;
	setp.ne.s32	%p33, %r49, 2146435072;
	@%p33 bra 	BB2_24;

	setp.gtu.f64	%p34, %fd19, 0d7FF0000000000000;
	@%p34 bra 	BB2_34;

	abs.f64 	%fd115, %fd18;
	setp.gtu.f64	%p35, %fd115, 0d7FF0000000000000;
	@%p35 bra 	BB2_34;

	and.b32  	%r50, %r4, 2147483647;
	setp.ne.s32	%p36, %r50, 2146435072;
	@%p36 bra 	BB2_29;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r51, %temp}, %fd18;
	}
	setp.eq.s32	%p37, %r51, 0;
	@%p37 bra 	BB2_33;

BB2_29:
	and.b32  	%r52, %r3, 2147483647;
	setp.ne.s32	%p38, %r52, 2146435072;
	@%p38 bra 	BB2_30;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r53, %temp}, %fd17;
	}
	setp.ne.s32	%p39, %r53, 0;
	mov.f64 	%fd159, %fd25;
	@%p39 bra 	BB2_34;

	shr.s32 	%r54, %r4, 31;
	and.b32  	%r55, %r54, -2146435072;
	add.s32 	%r56, %r55, 2146435072;
	or.b32  	%r57, %r56, -2147483648;
	selp.b32	%r58, %r57, %r56, %p2;
	mov.u32 	%r59, 0;
	mov.b64 	%fd159, {%r59, %r58};
	bra.uni 	BB2_34;

BB2_24:
	mov.f64 	%fd159, %fd25;

BB2_34:
	ld.const.f64 	%fd30, [gam_n];
	setp.eq.f64	%p43, %fd18, 0d0000000000000000;
	setp.eq.f64	%p44, %fd17, 0d3FF0000000000000;
	or.pred  	%p45, %p44, %p43;
	selp.f64	%fd116, 0d3FF0000000000000, %fd159, %p45;
	mul.f64 	%fd117, %fd2, %fd2;
	sub.f64 	%fd118, %fd117, %fd2;
	setp.eq.f64	%p46, %fd4, 0d3FF0000000000000;
	setp.eq.f64	%p47, %fd5, 0d0000000000000000;
	or.pred  	%p48, %p46, %p47;
	selp.f64	%fd119, 0d3FF0000000000000, %fd156, %p48;
	mul.f64 	%fd120, %fd118, %fd119;
	mul.f64 	%fd31, %fd120, %fd116;
	add.f64 	%fd32, %fd5, 0dC000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd32;
	}
	bfe.u32 	%r65, %r5, 20, 11;
	add.s32 	%r66, %r65, -1012;
	mov.b64 	 %rd11, %fd32;
	shl.b64 	%rd3, %rd11, %r66;
	setp.eq.s64	%p49, %rd3, -9223372036854775808;
	// Callseq Start 14
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd6;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd32;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd39, [retval0+0];
	
	//{
	}// Callseq End 14
	and.pred  	%p3, %p10, %p49;
	@!%p3 bra 	BB2_36;
	bra.uni 	BB2_35;

BB2_35:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r67}, %fd39;
	}
	xor.b32  	%r68, %r67, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r69, %temp}, %fd39;
	}
	mov.b64 	%fd39, {%r69, %r68};

BB2_36:
	mul.f64 	%fd121, %fd1, %fd1;
	div.rn.f64 	%fd36, %fd30, %fd121;
	@%p11 bra 	BB2_39;
	bra.uni 	BB2_37;

BB2_39:
	selp.b32	%r70, %r1, 0, %p49;
	or.b32  	%r71, %r70, 2146435072;
	setp.lt.s32	%p55, %r5, 0;
	selp.b32	%r72, %r71, %r70, %p55;
	mov.u32 	%r73, 0;
	mov.b64 	%fd39, {%r73, %r72};
	bra.uni 	BB2_40;

BB2_37:
	setp.gt.s32	%p52, %r1, -1;
	@%p52 bra 	BB2_40;

	cvt.rzi.f64.f64	%fd122, %fd32;
	setp.neu.f64	%p53, %fd122, %fd32;
	selp.f64	%fd39, 0dFFF8000000000000, %fd39, %p53;

BB2_40:
	add.f64 	%fd162, %fd32, %fd4;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r74}, %fd162;
	}
	and.b32  	%r75, %r74, 2146435072;
	setp.ne.s32	%p56, %r75, 2146435072;
	@%p56 bra 	BB2_41;

	setp.gtu.f64	%p57, %fd6, 0d7FF0000000000000;
	@%p57 bra 	BB2_51;

	abs.f64 	%fd123, %fd32;
	setp.gtu.f64	%p58, %fd123, 0d7FF0000000000000;
	@%p58 bra 	BB2_51;

	and.b32  	%r76, %r5, 2147483647;
	setp.ne.s32	%p59, %r76, 2146435072;
	@%p59 bra 	BB2_46;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r77, %temp}, %fd32;
	}
	setp.eq.s32	%p60, %r77, 0;
	@%p60 bra 	BB2_50;

BB2_46:
	and.b32  	%r78, %r1, 2147483647;
	setp.ne.s32	%p61, %r78, 2146435072;
	@%p61 bra 	BB2_47;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r79, %temp}, %fd4;
	}
	setp.ne.s32	%p62, %r79, 0;
	mov.f64 	%fd162, %fd39;
	@%p62 bra 	BB2_51;

	shr.s32 	%r80, %r5, 31;
	and.b32  	%r81, %r80, -2146435072;
	add.s32 	%r82, %r81, 2146435072;
	or.b32  	%r83, %r82, -2147483648;
	selp.b32	%r84, %r83, %r82, %p3;
	mov.u32 	%r85, 0;
	mov.b64 	%fd162, {%r85, %r84};
	bra.uni 	BB2_51;

BB2_41:
	mov.f64 	%fd162, %fd39;

BB2_51:
	setp.eq.f64	%p66, %fd32, 0d0000000000000000;
	or.pred  	%p68, %p46, %p66;
	selp.f64	%fd44, 0d3FF0000000000000, %fd162, %p68;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd2;
	}
	bfe.u32 	%r91, %r6, 20, 11;
	add.s32 	%r92, %r91, -1012;
	mov.b64 	 %rd12, %fd2;
	shl.b64 	%rd4, %rd12, %r92;
	setp.eq.s64	%p69, %rd4, -9223372036854775808;
	// Callseq Start 15
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd19;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd2;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd50, [retval0+0];
	
	//{
	}// Callseq End 15
	and.pred  	%p4, %p27, %p69;
	@!%p4 bra 	BB2_53;
	bra.uni 	BB2_52;

BB2_52:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r93}, %fd50;
	}
	xor.b32  	%r94, %r93, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r95, %temp}, %fd50;
	}
	mov.b64 	%fd50, {%r95, %r94};

BB2_53:
	@%p28 bra 	BB2_56;
	bra.uni 	BB2_54;

BB2_56:
	selp.b32	%r96, %r3, 0, %p69;
	or.b32  	%r97, %r96, 2146435072;
	setp.lt.s32	%p75, %r6, 0;
	selp.b32	%r98, %r97, %r96, %p75;
	mov.u32 	%r99, 0;
	mov.b64 	%fd50, {%r99, %r98};
	bra.uni 	BB2_57;

BB2_54:
	setp.gt.s32	%p72, %r3, -1;
	@%p72 bra 	BB2_57;

	cvt.rzi.f64.f64	%fd124, %fd2;
	setp.neu.f64	%p73, %fd124, %fd2;
	selp.f64	%fd50, 0dFFF8000000000000, %fd50, %p73;

BB2_57:
	add.f64 	%fd165, %fd2, %fd17;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r100}, %fd165;
	}
	and.b32  	%r101, %r100, 2146435072;
	setp.ne.s32	%p76, %r101, 2146435072;
	@%p76 bra 	BB2_58;

	setp.gtu.f64	%p77, %fd19, 0d7FF0000000000000;
	@%p77 bra 	BB2_68;

	abs.f64 	%fd125, %fd2;
	setp.gtu.f64	%p78, %fd125, 0d7FF0000000000000;
	@%p78 bra 	BB2_68;

	and.b32  	%r102, %r6, 2147483647;
	setp.ne.s32	%p79, %r102, 2146435072;
	@%p79 bra 	BB2_63;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r103, %temp}, %fd2;
	}
	setp.eq.s32	%p80, %r103, 0;
	@%p80 bra 	BB2_67;

BB2_63:
	and.b32  	%r104, %r3, 2147483647;
	setp.ne.s32	%p81, %r104, 2146435072;
	@%p81 bra 	BB2_64;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r105, %temp}, %fd17;
	}
	setp.ne.s32	%p82, %r105, 0;
	mov.f64 	%fd165, %fd50;
	@%p82 bra 	BB2_68;

	shr.s32 	%r106, %r6, 31;
	and.b32  	%r107, %r106, -2146435072;
	add.s32 	%r108, %r107, 2146435072;
	or.b32  	%r109, %r108, -2147483648;
	selp.b32	%r110, %r109, %r108, %p4;
	mov.u32 	%r111, 0;
	mov.b64 	%fd165, {%r111, %r110};
	bra.uni 	BB2_68;

BB2_58:
	mov.f64 	%fd165, %fd50;

BB2_68:
	setp.eq.f64	%p86, %fd2, 0d0000000000000000;
	or.pred  	%p88, %p44, %p86;
	selp.f64	%fd126, 0d3FF0000000000000, %fd165, %p88;
	mul.f64 	%fd127, %fd5, %fd5;
	sub.f64 	%fd128, %fd127, %fd5;
	mul.f64 	%fd129, %fd128, %fd44;
	mul.f64 	%fd55, %fd129, %fd126;
	add.f64 	%fd56, %fd5, 0dBFF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd56;
	}
	bfe.u32 	%r117, %r7, 20, 11;
	add.s32 	%r118, %r117, -1012;
	mov.b64 	 %rd13, %fd56;
	shl.b64 	%rd5, %rd13, %r118;
	setp.eq.s64	%p89, %rd5, -9223372036854775808;
	// Callseq Start 16
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd6;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd56;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd62, [retval0+0];
	
	//{
	}// Callseq End 16
	and.pred  	%p5, %p10, %p89;
	@!%p5 bra 	BB2_70;
	bra.uni 	BB2_69;

BB2_69:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r119}, %fd62;
	}
	xor.b32  	%r120, %r119, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r121, %temp}, %fd62;
	}
	mov.b64 	%fd62, {%r121, %r120};

BB2_70:
	@%p11 bra 	BB2_73;
	bra.uni 	BB2_71;

BB2_73:
	selp.b32	%r122, %r1, 0, %p89;
	or.b32  	%r123, %r122, 2146435072;
	setp.lt.s32	%p95, %r7, 0;
	selp.b32	%r124, %r123, %r122, %p95;
	mov.u32 	%r125, 0;
	mov.b64 	%fd62, {%r125, %r124};
	bra.uni 	BB2_74;

BB2_71:
	setp.gt.s32	%p92, %r1, -1;
	@%p92 bra 	BB2_74;

	cvt.rzi.f64.f64	%fd130, %fd56;
	setp.neu.f64	%p93, %fd130, %fd56;
	selp.f64	%fd62, 0dFFF8000000000000, %fd62, %p93;

BB2_74:
	add.f64 	%fd168, %fd4, %fd56;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r126}, %fd168;
	}
	and.b32  	%r127, %r126, 2146435072;
	setp.ne.s32	%p96, %r127, 2146435072;
	@%p96 bra 	BB2_75;

	setp.gtu.f64	%p97, %fd6, 0d7FF0000000000000;
	@%p97 bra 	BB2_85;

	abs.f64 	%fd131, %fd56;
	setp.gtu.f64	%p98, %fd131, 0d7FF0000000000000;
	@%p98 bra 	BB2_85;

	and.b32  	%r128, %r7, 2147483647;
	setp.ne.s32	%p99, %r128, 2146435072;
	@%p99 bra 	BB2_80;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r129, %temp}, %fd56;
	}
	setp.eq.s32	%p100, %r129, 0;
	@%p100 bra 	BB2_84;

BB2_80:
	and.b32  	%r130, %r1, 2147483647;
	setp.ne.s32	%p101, %r130, 2146435072;
	@%p101 bra 	BB2_81;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r131, %temp}, %fd4;
	}
	setp.ne.s32	%p102, %r131, 0;
	mov.f64 	%fd168, %fd62;
	@%p102 bra 	BB2_85;

	shr.s32 	%r132, %r7, 31;
	and.b32  	%r133, %r132, -2146435072;
	add.s32 	%r134, %r133, 2146435072;
	or.b32  	%r135, %r134, -2147483648;
	selp.b32	%r136, %r135, %r134, %p5;
	mov.u32 	%r137, 0;
	mov.b64 	%fd168, {%r137, %r136};
	bra.uni 	BB2_85;

BB2_75:
	mov.f64 	%fd168, %fd62;

BB2_85:
	setp.eq.f64	%p106, %fd56, 0d0000000000000000;
	or.pred  	%p108, %p46, %p106;
	selp.f64	%fd132, 0d3FF0000000000000, %fd168, %p108;
	add.f64 	%fd133, %fd5, %fd5;
	mul.f64 	%fd134, %fd133, %fd2;
	mul.f64 	%fd67, %fd134, %fd132;
	add.f64 	%fd68, %fd2, 0dBFF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd68;
	}
	bfe.u32 	%r143, %r8, 20, 11;
	add.s32 	%r144, %r143, -1012;
	mov.b64 	 %rd14, %fd68;
	shl.b64 	%rd6, %rd14, %r144;
	setp.eq.s64	%p109, %rd6, -9223372036854775808;
	// Callseq Start 17
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd19;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd68;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd74, [retval0+0];
	
	//{
	}// Callseq End 17
	and.pred  	%p6, %p27, %p109;
	@!%p6 bra 	BB2_87;
	bra.uni 	BB2_86;

BB2_86:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r145}, %fd74;
	}
	xor.b32  	%r146, %r145, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r147, %temp}, %fd74;
	}
	mov.b64 	%fd74, {%r147, %r146};

BB2_87:
	@%p28 bra 	BB2_90;
	bra.uni 	BB2_88;

BB2_90:
	selp.b32	%r148, %r3, 0, %p109;
	or.b32  	%r149, %r148, 2146435072;
	setp.lt.s32	%p115, %r8, 0;
	selp.b32	%r150, %r149, %r148, %p115;
	mov.u32 	%r151, 0;
	mov.b64 	%fd74, {%r151, %r150};
	bra.uni 	BB2_91;

BB2_88:
	setp.gt.s32	%p112, %r3, -1;
	@%p112 bra 	BB2_91;

	cvt.rzi.f64.f64	%fd135, %fd68;
	setp.neu.f64	%p113, %fd135, %fd68;
	selp.f64	%fd74, 0dFFF8000000000000, %fd74, %p113;

BB2_91:
	add.f64 	%fd171, %fd68, %fd17;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r152}, %fd171;
	}
	and.b32  	%r153, %r152, 2146435072;
	setp.ne.s32	%p116, %r153, 2146435072;
	@%p116 bra 	BB2_92;

	setp.gtu.f64	%p117, %fd19, 0d7FF0000000000000;
	@%p117 bra 	BB2_102;

	abs.f64 	%fd136, %fd68;
	setp.gtu.f64	%p118, %fd136, 0d7FF0000000000000;
	@%p118 bra 	BB2_102;

	and.b32  	%r154, %r8, 2147483647;
	setp.ne.s32	%p119, %r154, 2146435072;
	@%p119 bra 	BB2_97;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r155, %temp}, %fd68;
	}
	setp.eq.s32	%p120, %r155, 0;
	@%p120 bra 	BB2_101;

BB2_97:
	and.b32  	%r156, %r3, 2147483647;
	setp.ne.s32	%p121, %r156, 2146435072;
	@%p121 bra 	BB2_98;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r157, %temp}, %fd17;
	}
	setp.ne.s32	%p122, %r157, 0;
	mov.f64 	%fd171, %fd74;
	@%p122 bra 	BB2_102;

	shr.s32 	%r158, %r8, 31;
	and.b32  	%r159, %r158, -2146435072;
	add.s32 	%r160, %r159, 2146435072;
	or.b32  	%r161, %r160, -2147483648;
	selp.b32	%r162, %r161, %r160, %p6;
	mov.u32 	%r163, 0;
	mov.b64 	%fd171, {%r163, %r162};
	bra.uni 	BB2_102;

BB2_92:
	mov.f64 	%fd171, %fd74;

BB2_102:
	setp.eq.f64	%p126, %fd68, 0d0000000000000000;
	or.pred  	%p128, %p44, %p126;
	selp.f64	%fd137, 0d3FF0000000000000, %fd171, %p128;
	mul.f64 	%fd79, %fd67, %fd137;
	ld.const.f64 	%fd138, [delt];
	div.rn.f64 	%fd80, %fd108, %fd138;
	sub.f64 	%fd81, %fd110, %fd80;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9}, %fd81;
	}
	ld.const.f64 	%fd82, [beta];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd82;
	}
	bfe.u32 	%r169, %r10, 20, 11;
	add.s32 	%r170, %r169, -1012;
	mov.b64 	 %rd15, %fd82;
	shl.b64 	%rd7, %rd15, %r170;
	setp.eq.s64	%p129, %rd7, -9223372036854775808;
	abs.f64 	%fd83, %fd81;
	// Callseq Start 18
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd83;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd82;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd89, [retval0+0];
	
	//{
	}// Callseq End 18
	setp.lt.s32	%p130, %r9, 0;
	and.pred  	%p7, %p130, %p129;
	@!%p7 bra 	BB2_104;
	bra.uni 	BB2_103;

BB2_103:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r171}, %fd89;
	}
	xor.b32  	%r172, %r171, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r173, %temp}, %fd89;
	}
	mov.b64 	%fd89, {%r173, %r172};

BB2_104:
	setp.eq.f64	%p131, %fd81, 0d0000000000000000;
	@%p131 bra 	BB2_107;
	bra.uni 	BB2_105;

BB2_107:
	selp.b32	%r174, %r9, 0, %p129;
	or.b32  	%r175, %r174, 2146435072;
	setp.lt.s32	%p135, %r10, 0;
	selp.b32	%r176, %r175, %r174, %p135;
	mov.u32 	%r177, 0;
	mov.b64 	%fd89, {%r177, %r176};
	bra.uni 	BB2_108;

BB2_105:
	setp.gt.s32	%p132, %r9, -1;
	@%p132 bra 	BB2_108;

	cvt.rzi.f64.f64	%fd140, %fd82;
	setp.neu.f64	%p133, %fd140, %fd82;
	selp.f64	%fd89, 0dFFF8000000000000, %fd89, %p133;

BB2_108:
	add.f64 	%fd174, %fd81, %fd82;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r178}, %fd174;
	}
	and.b32  	%r179, %r178, 2146435072;
	setp.ne.s32	%p136, %r179, 2146435072;
	@%p136 bra 	BB2_109;

	setp.gtu.f64	%p137, %fd83, 0d7FF0000000000000;
	@%p137 bra 	BB2_119;

	abs.f64 	%fd141, %fd82;
	setp.gtu.f64	%p138, %fd141, 0d7FF0000000000000;
	@%p138 bra 	BB2_119;

	and.b32  	%r180, %r10, 2147483647;
	setp.ne.s32	%p139, %r180, 2146435072;
	@%p139 bra 	BB2_114;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r181, %temp}, %fd82;
	}
	setp.eq.s32	%p140, %r181, 0;
	@%p140 bra 	BB2_118;

BB2_114:
	and.b32  	%r182, %r9, 2147483647;
	setp.ne.s32	%p141, %r182, 2146435072;
	@%p141 bra 	BB2_115;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r183, %temp}, %fd81;
	}
	setp.ne.s32	%p142, %r183, 0;
	mov.f64 	%fd174, %fd89;
	@%p142 bra 	BB2_119;

	shr.s32 	%r184, %r10, 31;
	and.b32  	%r185, %r184, -2146435072;
	add.s32 	%r186, %r185, 2146435072;
	or.b32  	%r187, %r186, -2147483648;
	selp.b32	%r188, %r187, %r186, %p7;
	mov.u32 	%r189, 0;
	mov.b64 	%fd174, {%r189, %r188};
	bra.uni 	BB2_119;

BB2_109:
	mov.f64 	%fd174, %fd89;

BB2_119:
	ld.const.f64 	%fd142, [gam_t];
	setp.eq.f64	%p146, %fd82, 0d0000000000000000;
	setp.eq.f64	%p147, %fd81, 0d3FF0000000000000;
	or.pred  	%p148, %p147, %p146;
	selp.f64	%fd143, 0d3FF0000000000000, %fd174, %p148;
	mul.f64 	%fd94, %fd142, %fd143;
	ld.const.f64 	%fd95, [p_n];
	div.rn.f64 	%fd144, %fd95, %fd82;
	add.f64 	%fd96, %fd144, %fd80;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd96;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r12}, %fd95;
	}
	bfe.u32 	%r195, %r12, 20, 11;
	add.s32 	%r196, %r195, -1012;
	mov.b64 	 %rd16, %fd95;
	shl.b64 	%rd8, %rd16, %r196;
	setp.eq.s64	%p149, %rd8, -9223372036854775808;
	abs.f64 	%fd97, %fd96;
	// Callseq Start 19
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd97;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd95;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd103, [retval0+0];
	
	//{
	}// Callseq End 19
	setp.lt.s32	%p150, %r11, 0;
	and.pred  	%p8, %p150, %p149;
	@!%p8 bra 	BB2_121;
	bra.uni 	BB2_120;

BB2_120:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r197}, %fd103;
	}
	xor.b32  	%r198, %r197, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r199, %temp}, %fd103;
	}
	mov.b64 	%fd103, {%r199, %r198};

BB2_121:
	setp.eq.f64	%p151, %fd96, 0d0000000000000000;
	@%p151 bra 	BB2_124;
	bra.uni 	BB2_122;

BB2_124:
	selp.b32	%r200, %r11, 0, %p149;
	or.b32  	%r201, %r200, 2146435072;
	setp.lt.s32	%p155, %r12, 0;
	selp.b32	%r202, %r201, %r200, %p155;
	mov.u32 	%r203, 0;
	mov.b64 	%fd103, {%r203, %r202};
	bra.uni 	BB2_125;

BB2_122:
	setp.gt.s32	%p152, %r11, -1;
	@%p152 bra 	BB2_125;

	cvt.rzi.f64.f64	%fd145, %fd95;
	setp.neu.f64	%p153, %fd145, %fd95;
	selp.f64	%fd103, 0dFFF8000000000000, %fd103, %p153;

BB2_125:
	add.f64 	%fd177, %fd95, %fd96;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r204}, %fd177;
	}
	and.b32  	%r205, %r204, 2146435072;
	setp.ne.s32	%p156, %r205, 2146435072;
	@%p156 bra 	BB2_126;

	setp.gtu.f64	%p157, %fd97, 0d7FF0000000000000;
	@%p157 bra 	BB2_136;

	abs.f64 	%fd146, %fd95;
	setp.gtu.f64	%p158, %fd146, 0d7FF0000000000000;
	@%p158 bra 	BB2_136;

	and.b32  	%r206, %r12, 2147483647;
	setp.ne.s32	%p159, %r206, 2146435072;
	@%p159 bra 	BB2_131;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r207, %temp}, %fd95;
	}
	setp.eq.s32	%p160, %r207, 0;
	@%p160 bra 	BB2_135;

BB2_131:
	and.b32  	%r208, %r11, 2147483647;
	setp.ne.s32	%p161, %r208, 2146435072;
	@%p161 bra 	BB2_132;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r209, %temp}, %fd96;
	}
	setp.ne.s32	%p162, %r209, 0;
	mov.f64 	%fd177, %fd103;
	@%p162 bra 	BB2_136;

	shr.s32 	%r210, %r12, 31;
	and.b32  	%r211, %r210, -2146435072;
	add.s32 	%r212, %r211, 2146435072;
	or.b32  	%r213, %r212, -2147483648;
	selp.b32	%r214, %r213, %r212, %p8;
	mov.u32 	%r215, 0;
	mov.b64 	%fd177, {%r215, %r214};
	bra.uni 	BB2_136;

BB2_126:
	mov.f64 	%fd177, %fd103;

BB2_136:
	setp.eq.f64	%p166, %fd95, 0d0000000000000000;
	setp.eq.f64	%p167, %fd96, 0d3FF0000000000000;
	or.pred  	%p168, %p167, %p166;
	selp.f64	%fd147, 0d3FF0000000000000, %fd177, %p168;
	ld.const.f64 	%fd148, [pMtn];
	fma.rn.f64 	%fd149, %fd94, %fd147, %fd148;
	add.f64 	%fd150, %fd31, %fd55;
	sub.f64 	%fd151, %fd150, %fd79;
	mul.f64 	%fd152, %fd36, %fd151;
	mul.f64 	%fd153, %fd152, %fd149;
	st.param.f64	[func_retval0+0], %fd153;
	ret;

BB2_13:
	mov.f64 	%fd156, %fd12;
	bra.uni 	BB2_17;

BB2_30:
	mov.f64 	%fd159, %fd25;
	bra.uni 	BB2_34;

BB2_47:
	mov.f64 	%fd162, %fd39;
	bra.uni 	BB2_51;

BB2_64:
	mov.f64 	%fd165, %fd50;
	bra.uni 	BB2_68;

BB2_81:
	mov.f64 	%fd168, %fd62;
	bra.uni 	BB2_85;

BB2_98:
	mov.f64 	%fd171, %fd74;
	bra.uni 	BB2_102;

BB2_115:
	mov.f64 	%fd174, %fd89;
	bra.uni 	BB2_119;

BB2_132:
	mov.f64 	%fd177, %fd103;
	bra.uni 	BB2_136;

BB2_16:
	setp.gt.f64	%p23, %fd6, 0d3FF0000000000000;
	selp.b32	%r34, 2146435072, 0, %p23;
	xor.b32  	%r35, %r34, 2146435072;
	setp.lt.s32	%p24, %r2, 0;
	selp.b32	%r36, %r35, %r34, %p24;
	setp.eq.f64	%p25, %fd4, 0dBFF0000000000000;
	selp.b32	%r37, 1072693248, %r36, %p25;
	mov.u32 	%r38, 0;
	mov.b64 	%fd156, {%r38, %r37};
	bra.uni 	BB2_17;

BB2_33:
	setp.gt.f64	%p40, %fd19, 0d3FF0000000000000;
	selp.b32	%r60, 2146435072, 0, %p40;
	xor.b32  	%r61, %r60, 2146435072;
	setp.lt.s32	%p41, %r4, 0;
	selp.b32	%r62, %r61, %r60, %p41;
	setp.eq.f64	%p42, %fd17, 0dBFF0000000000000;
	selp.b32	%r63, 1072693248, %r62, %p42;
	mov.u32 	%r64, 0;
	mov.b64 	%fd159, {%r64, %r63};
	bra.uni 	BB2_34;

BB2_50:
	setp.gt.f64	%p63, %fd6, 0d3FF0000000000000;
	selp.b32	%r86, 2146435072, 0, %p63;
	xor.b32  	%r87, %r86, 2146435072;
	setp.lt.s32	%p64, %r5, 0;
	selp.b32	%r88, %r87, %r86, %p64;
	setp.eq.f64	%p65, %fd4, 0dBFF0000000000000;
	selp.b32	%r89, 1072693248, %r88, %p65;
	mov.u32 	%r90, 0;
	mov.b64 	%fd162, {%r90, %r89};
	bra.uni 	BB2_51;

BB2_67:
	setp.gt.f64	%p83, %fd19, 0d3FF0000000000000;
	selp.b32	%r112, 2146435072, 0, %p83;
	xor.b32  	%r113, %r112, 2146435072;
	setp.lt.s32	%p84, %r6, 0;
	selp.b32	%r114, %r113, %r112, %p84;
	setp.eq.f64	%p85, %fd17, 0dBFF0000000000000;
	selp.b32	%r115, 1072693248, %r114, %p85;
	mov.u32 	%r116, 0;
	mov.b64 	%fd165, {%r116, %r115};
	bra.uni 	BB2_68;

BB2_84:
	setp.gt.f64	%p103, %fd6, 0d3FF0000000000000;
	selp.b32	%r138, 2146435072, 0, %p103;
	xor.b32  	%r139, %r138, 2146435072;
	setp.lt.s32	%p104, %r7, 0;
	selp.b32	%r140, %r139, %r138, %p104;
	setp.eq.f64	%p105, %fd4, 0dBFF0000000000000;
	selp.b32	%r141, 1072693248, %r140, %p105;
	mov.u32 	%r142, 0;
	mov.b64 	%fd168, {%r142, %r141};
	bra.uni 	BB2_85;

BB2_101:
	setp.gt.f64	%p123, %fd19, 0d3FF0000000000000;
	selp.b32	%r164, 2146435072, 0, %p123;
	xor.b32  	%r165, %r164, 2146435072;
	setp.lt.s32	%p124, %r8, 0;
	selp.b32	%r166, %r165, %r164, %p124;
	setp.eq.f64	%p125, %fd17, 0dBFF0000000000000;
	selp.b32	%r167, 1072693248, %r166, %p125;
	mov.u32 	%r168, 0;
	mov.b64 	%fd171, {%r168, %r167};
	bra.uni 	BB2_102;

BB2_118:
	setp.gt.f64	%p143, %fd83, 0d3FF0000000000000;
	selp.b32	%r190, 2146435072, 0, %p143;
	xor.b32  	%r191, %r190, 2146435072;
	setp.lt.s32	%p144, %r10, 0;
	selp.b32	%r192, %r191, %r190, %p144;
	setp.eq.f64	%p145, %fd81, 0dBFF0000000000000;
	selp.b32	%r193, 1072693248, %r192, %p145;
	mov.u32 	%r194, 0;
	mov.b64 	%fd174, {%r194, %r193};
	bra.uni 	BB2_119;

BB2_135:
	setp.gt.f64	%p163, %fd97, 0d3FF0000000000000;
	selp.b32	%r216, 2146435072, 0, %p163;
	xor.b32  	%r217, %r216, 2146435072;
	setp.lt.s32	%p164, %r12, 0;
	selp.b32	%r218, %r217, %r216, %p164;
	setp.eq.f64	%p165, %fd96, 0dBFF0000000000000;
	selp.b32	%r219, 1072693248, %r218, %p165;
	mov.u32 	%r220, 0;
	mov.b64 	%fd177, {%r220, %r219};
	bra.uni 	BB2_136;
}

.func  (.param .b64 func_retval0) _Z4Dtt_dd(
	.param .b64 _Z4Dtt_dd_param_0,
	.param .b64 _Z4Dtt_dd_param_1
)
{
	.reg .pred 	%p<169>;
	.reg .b32 	%r<221>;
	.reg .f64 	%fd<178>;
	.reg .b64 	%rd<17>;


	ld.param.f64 	%fd108, [_Z4Dtt_dd_param_0];
	ld.param.f64 	%fd109, [_Z4Dtt_dd_param_1];
	ld.const.f64 	%fd1, [delt];
	ld.const.f64 	%fd2, [p_n];
	div.rn.f64 	%fd3, %fd109, %fd1;
	mov.f64 	%fd110, 0d3FF0000000000000;
	sub.f64 	%fd4, %fd110, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	ld.const.f64 	%fd5, [beta];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd5;
	}
	bfe.u32 	%r13, %r2, 20, 11;
	add.s32 	%r14, %r13, -1012;
	mov.b64 	 %rd9, %fd5;
	shl.b64 	%rd1, %rd9, %r14;
	setp.eq.s64	%p9, %rd1, -9223372036854775808;
	abs.f64 	%fd6, %fd4;
	// Callseq Start 20
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd6;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd12, [retval0+0];
	
	//{
	}// Callseq End 20
	setp.lt.s32	%p10, %r1, 0;
	and.pred  	%p1, %p10, %p9;
	@!%p1 bra 	BB3_2;
	bra.uni 	BB3_1;

BB3_1:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd12;
	}
	xor.b32  	%r16, %r15, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r17, %temp}, %fd12;
	}
	mov.b64 	%fd12, {%r17, %r16};

BB3_2:
	setp.eq.f64	%p11, %fd4, 0d0000000000000000;
	@%p11 bra 	BB3_5;
	bra.uni 	BB3_3;

BB3_5:
	selp.b32	%r18, %r1, 0, %p9;
	or.b32  	%r19, %r18, 2146435072;
	setp.lt.s32	%p15, %r2, 0;
	selp.b32	%r20, %r19, %r18, %p15;
	mov.u32 	%r21, 0;
	mov.b64 	%fd12, {%r21, %r20};
	bra.uni 	BB3_6;

BB3_3:
	setp.gt.s32	%p12, %r1, -1;
	@%p12 bra 	BB3_6;

	cvt.rzi.f64.f64	%fd111, %fd5;
	setp.neu.f64	%p13, %fd111, %fd5;
	selp.f64	%fd12, 0dFFF8000000000000, %fd12, %p13;

BB3_6:
	add.f64 	%fd156, %fd4, %fd5;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r22}, %fd156;
	}
	and.b32  	%r23, %r22, 2146435072;
	setp.ne.s32	%p16, %r23, 2146435072;
	@%p16 bra 	BB3_7;

	setp.gtu.f64	%p17, %fd6, 0d7FF0000000000000;
	@%p17 bra 	BB3_17;

	abs.f64 	%fd112, %fd5;
	setp.gtu.f64	%p18, %fd112, 0d7FF0000000000000;
	@%p18 bra 	BB3_17;

	and.b32  	%r24, %r2, 2147483647;
	setp.ne.s32	%p19, %r24, 2146435072;
	@%p19 bra 	BB3_12;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd5;
	}
	setp.eq.s32	%p20, %r25, 0;
	@%p20 bra 	BB3_16;

BB3_12:
	and.b32  	%r26, %r1, 2147483647;
	setp.ne.s32	%p21, %r26, 2146435072;
	@%p21 bra 	BB3_13;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r27, %temp}, %fd4;
	}
	setp.ne.s32	%p22, %r27, 0;
	mov.f64 	%fd156, %fd12;
	@%p22 bra 	BB3_17;

	shr.s32 	%r28, %r2, 31;
	and.b32  	%r29, %r28, -2146435072;
	add.s32 	%r30, %r29, 2146435072;
	or.b32  	%r31, %r30, -2147483648;
	selp.b32	%r32, %r31, %r30, %p1;
	mov.u32 	%r33, 0;
	mov.b64 	%fd156, {%r33, %r32};
	bra.uni 	BB3_17;

BB3_7:
	mov.f64 	%fd156, %fd12;

BB3_17:
	div.rn.f64 	%fd113, %fd2, %fd5;
	add.f64 	%fd17, %fd113, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd17;
	}
	add.f64 	%fd18, %fd2, 0dC000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd18;
	}
	bfe.u32 	%r39, %r4, 20, 11;
	add.s32 	%r40, %r39, -1012;
	mov.b64 	 %rd10, %fd18;
	shl.b64 	%rd2, %rd10, %r40;
	setp.eq.s64	%p26, %rd2, -9223372036854775808;
	abs.f64 	%fd19, %fd17;
	// Callseq Start 21
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd19;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd18;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd25, [retval0+0];
	
	//{
	}// Callseq End 21
	setp.lt.s32	%p27, %r3, 0;
	and.pred  	%p2, %p27, %p26;
	@!%p2 bra 	BB3_19;
	bra.uni 	BB3_18;

BB3_18:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd25;
	}
	xor.b32  	%r42, %r41, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r43, %temp}, %fd25;
	}
	mov.b64 	%fd25, {%r43, %r42};

BB3_19:
	setp.eq.f64	%p28, %fd17, 0d0000000000000000;
	@%p28 bra 	BB3_22;
	bra.uni 	BB3_20;

BB3_22:
	selp.b32	%r44, %r3, 0, %p26;
	or.b32  	%r45, %r44, 2146435072;
	setp.lt.s32	%p32, %r4, 0;
	selp.b32	%r46, %r45, %r44, %p32;
	mov.u32 	%r47, 0;
	mov.b64 	%fd25, {%r47, %r46};
	bra.uni 	BB3_23;

BB3_20:
	setp.gt.s32	%p29, %r3, -1;
	@%p29 bra 	BB3_23;

	cvt.rzi.f64.f64	%fd114, %fd18;
	setp.neu.f64	%p30, %fd114, %fd18;
	selp.f64	%fd25, 0dFFF8000000000000, %fd25, %p30;

BB3_23:
	add.f64 	%fd159, %fd18, %fd17;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r48}, %fd159;
	}
	and.b32  	%r49, %r48, 2146435072;
	setp.ne.s32	%p33, %r49, 2146435072;
	@%p33 bra 	BB3_24;

	setp.gtu.f64	%p34, %fd19, 0d7FF0000000000000;
	@%p34 bra 	BB3_34;

	abs.f64 	%fd115, %fd18;
	setp.gtu.f64	%p35, %fd115, 0d7FF0000000000000;
	@%p35 bra 	BB3_34;

	and.b32  	%r50, %r4, 2147483647;
	setp.ne.s32	%p36, %r50, 2146435072;
	@%p36 bra 	BB3_29;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r51, %temp}, %fd18;
	}
	setp.eq.s32	%p37, %r51, 0;
	@%p37 bra 	BB3_33;

BB3_29:
	and.b32  	%r52, %r3, 2147483647;
	setp.ne.s32	%p38, %r52, 2146435072;
	@%p38 bra 	BB3_30;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r53, %temp}, %fd17;
	}
	setp.ne.s32	%p39, %r53, 0;
	mov.f64 	%fd159, %fd25;
	@%p39 bra 	BB3_34;

	shr.s32 	%r54, %r4, 31;
	and.b32  	%r55, %r54, -2146435072;
	add.s32 	%r56, %r55, 2146435072;
	or.b32  	%r57, %r56, -2147483648;
	selp.b32	%r58, %r57, %r56, %p2;
	mov.u32 	%r59, 0;
	mov.b64 	%fd159, {%r59, %r58};
	bra.uni 	BB3_34;

BB3_24:
	mov.f64 	%fd159, %fd25;

BB3_34:
	ld.const.f64 	%fd30, [gam_t];
	setp.eq.f64	%p43, %fd18, 0d0000000000000000;
	setp.eq.f64	%p44, %fd17, 0d3FF0000000000000;
	or.pred  	%p45, %p44, %p43;
	selp.f64	%fd116, 0d3FF0000000000000, %fd159, %p45;
	mul.f64 	%fd117, %fd2, %fd2;
	sub.f64 	%fd118, %fd117, %fd2;
	setp.eq.f64	%p46, %fd4, 0d3FF0000000000000;
	setp.eq.f64	%p47, %fd5, 0d0000000000000000;
	or.pred  	%p48, %p46, %p47;
	selp.f64	%fd119, 0d3FF0000000000000, %fd156, %p48;
	mul.f64 	%fd120, %fd118, %fd119;
	mul.f64 	%fd31, %fd120, %fd116;
	add.f64 	%fd32, %fd5, 0dC000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd32;
	}
	bfe.u32 	%r65, %r5, 20, 11;
	add.s32 	%r66, %r65, -1012;
	mov.b64 	 %rd11, %fd32;
	shl.b64 	%rd3, %rd11, %r66;
	setp.eq.s64	%p49, %rd3, -9223372036854775808;
	// Callseq Start 22
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd6;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd32;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd39, [retval0+0];
	
	//{
	}// Callseq End 22
	and.pred  	%p3, %p10, %p49;
	@!%p3 bra 	BB3_36;
	bra.uni 	BB3_35;

BB3_35:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r67}, %fd39;
	}
	xor.b32  	%r68, %r67, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r69, %temp}, %fd39;
	}
	mov.b64 	%fd39, {%r69, %r68};

BB3_36:
	mul.f64 	%fd121, %fd1, %fd1;
	div.rn.f64 	%fd36, %fd30, %fd121;
	@%p11 bra 	BB3_39;
	bra.uni 	BB3_37;

BB3_39:
	selp.b32	%r70, %r1, 0, %p49;
	or.b32  	%r71, %r70, 2146435072;
	setp.lt.s32	%p55, %r5, 0;
	selp.b32	%r72, %r71, %r70, %p55;
	mov.u32 	%r73, 0;
	mov.b64 	%fd39, {%r73, %r72};
	bra.uni 	BB3_40;

BB3_37:
	setp.gt.s32	%p52, %r1, -1;
	@%p52 bra 	BB3_40;

	cvt.rzi.f64.f64	%fd122, %fd32;
	setp.neu.f64	%p53, %fd122, %fd32;
	selp.f64	%fd39, 0dFFF8000000000000, %fd39, %p53;

BB3_40:
	add.f64 	%fd162, %fd32, %fd4;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r74}, %fd162;
	}
	and.b32  	%r75, %r74, 2146435072;
	setp.ne.s32	%p56, %r75, 2146435072;
	@%p56 bra 	BB3_41;

	setp.gtu.f64	%p57, %fd6, 0d7FF0000000000000;
	@%p57 bra 	BB3_51;

	abs.f64 	%fd123, %fd32;
	setp.gtu.f64	%p58, %fd123, 0d7FF0000000000000;
	@%p58 bra 	BB3_51;

	and.b32  	%r76, %r5, 2147483647;
	setp.ne.s32	%p59, %r76, 2146435072;
	@%p59 bra 	BB3_46;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r77, %temp}, %fd32;
	}
	setp.eq.s32	%p60, %r77, 0;
	@%p60 bra 	BB3_50;

BB3_46:
	and.b32  	%r78, %r1, 2147483647;
	setp.ne.s32	%p61, %r78, 2146435072;
	@%p61 bra 	BB3_47;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r79, %temp}, %fd4;
	}
	setp.ne.s32	%p62, %r79, 0;
	mov.f64 	%fd162, %fd39;
	@%p62 bra 	BB3_51;

	shr.s32 	%r80, %r5, 31;
	and.b32  	%r81, %r80, -2146435072;
	add.s32 	%r82, %r81, 2146435072;
	or.b32  	%r83, %r82, -2147483648;
	selp.b32	%r84, %r83, %r82, %p3;
	mov.u32 	%r85, 0;
	mov.b64 	%fd162, {%r85, %r84};
	bra.uni 	BB3_51;

BB3_41:
	mov.f64 	%fd162, %fd39;

BB3_51:
	setp.eq.f64	%p66, %fd32, 0d0000000000000000;
	or.pred  	%p68, %p46, %p66;
	selp.f64	%fd44, 0d3FF0000000000000, %fd162, %p68;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd2;
	}
	bfe.u32 	%r91, %r6, 20, 11;
	add.s32 	%r92, %r91, -1012;
	mov.b64 	 %rd12, %fd2;
	shl.b64 	%rd4, %rd12, %r92;
	setp.eq.s64	%p69, %rd4, -9223372036854775808;
	// Callseq Start 23
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd19;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd2;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd50, [retval0+0];
	
	//{
	}// Callseq End 23
	and.pred  	%p4, %p27, %p69;
	@!%p4 bra 	BB3_53;
	bra.uni 	BB3_52;

BB3_52:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r93}, %fd50;
	}
	xor.b32  	%r94, %r93, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r95, %temp}, %fd50;
	}
	mov.b64 	%fd50, {%r95, %r94};

BB3_53:
	@%p28 bra 	BB3_56;
	bra.uni 	BB3_54;

BB3_56:
	selp.b32	%r96, %r3, 0, %p69;
	or.b32  	%r97, %r96, 2146435072;
	setp.lt.s32	%p75, %r6, 0;
	selp.b32	%r98, %r97, %r96, %p75;
	mov.u32 	%r99, 0;
	mov.b64 	%fd50, {%r99, %r98};
	bra.uni 	BB3_57;

BB3_54:
	setp.gt.s32	%p72, %r3, -1;
	@%p72 bra 	BB3_57;

	cvt.rzi.f64.f64	%fd124, %fd2;
	setp.neu.f64	%p73, %fd124, %fd2;
	selp.f64	%fd50, 0dFFF8000000000000, %fd50, %p73;

BB3_57:
	add.f64 	%fd165, %fd2, %fd17;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r100}, %fd165;
	}
	and.b32  	%r101, %r100, 2146435072;
	setp.ne.s32	%p76, %r101, 2146435072;
	@%p76 bra 	BB3_58;

	setp.gtu.f64	%p77, %fd19, 0d7FF0000000000000;
	@%p77 bra 	BB3_68;

	abs.f64 	%fd125, %fd2;
	setp.gtu.f64	%p78, %fd125, 0d7FF0000000000000;
	@%p78 bra 	BB3_68;

	and.b32  	%r102, %r6, 2147483647;
	setp.ne.s32	%p79, %r102, 2146435072;
	@%p79 bra 	BB3_63;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r103, %temp}, %fd2;
	}
	setp.eq.s32	%p80, %r103, 0;
	@%p80 bra 	BB3_67;

BB3_63:
	and.b32  	%r104, %r3, 2147483647;
	setp.ne.s32	%p81, %r104, 2146435072;
	@%p81 bra 	BB3_64;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r105, %temp}, %fd17;
	}
	setp.ne.s32	%p82, %r105, 0;
	mov.f64 	%fd165, %fd50;
	@%p82 bra 	BB3_68;

	shr.s32 	%r106, %r6, 31;
	and.b32  	%r107, %r106, -2146435072;
	add.s32 	%r108, %r107, 2146435072;
	or.b32  	%r109, %r108, -2147483648;
	selp.b32	%r110, %r109, %r108, %p4;
	mov.u32 	%r111, 0;
	mov.b64 	%fd165, {%r111, %r110};
	bra.uni 	BB3_68;

BB3_58:
	mov.f64 	%fd165, %fd50;

BB3_68:
	setp.eq.f64	%p86, %fd2, 0d0000000000000000;
	or.pred  	%p88, %p44, %p86;
	selp.f64	%fd126, 0d3FF0000000000000, %fd165, %p88;
	mul.f64 	%fd127, %fd5, %fd5;
	sub.f64 	%fd128, %fd127, %fd5;
	mul.f64 	%fd129, %fd128, %fd44;
	mul.f64 	%fd55, %fd129, %fd126;
	add.f64 	%fd56, %fd5, 0dBFF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd56;
	}
	bfe.u32 	%r117, %r7, 20, 11;
	add.s32 	%r118, %r117, -1012;
	mov.b64 	 %rd13, %fd56;
	shl.b64 	%rd5, %rd13, %r118;
	setp.eq.s64	%p89, %rd5, -9223372036854775808;
	// Callseq Start 24
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd6;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd56;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd62, [retval0+0];
	
	//{
	}// Callseq End 24
	and.pred  	%p5, %p10, %p89;
	@!%p5 bra 	BB3_70;
	bra.uni 	BB3_69;

BB3_69:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r119}, %fd62;
	}
	xor.b32  	%r120, %r119, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r121, %temp}, %fd62;
	}
	mov.b64 	%fd62, {%r121, %r120};

BB3_70:
	@%p11 bra 	BB3_73;
	bra.uni 	BB3_71;

BB3_73:
	selp.b32	%r122, %r1, 0, %p89;
	or.b32  	%r123, %r122, 2146435072;
	setp.lt.s32	%p95, %r7, 0;
	selp.b32	%r124, %r123, %r122, %p95;
	mov.u32 	%r125, 0;
	mov.b64 	%fd62, {%r125, %r124};
	bra.uni 	BB3_74;

BB3_71:
	setp.gt.s32	%p92, %r1, -1;
	@%p92 bra 	BB3_74;

	cvt.rzi.f64.f64	%fd130, %fd56;
	setp.neu.f64	%p93, %fd130, %fd56;
	selp.f64	%fd62, 0dFFF8000000000000, %fd62, %p93;

BB3_74:
	add.f64 	%fd168, %fd4, %fd56;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r126}, %fd168;
	}
	and.b32  	%r127, %r126, 2146435072;
	setp.ne.s32	%p96, %r127, 2146435072;
	@%p96 bra 	BB3_75;

	setp.gtu.f64	%p97, %fd6, 0d7FF0000000000000;
	@%p97 bra 	BB3_85;

	abs.f64 	%fd131, %fd56;
	setp.gtu.f64	%p98, %fd131, 0d7FF0000000000000;
	@%p98 bra 	BB3_85;

	and.b32  	%r128, %r7, 2147483647;
	setp.ne.s32	%p99, %r128, 2146435072;
	@%p99 bra 	BB3_80;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r129, %temp}, %fd56;
	}
	setp.eq.s32	%p100, %r129, 0;
	@%p100 bra 	BB3_84;

BB3_80:
	and.b32  	%r130, %r1, 2147483647;
	setp.ne.s32	%p101, %r130, 2146435072;
	@%p101 bra 	BB3_81;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r131, %temp}, %fd4;
	}
	setp.ne.s32	%p102, %r131, 0;
	mov.f64 	%fd168, %fd62;
	@%p102 bra 	BB3_85;

	shr.s32 	%r132, %r7, 31;
	and.b32  	%r133, %r132, -2146435072;
	add.s32 	%r134, %r133, 2146435072;
	or.b32  	%r135, %r134, -2147483648;
	selp.b32	%r136, %r135, %r134, %p5;
	mov.u32 	%r137, 0;
	mov.b64 	%fd168, {%r137, %r136};
	bra.uni 	BB3_85;

BB3_75:
	mov.f64 	%fd168, %fd62;

BB3_85:
	setp.eq.f64	%p106, %fd56, 0d0000000000000000;
	or.pred  	%p108, %p46, %p106;
	selp.f64	%fd132, 0d3FF0000000000000, %fd168, %p108;
	add.f64 	%fd133, %fd5, %fd5;
	mul.f64 	%fd134, %fd133, %fd2;
	mul.f64 	%fd67, %fd134, %fd132;
	add.f64 	%fd68, %fd2, 0dBFF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd68;
	}
	bfe.u32 	%r143, %r8, 20, 11;
	add.s32 	%r144, %r143, -1012;
	mov.b64 	 %rd14, %fd68;
	shl.b64 	%rd6, %rd14, %r144;
	setp.eq.s64	%p109, %rd6, -9223372036854775808;
	// Callseq Start 25
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd19;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd68;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd74, [retval0+0];
	
	//{
	}// Callseq End 25
	and.pred  	%p6, %p27, %p109;
	@!%p6 bra 	BB3_87;
	bra.uni 	BB3_86;

BB3_86:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r145}, %fd74;
	}
	xor.b32  	%r146, %r145, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r147, %temp}, %fd74;
	}
	mov.b64 	%fd74, {%r147, %r146};

BB3_87:
	@%p28 bra 	BB3_90;
	bra.uni 	BB3_88;

BB3_90:
	selp.b32	%r148, %r3, 0, %p109;
	or.b32  	%r149, %r148, 2146435072;
	setp.lt.s32	%p115, %r8, 0;
	selp.b32	%r150, %r149, %r148, %p115;
	mov.u32 	%r151, 0;
	mov.b64 	%fd74, {%r151, %r150};
	bra.uni 	BB3_91;

BB3_88:
	setp.gt.s32	%p112, %r3, -1;
	@%p112 bra 	BB3_91;

	cvt.rzi.f64.f64	%fd135, %fd68;
	setp.neu.f64	%p113, %fd135, %fd68;
	selp.f64	%fd74, 0dFFF8000000000000, %fd74, %p113;

BB3_91:
	add.f64 	%fd171, %fd68, %fd17;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r152}, %fd171;
	}
	and.b32  	%r153, %r152, 2146435072;
	setp.ne.s32	%p116, %r153, 2146435072;
	@%p116 bra 	BB3_92;

	setp.gtu.f64	%p117, %fd19, 0d7FF0000000000000;
	@%p117 bra 	BB3_102;

	abs.f64 	%fd136, %fd68;
	setp.gtu.f64	%p118, %fd136, 0d7FF0000000000000;
	@%p118 bra 	BB3_102;

	and.b32  	%r154, %r8, 2147483647;
	setp.ne.s32	%p119, %r154, 2146435072;
	@%p119 bra 	BB3_97;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r155, %temp}, %fd68;
	}
	setp.eq.s32	%p120, %r155, 0;
	@%p120 bra 	BB3_101;

BB3_97:
	and.b32  	%r156, %r3, 2147483647;
	setp.ne.s32	%p121, %r156, 2146435072;
	@%p121 bra 	BB3_98;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r157, %temp}, %fd17;
	}
	setp.ne.s32	%p122, %r157, 0;
	mov.f64 	%fd171, %fd74;
	@%p122 bra 	BB3_102;

	shr.s32 	%r158, %r8, 31;
	and.b32  	%r159, %r158, -2146435072;
	add.s32 	%r160, %r159, 2146435072;
	or.b32  	%r161, %r160, -2147483648;
	selp.b32	%r162, %r161, %r160, %p6;
	mov.u32 	%r163, 0;
	mov.b64 	%fd171, {%r163, %r162};
	bra.uni 	BB3_102;

BB3_92:
	mov.f64 	%fd171, %fd74;

BB3_102:
	setp.eq.f64	%p126, %fd68, 0d0000000000000000;
	or.pred  	%p128, %p44, %p126;
	selp.f64	%fd137, 0d3FF0000000000000, %fd171, %p128;
	mul.f64 	%fd79, %fd67, %fd137;
	ld.const.f64 	%fd138, [deln];
	div.rn.f64 	%fd80, %fd108, %fd138;
	sub.f64 	%fd81, %fd110, %fd80;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9}, %fd81;
	}
	ld.const.f64 	%fd82, [alpha];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd82;
	}
	bfe.u32 	%r169, %r10, 20, 11;
	add.s32 	%r170, %r169, -1012;
	mov.b64 	 %rd15, %fd82;
	shl.b64 	%rd7, %rd15, %r170;
	setp.eq.s64	%p129, %rd7, -9223372036854775808;
	abs.f64 	%fd83, %fd81;
	// Callseq Start 26
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd83;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd82;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd89, [retval0+0];
	
	//{
	}// Callseq End 26
	setp.lt.s32	%p130, %r9, 0;
	and.pred  	%p7, %p130, %p129;
	@!%p7 bra 	BB3_104;
	bra.uni 	BB3_103;

BB3_103:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r171}, %fd89;
	}
	xor.b32  	%r172, %r171, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r173, %temp}, %fd89;
	}
	mov.b64 	%fd89, {%r173, %r172};

BB3_104:
	setp.eq.f64	%p131, %fd81, 0d0000000000000000;
	@%p131 bra 	BB3_107;
	bra.uni 	BB3_105;

BB3_107:
	selp.b32	%r174, %r9, 0, %p129;
	or.b32  	%r175, %r174, 2146435072;
	setp.lt.s32	%p135, %r10, 0;
	selp.b32	%r176, %r175, %r174, %p135;
	mov.u32 	%r177, 0;
	mov.b64 	%fd89, {%r177, %r176};
	bra.uni 	BB3_108;

BB3_105:
	setp.gt.s32	%p132, %r9, -1;
	@%p132 bra 	BB3_108;

	cvt.rzi.f64.f64	%fd140, %fd82;
	setp.neu.f64	%p133, %fd140, %fd82;
	selp.f64	%fd89, 0dFFF8000000000000, %fd89, %p133;

BB3_108:
	add.f64 	%fd174, %fd81, %fd82;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r178}, %fd174;
	}
	and.b32  	%r179, %r178, 2146435072;
	setp.ne.s32	%p136, %r179, 2146435072;
	@%p136 bra 	BB3_109;

	setp.gtu.f64	%p137, %fd83, 0d7FF0000000000000;
	@%p137 bra 	BB3_119;

	abs.f64 	%fd141, %fd82;
	setp.gtu.f64	%p138, %fd141, 0d7FF0000000000000;
	@%p138 bra 	BB3_119;

	and.b32  	%r180, %r10, 2147483647;
	setp.ne.s32	%p139, %r180, 2146435072;
	@%p139 bra 	BB3_114;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r181, %temp}, %fd82;
	}
	setp.eq.s32	%p140, %r181, 0;
	@%p140 bra 	BB3_118;

BB3_114:
	and.b32  	%r182, %r9, 2147483647;
	setp.ne.s32	%p141, %r182, 2146435072;
	@%p141 bra 	BB3_115;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r183, %temp}, %fd81;
	}
	setp.ne.s32	%p142, %r183, 0;
	mov.f64 	%fd174, %fd89;
	@%p142 bra 	BB3_119;

	shr.s32 	%r184, %r10, 31;
	and.b32  	%r185, %r184, -2146435072;
	add.s32 	%r186, %r185, 2146435072;
	or.b32  	%r187, %r186, -2147483648;
	selp.b32	%r188, %r187, %r186, %p7;
	mov.u32 	%r189, 0;
	mov.b64 	%fd174, {%r189, %r188};
	bra.uni 	BB3_119;

BB3_109:
	mov.f64 	%fd174, %fd89;

BB3_119:
	ld.const.f64 	%fd142, [gam_n];
	setp.eq.f64	%p146, %fd82, 0d0000000000000000;
	setp.eq.f64	%p147, %fd81, 0d3FF0000000000000;
	or.pred  	%p148, %p147, %p146;
	selp.f64	%fd143, 0d3FF0000000000000, %fd174, %p148;
	mul.f64 	%fd94, %fd142, %fd143;
	ld.const.f64 	%fd95, [p_m];
	div.rn.f64 	%fd144, %fd95, %fd82;
	add.f64 	%fd96, %fd144, %fd80;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd96;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r12}, %fd95;
	}
	bfe.u32 	%r195, %r12, 20, 11;
	add.s32 	%r196, %r195, -1012;
	mov.b64 	 %rd16, %fd95;
	shl.b64 	%rd8, %rd16, %r196;
	setp.eq.s64	%p149, %rd8, -9223372036854775808;
	abs.f64 	%fd97, %fd96;
	// Callseq Start 27
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd97;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd95;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd103, [retval0+0];
	
	//{
	}// Callseq End 27
	setp.lt.s32	%p150, %r11, 0;
	and.pred  	%p8, %p150, %p149;
	@!%p8 bra 	BB3_121;
	bra.uni 	BB3_120;

BB3_120:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r197}, %fd103;
	}
	xor.b32  	%r198, %r197, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r199, %temp}, %fd103;
	}
	mov.b64 	%fd103, {%r199, %r198};

BB3_121:
	setp.eq.f64	%p151, %fd96, 0d0000000000000000;
	@%p151 bra 	BB3_124;
	bra.uni 	BB3_122;

BB3_124:
	selp.b32	%r200, %r11, 0, %p149;
	or.b32  	%r201, %r200, 2146435072;
	setp.lt.s32	%p155, %r12, 0;
	selp.b32	%r202, %r201, %r200, %p155;
	mov.u32 	%r203, 0;
	mov.b64 	%fd103, {%r203, %r202};
	bra.uni 	BB3_125;

BB3_122:
	setp.gt.s32	%p152, %r11, -1;
	@%p152 bra 	BB3_125;

	cvt.rzi.f64.f64	%fd145, %fd95;
	setp.neu.f64	%p153, %fd145, %fd95;
	selp.f64	%fd103, 0dFFF8000000000000, %fd103, %p153;

BB3_125:
	add.f64 	%fd177, %fd95, %fd96;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r204}, %fd177;
	}
	and.b32  	%r205, %r204, 2146435072;
	setp.ne.s32	%p156, %r205, 2146435072;
	@%p156 bra 	BB3_126;

	setp.gtu.f64	%p157, %fd97, 0d7FF0000000000000;
	@%p157 bra 	BB3_136;

	abs.f64 	%fd146, %fd95;
	setp.gtu.f64	%p158, %fd146, 0d7FF0000000000000;
	@%p158 bra 	BB3_136;

	and.b32  	%r206, %r12, 2147483647;
	setp.ne.s32	%p159, %r206, 2146435072;
	@%p159 bra 	BB3_131;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r207, %temp}, %fd95;
	}
	setp.eq.s32	%p160, %r207, 0;
	@%p160 bra 	BB3_135;

BB3_131:
	and.b32  	%r208, %r11, 2147483647;
	setp.ne.s32	%p161, %r208, 2146435072;
	@%p161 bra 	BB3_132;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r209, %temp}, %fd96;
	}
	setp.ne.s32	%p162, %r209, 0;
	mov.f64 	%fd177, %fd103;
	@%p162 bra 	BB3_136;

	shr.s32 	%r210, %r12, 31;
	and.b32  	%r211, %r210, -2146435072;
	add.s32 	%r212, %r211, 2146435072;
	or.b32  	%r213, %r212, -2147483648;
	selp.b32	%r214, %r213, %r212, %p8;
	mov.u32 	%r215, 0;
	mov.b64 	%fd177, {%r215, %r214};
	bra.uni 	BB3_136;

BB3_126:
	mov.f64 	%fd177, %fd103;

BB3_136:
	setp.eq.f64	%p166, %fd95, 0d0000000000000000;
	setp.eq.f64	%p167, %fd96, 0d3FF0000000000000;
	or.pred  	%p168, %p167, %p166;
	selp.f64	%fd147, 0d3FF0000000000000, %fd177, %p168;
	ld.const.f64 	%fd148, [pMnt];
	fma.rn.f64 	%fd149, %fd94, %fd147, %fd148;
	add.f64 	%fd150, %fd31, %fd55;
	sub.f64 	%fd151, %fd150, %fd79;
	mul.f64 	%fd152, %fd36, %fd151;
	mul.f64 	%fd153, %fd152, %fd149;
	st.param.f64	[func_retval0+0], %fd153;
	ret;

BB3_13:
	mov.f64 	%fd156, %fd12;
	bra.uni 	BB3_17;

BB3_30:
	mov.f64 	%fd159, %fd25;
	bra.uni 	BB3_34;

BB3_47:
	mov.f64 	%fd162, %fd39;
	bra.uni 	BB3_51;

BB3_64:
	mov.f64 	%fd165, %fd50;
	bra.uni 	BB3_68;

BB3_81:
	mov.f64 	%fd168, %fd62;
	bra.uni 	BB3_85;

BB3_98:
	mov.f64 	%fd171, %fd74;
	bra.uni 	BB3_102;

BB3_115:
	mov.f64 	%fd174, %fd89;
	bra.uni 	BB3_119;

BB3_132:
	mov.f64 	%fd177, %fd103;
	bra.uni 	BB3_136;

BB3_16:
	setp.gt.f64	%p23, %fd6, 0d3FF0000000000000;
	selp.b32	%r34, 2146435072, 0, %p23;
	xor.b32  	%r35, %r34, 2146435072;
	setp.lt.s32	%p24, %r2, 0;
	selp.b32	%r36, %r35, %r34, %p24;
	setp.eq.f64	%p25, %fd4, 0dBFF0000000000000;
	selp.b32	%r37, 1072693248, %r36, %p25;
	mov.u32 	%r38, 0;
	mov.b64 	%fd156, {%r38, %r37};
	bra.uni 	BB3_17;

BB3_33:
	setp.gt.f64	%p40, %fd19, 0d3FF0000000000000;
	selp.b32	%r60, 2146435072, 0, %p40;
	xor.b32  	%r61, %r60, 2146435072;
	setp.lt.s32	%p41, %r4, 0;
	selp.b32	%r62, %r61, %r60, %p41;
	setp.eq.f64	%p42, %fd17, 0dBFF0000000000000;
	selp.b32	%r63, 1072693248, %r62, %p42;
	mov.u32 	%r64, 0;
	mov.b64 	%fd159, {%r64, %r63};
	bra.uni 	BB3_34;

BB3_50:
	setp.gt.f64	%p63, %fd6, 0d3FF0000000000000;
	selp.b32	%r86, 2146435072, 0, %p63;
	xor.b32  	%r87, %r86, 2146435072;
	setp.lt.s32	%p64, %r5, 0;
	selp.b32	%r88, %r87, %r86, %p64;
	setp.eq.f64	%p65, %fd4, 0dBFF0000000000000;
	selp.b32	%r89, 1072693248, %r88, %p65;
	mov.u32 	%r90, 0;
	mov.b64 	%fd162, {%r90, %r89};
	bra.uni 	BB3_51;

BB3_67:
	setp.gt.f64	%p83, %fd19, 0d3FF0000000000000;
	selp.b32	%r112, 2146435072, 0, %p83;
	xor.b32  	%r113, %r112, 2146435072;
	setp.lt.s32	%p84, %r6, 0;
	selp.b32	%r114, %r113, %r112, %p84;
	setp.eq.f64	%p85, %fd17, 0dBFF0000000000000;
	selp.b32	%r115, 1072693248, %r114, %p85;
	mov.u32 	%r116, 0;
	mov.b64 	%fd165, {%r116, %r115};
	bra.uni 	BB3_68;

BB3_84:
	setp.gt.f64	%p103, %fd6, 0d3FF0000000000000;
	selp.b32	%r138, 2146435072, 0, %p103;
	xor.b32  	%r139, %r138, 2146435072;
	setp.lt.s32	%p104, %r7, 0;
	selp.b32	%r140, %r139, %r138, %p104;
	setp.eq.f64	%p105, %fd4, 0dBFF0000000000000;
	selp.b32	%r141, 1072693248, %r140, %p105;
	mov.u32 	%r142, 0;
	mov.b64 	%fd168, {%r142, %r141};
	bra.uni 	BB3_85;

BB3_101:
	setp.gt.f64	%p123, %fd19, 0d3FF0000000000000;
	selp.b32	%r164, 2146435072, 0, %p123;
	xor.b32  	%r165, %r164, 2146435072;
	setp.lt.s32	%p124, %r8, 0;
	selp.b32	%r166, %r165, %r164, %p124;
	setp.eq.f64	%p125, %fd17, 0dBFF0000000000000;
	selp.b32	%r167, 1072693248, %r166, %p125;
	mov.u32 	%r168, 0;
	mov.b64 	%fd171, {%r168, %r167};
	bra.uni 	BB3_102;

BB3_118:
	setp.gt.f64	%p143, %fd83, 0d3FF0000000000000;
	selp.b32	%r190, 2146435072, 0, %p143;
	xor.b32  	%r191, %r190, 2146435072;
	setp.lt.s32	%p144, %r10, 0;
	selp.b32	%r192, %r191, %r190, %p144;
	setp.eq.f64	%p145, %fd81, 0dBFF0000000000000;
	selp.b32	%r193, 1072693248, %r192, %p145;
	mov.u32 	%r194, 0;
	mov.b64 	%fd174, {%r194, %r193};
	bra.uni 	BB3_119;

BB3_135:
	setp.gt.f64	%p163, %fd97, 0d3FF0000000000000;
	selp.b32	%r216, 2146435072, 0, %p163;
	xor.b32  	%r217, %r216, 2146435072;
	setp.lt.s32	%p164, %r12, 0;
	selp.b32	%r218, %r217, %r216, %p164;
	setp.eq.f64	%p165, %fd96, 0dBFF0000000000000;
	selp.b32	%r219, 1072693248, %r218, %p165;
	mov.u32 	%r220, 0;
	mov.b64 	%fd177, {%r220, %r219};
	bra.uni 	BB3_136;
}

.func  (.param .b64 func_retval0) _Z4Dnt_dd(
	.param .b64 _Z4Dnt_dd_param_0,
	.param .b64 _Z4Dnt_dd_param_1
)
{
	.reg .pred 	%p<169>;
	.reg .b32 	%r<221>;
	.reg .f64 	%fd<172>;
	.reg .b64 	%rd<17>;


	ld.param.f64 	%fd108, [_Z4Dnt_dd_param_0];
	ld.param.f64 	%fd107, [_Z4Dnt_dd_param_1];
	ld.const.f64 	%fd1, [delt];
	ld.const.f64 	%fd2, [deln];
	ld.const.f64 	%fd3, [p_m];
	div.rn.f64 	%fd4, %fd108, %fd2;
	mov.f64 	%fd109, 0d3FF0000000000000;
	sub.f64 	%fd5, %fd109, %fd4;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd5;
	}
	ld.const.f64 	%fd6, [alpha];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd6;
	}
	bfe.u32 	%r13, %r2, 20, 11;
	add.s32 	%r14, %r13, -1012;
	mov.b64 	 %rd9, %fd6;
	shl.b64 	%rd1, %rd9, %r14;
	setp.eq.s64	%p9, %rd1, -9223372036854775808;
	abs.f64 	%fd7, %fd5;
	// Callseq Start 28
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd7;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd6;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd13, [retval0+0];
	
	//{
	}// Callseq End 28
	setp.lt.s32	%p10, %r1, 0;
	and.pred  	%p1, %p10, %p9;
	@!%p1 bra 	BB4_2;
	bra.uni 	BB4_1;

BB4_1:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd13;
	}
	xor.b32  	%r16, %r15, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r17, %temp}, %fd13;
	}
	mov.b64 	%fd13, {%r17, %r16};

BB4_2:
	setp.eq.f64	%p11, %fd5, 0d0000000000000000;
	@%p11 bra 	BB4_5;
	bra.uni 	BB4_3;

BB4_5:
	selp.b32	%r18, %r1, 0, %p9;
	or.b32  	%r19, %r18, 2146435072;
	setp.lt.s32	%p15, %r2, 0;
	selp.b32	%r20, %r19, %r18, %p15;
	mov.u32 	%r21, 0;
	mov.b64 	%fd13, {%r21, %r20};
	bra.uni 	BB4_6;

BB4_3:
	setp.gt.s32	%p12, %r1, -1;
	@%p12 bra 	BB4_6;

	cvt.rzi.f64.f64	%fd110, %fd6;
	setp.neu.f64	%p13, %fd110, %fd6;
	selp.f64	%fd13, 0dFFF8000000000000, %fd13, %p13;

BB4_6:
	add.f64 	%fd150, %fd5, %fd6;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r22}, %fd150;
	}
	and.b32  	%r23, %r22, 2146435072;
	setp.ne.s32	%p16, %r23, 2146435072;
	@%p16 bra 	BB4_7;

	setp.gtu.f64	%p17, %fd7, 0d7FF0000000000000;
	@%p17 bra 	BB4_17;

	abs.f64 	%fd111, %fd6;
	setp.gtu.f64	%p18, %fd111, 0d7FF0000000000000;
	@%p18 bra 	BB4_17;

	and.b32  	%r24, %r2, 2147483647;
	setp.ne.s32	%p19, %r24, 2146435072;
	@%p19 bra 	BB4_12;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd6;
	}
	setp.eq.s32	%p20, %r25, 0;
	@%p20 bra 	BB4_16;

BB4_12:
	and.b32  	%r26, %r1, 2147483647;
	setp.ne.s32	%p21, %r26, 2146435072;
	@%p21 bra 	BB4_13;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r27, %temp}, %fd5;
	}
	setp.ne.s32	%p22, %r27, 0;
	mov.f64 	%fd150, %fd13;
	@%p22 bra 	BB4_17;

	shr.s32 	%r28, %r2, 31;
	and.b32  	%r29, %r28, -2146435072;
	add.s32 	%r30, %r29, 2146435072;
	or.b32  	%r31, %r30, -2147483648;
	selp.b32	%r32, %r31, %r30, %p1;
	mov.u32 	%r33, 0;
	mov.b64 	%fd150, {%r33, %r32};
	bra.uni 	BB4_17;

BB4_7:
	mov.f64 	%fd150, %fd13;

BB4_17:
	div.rn.f64 	%fd112, %fd3, %fd6;
	add.f64 	%fd18, %fd112, %fd4;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd18;
	}
	add.f64 	%fd19, %fd3, 0dBFF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd19;
	}
	bfe.u32 	%r39, %r4, 20, 11;
	add.s32 	%r40, %r39, -1012;
	mov.b64 	 %rd10, %fd19;
	shl.b64 	%rd2, %rd10, %r40;
	setp.eq.s64	%p26, %rd2, -9223372036854775808;
	abs.f64 	%fd20, %fd18;
	// Callseq Start 29
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd20;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd19;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd26, [retval0+0];
	
	//{
	}// Callseq End 29
	setp.lt.s32	%p27, %r3, 0;
	and.pred  	%p2, %p27, %p26;
	@!%p2 bra 	BB4_19;
	bra.uni 	BB4_18;

BB4_18:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd26;
	}
	xor.b32  	%r42, %r41, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r43, %temp}, %fd26;
	}
	mov.b64 	%fd26, {%r43, %r42};

BB4_19:
	setp.eq.f64	%p28, %fd18, 0d0000000000000000;
	@%p28 bra 	BB4_22;
	bra.uni 	BB4_20;

BB4_22:
	selp.b32	%r44, %r3, 0, %p26;
	or.b32  	%r45, %r44, 2146435072;
	setp.lt.s32	%p32, %r4, 0;
	selp.b32	%r46, %r45, %r44, %p32;
	mov.u32 	%r47, 0;
	mov.b64 	%fd26, {%r47, %r46};
	bra.uni 	BB4_23;

BB4_20:
	setp.gt.s32	%p29, %r3, -1;
	@%p29 bra 	BB4_23;

	cvt.rzi.f64.f64	%fd113, %fd19;
	setp.neu.f64	%p30, %fd113, %fd19;
	selp.f64	%fd26, 0dFFF8000000000000, %fd26, %p30;

BB4_23:
	add.f64 	%fd153, %fd18, %fd19;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r48}, %fd153;
	}
	and.b32  	%r49, %r48, 2146435072;
	setp.ne.s32	%p33, %r49, 2146435072;
	@%p33 bra 	BB4_24;

	setp.gtu.f64	%p34, %fd20, 0d7FF0000000000000;
	@%p34 bra 	BB4_34;

	abs.f64 	%fd114, %fd19;
	setp.gtu.f64	%p35, %fd114, 0d7FF0000000000000;
	@%p35 bra 	BB4_34;

	and.b32  	%r50, %r4, 2147483647;
	setp.ne.s32	%p36, %r50, 2146435072;
	@%p36 bra 	BB4_29;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r51, %temp}, %fd19;
	}
	setp.eq.s32	%p37, %r51, 0;
	@%p37 bra 	BB4_33;

BB4_29:
	and.b32  	%r52, %r3, 2147483647;
	setp.ne.s32	%p38, %r52, 2146435072;
	@%p38 bra 	BB4_30;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r53, %temp}, %fd18;
	}
	setp.ne.s32	%p39, %r53, 0;
	mov.f64 	%fd153, %fd26;
	@%p39 bra 	BB4_34;

	shr.s32 	%r54, %r4, 31;
	and.b32  	%r55, %r54, -2146435072;
	add.s32 	%r56, %r55, 2146435072;
	or.b32  	%r57, %r56, -2147483648;
	selp.b32	%r58, %r57, %r56, %p2;
	mov.u32 	%r59, 0;
	mov.b64 	%fd153, {%r59, %r58};
	bra.uni 	BB4_34;

BB4_24:
	mov.f64 	%fd153, %fd26;

BB4_34:
	ld.const.f64 	%fd115, [gam_n];
	ld.const.f64 	%fd116, [gam_t];
	setp.eq.f64	%p43, %fd19, 0d0000000000000000;
	setp.eq.f64	%p44, %fd18, 0d3FF0000000000000;
	or.pred  	%p45, %p44, %p43;
	selp.f64	%fd117, 0d3FF0000000000000, %fd153, %p45;
	setp.eq.f64	%p46, %fd5, 0d3FF0000000000000;
	setp.eq.f64	%p47, %fd6, 0d0000000000000000;
	or.pred  	%p48, %p46, %p47;
	selp.f64	%fd118, 0d3FF0000000000000, %fd150, %p48;
	mul.f64 	%fd119, %fd3, %fd118;
	mul.f64 	%fd31, %fd119, %fd117;
	add.f64 	%fd32, %fd6, 0dBFF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd32;
	}
	bfe.u32 	%r65, %r5, 20, 11;
	add.s32 	%r66, %r65, -1012;
	mov.b64 	 %rd11, %fd32;
	shl.b64 	%rd3, %rd11, %r66;
	setp.eq.s64	%p49, %rd3, -9223372036854775808;
	// Callseq Start 30
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd7;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd32;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd39, [retval0+0];
	
	//{
	}// Callseq End 30
	and.pred  	%p3, %p10, %p49;
	mul.f64 	%fd120, %fd115, %fd116;
	mul.f64 	%fd121, %fd2, %fd1;
	div.rn.f64 	%fd34, %fd120, %fd121;
	@!%p3 bra 	BB4_36;
	bra.uni 	BB4_35;

BB4_35:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r67}, %fd39;
	}
	xor.b32  	%r68, %r67, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r69, %temp}, %fd39;
	}
	mov.b64 	%fd39, {%r69, %r68};

BB4_36:
	@%p11 bra 	BB4_39;
	bra.uni 	BB4_37;

BB4_39:
	selp.b32	%r70, %r1, 0, %p49;
	or.b32  	%r71, %r70, 2146435072;
	setp.lt.s32	%p55, %r5, 0;
	selp.b32	%r72, %r71, %r70, %p55;
	mov.u32 	%r73, 0;
	mov.b64 	%fd39, {%r73, %r72};
	bra.uni 	BB4_40;

BB4_37:
	setp.gt.s32	%p52, %r1, -1;
	@%p52 bra 	BB4_40;

	cvt.rzi.f64.f64	%fd122, %fd32;
	setp.neu.f64	%p53, %fd122, %fd32;
	selp.f64	%fd39, 0dFFF8000000000000, %fd39, %p53;

BB4_40:
	add.f64 	%fd156, %fd32, %fd5;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r74}, %fd156;
	}
	and.b32  	%r75, %r74, 2146435072;
	setp.ne.s32	%p56, %r75, 2146435072;
	@%p56 bra 	BB4_41;

	setp.gtu.f64	%p57, %fd7, 0d7FF0000000000000;
	@%p57 bra 	BB4_51;

	abs.f64 	%fd123, %fd32;
	setp.gtu.f64	%p58, %fd123, 0d7FF0000000000000;
	@%p58 bra 	BB4_51;

	and.b32  	%r76, %r5, 2147483647;
	setp.ne.s32	%p59, %r76, 2146435072;
	@%p59 bra 	BB4_46;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r77, %temp}, %fd32;
	}
	setp.eq.s32	%p60, %r77, 0;
	@%p60 bra 	BB4_50;

BB4_46:
	and.b32  	%r78, %r1, 2147483647;
	setp.ne.s32	%p61, %r78, 2146435072;
	@%p61 bra 	BB4_47;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r79, %temp}, %fd5;
	}
	setp.ne.s32	%p62, %r79, 0;
	mov.f64 	%fd156, %fd39;
	@%p62 bra 	BB4_51;

	shr.s32 	%r80, %r5, 31;
	and.b32  	%r81, %r80, -2146435072;
	add.s32 	%r82, %r81, 2146435072;
	or.b32  	%r83, %r82, -2147483648;
	selp.b32	%r84, %r83, %r82, %p3;
	mov.u32 	%r85, 0;
	mov.b64 	%fd156, {%r85, %r84};
	bra.uni 	BB4_51;

BB4_41:
	mov.f64 	%fd156, %fd39;

BB4_51:
	setp.eq.f64	%p66, %fd32, 0d0000000000000000;
	or.pred  	%p68, %p46, %p66;
	selp.f64	%fd124, 0d3FF0000000000000, %fd156, %p68;
	mul.f64 	%fd44, %fd6, %fd124;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd3;
	}
	bfe.u32 	%r91, %r6, 20, 11;
	add.s32 	%r92, %r91, -1012;
	mov.b64 	 %rd12, %fd3;
	shl.b64 	%rd4, %rd12, %r92;
	setp.eq.s64	%p69, %rd4, -9223372036854775808;
	// Callseq Start 31
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd20;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd50, [retval0+0];
	
	//{
	}// Callseq End 31
	and.pred  	%p4, %p27, %p69;
	@!%p4 bra 	BB4_53;
	bra.uni 	BB4_52;

BB4_52:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r93}, %fd50;
	}
	xor.b32  	%r94, %r93, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r95, %temp}, %fd50;
	}
	mov.b64 	%fd50, {%r95, %r94};

BB4_53:
	@%p28 bra 	BB4_56;
	bra.uni 	BB4_54;

BB4_56:
	selp.b32	%r96, %r3, 0, %p69;
	or.b32  	%r97, %r96, 2146435072;
	setp.lt.s32	%p75, %r6, 0;
	selp.b32	%r98, %r97, %r96, %p75;
	mov.u32 	%r99, 0;
	mov.b64 	%fd50, {%r99, %r98};
	bra.uni 	BB4_57;

BB4_54:
	setp.gt.s32	%p72, %r3, -1;
	@%p72 bra 	BB4_57;

	cvt.rzi.f64.f64	%fd125, %fd3;
	setp.neu.f64	%p73, %fd125, %fd3;
	selp.f64	%fd50, 0dFFF8000000000000, %fd50, %p73;

BB4_57:
	add.f64 	%fd159, %fd3, %fd18;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r100}, %fd159;
	}
	and.b32  	%r101, %r100, 2146435072;
	setp.ne.s32	%p76, %r101, 2146435072;
	@%p76 bra 	BB4_58;

	setp.gtu.f64	%p77, %fd20, 0d7FF0000000000000;
	@%p77 bra 	BB4_68;

	abs.f64 	%fd126, %fd3;
	setp.gtu.f64	%p78, %fd126, 0d7FF0000000000000;
	@%p78 bra 	BB4_68;

	and.b32  	%r102, %r6, 2147483647;
	setp.ne.s32	%p79, %r102, 2146435072;
	@%p79 bra 	BB4_63;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r103, %temp}, %fd3;
	}
	setp.eq.s32	%p80, %r103, 0;
	@%p80 bra 	BB4_67;

BB4_63:
	and.b32  	%r104, %r3, 2147483647;
	setp.ne.s32	%p81, %r104, 2146435072;
	@%p81 bra 	BB4_64;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r105, %temp}, %fd18;
	}
	setp.ne.s32	%p82, %r105, 0;
	mov.f64 	%fd159, %fd50;
	@%p82 bra 	BB4_68;

	shr.s32 	%r106, %r6, 31;
	and.b32  	%r107, %r106, -2146435072;
	add.s32 	%r108, %r107, 2146435072;
	or.b32  	%r109, %r108, -2147483648;
	selp.b32	%r110, %r109, %r108, %p4;
	mov.u32 	%r111, 0;
	mov.b64 	%fd159, {%r111, %r110};
	bra.uni 	BB4_68;

BB4_58:
	mov.f64 	%fd159, %fd50;

BB4_68:
	setp.eq.f64	%p86, %fd3, 0d0000000000000000;
	or.pred  	%p88, %p44, %p86;
	selp.f64	%fd127, 0d3FF0000000000000, %fd159, %p88;
	mul.f64 	%fd55, %fd44, %fd127;
	ld.const.f64 	%fd56, [p_n];
	div.rn.f64 	%fd57, %fd107, %fd1;
	sub.f64 	%fd58, %fd109, %fd57;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd58;
	}
	ld.const.f64 	%fd59, [beta];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd59;
	}
	bfe.u32 	%r117, %r8, 20, 11;
	add.s32 	%r118, %r117, -1012;
	mov.b64 	 %rd13, %fd59;
	shl.b64 	%rd5, %rd13, %r118;
	setp.eq.s64	%p89, %rd5, -9223372036854775808;
	abs.f64 	%fd60, %fd58;
	// Callseq Start 32
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd60;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd59;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd66, [retval0+0];
	
	//{
	}// Callseq End 32
	setp.lt.s32	%p90, %r7, 0;
	and.pred  	%p5, %p90, %p89;
	@!%p5 bra 	BB4_70;
	bra.uni 	BB4_69;

BB4_69:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r119}, %fd66;
	}
	xor.b32  	%r120, %r119, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r121, %temp}, %fd66;
	}
	mov.b64 	%fd66, {%r121, %r120};

BB4_70:
	setp.eq.f64	%p91, %fd58, 0d0000000000000000;
	@%p91 bra 	BB4_73;
	bra.uni 	BB4_71;

BB4_73:
	selp.b32	%r122, %r7, 0, %p89;
	or.b32  	%r123, %r122, 2146435072;
	setp.lt.s32	%p95, %r8, 0;
	selp.b32	%r124, %r123, %r122, %p95;
	mov.u32 	%r125, 0;
	mov.b64 	%fd66, {%r125, %r124};
	bra.uni 	BB4_74;

BB4_71:
	setp.gt.s32	%p92, %r7, -1;
	@%p92 bra 	BB4_74;

	cvt.rzi.f64.f64	%fd129, %fd59;
	setp.neu.f64	%p93, %fd129, %fd59;
	selp.f64	%fd66, 0dFFF8000000000000, %fd66, %p93;

BB4_74:
	add.f64 	%fd162, %fd58, %fd59;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r126}, %fd162;
	}
	and.b32  	%r127, %r126, 2146435072;
	setp.ne.s32	%p96, %r127, 2146435072;
	@%p96 bra 	BB4_75;

	setp.gtu.f64	%p97, %fd60, 0d7FF0000000000000;
	@%p97 bra 	BB4_85;

	abs.f64 	%fd130, %fd59;
	setp.gtu.f64	%p98, %fd130, 0d7FF0000000000000;
	@%p98 bra 	BB4_85;

	and.b32  	%r128, %r8, 2147483647;
	setp.ne.s32	%p99, %r128, 2146435072;
	@%p99 bra 	BB4_80;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r129, %temp}, %fd59;
	}
	setp.eq.s32	%p100, %r129, 0;
	@%p100 bra 	BB4_84;

BB4_80:
	and.b32  	%r130, %r7, 2147483647;
	setp.ne.s32	%p101, %r130, 2146435072;
	@%p101 bra 	BB4_81;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r131, %temp}, %fd58;
	}
	setp.ne.s32	%p102, %r131, 0;
	mov.f64 	%fd162, %fd66;
	@%p102 bra 	BB4_85;

	shr.s32 	%r132, %r8, 31;
	and.b32  	%r133, %r132, -2146435072;
	add.s32 	%r134, %r133, 2146435072;
	or.b32  	%r135, %r134, -2147483648;
	selp.b32	%r136, %r135, %r134, %p5;
	mov.u32 	%r137, 0;
	mov.b64 	%fd162, {%r137, %r136};
	bra.uni 	BB4_85;

BB4_75:
	mov.f64 	%fd162, %fd66;

BB4_85:
	div.rn.f64 	%fd131, %fd56, %fd59;
	add.f64 	%fd71, %fd131, %fd57;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9}, %fd71;
	}
	add.f64 	%fd72, %fd56, 0dBFF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd72;
	}
	bfe.u32 	%r143, %r10, 20, 11;
	add.s32 	%r144, %r143, -1012;
	mov.b64 	 %rd14, %fd72;
	shl.b64 	%rd6, %rd14, %r144;
	setp.eq.s64	%p106, %rd6, -9223372036854775808;
	abs.f64 	%fd73, %fd71;
	// Callseq Start 33
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd73;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd72;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd79, [retval0+0];
	
	//{
	}// Callseq End 33
	setp.lt.s32	%p107, %r9, 0;
	and.pred  	%p6, %p107, %p106;
	@!%p6 bra 	BB4_87;
	bra.uni 	BB4_86;

BB4_86:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r145}, %fd79;
	}
	xor.b32  	%r146, %r145, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r147, %temp}, %fd79;
	}
	mov.b64 	%fd79, {%r147, %r146};

BB4_87:
	setp.eq.f64	%p108, %fd71, 0d0000000000000000;
	@%p108 bra 	BB4_90;
	bra.uni 	BB4_88;

BB4_90:
	selp.b32	%r148, %r9, 0, %p106;
	or.b32  	%r149, %r148, 2146435072;
	setp.lt.s32	%p112, %r10, 0;
	selp.b32	%r150, %r149, %r148, %p112;
	mov.u32 	%r151, 0;
	mov.b64 	%fd79, {%r151, %r150};
	bra.uni 	BB4_91;

BB4_88:
	setp.gt.s32	%p109, %r9, -1;
	@%p109 bra 	BB4_91;

	cvt.rzi.f64.f64	%fd132, %fd72;
	setp.neu.f64	%p110, %fd132, %fd72;
	selp.f64	%fd79, 0dFFF8000000000000, %fd79, %p110;

BB4_91:
	add.f64 	%fd165, %fd72, %fd71;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r152}, %fd165;
	}
	and.b32  	%r153, %r152, 2146435072;
	setp.ne.s32	%p113, %r153, 2146435072;
	@%p113 bra 	BB4_92;

	setp.gtu.f64	%p114, %fd73, 0d7FF0000000000000;
	@%p114 bra 	BB4_102;

	abs.f64 	%fd133, %fd72;
	setp.gtu.f64	%p115, %fd133, 0d7FF0000000000000;
	@%p115 bra 	BB4_102;

	and.b32  	%r154, %r10, 2147483647;
	setp.ne.s32	%p116, %r154, 2146435072;
	@%p116 bra 	BB4_97;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r155, %temp}, %fd72;
	}
	setp.eq.s32	%p117, %r155, 0;
	@%p117 bra 	BB4_101;

BB4_97:
	and.b32  	%r156, %r9, 2147483647;
	setp.ne.s32	%p118, %r156, 2146435072;
	@%p118 bra 	BB4_98;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r157, %temp}, %fd71;
	}
	setp.ne.s32	%p119, %r157, 0;
	mov.f64 	%fd165, %fd79;
	@%p119 bra 	BB4_102;

	shr.s32 	%r158, %r10, 31;
	and.b32  	%r159, %r158, -2146435072;
	add.s32 	%r160, %r159, 2146435072;
	or.b32  	%r161, %r160, -2147483648;
	selp.b32	%r162, %r161, %r160, %p6;
	mov.u32 	%r163, 0;
	mov.b64 	%fd165, {%r163, %r162};
	bra.uni 	BB4_102;

BB4_92:
	mov.f64 	%fd165, %fd79;

BB4_102:
	setp.eq.f64	%p123, %fd72, 0d0000000000000000;
	setp.eq.f64	%p124, %fd71, 0d3FF0000000000000;
	or.pred  	%p125, %p124, %p123;
	selp.f64	%fd134, 0d3FF0000000000000, %fd165, %p125;
	setp.eq.f64	%p126, %fd58, 0d3FF0000000000000;
	setp.eq.f64	%p127, %fd59, 0d0000000000000000;
	or.pred  	%p128, %p126, %p127;
	selp.f64	%fd135, 0d3FF0000000000000, %fd162, %p128;
	mul.f64 	%fd136, %fd56, %fd135;
	mul.f64 	%fd84, %fd136, %fd134;
	add.f64 	%fd85, %fd59, 0dBFF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd85;
	}
	bfe.u32 	%r169, %r11, 20, 11;
	add.s32 	%r170, %r169, -1012;
	mov.b64 	 %rd15, %fd85;
	shl.b64 	%rd7, %rd15, %r170;
	setp.eq.s64	%p129, %rd7, -9223372036854775808;
	// Callseq Start 34
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd60;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd85;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd91, [retval0+0];
	
	//{
	}// Callseq End 34
	and.pred  	%p7, %p90, %p129;
	@!%p7 bra 	BB4_104;
	bra.uni 	BB4_103;

BB4_103:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r171}, %fd91;
	}
	xor.b32  	%r172, %r171, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r173, %temp}, %fd91;
	}
	mov.b64 	%fd91, {%r173, %r172};

BB4_104:
	@%p91 bra 	BB4_107;
	bra.uni 	BB4_105;

BB4_107:
	selp.b32	%r174, %r7, 0, %p129;
	or.b32  	%r175, %r174, 2146435072;
	setp.lt.s32	%p135, %r11, 0;
	selp.b32	%r176, %r175, %r174, %p135;
	mov.u32 	%r177, 0;
	mov.b64 	%fd91, {%r177, %r176};
	bra.uni 	BB4_108;

BB4_105:
	setp.gt.s32	%p132, %r7, -1;
	@%p132 bra 	BB4_108;

	cvt.rzi.f64.f64	%fd137, %fd85;
	setp.neu.f64	%p133, %fd137, %fd85;
	selp.f64	%fd91, 0dFFF8000000000000, %fd91, %p133;

BB4_108:
	add.f64 	%fd168, %fd85, %fd58;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r178}, %fd168;
	}
	and.b32  	%r179, %r178, 2146435072;
	setp.ne.s32	%p136, %r179, 2146435072;
	@%p136 bra 	BB4_109;

	setp.gtu.f64	%p137, %fd60, 0d7FF0000000000000;
	@%p137 bra 	BB4_119;

	abs.f64 	%fd138, %fd85;
	setp.gtu.f64	%p138, %fd138, 0d7FF0000000000000;
	@%p138 bra 	BB4_119;

	and.b32  	%r180, %r11, 2147483647;
	setp.ne.s32	%p139, %r180, 2146435072;
	@%p139 bra 	BB4_114;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r181, %temp}, %fd85;
	}
	setp.eq.s32	%p140, %r181, 0;
	@%p140 bra 	BB4_118;

BB4_114:
	and.b32  	%r182, %r7, 2147483647;
	setp.ne.s32	%p141, %r182, 2146435072;
	@%p141 bra 	BB4_115;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r183, %temp}, %fd58;
	}
	setp.ne.s32	%p142, %r183, 0;
	mov.f64 	%fd168, %fd91;
	@%p142 bra 	BB4_119;

	shr.s32 	%r184, %r11, 31;
	and.b32  	%r185, %r184, -2146435072;
	add.s32 	%r186, %r185, 2146435072;
	or.b32  	%r187, %r186, -2147483648;
	selp.b32	%r188, %r187, %r186, %p7;
	mov.u32 	%r189, 0;
	mov.b64 	%fd168, {%r189, %r188};
	bra.uni 	BB4_119;

BB4_109:
	mov.f64 	%fd168, %fd91;

BB4_119:
	setp.eq.f64	%p146, %fd85, 0d0000000000000000;
	or.pred  	%p148, %p126, %p146;
	selp.f64	%fd139, 0d3FF0000000000000, %fd168, %p148;
	mul.f64 	%fd96, %fd59, %fd139;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r12}, %fd56;
	}
	bfe.u32 	%r195, %r12, 20, 11;
	add.s32 	%r196, %r195, -1012;
	mov.b64 	 %rd16, %fd56;
	shl.b64 	%rd8, %rd16, %r196;
	setp.eq.s64	%p149, %rd8, -9223372036854775808;
	// Callseq Start 35
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd73;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd56;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd102, [retval0+0];
	
	//{
	}// Callseq End 35
	and.pred  	%p8, %p107, %p149;
	@!%p8 bra 	BB4_121;
	bra.uni 	BB4_120;

BB4_120:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r197}, %fd102;
	}
	xor.b32  	%r198, %r197, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r199, %temp}, %fd102;
	}
	mov.b64 	%fd102, {%r199, %r198};

BB4_121:
	@%p108 bra 	BB4_124;
	bra.uni 	BB4_122;

BB4_124:
	selp.b32	%r200, %r9, 0, %p149;
	or.b32  	%r201, %r200, 2146435072;
	setp.lt.s32	%p155, %r12, 0;
	selp.b32	%r202, %r201, %r200, %p155;
	mov.u32 	%r203, 0;
	mov.b64 	%fd102, {%r203, %r202};
	bra.uni 	BB4_125;

BB4_122:
	setp.gt.s32	%p152, %r9, -1;
	@%p152 bra 	BB4_125;

	cvt.rzi.f64.f64	%fd140, %fd56;
	setp.neu.f64	%p153, %fd140, %fd56;
	selp.f64	%fd102, 0dFFF8000000000000, %fd102, %p153;

BB4_125:
	add.f64 	%fd171, %fd56, %fd71;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r204}, %fd171;
	}
	and.b32  	%r205, %r204, 2146435072;
	setp.ne.s32	%p156, %r205, 2146435072;
	@%p156 bra 	BB4_126;

	setp.gtu.f64	%p157, %fd73, 0d7FF0000000000000;
	@%p157 bra 	BB4_136;

	abs.f64 	%fd141, %fd56;
	setp.gtu.f64	%p158, %fd141, 0d7FF0000000000000;
	@%p158 bra 	BB4_136;

	and.b32  	%r206, %r12, 2147483647;
	setp.ne.s32	%p159, %r206, 2146435072;
	@%p159 bra 	BB4_131;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r207, %temp}, %fd56;
	}
	setp.eq.s32	%p160, %r207, 0;
	@%p160 bra 	BB4_135;

BB4_131:
	and.b32  	%r208, %r9, 2147483647;
	setp.ne.s32	%p161, %r208, 2146435072;
	@%p161 bra 	BB4_132;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r209, %temp}, %fd71;
	}
	setp.ne.s32	%p162, %r209, 0;
	mov.f64 	%fd171, %fd102;
	@%p162 bra 	BB4_136;

	shr.s32 	%r210, %r12, 31;
	and.b32  	%r211, %r210, -2146435072;
	add.s32 	%r212, %r211, 2146435072;
	or.b32  	%r213, %r212, -2147483648;
	selp.b32	%r214, %r213, %r212, %p8;
	mov.u32 	%r215, 0;
	mov.b64 	%fd171, {%r215, %r214};
	bra.uni 	BB4_136;

BB4_126:
	mov.f64 	%fd171, %fd102;

BB4_136:
	setp.eq.f64	%p166, %fd56, 0d0000000000000000;
	or.pred  	%p168, %p124, %p166;
	selp.f64	%fd142, 0d3FF0000000000000, %fd171, %p168;
	mul.f64 	%fd143, %fd96, %fd142;
	sub.f64 	%fd144, %fd31, %fd55;
	mul.f64 	%fd145, %fd34, %fd144;
	sub.f64 	%fd146, %fd84, %fd143;
	mul.f64 	%fd147, %fd145, %fd146;
	st.param.f64	[func_retval0+0], %fd147;
	ret;

BB4_13:
	mov.f64 	%fd150, %fd13;
	bra.uni 	BB4_17;

BB4_30:
	mov.f64 	%fd153, %fd26;
	bra.uni 	BB4_34;

BB4_47:
	mov.f64 	%fd156, %fd39;
	bra.uni 	BB4_51;

BB4_64:
	mov.f64 	%fd159, %fd50;
	bra.uni 	BB4_68;

BB4_81:
	mov.f64 	%fd162, %fd66;
	bra.uni 	BB4_85;

BB4_98:
	mov.f64 	%fd165, %fd79;
	bra.uni 	BB4_102;

BB4_115:
	mov.f64 	%fd168, %fd91;
	bra.uni 	BB4_119;

BB4_132:
	mov.f64 	%fd171, %fd102;
	bra.uni 	BB4_136;

BB4_16:
	setp.gt.f64	%p23, %fd7, 0d3FF0000000000000;
	selp.b32	%r34, 2146435072, 0, %p23;
	xor.b32  	%r35, %r34, 2146435072;
	setp.lt.s32	%p24, %r2, 0;
	selp.b32	%r36, %r35, %r34, %p24;
	setp.eq.f64	%p25, %fd5, 0dBFF0000000000000;
	selp.b32	%r37, 1072693248, %r36, %p25;
	mov.u32 	%r38, 0;
	mov.b64 	%fd150, {%r38, %r37};
	bra.uni 	BB4_17;

BB4_33:
	setp.gt.f64	%p40, %fd20, 0d3FF0000000000000;
	selp.b32	%r60, 2146435072, 0, %p40;
	xor.b32  	%r61, %r60, 2146435072;
	setp.lt.s32	%p41, %r4, 0;
	selp.b32	%r62, %r61, %r60, %p41;
	setp.eq.f64	%p42, %fd18, 0dBFF0000000000000;
	selp.b32	%r63, 1072693248, %r62, %p42;
	mov.u32 	%r64, 0;
	mov.b64 	%fd153, {%r64, %r63};
	bra.uni 	BB4_34;

BB4_50:
	setp.gt.f64	%p63, %fd7, 0d3FF0000000000000;
	selp.b32	%r86, 2146435072, 0, %p63;
	xor.b32  	%r87, %r86, 2146435072;
	setp.lt.s32	%p64, %r5, 0;
	selp.b32	%r88, %r87, %r86, %p64;
	setp.eq.f64	%p65, %fd5, 0dBFF0000000000000;
	selp.b32	%r89, 1072693248, %r88, %p65;
	mov.u32 	%r90, 0;
	mov.b64 	%fd156, {%r90, %r89};
	bra.uni 	BB4_51;

BB4_67:
	setp.gt.f64	%p83, %fd20, 0d3FF0000000000000;
	selp.b32	%r112, 2146435072, 0, %p83;
	xor.b32  	%r113, %r112, 2146435072;
	setp.lt.s32	%p84, %r6, 0;
	selp.b32	%r114, %r113, %r112, %p84;
	setp.eq.f64	%p85, %fd18, 0dBFF0000000000000;
	selp.b32	%r115, 1072693248, %r114, %p85;
	mov.u32 	%r116, 0;
	mov.b64 	%fd159, {%r116, %r115};
	bra.uni 	BB4_68;

BB4_84:
	setp.gt.f64	%p103, %fd60, 0d3FF0000000000000;
	selp.b32	%r138, 2146435072, 0, %p103;
	xor.b32  	%r139, %r138, 2146435072;
	setp.lt.s32	%p104, %r8, 0;
	selp.b32	%r140, %r139, %r138, %p104;
	setp.eq.f64	%p105, %fd58, 0dBFF0000000000000;
	selp.b32	%r141, 1072693248, %r140, %p105;
	mov.u32 	%r142, 0;
	mov.b64 	%fd162, {%r142, %r141};
	bra.uni 	BB4_85;

BB4_101:
	setp.gt.f64	%p120, %fd73, 0d3FF0000000000000;
	selp.b32	%r164, 2146435072, 0, %p120;
	xor.b32  	%r165, %r164, 2146435072;
	setp.lt.s32	%p121, %r10, 0;
	selp.b32	%r166, %r165, %r164, %p121;
	setp.eq.f64	%p122, %fd71, 0dBFF0000000000000;
	selp.b32	%r167, 1072693248, %r166, %p122;
	mov.u32 	%r168, 0;
	mov.b64 	%fd165, {%r168, %r167};
	bra.uni 	BB4_102;

BB4_118:
	setp.gt.f64	%p143, %fd60, 0d3FF0000000000000;
	selp.b32	%r190, 2146435072, 0, %p143;
	xor.b32  	%r191, %r190, 2146435072;
	setp.lt.s32	%p144, %r11, 0;
	selp.b32	%r192, %r191, %r190, %p144;
	setp.eq.f64	%p145, %fd58, 0dBFF0000000000000;
	selp.b32	%r193, 1072693248, %r192, %p145;
	mov.u32 	%r194, 0;
	mov.b64 	%fd168, {%r194, %r193};
	bra.uni 	BB4_119;

BB4_135:
	setp.gt.f64	%p163, %fd73, 0d3FF0000000000000;
	selp.b32	%r216, 2146435072, 0, %p163;
	xor.b32  	%r217, %r216, 2146435072;
	setp.lt.s32	%p164, %r12, 0;
	selp.b32	%r218, %r217, %r216, %p164;
	setp.eq.f64	%p165, %fd71, 0dBFF0000000000000;
	selp.b32	%r219, 1072693248, %r218, %p165;
	mov.u32 	%r220, 0;
	mov.b64 	%fd171, {%r220, %r219};
	bra.uni 	BB4_136;
}

	// .globl	kczCZForce
.visible .entry kczCZForce(
	.param .u64 kczCZForce_param_0,
	.param .u64 kczCZForce_param_1,
	.param .u64 kczCZForce_param_2,
	.param .u64 kczCZForce_param_3,
	.param .u64 kczCZForce_param_4,
	.param .f64 kczCZForce_param_5,
	.param .u32 kczCZForce_param_6,
	.param .u32 kczCZForce_param_7,
	.param .u32 kczCZForce_param_8,
	.param .u32 kczCZForce_param_9,
	.param .u32 kczCZForce_param_10
)
{
	.local .align 16 .b8 	__local_depot5[8416];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<4911>;
	.reg .b16 	%rs<25>;
	.reg .b32 	%r<6291>;
	.reg .f64 	%fd<6260>;
	.reg .b64 	%rd<1273>;


	mov.u64 	%rd1272, __local_depot5;
	cvta.local.u64 	%SP, %rd1272;
	ld.param.u64 	%rd605, [kczCZForce_param_0];
	ld.param.u64 	%rd606, [kczCZForce_param_1];
	ld.param.u64 	%rd607, [kczCZForce_param_2];
	ld.param.u64 	%rd609, [kczCZForce_param_3];
	ld.param.u64 	%rd608, [kczCZForce_param_4];
	ld.param.u32 	%r264, [kczCZForce_param_6];
	ld.param.u32 	%r260, [kczCZForce_param_7];
	ld.param.u32 	%r261, [kczCZForce_param_8];
	ld.param.u32 	%r262, [kczCZForce_param_9];
	cvta.to.global.u64 	%rd1, %rd609;
	cvta.to.global.u64 	%rd2, %rd606;
	add.u64 	%rd610, %SP, 0;
	cvta.to.local.u64 	%rd3, %rd610;
	add.u64 	%rd611, %SP, 24;
	cvta.to.local.u64 	%rd4, %rd611;
	add.u64 	%rd612, %SP, 48;
	cvta.to.local.u64 	%rd5, %rd612;
	add.u64 	%rd613, %SP, 2640;
	cvta.to.local.u64 	%rd6, %rd613;
	add.u64 	%rd614, %SP, 2784;
	cvta.to.local.u64 	%rd7, %rd614;
	add.u64 	%rd615, %SP, 2787;
	cvta.to.local.u64 	%rd8, %rd615;
	add.u64 	%rd616, %SP, 2800;
	cvta.to.local.u64 	%rd9, %rd616;
	add.u64 	%rd617, %SP, 3232;
	cvta.to.local.u64 	%rd10, %rd617;
	add.u64 	%rd618, %SP, 5824;
	cvta.to.local.u64 	%rd11, %rd618;
	mov.u32 	%r265, %ntid.x;
	mov.u32 	%r266, %ctaid.x;
	mov.u32 	%r267, %tid.x;
	mad.lo.s32 	%r1, %r265, %r266, %r267;
	setp.ge.s32	%p184, %r1, %r264;
	@%p184 bra 	BB5_4585;

	mul.wide.s32 	%rd619, %r1, 4;
	add.s64 	%rd620, %rd2, %rd619;
	ld.global.u32 	%r268, [%rd620];
	setp.ne.s32	%p185, %r268, 0;
	@%p185 bra 	BB5_4585;

	cvta.to.global.u64 	%rd622, %rd605;
	cvta.to.global.u64 	%rd623, %rd607;
	shl.b32 	%r269, %r260, 2;
	add.s32 	%r270, %r269, %r1;
	mul.wide.s32 	%rd624, %r270, 4;
	add.s64 	%rd625, %rd2, %rd624;
	ld.global.u32 	%r271, [%rd625];
	mul.wide.s32 	%rd626, %r271, 8;
	add.s64 	%rd627, %rd623, %rd626;
	mul.lo.s32 	%r272, %r261, 3;
	add.s32 	%r273, %r272, %r271;
	mul.wide.s32 	%rd628, %r273, 8;
	add.s64 	%rd629, %rd623, %rd628;
	ld.global.f64 	%fd3057, [%rd629];
	ld.global.f64 	%fd3058, [%rd627];
	add.f64 	%fd3059, %fd3057, %fd3058;
	shl.b32 	%r274, %r261, 3;
	cvt.s64.s32	%rd630, %r274;
	add.s64 	%rd631, %rd627, %rd630;
	add.s64 	%rd632, %rd629, %rd630;
	ld.global.f64 	%fd3060, [%rd632];
	ld.global.f64 	%fd3061, [%rd631];
	add.f64 	%fd3062, %fd3060, %fd3061;
	add.s64 	%rd633, %rd631, %rd630;
	add.s64 	%rd634, %rd632, %rd630;
	ld.global.f64 	%fd3063, [%rd634];
	ld.global.f64 	%fd3064, [%rd633];
	add.f64 	%fd3065, %fd3063, %fd3064;
	mad.lo.s32 	%r275, %r260, 5, %r1;
	cvt.s64.s32	%rd635, %r269;
	add.s64 	%rd636, %rd625, %rd635;
	ld.global.u32 	%r276, [%rd636];
	mul.wide.s32 	%rd637, %r276, 8;
	add.s64 	%rd638, %rd623, %rd637;
	add.s32 	%r277, %r272, %r276;
	mul.wide.s32 	%rd639, %r277, 8;
	add.s64 	%rd640, %rd623, %rd639;
	ld.global.f64 	%fd3066, [%rd640];
	ld.global.f64 	%fd3067, [%rd638];
	add.f64 	%fd3068, %fd3066, %fd3067;
	add.s64 	%rd641, %rd638, %rd630;
	add.s64 	%rd642, %rd640, %rd630;
	ld.global.f64 	%fd3069, [%rd642];
	ld.global.f64 	%fd3070, [%rd641];
	add.f64 	%fd3071, %fd3069, %fd3070;
	add.s64 	%rd643, %rd641, %rd630;
	add.s64 	%rd644, %rd642, %rd630;
	ld.global.f64 	%fd3072, [%rd644];
	ld.global.f64 	%fd3073, [%rd643];
	add.f64 	%fd3074, %fd3072, %fd3073;
	add.s64 	%rd645, %rd636, %rd635;
	ld.global.u32 	%r278, [%rd645];
	mul.wide.s32 	%rd646, %r278, 8;
	add.s64 	%rd647, %rd623, %rd646;
	add.s32 	%r279, %r272, %r278;
	mul.wide.s32 	%rd648, %r279, 8;
	add.s64 	%rd649, %rd623, %rd648;
	ld.global.f64 	%fd3075, [%rd649];
	ld.global.f64 	%fd3076, [%rd647];
	add.f64 	%fd3077, %fd3075, %fd3076;
	add.s64 	%rd650, %rd647, %rd630;
	add.s64 	%rd651, %rd649, %rd630;
	ld.global.f64 	%fd3078, [%rd651];
	ld.global.f64 	%fd3079, [%rd650];
	add.f64 	%fd3080, %fd3078, %fd3079;
	add.s64 	%rd652, %rd650, %rd630;
	add.s64 	%rd653, %rd651, %rd630;
	ld.global.f64 	%fd3081, [%rd653];
	ld.global.f64 	%fd3082, [%rd652];
	add.f64 	%fd3083, %fd3081, %fd3082;
	add.s64 	%rd654, %rd645, %rd635;
	ld.global.u32 	%r280, [%rd654];
	mul.wide.s32 	%rd655, %r280, 8;
	add.s64 	%rd656, %rd623, %rd655;
	add.s32 	%r281, %r272, %r280;
	mul.wide.s32 	%rd657, %r281, 8;
	add.s64 	%rd658, %rd623, %rd657;
	ld.global.f64 	%fd3084, [%rd658];
	ld.global.f64 	%fd3085, [%rd656];
	add.f64 	%fd3086, %fd3084, %fd3085;
	add.s64 	%rd659, %rd656, %rd630;
	add.s64 	%rd660, %rd658, %rd630;
	ld.global.f64 	%fd3087, [%rd660];
	ld.global.f64 	%fd3088, [%rd659];
	add.f64 	%fd3089, %fd3087, %fd3088;
	add.s64 	%rd661, %rd659, %rd630;
	add.s64 	%rd662, %rd660, %rd630;
	ld.global.f64 	%fd3090, [%rd662];
	ld.global.f64 	%fd3091, [%rd661];
	add.f64 	%fd3092, %fd3090, %fd3091;
	add.s64 	%rd663, %rd654, %rd635;
	ld.global.u32 	%r282, [%rd663];
	mul.wide.s32 	%rd664, %r282, 8;
	add.s64 	%rd665, %rd623, %rd664;
	add.s32 	%r283, %r272, %r282;
	mul.wide.s32 	%rd666, %r283, 8;
	add.s64 	%rd667, %rd623, %rd666;
	ld.global.f64 	%fd3093, [%rd667];
	ld.global.f64 	%fd3094, [%rd665];
	add.f64 	%fd3095, %fd3093, %fd3094;
	add.s64 	%rd668, %rd665, %rd630;
	add.s64 	%rd669, %rd667, %rd630;
	ld.global.f64 	%fd3096, [%rd669];
	ld.global.f64 	%fd3097, [%rd668];
	add.f64 	%fd3098, %fd3096, %fd3097;
	add.s64 	%rd670, %rd668, %rd630;
	add.s64 	%rd671, %rd669, %rd630;
	ld.global.f64 	%fd3099, [%rd671];
	ld.global.f64 	%fd3100, [%rd670];
	add.f64 	%fd3101, %fd3099, %fd3100;
	add.s64 	%rd672, %rd663, %rd635;
	ld.global.u32 	%r284, [%rd672];
	mul.wide.s32 	%rd673, %r284, 8;
	add.s64 	%rd674, %rd623, %rd673;
	add.s32 	%r285, %r272, %r284;
	mul.wide.s32 	%rd675, %r285, 8;
	add.s64 	%rd676, %rd623, %rd675;
	ld.global.f64 	%fd3102, [%rd676];
	ld.global.f64 	%fd3103, [%rd674];
	add.f64 	%fd3104, %fd3102, %fd3103;
	add.s64 	%rd677, %rd674, %rd630;
	add.s64 	%rd678, %rd676, %rd630;
	ld.global.f64 	%fd3105, [%rd678];
	ld.global.f64 	%fd3106, [%rd677];
	add.f64 	%fd3107, %fd3105, %fd3106;
	add.s64 	%rd679, %rd677, %rd630;
	add.s64 	%rd680, %rd678, %rd630;
	ld.global.f64 	%fd3108, [%rd680];
	ld.global.f64 	%fd3109, [%rd679];
	add.f64 	%fd3110, %fd3108, %fd3109;
	mul.wide.s32 	%rd681, %r1, 8;
	add.s64 	%rd682, %rd622, %rd681;
	ld.global.f64 	%fd3111, [%rd682];
	st.local.f64 	[%rd3], %fd3111;
	mad.lo.s32 	%r286, %r260, 3, %r1;
	mul.wide.s32 	%rd683, %r286, 8;
	add.s64 	%rd684, %rd622, %rd683;
	ld.global.f64 	%fd3112, [%rd684];
	st.local.f64 	[%rd4], %fd3112;
	shl.b32 	%r287, %r260, 3;
	cvt.s64.s32	%rd685, %r287;
	add.s64 	%rd686, %rd682, %rd685;
	ld.global.f64 	%fd3113, [%rd686];
	st.local.f64 	[%rd3+8], %fd3113;
	mul.wide.s32 	%rd687, %r270, 8;
	add.s64 	%rd688, %rd622, %rd687;
	ld.global.f64 	%fd3114, [%rd688];
	st.local.f64 	[%rd4+8], %fd3114;
	add.s64 	%rd689, %rd686, %rd685;
	ld.global.f64 	%fd3115, [%rd689];
	st.local.f64 	[%rd3+16], %fd3115;
	mul.wide.s32 	%rd690, %r275, 8;
	add.s64 	%rd691, %rd622, %rd690;
	ld.global.f64 	%fd3116, [%rd691];
	st.local.f64 	[%rd4+16], %fd3116;
	add.f64 	%fd3117, %fd3059, %fd3086;
	mul.f64 	%fd3118, %fd3117, 0d3FE0000000000000;
	add.f64 	%fd3119, %fd3062, %fd3089;
	mul.f64 	%fd3120, %fd3119, 0d3FE0000000000000;
	add.f64 	%fd3121, %fd3065, %fd3092;
	mul.f64 	%fd3122, %fd3121, 0d3FE0000000000000;
	add.f64 	%fd3123, %fd3068, %fd3095;
	mul.f64 	%fd3124, %fd3123, 0d3FE0000000000000;
	add.f64 	%fd3125, %fd3071, %fd3098;
	mul.f64 	%fd3126, %fd3125, 0d3FE0000000000000;
	add.f64 	%fd3127, %fd3074, %fd3101;
	mul.f64 	%fd3128, %fd3127, 0d3FE0000000000000;
	add.f64 	%fd3129, %fd3077, %fd3104;
	mul.f64 	%fd3130, %fd3129, 0d3FE0000000000000;
	add.f64 	%fd3131, %fd3080, %fd3107;
	mul.f64 	%fd3132, %fd3131, 0d3FE0000000000000;
	add.f64 	%fd3133, %fd3083, %fd3110;
	mul.f64 	%fd3134, %fd3133, 0d3FE0000000000000;
	sub.f64 	%fd3135, %fd3124, %fd3118;
	sub.f64 	%fd3136, %fd3126, %fd3120;
	sub.f64 	%fd3137, %fd3128, %fd3122;
	sub.f64 	%fd3138, %fd3118, %fd3130;
	sub.f64 	%fd3139, %fd3120, %fd3132;
	sub.f64 	%fd3140, %fd3122, %fd3134;
	mul.f64 	%fd3141, %fd3136, %fd3136;
	fma.rn.f64 	%fd3142, %fd3135, %fd3135, %fd3141;
	fma.rn.f64 	%fd3143, %fd3137, %fd3137, %fd3142;
	sqrt.rn.f64 	%fd3144, %fd3143;
	div.rn.f64 	%fd1, %fd3135, %fd3144;
	div.rn.f64 	%fd2, %fd3136, %fd3144;
	div.rn.f64 	%fd3, %fd3137, %fd3144;
	mul.f64 	%fd3145, %fd3137, %fd3139;
	mul.f64 	%fd3146, %fd3136, %fd3140;
	sub.f64 	%fd3147, %fd3146, %fd3145;
	mul.f64 	%fd3148, %fd3137, %fd3138;
	mul.f64 	%fd3149, %fd3135, %fd3140;
	sub.f64 	%fd3150, %fd3148, %fd3149;
	mul.f64 	%fd3151, %fd3136, %fd3138;
	mul.f64 	%fd3152, %fd3135, %fd3139;
	sub.f64 	%fd3153, %fd3152, %fd3151;
	mul.f64 	%fd3154, %fd3150, %fd3150;
	fma.rn.f64 	%fd3155, %fd3147, %fd3147, %fd3154;
	fma.rn.f64 	%fd3156, %fd3153, %fd3153, %fd3155;
	sqrt.rn.f64 	%fd3157, %fd3156;
	div.rn.f64 	%fd4, %fd3147, %fd3157;
	div.rn.f64 	%fd5, %fd3150, %fd3157;
	div.rn.f64 	%fd6, %fd3153, %fd3157;
	mul.f64 	%fd3158, %fd2, %fd6;
	mul.f64 	%fd3159, %fd3, %fd5;
	sub.f64 	%fd3160, %fd3159, %fd3158;
	mul.f64 	%fd3161, %fd1, %fd6;
	mul.f64 	%fd3162, %fd3, %fd4;
	sub.f64 	%fd3163, %fd3161, %fd3162;
	mul.f64 	%fd3164, %fd1, %fd5;
	mul.f64 	%fd3165, %fd2, %fd4;
	sub.f64 	%fd3166, %fd3165, %fd3164;
	mul.f64 	%fd3167, %fd3163, %fd3163;
	fma.rn.f64 	%fd3168, %fd3160, %fd3160, %fd3167;
	fma.rn.f64 	%fd3169, %fd3166, %fd3166, %fd3168;
	sqrt.rn.f64 	%fd3170, %fd3169;
	div.rn.f64 	%fd7, %fd3160, %fd3170;
	div.rn.f64 	%fd8, %fd3163, %fd3170;
	div.rn.f64 	%fd9, %fd3166, %fd3170;
	mul.f64 	%fd3171, %fd2, %fd3062;
	fma.rn.f64 	%fd3172, %fd1, %fd3059, %fd3171;
	fma.rn.f64 	%fd10, %fd3, %fd3065, %fd3172;
	mul.f64 	%fd3173, %fd8, %fd3062;
	fma.rn.f64 	%fd3174, %fd7, %fd3059, %fd3173;
	fma.rn.f64 	%fd11, %fd9, %fd3065, %fd3174;
	mul.f64 	%fd3175, %fd5, %fd3062;
	fma.rn.f64 	%fd3176, %fd4, %fd3059, %fd3175;
	fma.rn.f64 	%fd12, %fd6, %fd3065, %fd3176;
	mul.f64 	%fd3177, %fd2, %fd3071;
	fma.rn.f64 	%fd3178, %fd1, %fd3068, %fd3177;
	fma.rn.f64 	%fd13, %fd3, %fd3074, %fd3178;
	mul.f64 	%fd3179, %fd8, %fd3071;
	fma.rn.f64 	%fd3180, %fd7, %fd3068, %fd3179;
	fma.rn.f64 	%fd14, %fd9, %fd3074, %fd3180;
	mul.f64 	%fd3181, %fd5, %fd3071;
	fma.rn.f64 	%fd3182, %fd4, %fd3068, %fd3181;
	fma.rn.f64 	%fd15, %fd6, %fd3074, %fd3182;
	mul.f64 	%fd3183, %fd2, %fd3080;
	fma.rn.f64 	%fd3184, %fd1, %fd3077, %fd3183;
	fma.rn.f64 	%fd16, %fd3, %fd3083, %fd3184;
	mul.f64 	%fd3185, %fd8, %fd3080;
	fma.rn.f64 	%fd3186, %fd7, %fd3077, %fd3185;
	fma.rn.f64 	%fd17, %fd9, %fd3083, %fd3186;
	mul.f64 	%fd3187, %fd5, %fd3080;
	fma.rn.f64 	%fd3188, %fd4, %fd3077, %fd3187;
	fma.rn.f64 	%fd18, %fd6, %fd3083, %fd3188;
	mul.f64 	%fd3189, %fd2, %fd3089;
	fma.rn.f64 	%fd3190, %fd1, %fd3086, %fd3189;
	fma.rn.f64 	%fd19, %fd3, %fd3092, %fd3190;
	mul.f64 	%fd3191, %fd8, %fd3089;
	fma.rn.f64 	%fd3192, %fd7, %fd3086, %fd3191;
	fma.rn.f64 	%fd20, %fd9, %fd3092, %fd3192;
	mul.f64 	%fd3193, %fd5, %fd3089;
	fma.rn.f64 	%fd3194, %fd4, %fd3086, %fd3193;
	fma.rn.f64 	%fd21, %fd6, %fd3092, %fd3194;
	mul.f64 	%fd3195, %fd2, %fd3098;
	fma.rn.f64 	%fd3196, %fd1, %fd3095, %fd3195;
	fma.rn.f64 	%fd22, %fd3, %fd3101, %fd3196;
	mul.f64 	%fd3197, %fd8, %fd3098;
	fma.rn.f64 	%fd3198, %fd7, %fd3095, %fd3197;
	fma.rn.f64 	%fd23, %fd9, %fd3101, %fd3198;
	mul.f64 	%fd3199, %fd5, %fd3098;
	fma.rn.f64 	%fd3200, %fd4, %fd3095, %fd3199;
	fma.rn.f64 	%fd24, %fd6, %fd3101, %fd3200;
	mul.f64 	%fd3201, %fd2, %fd3107;
	fma.rn.f64 	%fd3202, %fd1, %fd3104, %fd3201;
	fma.rn.f64 	%fd25, %fd3, %fd3110, %fd3202;
	mul.f64 	%fd3203, %fd8, %fd3107;
	fma.rn.f64 	%fd3204, %fd7, %fd3104, %fd3203;
	fma.rn.f64 	%fd26, %fd9, %fd3110, %fd3204;
	mul.f64 	%fd3205, %fd5, %fd3107;
	fma.rn.f64 	%fd3206, %fd4, %fd3104, %fd3205;
	fma.rn.f64 	%fd27, %fd6, %fd3110, %fd3206;
	mul.f64 	%fd28, %fd3157, 0d3FE0000000000000;
	mov.u64 	%rd621, 0;
	mov.pred 	%p186, 0;
	@%p186 bra 	BB5_5;

	mov.u64 	%rd1153, %rd621;

BB5_4:
	shl.b64 	%rd692, %rd1153, 3;
	add.s64 	%rd693, %rd5, %rd692;
	st.local.u64 	[%rd693], %rd621;
	add.s64 	%rd1153, %rd1153, 1;
	setp.lt.u64	%p187, %rd1153, 324;
	@%p187 bra 	BB5_4;

BB5_5:
	mov.u64 	%rd695, 0;
	@%p186 bra 	BB5_8;

	mov.u64 	%rd1154, %rd695;

BB5_7:
	shl.b64 	%rd696, %rd1154, 3;
	add.s64 	%rd697, %rd6, %rd696;
	st.local.u64 	[%rd697], %rd695;
	add.s64 	%rd1154, %rd1154, 1;
	setp.lt.u64	%p189, %rd1154, 18;
	@%p189 bra 	BB5_7;

BB5_8:
	mov.u16 	%rs3, 0;
	st.local.u8 	[%rd7+2], %rs3;
	st.local.u8 	[%rd7+1], %rs3;
	st.local.u8 	[%rd7], %rs3;
	st.local.u8 	[%rd8+2], %rs3;
	st.local.u8 	[%rd8+1], %rs3;
	st.local.u8 	[%rd8], %rs3;
	mul.f64 	%fd29, %fd28, 0d3FD5555555555555;
	ld.const.f64 	%fd3212, [f_tt];
	mul.f64 	%fd30, %fd3212, 0d3F847AE147AE147B;
	ld.const.f64 	%fd31, [deln];
	mov.f64 	%fd5478, 0d0000000000000000;
	div.rn.f64 	%fd32, %fd5478, %fd31;
	mov.f64 	%fd3213, 0d3FF0000000000000;
	sub.f64 	%fd33, %fd3213, %fd32;
	ld.const.f64 	%fd34, [alpha];
	add.f64 	%fd35, %fd33, %fd34;
	ld.const.f64 	%fd36, [p_m];
	add.f64 	%fd37, %fd36, 0dC000000000000000;
	mul.f64 	%fd3214, %fd34, %fd34;
	sub.f64 	%fd38, %fd3214, %fd34;
	add.f64 	%fd39, %fd34, 0dC000000000000000;
	add.f64 	%fd3215, %fd34, %fd34;
	mul.f64 	%fd40, %fd36, %fd3215;
	add.f64 	%fd41, %fd34, 0dBFF0000000000000;
	add.f64 	%fd42, %fd36, 0dBFF0000000000000;
	ld.const.f64 	%fd43, [p_n];
	add.f64 	%fd44, %fd43, 0dBFF0000000000000;
	ld.const.f64 	%fd45, [beta];
	add.f64 	%fd46, %fd45, 0dBFF0000000000000;
	add.f64 	%fd47, %fd43, 0dC000000000000000;
	add.f64 	%fd48, %fd45, 0dC000000000000000;
	add.f64 	%fd3216, %fd45, %fd45;
	mul.f64 	%fd49, %fd43, %fd3216;
	mul.f64 	%fd50, %fd3212, 0d3FA999999999999A;
	sub.f64 	%fd51, %fd10, %fd19;
	sub.f64 	%fd52, %fd11, %fd20;
	sub.f64 	%fd53, %fd12, %fd21;
	sub.f64 	%fd54, %fd13, %fd22;
	sub.f64 	%fd55, %fd14, %fd23;
	sub.f64 	%fd56, %fd15, %fd24;
	sub.f64 	%fd57, %fd16, %fd25;
	sub.f64 	%fd58, %fd17, %fd26;
	sub.f64 	%fd59, %fd18, %fd27;
	mul.f64 	%fd91, %fd31, %fd31;
	mul.f64 	%fd3217, %fd36, %fd36;
	sub.f64 	%fd92, %fd3217, %fd36;
	div.rn.f64 	%fd95, %fd36, %fd34;
	add.f64 	%fd88, %fd32, %fd95;
	div.rn.f64 	%fd96, %fd43, %fd45;
	ld.const.f64 	%fd64, [delt];
	ld.const.f64 	%fd65, [gam_t];
	div.rn.f64 	%fd71, %fd65, %fd64;
	mul.f64 	%fd3218, %fd64, %fd64;
	div.rn.f64 	%fd77, %fd65, %fd3218;
	mul.f64 	%fd3219, %fd43, %fd43;
	sub.f64 	%fd93, %fd3219, %fd43;
	mul.f64 	%fd3220, %fd45, %fd45;
	sub.f64 	%fd94, %fd3220, %fd45;
	mov.u32 	%r6283, 0;
	mov.f64 	%fd5479, %fd5478;
	mov.f64 	%fd5480, %fd5478;
	mov.f64 	%fd5481, %fd5478;
	bra.uni 	BB5_9;

BB5_18:
	setp.gtu.f64	%p203, %fd117, %fd109;
	and.pred  	%p205, %p200, %p203;
	@%p205 bra 	BB5_160;
	bra.uni 	BB5_19;

BB5_160:
	ld.const.f64 	%fd3287, [rt];
	mul.f64 	%fd3288, %fd64, %fd3287;
	setp.gtu.f64	%p370, %fd3288, %fd112;
	@%p370 bra 	BB5_162;

	st.local.f64 	[%rd23], %fd112;

BB5_162:
	// Callseq Start 53
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd117;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd112;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z3Tn_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3289, [retval0+0];
	
	//{
	}// Callseq End 53
	mul.f64 	%fd3290, %fd109, %fd3289;
	div.rn.f64 	%fd6242, %fd3290, %fd117;
	div.rn.f64 	%fd6244, %fd3289, %fd117;
	// Callseq Start 54
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd117;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd112;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z4Dtt_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6245, [retval0+0];
	
	//{
	}// Callseq End 54
	// Callseq Start 55
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd117;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd112;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z4Dnt_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3291, [retval0+0];
	
	//{
	}// Callseq End 55
	mul.f64 	%fd3292, %fd109, %fd3291;
	div.rn.f64 	%fd3293, %fd3292, %fd117;
	// Callseq Start 56
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd109;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd112;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z4Dnt_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3294, [retval0+0];
	
	//{
	}// Callseq End 56
	add.f64 	%fd230, %fd3293, %fd3294;
	mul.f64 	%fd6246, %fd230, 0d3FE0000000000000;
	mov.f64 	%fd6247, %fd6246;
	bra.uni 	BB5_4312;

BB5_4069:
	st.local.f64 	[%rd23], %fd112;
	@!%p165 bra 	BB5_4071;
	bra.uni 	BB5_4070;

BB5_4070:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5792}, %fd2708;
	}
	xor.b32  	%r5793, %r5792, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5794, %temp}, %fd2708;
	}
	mov.b64 	%fd2708, {%r5794, %r5793};

BB5_4071:
	@%p4343 bra 	BB5_4074;
	bra.uni 	BB5_4072;

BB5_4074:
	selp.b32	%r5795, %r177, 0, %p4381;
	or.b32  	%r5796, %r5795, 2146435072;
	setp.lt.s32	%p4503, %r178, 0;
	selp.b32	%r5797, %r5796, %r5795, %p4503;
	mov.u32 	%r5798, 0;
	mov.b64 	%fd2708, {%r5798, %r5797};
	bra.uni 	BB5_4075;

BB5_170:
	ld.const.f64 	%fd3300, [rt];
	mul.f64 	%fd3301, %fd64, %fd3300;
	setp.gtu.f64	%p375, %fd3301, %fd112;
	@%p375 bra 	BB5_172;

	st.local.f64 	[%rd23], %fd112;

BB5_172:
	// Callseq Start 62
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd6246;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd112;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z4Dtt_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6245, [retval0+0];
	
	//{
	}// Callseq End 62
	mov.f64 	%fd6247, %fd6246;
	bra.uni 	BB5_4312;

BB5_1260:
	st.local.f64 	[%rd23], %fd112;
	div.rn.f64 	%fd962, %fd5687, %fd3218;
	@!%p55 bra 	BB5_1262;
	bra.uni 	BB5_1261;

BB5_1261:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1991}, %fd967;
	}
	xor.b32  	%r1992, %r1991, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1993, %temp}, %fd967;
	}
	mov.b64 	%fd967, {%r1993, %r1992};

BB5_1262:
	@%p1415 bra 	BB5_1265;
	bra.uni 	BB5_1263;

BB5_1265:
	selp.b32	%r1994, %r68, 0, %p1413;
	or.b32  	%r1995, %r1994, 2146435072;
	setp.lt.s32	%p1538, %r69, 0;
	selp.b32	%r1996, %r1995, %r1994, %p1538;
	mov.u32 	%r1997, 0;
	mov.b64 	%fd967, {%r1997, %r1996};
	bra.uni 	BB5_1266;

BB5_3840:
	and.b32  	%r5450, %r169, 2147483647;
	setp.ne.s32	%p4233, %r5450, 2146435072;
	@%p4233 bra 	BB5_3841;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5451, %temp}, %fd33;
	}
	setp.ne.s32	%p4234, %r5451, 0;
	mov.f64 	%fd6160, %fd6159;
	@%p4234 bra 	BB5_3845;

	shr.s32 	%r5452, %r168, 31;
	and.b32  	%r5453, %r5452, -2146435072;
	add.s32 	%r5454, %r5453, 2146435072;
	or.b32  	%r5455, %r5454, -2147483648;
	selp.b32	%r5456, %r5455, %r5454, %p157;
	mov.u32 	%r5457, 0;
	mov.b64 	%fd6160, {%r5457, %r5456};
	bra.uni 	BB5_3845;

BB5_190:
	and.b32  	%r509, %r15, 2147483647;
	setp.ne.s32	%p392, %r509, 2146435072;
	@%p392 bra 	BB5_191;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r510, %temp}, %fd249;
	}
	setp.ne.s32	%p393, %r510, 0;
	mov.f64 	%fd5514, %fd5513;
	@%p393 bra 	BB5_195;

	shr.s32 	%r511, %r16, 31;
	and.b32  	%r512, %r511, -2146435072;
	add.s32 	%r513, %r512, 2146435072;
	or.b32  	%r514, %r513, -2147483648;
	selp.b32	%r515, %r514, %r513, %p9;
	mov.u32 	%r516, 0;
	mov.b64 	%fd5514, {%r516, %r515};
	bra.uni 	BB5_195;

BB5_1517:
	and.b32  	%r2327, %r88, 2147483647;
	setp.ne.s32	%p1802, %r2327, 2146435072;
	@%p1802 bra 	BB5_1518;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2328, %temp}, %fd1110;
	}
	setp.ne.s32	%p1803, %r2328, 0;
	mov.f64 	%fd5752, %fd5751;
	@%p1803 bra 	BB5_1522;

	shr.s32 	%r2329, %r89, 31;
	and.b32  	%r2330, %r2329, -2146435072;
	add.s32 	%r2331, %r2330, 2146435072;
	or.b32  	%r2332, %r2331, -2147483648;
	selp.b32	%r2333, %r2332, %r2331, %p71;
	mov.u32 	%r2334, 0;
	mov.b64 	%fd5752, {%r2334, %r2333};
	bra.uni 	BB5_1522;

BB5_3857:
	and.b32  	%r5476, %r172, 2147483647;
	setp.ne.s32	%p4250, %r5476, 2146435072;
	@%p4250 bra 	BB5_3858;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5477, %temp}, %fd88;
	}
	setp.ne.s32	%p4251, %r5477, 0;
	mov.f64 	%fd6163, %fd2557;
	@%p4251 bra 	BB5_3862;

	shr.s32 	%r5478, %r171, 31;
	and.b32  	%r5479, %r5478, -2146435072;
	add.s32 	%r5480, %r5479, 2146435072;
	or.b32  	%r5481, %r5480, -2147483648;
	selp.b32	%r5482, %r5481, %r5480, %p158;
	mov.u32 	%r5483, 0;
	mov.b64 	%fd6163, {%r5483, %r5482};
	bra.uni 	BB5_3862;

BB5_207:
	and.b32  	%r534, %r19, 2147483647;
	setp.ne.s32	%p411, %r534, 2146435072;
	@%p411 bra 	BB5_208;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r535, %temp}, %fd250;
	}
	setp.ne.s32	%p412, %r535, 0;
	mov.f64 	%fd5517, %fd5516;
	@%p412 bra 	BB5_212;

	shr.s32 	%r536, %r18, 31;
	and.b32  	%r537, %r536, -2146435072;
	add.s32 	%r538, %r537, 2146435072;
	or.b32  	%r539, %r538, -2147483648;
	selp.b32	%r540, %r539, %r538, %p11;
	mov.u32 	%r541, 0;
	mov.b64 	%fd5517, {%r541, %r540};
	bra.uni 	BB5_212;

BB5_1534:
	and.b32  	%r2352, %r92, 2147483647;
	setp.ne.s32	%p1819, %r2352, 2146435072;
	@%p1819 bra 	BB5_1535;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2353, %temp}, %fd1111;
	}
	setp.ne.s32	%p1820, %r2353, 0;
	mov.f64 	%fd5755, %fd5754;
	@%p1820 bra 	BB5_1539;

	shr.s32 	%r2354, %r91, 31;
	and.b32  	%r2355, %r2354, -2146435072;
	add.s32 	%r2356, %r2355, 2146435072;
	or.b32  	%r2357, %r2356, -2147483648;
	selp.b32	%r2358, %r2357, %r2356, %p72;
	mov.u32 	%r2359, 0;
	mov.b64 	%fd5755, {%r2359, %r2358};
	bra.uni 	BB5_1539;

BB5_3874:
	and.b32  	%r5502, %r169, 2147483647;
	setp.ne.s32	%p4273, %r5502, 2146435072;
	@%p4273 bra 	BB5_3875;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5503, %temp}, %fd33;
	}
	setp.ne.s32	%p4274, %r5503, 0;
	mov.f64 	%fd6166, %fd2569;
	@%p4274 bra 	BB5_3879;

	shr.s32 	%r5504, %r173, 31;
	and.b32  	%r5505, %r5504, -2146435072;
	add.s32 	%r5506, %r5505, 2146435072;
	or.b32  	%r5507, %r5506, -2147483648;
	selp.b32	%r5508, %r5507, %r5506, %p159;
	mov.u32 	%r5509, 0;
	mov.b64 	%fd6166, {%r5509, %r5508};
	bra.uni 	BB5_3879;

BB5_224:
	and.b32  	%r559, %r15, 2147483647;
	setp.ne.s32	%p430, %r559, 2146435072;
	@%p430 bra 	BB5_225;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r560, %temp}, %fd249;
	}
	setp.ne.s32	%p431, %r560, 0;
	mov.f64 	%fd5520, %fd5519;
	@%p431 bra 	BB5_229;

	shr.s32 	%r561, %r21, 31;
	and.b32  	%r562, %r561, -2146435072;
	add.s32 	%r563, %r562, 2146435072;
	or.b32  	%r564, %r563, -2147483648;
	selp.b32	%r565, %r564, %r563, %p13;
	mov.u32 	%r566, 0;
	mov.b64 	%fd5520, {%r566, %r565};
	bra.uni 	BB5_229;

BB5_1551:
	and.b32  	%r2377, %r88, 2147483647;
	setp.ne.s32	%p1841, %r2377, 2146435072;
	@%p1841 bra 	BB5_1552;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2378, %temp}, %fd1110;
	}
	setp.ne.s32	%p1842, %r2378, 0;
	mov.f64 	%fd5758, %fd5757;
	@%p1842 bra 	BB5_1556;

	shr.s32 	%r2379, %r94, 31;
	and.b32  	%r2380, %r2379, -2146435072;
	add.s32 	%r2381, %r2380, 2146435072;
	or.b32  	%r2382, %r2381, -2147483648;
	selp.b32	%r2383, %r2382, %r2381, %p74;
	mov.u32 	%r2384, 0;
	mov.b64 	%fd5758, {%r2384, %r2383};
	bra.uni 	BB5_1556;

BB5_3891:
	and.b32  	%r5528, %r172, 2147483647;
	setp.ne.s32	%p4290, %r5528, 2146435072;
	@%p4290 bra 	BB5_3892;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5529, %temp}, %fd88;
	}
	setp.ne.s32	%p4291, %r5529, 0;
	mov.f64 	%fd6169, %fd2580;
	@%p4291 bra 	BB5_3896;

	shr.s32 	%r5530, %r174, 31;
	and.b32  	%r5531, %r5530, -2146435072;
	add.s32 	%r5532, %r5531, 2146435072;
	or.b32  	%r5533, %r5532, -2147483648;
	selp.b32	%r5534, %r5533, %r5532, %p160;
	mov.u32 	%r5535, 0;
	mov.b64 	%fd6169, {%r5535, %r5534};
	bra.uni 	BB5_3896;

BB5_241:
	and.b32  	%r584, %r19, 2147483647;
	setp.ne.s32	%p449, %r584, 2146435072;
	@%p449 bra 	BB5_242;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r585, %temp}, %fd250;
	}
	setp.ne.s32	%p450, %r585, 0;
	mov.f64 	%fd5523, %fd5522;
	@%p450 bra 	BB5_246;

	shr.s32 	%r586, %r23, 31;
	and.b32  	%r587, %r586, -2146435072;
	add.s32 	%r588, %r587, 2146435072;
	or.b32  	%r589, %r588, -2147483648;
	selp.b32	%r590, %r589, %r588, %p15;
	mov.u32 	%r591, 0;
	mov.b64 	%fd5523, {%r591, %r590};
	bra.uni 	BB5_246;

BB5_1568:
	and.b32  	%r2402, %r92, 2147483647;
	setp.ne.s32	%p1860, %r2402, 2146435072;
	@%p1860 bra 	BB5_1569;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2403, %temp}, %fd1111;
	}
	setp.ne.s32	%p1861, %r2403, 0;
	mov.f64 	%fd5761, %fd5760;
	@%p1861 bra 	BB5_1573;

	shr.s32 	%r2404, %r96, 31;
	and.b32  	%r2405, %r2404, -2146435072;
	add.s32 	%r2406, %r2405, 2146435072;
	or.b32  	%r2407, %r2406, -2147483648;
	selp.b32	%r2408, %r2407, %r2406, %p76;
	mov.u32 	%r2409, 0;
	mov.b64 	%fd5761, {%r2409, %r2408};
	bra.uni 	BB5_1573;

BB5_3908:
	and.b32  	%r5554, %r169, 2147483647;
	setp.ne.s32	%p4313, %r5554, 2146435072;
	@%p4313 bra 	BB5_3909;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5555, %temp}, %fd33;
	}
	setp.ne.s32	%p4314, %r5555, 0;
	mov.f64 	%fd6172, %fd2592;
	@%p4314 bra 	BB5_3913;

	shr.s32 	%r5556, %r175, 31;
	and.b32  	%r5557, %r5556, -2146435072;
	add.s32 	%r5558, %r5557, 2146435072;
	or.b32  	%r5559, %r5558, -2147483648;
	selp.b32	%r5560, %r5559, %r5558, %p161;
	mov.u32 	%r5561, 0;
	mov.b64 	%fd6172, {%r5561, %r5560};
	bra.uni 	BB5_3913;

BB5_258:
	and.b32  	%r609, %r25, 2147483647;
	setp.ne.s32	%p468, %r609, 2146435072;
	@%p468 bra 	BB5_259;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r610, %temp}, %fd298;
	}
	setp.ne.s32	%p469, %r610, 0;
	mov.f64 	%fd5526, %fd5525;
	@%p469 bra 	BB5_263;

	shr.s32 	%r611, %r26, 31;
	and.b32  	%r612, %r611, -2146435072;
	add.s32 	%r613, %r612, 2146435072;
	or.b32  	%r614, %r613, -2147483648;
	selp.b32	%r615, %r614, %r613, %p17;
	mov.u32 	%r616, 0;
	mov.b64 	%fd5526, {%r616, %r615};
	bra.uni 	BB5_263;

BB5_1585:
	and.b32  	%r2428, %r98, 2147483647;
	setp.ne.s32	%p1879, %r2428, 2146435072;
	@%p1879 bra 	BB5_1586;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2429, %temp}, %fd1156;
	}
	setp.ne.s32	%p1880, %r2429, 0;
	mov.f64 	%fd5764, %fd1164;
	@%p1880 bra 	BB5_1590;

	shr.s32 	%r2430, %r99, 31;
	and.b32  	%r2431, %r2430, -2146435072;
	add.s32 	%r2432, %r2431, 2146435072;
	or.b32  	%r2433, %r2432, -2147483648;
	selp.b32	%r2434, %r2433, %r2432, %p78;
	mov.u32 	%r2435, 0;
	mov.b64 	%fd5764, {%r2435, %r2434};
	bra.uni 	BB5_1590;

BB5_3925:
	and.b32  	%r5580, %r172, 2147483647;
	setp.ne.s32	%p4330, %r5580, 2146435072;
	@%p4330 bra 	BB5_3926;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5581, %temp}, %fd88;
	}
	setp.ne.s32	%p4331, %r5581, 0;
	mov.f64 	%fd6175, %fd2603;
	@%p4331 bra 	BB5_3930;

	shr.s32 	%r5582, %r176, 31;
	and.b32  	%r5583, %r5582, -2146435072;
	add.s32 	%r5584, %r5583, 2146435072;
	or.b32  	%r5585, %r5584, -2147483648;
	selp.b32	%r5586, %r5585, %r5584, %p162;
	mov.u32 	%r5587, 0;
	mov.b64 	%fd6175, {%r5587, %r5586};
	bra.uni 	BB5_3930;

BB5_275:
	and.b32  	%r634, %r28, 2147483647;
	setp.ne.s32	%p487, %r634, 2146435072;
	@%p487 bra 	BB5_276;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r635, %temp}, %fd310;
	}
	setp.ne.s32	%p488, %r635, 0;
	mov.f64 	%fd5529, %fd5528;
	@%p488 bra 	BB5_280;

	shr.s32 	%r636, %r29, 31;
	and.b32  	%r637, %r636, -2146435072;
	add.s32 	%r638, %r637, 2146435072;
	or.b32  	%r639, %r638, -2147483648;
	selp.b32	%r640, %r639, %r638, %p19;
	mov.u32 	%r641, 0;
	mov.b64 	%fd5529, {%r641, %r640};
	bra.uni 	BB5_280;

BB5_1602:
	and.b32  	%r2454, %r100, 2147483647;
	setp.ne.s32	%p1896, %r2454, 2146435072;
	@%p1896 bra 	BB5_1603;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2455, %temp}, %fd1170;
	}
	setp.ne.s32	%p1897, %r2455, 0;
	mov.f64 	%fd5767, %fd1177;
	@%p1897 bra 	BB5_1607;

	shr.s32 	%r2456, %r101, 31;
	and.b32  	%r2457, %r2456, -2146435072;
	add.s32 	%r2458, %r2457, 2146435072;
	or.b32  	%r2459, %r2458, -2147483648;
	selp.b32	%r2460, %r2459, %r2458, %p79;
	mov.u32 	%r2461, 0;
	mov.b64 	%fd5767, {%r2461, %r2460};
	bra.uni 	BB5_1607;

BB5_3942:
	and.b32  	%r5606, %r177, 2147483647;
	setp.ne.s32	%p4353, %r5606, 2146435072;
	@%p4353 bra 	BB5_3943;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5607, %temp}, %fd2611;
	}
	setp.ne.s32	%p4354, %r5607, 0;
	mov.f64 	%fd6178, %fd2618;
	@%p4354 bra 	BB5_3947;

	shr.s32 	%r5608, %r178, 31;
	and.b32  	%r5609, %r5608, -2146435072;
	add.s32 	%r5610, %r5609, 2146435072;
	or.b32  	%r5611, %r5610, -2147483648;
	selp.b32	%r5612, %r5611, %r5610, %p163;
	mov.u32 	%r5613, 0;
	mov.b64 	%fd6178, {%r5613, %r5612};
	bra.uni 	BB5_3947;

BB5_292:
	and.b32  	%r656, %r25, 2147483647;
	setp.ne.s32	%p504, %r656, 2146435072;
	@%p504 bra 	BB5_293;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r657, %temp}, %fd298;
	}
	setp.ne.s32	%p505, %r657, 0;
	mov.f64 	%fd5532, %fd328;
	@%p505 bra 	BB5_297;

	shr.s32 	%r658, %r26, 31;
	and.b32  	%r659, %r658, -2146435072;
	add.s32 	%r660, %r659, 2146435072;
	or.b32  	%r661, %r660, -2147483648;
	selp.b32	%r662, %r661, %r660, %p17;
	mov.u32 	%r663, 0;
	mov.b64 	%fd5532, {%r663, %r662};
	bra.uni 	BB5_297;

BB5_1619:
	and.b32  	%r2480, %r98, 2147483647;
	setp.ne.s32	%p1919, %r2480, 2146435072;
	@%p1919 bra 	BB5_1620;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2481, %temp}, %fd1156;
	}
	setp.ne.s32	%p1920, %r2481, 0;
	mov.f64 	%fd5770, %fd1190;
	@%p1920 bra 	BB5_1624;

	shr.s32 	%r2482, %r99, 31;
	and.b32  	%r2483, %r2482, -2146435072;
	add.s32 	%r2484, %r2483, 2146435072;
	or.b32  	%r2485, %r2484, -2147483648;
	selp.b32	%r2486, %r2485, %r2484, %p80;
	mov.u32 	%r2487, 0;
	mov.b64 	%fd5770, {%r2487, %r2486};
	bra.uni 	BB5_1624;

BB5_3959:
	and.b32  	%r5632, %r179, 2147483647;
	setp.ne.s32	%p4370, %r5632, 2146435072;
	@%p4370 bra 	BB5_3960;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5633, %temp}, %fd2623;
	}
	setp.ne.s32	%p4371, %r5633, 0;
	mov.f64 	%fd6181, %fd2630;
	@%p4371 bra 	BB5_3964;

	shr.s32 	%r5634, %r180, 31;
	and.b32  	%r5635, %r5634, -2146435072;
	add.s32 	%r5636, %r5635, 2146435072;
	or.b32  	%r5637, %r5636, -2147483648;
	selp.b32	%r5638, %r5637, %r5636, %p164;
	mov.u32 	%r5639, 0;
	mov.b64 	%fd6181, {%r5639, %r5638};
	bra.uni 	BB5_3964;

BB5_309:
	and.b32  	%r682, %r28, 2147483647;
	setp.ne.s32	%p521, %r682, 2146435072;
	@%p521 bra 	BB5_310;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r683, %temp}, %fd310;
	}
	setp.ne.s32	%p522, %r683, 0;
	mov.f64 	%fd5535, %fd338;
	@%p522 bra 	BB5_314;

	shr.s32 	%r684, %r31, 31;
	and.b32  	%r685, %r684, -2146435072;
	add.s32 	%r686, %r685, 2146435072;
	or.b32  	%r687, %r686, -2147483648;
	selp.b32	%r688, %r687, %r686, %p21;
	mov.u32 	%r689, 0;
	mov.b64 	%fd5535, {%r689, %r688};
	bra.uni 	BB5_314;

BB5_1636:
	and.b32  	%r2506, %r100, 2147483647;
	setp.ne.s32	%p1936, %r2506, 2146435072;
	@%p1936 bra 	BB5_1637;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2507, %temp}, %fd1170;
	}
	setp.ne.s32	%p1937, %r2507, 0;
	mov.f64 	%fd5773, %fd1201;
	@%p1937 bra 	BB5_1641;

	shr.s32 	%r2508, %r103, 31;
	and.b32  	%r2509, %r2508, -2146435072;
	add.s32 	%r2510, %r2509, 2146435072;
	or.b32  	%r2511, %r2510, -2147483648;
	selp.b32	%r2512, %r2511, %r2510, %p81;
	mov.u32 	%r2513, 0;
	mov.b64 	%fd5773, {%r2513, %r2512};
	bra.uni 	BB5_1641;

BB5_3976:
	and.b32  	%r5657, %r177, 2147483647;
	setp.ne.s32	%p4393, %r5657, 2146435072;
	@%p4393 bra 	BB5_3977;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5658, %temp}, %fd2611;
	}
	setp.ne.s32	%p4394, %r5658, 0;
	mov.f64 	%fd6184, %fd6183;
	@%p4394 bra 	BB5_3981;

	shr.s32 	%r5659, %r178, 31;
	and.b32  	%r5660, %r5659, -2146435072;
	add.s32 	%r5661, %r5660, 2146435072;
	or.b32  	%r5662, %r5661, -2147483648;
	selp.b32	%r5663, %r5662, %r5661, %p165;
	mov.u32 	%r5664, 0;
	mov.b64 	%fd6184, {%r5664, %r5663};
	bra.uni 	BB5_3981;

BB5_326:
	and.b32  	%r708, %r25, 2147483647;
	setp.ne.s32	%p541, %r708, 2146435072;
	@%p541 bra 	BB5_327;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r709, %temp}, %fd298;
	}
	setp.ne.s32	%p542, %r709, 0;
	mov.f64 	%fd5538, %fd349;
	@%p542 bra 	BB5_331;

	shr.s32 	%r710, %r32, 31;
	and.b32  	%r711, %r710, -2146435072;
	add.s32 	%r712, %r711, 2146435072;
	or.b32  	%r713, %r712, -2147483648;
	selp.b32	%r714, %r713, %r712, %p22;
	mov.u32 	%r715, 0;
	mov.b64 	%fd5538, {%r715, %r714};
	bra.uni 	BB5_331;

BB5_1653:
	and.b32  	%r2532, %r98, 2147483647;
	setp.ne.s32	%p1959, %r2532, 2146435072;
	@%p1959 bra 	BB5_1654;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2533, %temp}, %fd1156;
	}
	setp.ne.s32	%p1960, %r2533, 0;
	mov.f64 	%fd5776, %fd1212;
	@%p1960 bra 	BB5_1658;

	shr.s32 	%r2534, %r105, 31;
	and.b32  	%r2535, %r2534, -2146435072;
	add.s32 	%r2536, %r2535, 2146435072;
	or.b32  	%r2537, %r2536, -2147483648;
	selp.b32	%r2538, %r2537, %r2536, %p82;
	mov.u32 	%r2539, 0;
	mov.b64 	%fd5776, {%r2539, %r2538};
	bra.uni 	BB5_1658;

BB5_3993:
	and.b32  	%r5682, %r179, 2147483647;
	setp.ne.s32	%p4412, %r5682, 2146435072;
	@%p4412 bra 	BB5_3994;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5683, %temp}, %fd2623;
	}
	setp.ne.s32	%p4413, %r5683, 0;
	mov.f64 	%fd6187, %fd6186;
	@%p4413 bra 	BB5_3998;

	shr.s32 	%r5684, %r183, 31;
	and.b32  	%r5685, %r5684, -2146435072;
	add.s32 	%r5686, %r5685, 2146435072;
	or.b32  	%r5687, %r5686, -2147483648;
	selp.b32	%r5688, %r5687, %r5686, %p167;
	mov.u32 	%r5689, 0;
	mov.b64 	%fd6187, {%r5689, %r5688};
	bra.uni 	BB5_3998;

BB5_343:
	and.b32  	%r730, %r28, 2147483647;
	setp.ne.s32	%p559, %r730, 2146435072;
	@%p559 bra 	BB5_344;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r731, %temp}, %fd310;
	}
	setp.ne.s32	%p560, %r731, 0;
	mov.f64 	%fd5541, %fd359;
	@%p560 bra 	BB5_348;

	shr.s32 	%r732, %r29, 31;
	and.b32  	%r733, %r732, -2146435072;
	add.s32 	%r734, %r733, 2146435072;
	or.b32  	%r735, %r734, -2147483648;
	selp.b32	%r736, %r735, %r734, %p19;
	mov.u32 	%r737, 0;
	mov.b64 	%fd5541, {%r737, %r736};
	bra.uni 	BB5_348;

BB5_1670:
	and.b32  	%r2558, %r100, 2147483647;
	setp.ne.s32	%p1979, %r2558, 2146435072;
	@%p1979 bra 	BB5_1671;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2559, %temp}, %fd1170;
	}
	setp.ne.s32	%p1980, %r2559, 0;
	mov.f64 	%fd5779, %fd1223;
	@%p1980 bra 	BB5_1675;

	shr.s32 	%r2560, %r101, 31;
	and.b32  	%r2561, %r2560, -2146435072;
	add.s32 	%r2562, %r2561, 2146435072;
	or.b32  	%r2563, %r2562, -2147483648;
	selp.b32	%r2564, %r2563, %r2562, %p83;
	mov.u32 	%r2565, 0;
	mov.b64 	%fd5779, {%r2565, %r2564};
	bra.uni 	BB5_1675;

BB5_4010:
	and.b32  	%r5707, %r177, 2147483647;
	setp.ne.s32	%p4431, %r5707, 2146435072;
	@%p4431 bra 	BB5_4011;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5708, %temp}, %fd2611;
	}
	setp.ne.s32	%p4432, %r5708, 0;
	mov.f64 	%fd6190, %fd6189;
	@%p4432 bra 	BB5_4015;

	shr.s32 	%r5709, %r186, 31;
	and.b32  	%r5710, %r5709, -2146435072;
	add.s32 	%r5711, %r5710, 2146435072;
	or.b32  	%r5712, %r5711, -2147483648;
	selp.b32	%r5713, %r5712, %r5711, %p169;
	mov.u32 	%r5714, 0;
	mov.b64 	%fd6190, {%r5714, %r5713};
	bra.uni 	BB5_4015;

BB5_360:
	and.b32  	%r752, %r15, 2147483647;
	setp.ne.s32	%p574, %r752, 2146435072;
	@%p574 bra 	BB5_361;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r753, %temp}, %fd249;
	}
	setp.ne.s32	%p575, %r753, 0;
	mov.f64 	%fd5544, %fd5543;
	@%p575 bra 	BB5_365;

	shr.s32 	%r754, %r16, 31;
	and.b32  	%r755, %r754, -2146435072;
	add.s32 	%r756, %r755, 2146435072;
	or.b32  	%r757, %r756, -2147483648;
	selp.b32	%r758, %r757, %r756, %p9;
	mov.u32 	%r759, 0;
	mov.b64 	%fd5544, {%r759, %r758};
	bra.uni 	BB5_365;

BB5_1687:
	and.b32  	%r2582, %r88, 2147483647;
	setp.ne.s32	%p2000, %r2582, 2146435072;
	@%p2000 bra 	BB5_1688;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2583, %temp}, %fd1110;
	}
	setp.ne.s32	%p2001, %r2583, 0;
	mov.f64 	%fd5782, %fd5781;
	@%p2001 bra 	BB5_1692;

	shr.s32 	%r2584, %r89, 31;
	and.b32  	%r2585, %r2584, -2146435072;
	add.s32 	%r2586, %r2585, 2146435072;
	or.b32  	%r2587, %r2586, -2147483648;
	selp.b32	%r2588, %r2587, %r2586, %p1989;
	mov.u32 	%r2589, 0;
	mov.b64 	%fd5782, {%r2589, %r2588};
	bra.uni 	BB5_1692;

BB5_4027:
	and.b32  	%r5732, %r179, 2147483647;
	setp.ne.s32	%p4450, %r5732, 2146435072;
	@%p4450 bra 	BB5_4028;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5733, %temp}, %fd2623;
	}
	setp.ne.s32	%p4451, %r5733, 0;
	mov.f64 	%fd6193, %fd6192;
	@%p4451 bra 	BB5_4032;

	shr.s32 	%r5734, %r180, 31;
	and.b32  	%r5735, %r5734, -2146435072;
	add.s32 	%r5736, %r5735, 2146435072;
	or.b32  	%r5737, %r5736, -2147483648;
	selp.b32	%r5738, %r5737, %r5736, %p171;
	mov.u32 	%r5739, 0;
	mov.b64 	%fd6193, {%r5739, %r5738};
	bra.uni 	BB5_4032;

BB5_377:
	and.b32  	%r774, %r19, 2147483647;
	setp.ne.s32	%p589, %r774, 2146435072;
	@%p589 bra 	BB5_378;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r775, %temp}, %fd250;
	}
	setp.ne.s32	%p590, %r775, 0;
	mov.f64 	%fd5547, %fd5546;
	@%p590 bra 	BB5_382;

	shr.s32 	%r776, %r23, 31;
	and.b32  	%r777, %r776, -2146435072;
	add.s32 	%r778, %r777, 2146435072;
	or.b32  	%r779, %r778, -2147483648;
	selp.b32	%r780, %r779, %r778, %p15;
	mov.u32 	%r781, 0;
	mov.b64 	%fd5547, {%r781, %r780};
	bra.uni 	BB5_382;

BB5_1704:
	and.b32  	%r2607, %r92, 2147483647;
	setp.ne.s32	%p2020, %r2607, 2146435072;
	@%p2020 bra 	BB5_1705;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2608, %temp}, %fd1111;
	}
	setp.ne.s32	%p2021, %r2608, 0;
	mov.f64 	%fd5785, %fd5784;
	@%p2021 bra 	BB5_1709;

	shr.s32 	%r2609, %r96, 31;
	and.b32  	%r2610, %r2609, -2146435072;
	add.s32 	%r2611, %r2610, 2146435072;
	or.b32  	%r2612, %r2611, -2147483648;
	selp.b32	%r2613, %r2612, %r2611, %p84;
	mov.u32 	%r2614, 0;
	mov.b64 	%fd5785, {%r2614, %r2613};
	bra.uni 	BB5_1709;

BB5_4044:
	and.b32  	%r5754, %r169, 2147483647;
	setp.ne.s32	%p4467, %r5754, 2146435072;
	@%p4467 bra 	BB5_4045;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5755, %temp}, %fd33;
	}
	setp.ne.s32	%p4468, %r5755, 0;
	mov.f64 	%fd6196, %fd6195;
	@%p4468 bra 	BB5_4049;

	shr.s32 	%r5756, %r168, 31;
	and.b32  	%r5757, %r5756, -2146435072;
	add.s32 	%r5758, %r5757, 2146435072;
	or.b32  	%r5759, %r5758, -2147483648;
	selp.b32	%r5760, %r5759, %r5758, %p157;
	mov.u32 	%r5761, 0;
	mov.b64 	%fd6196, {%r5761, %r5760};
	bra.uni 	BB5_4049;

BB5_4061:
	and.b32  	%r5779, %r172, 2147483647;
	setp.ne.s32	%p4484, %r5779, 2146435072;
	@%p4484 bra 	BB5_4062;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5780, %temp}, %fd88;
	}
	setp.ne.s32	%p4485, %r5780, 0;
	mov.f64 	%fd6199, %fd6198;
	@%p4485 bra 	BB5_4066;

	shr.s32 	%r5781, %r174, 31;
	and.b32  	%r5782, %r5781, -2146435072;
	add.s32 	%r5783, %r5782, 2146435072;
	or.b32  	%r5784, %r5783, -2147483648;
	selp.b32	%r5785, %r5784, %r5783, %p173;
	mov.u32 	%r5786, 0;
	mov.b64 	%fd6199, {%r5786, %r5785};
	bra.uni 	BB5_4066;

BB5_1167:
	and.b32  	%r1853, %r68, 2147483647;
	setp.ne.s32	%p1425, %r1853, 2146435072;
	@%p1425 bra 	BB5_1168;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1854, %temp}, %fd891;
	}
	setp.ne.s32	%p1426, %r1854, 0;
	mov.f64 	%fd5692, %fd5691;
	@%p1426 bra 	BB5_1172;

	shr.s32 	%r1855, %r69, 31;
	and.b32  	%r1856, %r1855, -2146435072;
	add.s32 	%r1857, %r1856, 2146435072;
	or.b32  	%r1858, %r1857, -2147483648;
	selp.b32	%r1859, %r1858, %r1857, %p55;
	mov.u32 	%r1860, 0;
	mov.b64 	%fd5692, {%r1860, %r1859};
	bra.uni 	BB5_1172;

BB5_1184:
	and.b32  	%r1878, %r72, 2147483647;
	setp.ne.s32	%p1444, %r1878, 2146435072;
	@%p1444 bra 	BB5_1185;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1879, %temp}, %fd892;
	}
	setp.ne.s32	%p1445, %r1879, 0;
	mov.f64 	%fd5695, %fd5694;
	@%p1445 bra 	BB5_1189;

	shr.s32 	%r1880, %r71, 31;
	and.b32  	%r1881, %r1880, -2146435072;
	add.s32 	%r1882, %r1881, 2146435072;
	or.b32  	%r1883, %r1882, -2147483648;
	selp.b32	%r1884, %r1883, %r1882, %p57;
	mov.u32 	%r1885, 0;
	mov.b64 	%fd5695, {%r1885, %r1884};
	bra.uni 	BB5_1189;

BB5_1201:
	and.b32  	%r1903, %r68, 2147483647;
	setp.ne.s32	%p1463, %r1903, 2146435072;
	@%p1463 bra 	BB5_1202;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1904, %temp}, %fd891;
	}
	setp.ne.s32	%p1464, %r1904, 0;
	mov.f64 	%fd5698, %fd5697;
	@%p1464 bra 	BB5_1206;

	shr.s32 	%r1905, %r74, 31;
	and.b32  	%r1906, %r1905, -2146435072;
	add.s32 	%r1907, %r1906, 2146435072;
	or.b32  	%r1908, %r1907, -2147483648;
	selp.b32	%r1909, %r1908, %r1907, %p59;
	mov.u32 	%r1910, 0;
	mov.b64 	%fd5698, {%r1910, %r1909};
	bra.uni 	BB5_1206;

BB5_1218:
	and.b32  	%r1928, %r72, 2147483647;
	setp.ne.s32	%p1482, %r1928, 2146435072;
	@%p1482 bra 	BB5_1219;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1929, %temp}, %fd892;
	}
	setp.ne.s32	%p1483, %r1929, 0;
	mov.f64 	%fd5701, %fd5700;
	@%p1483 bra 	BB5_1223;

	shr.s32 	%r1930, %r76, 31;
	and.b32  	%r1931, %r1930, -2146435072;
	add.s32 	%r1932, %r1931, 2146435072;
	or.b32  	%r1933, %r1932, -2147483648;
	selp.b32	%r1934, %r1933, %r1932, %p61;
	mov.u32 	%r1935, 0;
	mov.b64 	%fd5701, {%r1935, %r1934};
	bra.uni 	BB5_1223;

BB5_1235:
	and.b32  	%r1953, %r79, 2147483647;
	setp.ne.s32	%p1501, %r1953, 2146435072;
	@%p1501 bra 	BB5_1236;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1954, %temp}, %fd33;
	}
	setp.ne.s32	%p1502, %r1954, 0;
	mov.f64 	%fd5704, %fd5703;
	@%p1502 bra 	BB5_1240;

	shr.s32 	%r1955, %r47, 31;
	and.b32  	%r1956, %r1955, -2146435072;
	add.s32 	%r1957, %r1956, 2146435072;
	or.b32  	%r1958, %r1957, -2147483648;
	selp.b32	%r1959, %r1958, %r1957, %p63;
	mov.u32 	%r1960, 0;
	mov.b64 	%fd5704, {%r1960, %r1959};
	bra.uni 	BB5_1240;

BB5_1252:
	and.b32  	%r1978, %r82, 2147483647;
	setp.ne.s32	%p1518, %r1978, 2146435072;
	@%p1518 bra 	BB5_1253;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1979, %temp}, %fd88;
	}
	setp.ne.s32	%p1519, %r1979, 0;
	mov.f64 	%fd5707, %fd954;
	@%p1519 bra 	BB5_1257;

	shr.s32 	%r1980, %r81, 31;
	and.b32  	%r1981, %r1980, -2146435072;
	add.s32 	%r1982, %r1981, 2146435072;
	or.b32  	%r1983, %r1982, -2147483648;
	selp.b32	%r1984, %r1983, %r1982, %p64;
	mov.u32 	%r1985, 0;
	mov.b64 	%fd5707, {%r1985, %r1984};
	bra.uni 	BB5_1257;

BB5_387:
	setp.gtu.f64	%p606, %fd383, %fd109;
	and.pred  	%p608, %p603, %p606;
	@%p608 bra 	BB5_399;
	bra.uni 	BB5_388;

BB5_399:
	setp.neu.f64	%p615, %fd383, 0d0000000000000000;
	@%p615 bra 	BB5_401;
	bra.uni 	BB5_400;

BB5_401:
	div.rn.f64 	%fd400, %fd382, %fd64;
	div.rn.f64 	%fd3399, %fd383, %fd31;
	add.f64 	%fd401, %fd3399, %fd95;
	sub.f64 	%fd402, %fd3213, %fd3399;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r33}, %fd402;
	}
	abs.f64 	%fd403, %fd402;
	// Callseq Start 81
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd403;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd409, [retval0+0];
	
	//{
	}// Callseq End 81
	setp.lt.s32	%p617, %r33, 0;
	and.pred  	%p23, %p617, %p456;
	@!%p23 bra 	BB5_403;
	bra.uni 	BB5_402;

BB5_402:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r787}, %fd409;
	}
	xor.b32  	%r788, %r787, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r789, %temp}, %fd409;
	}
	mov.b64 	%fd409, {%r789, %r788};

BB5_403:
	setp.eq.f64	%p618, %fd402, 0d0000000000000000;
	@%p618 bra 	BB5_406;
	bra.uni 	BB5_404;

BB5_406:
	selp.b32	%r790, %r33, 0, %p456;
	or.b32  	%r791, %r790, 2146435072;
	setp.lt.s32	%p622, %r26, 0;
	selp.b32	%r792, %r791, %r790, %p622;
	mov.u32 	%r793, 0;
	mov.b64 	%fd409, {%r793, %r792};
	bra.uni 	BB5_407;

BB5_1714:
	setp.gtu.f64	%p2042, %fd1256, %fd109;
	and.pred  	%p2044, %p2039, %p2042;
	@%p2044 bra 	BB5_2908;
	bra.uni 	BB5_1715;

BB5_2908:
	st.local.f64 	[%rd23], %fd112;
	div.rn.f64 	%fd2001, %fd1256, %fd31;
	add.f64 	%fd2002, %fd2001, %fd95;
	sub.f64 	%fd2003, %fd3213, %fd2001;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r146}, %fd2003;
	}
	abs.f64 	%fd2004, %fd2003;
	// Callseq Start 163
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2004;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2148, [retval0+0];
	
	//{
	}// Callseq End 163
	setp.lt.s32	%p3277, %r146, 0;
	and.pred  	%p127, %p3277, %p1907;
	mov.f64 	%fd5997, %fd2148;
	@!%p127 bra 	BB5_2910;
	bra.uni 	BB5_2909;

BB5_2909:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4202}, %fd2148;
	}
	xor.b32  	%r4203, %r4202, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4204, %temp}, %fd2148;
	}
	mov.b64 	%fd5997, {%r4204, %r4203};

BB5_2910:
	setp.eq.f64	%p3278, %fd2003, 0d0000000000000000;
	@%p3278 bra 	BB5_2913;
	bra.uni 	BB5_2911;

BB5_2913:
	selp.b32	%r4205, %r146, 0, %p1907;
	or.b32  	%r4206, %r4205, 2146435072;
	setp.lt.s32	%p3282, %r99, 0;
	selp.b32	%r4207, %r4206, %r4205, %p3282;
	mov.u32 	%r4208, 0;
	mov.b64 	%fd5997, {%r4208, %r4207};
	bra.uni 	BB5_2914;

BB5_4209:
	setp.gt.s32	%p4635, %r195, -1;
	@%p4635 bra 	BB5_4212;

	cvt.rzi.f64.f64	%fd4386, %fd45;
	setp.neu.f64	%p4636, %fd4386, %fd45;
	selp.f64	%fd2787, 0dFFF8000000000000, %fd2787, %p4636;

BB5_4212:
	add.f64 	%fd6226, %fd2779, %fd45;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5983}, %fd6226;
	}
	and.b32  	%r5984, %r5983, 2146435072;
	setp.ne.s32	%p4639, %r5984, 2146435072;
	@%p4639 bra 	BB5_4213;

	setp.gtu.f64	%p4640, %fd2781, 0d7FF0000000000000;
	@%p4640 bra 	BB5_4223;

	abs.f64 	%fd4387, %fd45;
	setp.gtu.f64	%p4641, %fd4387, 0d7FF0000000000000;
	@%p4641 bra 	BB5_4223;

	and.b32  	%r5985, %r178, 2147483647;
	setp.ne.s32	%p4642, %r5985, 2146435072;
	@%p4642 bra 	BB5_4218;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5986, %temp}, %fd45;
	}
	setp.eq.s32	%p4643, %r5986, 0;
	@%p4643 bra 	BB5_4222;
	bra.uni 	BB5_4218;

BB5_4222:
	setp.gt.f64	%p4646, %fd2781, 0d3FF0000000000000;
	selp.b32	%r5995, 2146435072, 0, %p4646;
	xor.b32  	%r5996, %r5995, 2146435072;
	setp.lt.s32	%p4647, %r178, 0;
	selp.b32	%r5997, %r5996, %r5995, %p4647;
	setp.eq.f64	%p4648, %fd2779, 0dBFF0000000000000;
	selp.b32	%r5998, 1072693248, %r5997, %p4648;
	mov.u32 	%r5999, 0;
	mov.b64 	%fd6226, {%r5999, %r5998};
	bra.uni 	BB5_4223;

BB5_1401:
	setp.gt.s32	%p1673, %r86, -1;
	@%p1673 bra 	BB5_1404;

	cvt.rzi.f64.f64	%fd3661, %fd45;
	setp.neu.f64	%p1674, %fd3661, %fd45;
	selp.f64	%fd1048, 0dFFF8000000000000, %fd1048, %p1674;

BB5_1404:
	add.f64 	%fd5734, %fd1040, %fd45;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2182}, %fd5734;
	}
	and.b32  	%r2183, %r2182, 2146435072;
	setp.ne.s32	%p1677, %r2183, 2146435072;
	@%p1677 bra 	BB5_1405;

	setp.gtu.f64	%p1678, %fd1042, 0d7FF0000000000000;
	@%p1678 bra 	BB5_1415;

	abs.f64 	%fd3662, %fd45;
	setp.gtu.f64	%p1679, %fd3662, 0d7FF0000000000000;
	@%p1679 bra 	BB5_1415;

	and.b32  	%r2184, %r69, 2147483647;
	setp.ne.s32	%p1680, %r2184, 2146435072;
	@%p1680 bra 	BB5_1410;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2185, %temp}, %fd45;
	}
	setp.eq.s32	%p1681, %r2185, 0;
	@%p1681 bra 	BB5_1414;
	bra.uni 	BB5_1410;

BB5_1414:
	setp.gt.f64	%p1684, %fd1042, 0d3FF0000000000000;
	selp.b32	%r2194, 2146435072, 0, %p1684;
	xor.b32  	%r2195, %r2194, 2146435072;
	setp.lt.s32	%p1685, %r69, 0;
	selp.b32	%r2196, %r2195, %r2194, %p1685;
	setp.eq.f64	%p1686, %fd1040, 0dBFF0000000000000;
	selp.b32	%r2197, 1072693248, %r2196, %p1686;
	mov.u32 	%r2198, 0;
	mov.b64 	%fd5734, {%r2198, %r2197};
	bra.uni 	BB5_1415;

BB5_19:
	setp.gtu.f64	%p207, %fd116, %fd112;
	and.pred  	%p208, %p201, %p207;
	@%p208 bra 	BB5_157;
	bra.uni 	BB5_20;

BB5_157:
	ld.const.f64 	%fd3279, [rn];
	mul.f64 	%fd3280, %fd31, %fd3279;
	setp.gtu.f64	%p369, %fd3280, %fd109;
	@%p369 bra 	BB5_159;

	st.local.f64 	[%rd24], %fd109;

BB5_159:
	// Callseq Start 49
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd109;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd116;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z3Tt_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3281, [retval0+0];
	
	//{
	}// Callseq End 49
	mul.f64 	%fd3282, %fd112, %fd3281;
	div.rn.f64 	%fd6243, %fd3282, %fd116;
	div.rn.f64 	%fd6245, %fd3281, %fd116;
	// Callseq Start 50
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd109;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd116;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z4Dnn_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6244, [retval0+0];
	
	//{
	}// Callseq End 50
	// Callseq Start 51
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd109;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd116;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z4Dnt_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3283, [retval0+0];
	
	//{
	}// Callseq End 51
	mul.f64 	%fd3284, %fd112, %fd3283;
	div.rn.f64 	%fd3285, %fd3284, %fd116;
	// Callseq Start 52
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd109;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd112;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z4Dnt_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3286, [retval0+0];
	
	//{
	}// Callseq End 52
	add.f64 	%fd226, %fd3285, %fd3286;
	mul.f64 	%fd6246, %fd226, 0d3FE0000000000000;
	mov.f64 	%fd6247, %fd6246;
	bra.uni 	BB5_4312;

BB5_4072:
	setp.gt.s32	%p4500, %r177, -1;
	@%p4500 bra 	BB5_4075;

	cvt.rzi.f64.f64	%fd4353, %fd45;
	setp.neu.f64	%p4501, %fd4353, %fd45;
	selp.f64	%fd2708, 0dFFF8000000000000, %fd2708, %p4501;

BB5_4075:
	@%p4388 bra 	BB5_4076;

	setp.gtu.f64	%p4505, %fd2612, 0d7FF0000000000000;
	@%p4505 bra 	BB5_4086;

	abs.f64 	%fd4354, %fd45;
	setp.gtu.f64	%p4506, %fd4354, 0d7FF0000000000000;
	@%p4506 bra 	BB5_4086;

	and.b32  	%r5799, %r178, 2147483647;
	setp.ne.s32	%p4507, %r5799, 2146435072;
	@%p4507 bra 	BB5_4081;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5800, %temp}, %fd45;
	}
	setp.eq.s32	%p4508, %r5800, 0;
	@%p4508 bra 	BB5_4085;
	bra.uni 	BB5_4081;

BB5_4085:
	setp.gt.f64	%p4511, %fd2612, 0d3FF0000000000000;
	selp.b32	%r5809, 2146435072, 0, %p4511;
	xor.b32  	%r5810, %r5809, 2146435072;
	setp.lt.s32	%p4512, %r178, 0;
	selp.b32	%r5811, %r5810, %r5809, %p4512;
	setp.eq.f64	%p4513, %fd2611, 0dBFF0000000000000;
	selp.b32	%r5812, 1072693248, %r5811, %p4513;
	mov.u32 	%r5813, 0;
	mov.b64 	%fd6202, {%r5813, %r5812};
	bra.uni 	BB5_4086;

BB5_1263:
	setp.gt.s32	%p1535, %r68, -1;
	@%p1535 bra 	BB5_1266;

	cvt.rzi.f64.f64	%fd3628, %fd45;
	setp.neu.f64	%p1536, %fd3628, %fd45;
	selp.f64	%fd967, 0dFFF8000000000000, %fd967, %p1536;

BB5_1266:
	@%p1420 bra 	BB5_1267;

	setp.gtu.f64	%p1540, %fd894, 0d7FF0000000000000;
	@%p1540 bra 	BB5_1277;

	abs.f64 	%fd3629, %fd45;
	setp.gtu.f64	%p1541, %fd3629, 0d7FF0000000000000;
	@%p1541 bra 	BB5_1277;

	and.b32  	%r1998, %r69, 2147483647;
	setp.ne.s32	%p1542, %r1998, 2146435072;
	@%p1542 bra 	BB5_1272;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1999, %temp}, %fd45;
	}
	setp.eq.s32	%p1543, %r1999, 0;
	@%p1543 bra 	BB5_1276;
	bra.uni 	BB5_1272;

BB5_1276:
	setp.gt.f64	%p1546, %fd894, 0d3FF0000000000000;
	selp.b32	%r2008, 2146435072, 0, %p1546;
	xor.b32  	%r2009, %r2008, 2146435072;
	setp.lt.s32	%p1547, %r69, 0;
	selp.b32	%r2010, %r2009, %r2008, %p1547;
	setp.eq.f64	%p1548, %fd891, 0dBFF0000000000000;
	selp.b32	%r2011, 1072693248, %r2010, %p1548;
	mov.u32 	%r2012, 0;
	mov.b64 	%fd5710, {%r2012, %r2011};
	bra.uni 	BB5_1277;

BB5_4213:
	mov.f64 	%fd6226, %fd2787;

BB5_4223:
	abs.f64 	%fd2792, %fd2780;
	// Callseq Start 201
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2792;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd44;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2798, [retval0+0];
	
	//{
	}// Callseq End 201
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r196}, %fd2780;
	}
	setp.lt.s32	%p4649, %r196, 0;
	and.pred  	%p178, %p4649, %p4400;
	@!%p178 bra 	BB5_4225;
	bra.uni 	BB5_4224;

BB5_4224:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6000}, %fd2798;
	}
	xor.b32  	%r6001, %r6000, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6002, %temp}, %fd2798;
	}
	mov.b64 	%fd2798, {%r6002, %r6001};

BB5_4225:
	setp.eq.f64	%p4651, %fd2780, 0d0000000000000000;
	@%p4651 bra 	BB5_4228;
	bra.uni 	BB5_4226;

BB5_4228:
	selp.b32	%r6003, %r196, 0, %p4400;
	or.b32  	%r6004, %r6003, 2146435072;
	setp.lt.s32	%p4655, %r183, 0;
	selp.b32	%r6005, %r6004, %r6003, %p4655;
	mov.u32 	%r6006, 0;
	mov.b64 	%fd2798, {%r6006, %r6005};
	bra.uni 	BB5_4229;

BB5_1405:
	mov.f64 	%fd5734, %fd1048;

BB5_1415:
	abs.f64 	%fd1053, %fd1041;
	// Callseq Start 120
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1053;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd44;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1059, [retval0+0];
	
	//{
	}// Callseq End 120
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r87}, %fd1041;
	}
	setp.lt.s32	%p1687, %r87, 0;
	and.pred  	%p68, %p1687, %p1432;
	@!%p68 bra 	BB5_1417;
	bra.uni 	BB5_1416;

BB5_1416:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2199}, %fd1059;
	}
	xor.b32  	%r2200, %r2199, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2201, %temp}, %fd1059;
	}
	mov.b64 	%fd1059, {%r2201, %r2200};

BB5_1417:
	setp.eq.f64	%p1689, %fd1041, 0d0000000000000000;
	@%p1689 bra 	BB5_1420;
	bra.uni 	BB5_1418;

BB5_1420:
	selp.b32	%r2202, %r87, 0, %p1432;
	or.b32  	%r2203, %r2202, 2146435072;
	setp.lt.s32	%p1693, %r71, 0;
	selp.b32	%r2204, %r2203, %r2202, %p1693;
	mov.u32 	%r2205, 0;
	mov.b64 	%fd1059, {%r2205, %r2204};
	bra.uni 	BB5_1421;

BB5_4076:
	mov.f64 	%fd6202, %fd2708;

BB5_4086:
	selp.f64	%fd2712, 0d3FF0000000000000, %fd6202, %p4380;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r193}, %fd47;
	}
	bfe.u32 	%r5814, %r193, 20, 11;
	add.s32 	%r5815, %r5814, -1012;
	mov.b64 	 %rd812, %fd47;
	shl.b64 	%rd100, %rd812, %r5815;
	setp.eq.s64	%p4514, %rd100, -9223372036854775808;
	// Callseq Start 198
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2624;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd47;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2718, [retval0+0];
	
	//{
	}// Callseq End 198
	and.pred  	%p175, %p4359, %p4514;
	@!%p175 bra 	BB5_4088;
	bra.uni 	BB5_4087;

BB5_4087:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5816}, %fd2718;
	}
	xor.b32  	%r5817, %r5816, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5818, %temp}, %fd2718;
	}
	mov.b64 	%fd2718, {%r5818, %r5817};

BB5_4088:
	@%p4360 bra 	BB5_4091;
	bra.uni 	BB5_4089;

BB5_4091:
	selp.b32	%r5819, %r179, 0, %p4514;
	or.b32  	%r5820, %r5819, 2146435072;
	setp.lt.s32	%p4520, %r193, 0;
	selp.b32	%r5821, %r5820, %r5819, %p4520;
	mov.u32 	%r5822, 0;
	mov.b64 	%fd2718, {%r5822, %r5821};
	bra.uni 	BB5_4092;

BB5_1267:
	mov.f64 	%fd5710, %fd967;

BB5_1277:
	selp.f64	%fd971, 0d3FF0000000000000, %fd5710, %p56;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r84}, %fd47;
	}
	bfe.u32 	%r2013, %r84, 20, 11;
	add.s32 	%r2014, %r2013, -1012;
	mov.b64 	 %rd743, %fd47;
	shl.b64 	%rd65, %rd743, %r2014;
	setp.eq.s64	%p1549, %rd65, -9223372036854775808;
	// Callseq Start 117
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd905;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd47;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd977, [retval0+0];
	
	//{
	}// Callseq End 117
	and.pred  	%p65, %p1433, %p1549;
	@!%p65 bra 	BB5_1279;
	bra.uni 	BB5_1278;

BB5_1278:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2015}, %fd977;
	}
	xor.b32  	%r2016, %r2015, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2017, %temp}, %fd977;
	}
	mov.b64 	%fd977, {%r2017, %r2016};

BB5_1279:
	@%p1434 bra 	BB5_1282;
	bra.uni 	BB5_1280;

BB5_1282:
	selp.b32	%r2018, %r72, 0, %p1549;
	or.b32  	%r2019, %r2018, 2146435072;
	setp.lt.s32	%p1555, %r84, 0;
	selp.b32	%r2020, %r2019, %r2018, %p1555;
	mov.u32 	%r2021, 0;
	mov.b64 	%fd977, {%r2021, %r2020};
	bra.uni 	BB5_1283;

BB5_4226:
	setp.gt.s32	%p4652, %r196, -1;
	@%p4652 bra 	BB5_4229;

	cvt.rzi.f64.f64	%fd4388, %fd44;
	setp.neu.f64	%p4653, %fd4388, %fd44;
	selp.f64	%fd2798, 0dFFF8000000000000, %fd2798, %p4653;

BB5_4229:
	add.f64 	%fd6229, %fd44, %fd2780;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6007}, %fd6229;
	}
	and.b32  	%r6008, %r6007, 2146435072;
	setp.ne.s32	%p4656, %r6008, 2146435072;
	@%p4656 bra 	BB5_4230;

	setp.gtu.f64	%p4657, %fd2792, 0d7FF0000000000000;
	@%p4657 bra 	BB5_4240;

	abs.f64 	%fd4389, %fd44;
	setp.gtu.f64	%p4658, %fd4389, 0d7FF0000000000000;
	@%p4658 bra 	BB5_4240;

	and.b32  	%r6009, %r183, 2147483647;
	setp.ne.s32	%p4659, %r6009, 2146435072;
	@%p4659 bra 	BB5_4235;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6010, %temp}, %fd44;
	}
	setp.eq.s32	%p4660, %r6010, 0;
	@%p4660 bra 	BB5_4239;
	bra.uni 	BB5_4235;

BB5_4239:
	setp.gt.f64	%p4663, %fd2792, 0d3FF0000000000000;
	selp.b32	%r6019, 2146435072, 0, %p4663;
	xor.b32  	%r6020, %r6019, 2146435072;
	setp.lt.s32	%p4664, %r183, 0;
	selp.b32	%r6021, %r6020, %r6019, %p4664;
	setp.eq.f64	%p4665, %fd2780, 0dBFF0000000000000;
	selp.b32	%r6022, 1072693248, %r6021, %p4665;
	mov.u32 	%r6023, 0;
	mov.b64 	%fd6229, {%r6023, %r6022};
	bra.uni 	BB5_4240;

BB5_1418:
	setp.gt.s32	%p1690, %r87, -1;
	@%p1690 bra 	BB5_1421;

	cvt.rzi.f64.f64	%fd3663, %fd44;
	setp.neu.f64	%p1691, %fd3663, %fd44;
	selp.f64	%fd1059, 0dFFF8000000000000, %fd1059, %p1691;

BB5_1421:
	add.f64 	%fd5737, %fd44, %fd1041;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2206}, %fd5737;
	}
	and.b32  	%r2207, %r2206, 2146435072;
	setp.ne.s32	%p1694, %r2207, 2146435072;
	@%p1694 bra 	BB5_1422;

	setp.gtu.f64	%p1695, %fd1053, 0d7FF0000000000000;
	@%p1695 bra 	BB5_1432;

	abs.f64 	%fd3664, %fd44;
	setp.gtu.f64	%p1696, %fd3664, 0d7FF0000000000000;
	@%p1696 bra 	BB5_1432;

	and.b32  	%r2208, %r71, 2147483647;
	setp.ne.s32	%p1697, %r2208, 2146435072;
	@%p1697 bra 	BB5_1427;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2209, %temp}, %fd44;
	}
	setp.eq.s32	%p1698, %r2209, 0;
	@%p1698 bra 	BB5_1431;
	bra.uni 	BB5_1427;

BB5_1431:
	setp.gt.f64	%p1701, %fd1053, 0d3FF0000000000000;
	selp.b32	%r2218, 2146435072, 0, %p1701;
	xor.b32  	%r2219, %r2218, 2146435072;
	setp.lt.s32	%p1702, %r71, 0;
	selp.b32	%r2220, %r2219, %r2218, %p1702;
	setp.eq.f64	%p1703, %fd1041, 0dBFF0000000000000;
	selp.b32	%r2221, 1072693248, %r2220, %p1703;
	mov.u32 	%r2222, 0;
	mov.b64 	%fd5737, {%r2222, %r2221};
	bra.uni 	BB5_1432;

BB5_4089:
	setp.gt.s32	%p4517, %r179, -1;
	@%p4517 bra 	BB5_4092;

	cvt.rzi.f64.f64	%fd4355, %fd47;
	setp.neu.f64	%p4518, %fd4355, %fd47;
	selp.f64	%fd2718, 0dFFF8000000000000, %fd2718, %p4518;

BB5_4092:
	add.f64 	%fd6205, %fd47, %fd2623;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5823}, %fd6205;
	}
	and.b32  	%r5824, %r5823, 2146435072;
	setp.ne.s32	%p4521, %r5824, 2146435072;
	@%p4521 bra 	BB5_4093;

	setp.gtu.f64	%p4522, %fd2624, 0d7FF0000000000000;
	@%p4522 bra 	BB5_4103;

	abs.f64 	%fd4356, %fd47;
	setp.gtu.f64	%p4523, %fd4356, 0d7FF0000000000000;
	@%p4523 bra 	BB5_4103;

	and.b32  	%r5825, %r193, 2147483647;
	setp.ne.s32	%p4524, %r5825, 2146435072;
	@%p4524 bra 	BB5_4098;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5826, %temp}, %fd47;
	}
	setp.eq.s32	%p4525, %r5826, 0;
	@%p4525 bra 	BB5_4102;
	bra.uni 	BB5_4098;

BB5_4102:
	setp.gt.f64	%p4528, %fd2624, 0d3FF0000000000000;
	selp.b32	%r5835, 2146435072, 0, %p4528;
	xor.b32  	%r5836, %r5835, 2146435072;
	setp.lt.s32	%p4529, %r193, 0;
	selp.b32	%r5837, %r5836, %r5835, %p4529;
	setp.eq.f64	%p4530, %fd2623, 0dBFF0000000000000;
	selp.b32	%r5838, 1072693248, %r5837, %p4530;
	mov.u32 	%r5839, 0;
	mov.b64 	%fd6205, {%r5839, %r5838};
	bra.uni 	BB5_4103;

BB5_1280:
	setp.gt.s32	%p1552, %r72, -1;
	@%p1552 bra 	BB5_1283;

	cvt.rzi.f64.f64	%fd3630, %fd47;
	setp.neu.f64	%p1553, %fd3630, %fd47;
	selp.f64	%fd977, 0dFFF8000000000000, %fd977, %p1553;

BB5_1283:
	add.f64 	%fd5713, %fd47, %fd892;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2022}, %fd5713;
	}
	and.b32  	%r2023, %r2022, 2146435072;
	setp.ne.s32	%p1556, %r2023, 2146435072;
	@%p1556 bra 	BB5_1284;

	setp.gtu.f64	%p1557, %fd905, 0d7FF0000000000000;
	@%p1557 bra 	BB5_1294;

	abs.f64 	%fd3631, %fd47;
	setp.gtu.f64	%p1558, %fd3631, 0d7FF0000000000000;
	@%p1558 bra 	BB5_1294;

	and.b32  	%r2024, %r84, 2147483647;
	setp.ne.s32	%p1559, %r2024, 2146435072;
	@%p1559 bra 	BB5_1289;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2025, %temp}, %fd47;
	}
	setp.eq.s32	%p1560, %r2025, 0;
	@%p1560 bra 	BB5_1293;
	bra.uni 	BB5_1289;

BB5_1293:
	setp.gt.f64	%p1563, %fd905, 0d3FF0000000000000;
	selp.b32	%r2034, 2146435072, 0, %p1563;
	xor.b32  	%r2035, %r2034, 2146435072;
	setp.lt.s32	%p1564, %r84, 0;
	selp.b32	%r2036, %r2035, %r2034, %p1564;
	setp.eq.f64	%p1565, %fd892, 0dBFF0000000000000;
	selp.b32	%r2037, 1072693248, %r2036, %p1565;
	mov.u32 	%r2038, 0;
	mov.b64 	%fd5713, {%r2038, %r2037};
	bra.uni 	BB5_1294;

BB5_4230:
	mov.f64 	%fd6229, %fd2798;

BB5_4240:
	setp.eq.f64	%p4666, %fd2780, 0d3FF0000000000000;
	or.pred  	%p4668, %p4666, %p4418;
	selp.f64	%fd4390, 0d3FF0000000000000, %fd6229, %p4668;
	setp.eq.f64	%p4670, %fd2779, 0d3FF0000000000000;
	or.pred  	%p4671, %p4670, %p4379;
	selp.f64	%fd4391, 0d3FF0000000000000, %fd6226, %p4671;
	mul.f64 	%fd4392, %fd43, %fd4391;
	mul.f64 	%fd2803, %fd4392, %fd4390;
	// Callseq Start 202
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2781;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd46;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2809, [retval0+0];
	
	//{
	}// Callseq End 202
	and.pred  	%p179, %p4633, %p4419;
	@!%p179 bra 	BB5_4242;
	bra.uni 	BB5_4241;

BB5_4241:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6024}, %fd2809;
	}
	xor.b32  	%r6025, %r6024, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6026, %temp}, %fd2809;
	}
	mov.b64 	%fd2809, {%r6026, %r6025};

BB5_4242:
	@%p4634 bra 	BB5_4245;
	bra.uni 	BB5_4243;

BB5_4245:
	selp.b32	%r6027, %r195, 0, %p4419;
	or.b32  	%r6028, %r6027, 2146435072;
	setp.lt.s32	%p4678, %r186, 0;
	selp.b32	%r6029, %r6028, %r6027, %p4678;
	mov.u32 	%r6030, 0;
	mov.b64 	%fd2809, {%r6030, %r6029};
	bra.uni 	BB5_4246;

BB5_1422:
	mov.f64 	%fd5737, %fd1059;

BB5_1432:
	setp.eq.f64	%p1704, %fd1041, 0d3FF0000000000000;
	or.pred  	%p1706, %p1704, %p1450;
	selp.f64	%fd3665, 0d3FF0000000000000, %fd5737, %p1706;
	setp.eq.f64	%p1708, %fd1040, 0d3FF0000000000000;
	or.pred  	%p1709, %p1708, %p1431;
	selp.f64	%fd3666, 0d3FF0000000000000, %fd5734, %p1709;
	mul.f64 	%fd3667, %fd43, %fd3666;
	mul.f64 	%fd1064, %fd3667, %fd3665;
	// Callseq Start 121
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1042;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd46;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1070, [retval0+0];
	
	//{
	}// Callseq End 121
	and.pred  	%p69, %p1671, %p1451;
	@!%p69 bra 	BB5_1434;
	bra.uni 	BB5_1433;

BB5_1433:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2223}, %fd1070;
	}
	xor.b32  	%r2224, %r2223, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2225, %temp}, %fd1070;
	}
	mov.b64 	%fd1070, {%r2225, %r2224};

BB5_1434:
	@%p1672 bra 	BB5_1437;
	bra.uni 	BB5_1435;

BB5_1437:
	selp.b32	%r2226, %r86, 0, %p1451;
	or.b32  	%r2227, %r2226, 2146435072;
	setp.lt.s32	%p1716, %r74, 0;
	selp.b32	%r2228, %r2227, %r2226, %p1716;
	mov.u32 	%r2229, 0;
	mov.b64 	%fd1070, {%r2229, %r2228};
	bra.uni 	BB5_1438;

BB5_4093:
	mov.f64 	%fd6205, %fd2718;

BB5_4103:
	setp.eq.f64	%p4531, %fd47, 0d0000000000000000;
	or.pred  	%p4533, %p4376, %p4531;
	selp.f64	%fd4357, 0d3FF0000000000000, %fd6205, %p4533;
	mul.f64 	%fd4358, %fd93, %fd2712;
	mul.f64 	%fd2723, %fd4358, %fd4357;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r194}, %fd48;
	}
	bfe.u32 	%r5840, %r194, 20, 11;
	add.s32 	%r5841, %r5840, -1012;
	mov.b64 	 %rd813, %fd48;
	shl.b64 	%rd101, %rd813, %r5841;
	setp.eq.s64	%p4534, %rd101, -9223372036854775808;
	// Callseq Start 199
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2612;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd48;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2729, [retval0+0];
	
	//{
	}// Callseq End 199
	and.pred  	%p176, %p4342, %p4534;
	@!%p176 bra 	BB5_4105;
	bra.uni 	BB5_4104;

BB5_4104:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5842}, %fd2729;
	}
	xor.b32  	%r5843, %r5842, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5844, %temp}, %fd2729;
	}
	mov.b64 	%fd2729, {%r5844, %r5843};

BB5_4105:
	@%p4343 bra 	BB5_4108;
	bra.uni 	BB5_4106;

BB5_4108:
	selp.b32	%r5845, %r177, 0, %p4534;
	or.b32  	%r5846, %r5845, 2146435072;
	setp.lt.s32	%p4540, %r194, 0;
	selp.b32	%r5847, %r5846, %r5845, %p4540;
	mov.u32 	%r5848, 0;
	mov.b64 	%fd2729, {%r5848, %r5847};
	bra.uni 	BB5_4109;

BB5_1284:
	mov.f64 	%fd5713, %fd977;

BB5_1294:
	setp.eq.f64	%p1566, %fd47, 0d0000000000000000;
	or.pred  	%p1568, %p1449, %p1566;
	selp.f64	%fd3632, 0d3FF0000000000000, %fd5713, %p1568;
	mul.f64 	%fd3633, %fd93, %fd971;
	mul.f64 	%fd982, %fd3633, %fd3632;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r85}, %fd48;
	}
	bfe.u32 	%r2039, %r85, 20, 11;
	add.s32 	%r2040, %r2039, -1012;
	mov.b64 	 %rd744, %fd48;
	shl.b64 	%rd66, %rd744, %r2040;
	setp.eq.s64	%p1569, %rd66, -9223372036854775808;
	// Callseq Start 118
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd894;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd48;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd988, [retval0+0];
	
	//{
	}// Callseq End 118
	and.pred  	%p66, %p1414, %p1569;
	@!%p66 bra 	BB5_1296;
	bra.uni 	BB5_1295;

BB5_1295:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2041}, %fd988;
	}
	xor.b32  	%r2042, %r2041, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2043, %temp}, %fd988;
	}
	mov.b64 	%fd988, {%r2043, %r2042};

BB5_1296:
	@%p1415 bra 	BB5_1299;
	bra.uni 	BB5_1297;

BB5_1299:
	selp.b32	%r2044, %r68, 0, %p1569;
	or.b32  	%r2045, %r2044, 2146435072;
	setp.lt.s32	%p1575, %r85, 0;
	selp.b32	%r2046, %r2045, %r2044, %p1575;
	mov.u32 	%r2047, 0;
	mov.b64 	%fd988, {%r2047, %r2046};
	bra.uni 	BB5_1300;

BB5_4243:
	setp.gt.s32	%p4675, %r195, -1;
	@%p4675 bra 	BB5_4246;

	cvt.rzi.f64.f64	%fd4393, %fd46;
	setp.neu.f64	%p4676, %fd4393, %fd46;
	selp.f64	%fd2809, 0dFFF8000000000000, %fd2809, %p4676;

BB5_4246:
	add.f64 	%fd6232, %fd2779, %fd46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6031}, %fd6232;
	}
	and.b32  	%r6032, %r6031, 2146435072;
	setp.ne.s32	%p4679, %r6032, 2146435072;
	@%p4679 bra 	BB5_4247;

	setp.gtu.f64	%p4680, %fd2781, 0d7FF0000000000000;
	@%p4680 bra 	BB5_4257;

	abs.f64 	%fd4394, %fd46;
	setp.gtu.f64	%p4681, %fd4394, 0d7FF0000000000000;
	@%p4681 bra 	BB5_4257;

	and.b32  	%r6033, %r186, 2147483647;
	setp.ne.s32	%p4682, %r6033, 2146435072;
	@%p4682 bra 	BB5_4252;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6034, %temp}, %fd46;
	}
	setp.eq.s32	%p4683, %r6034, 0;
	@%p4683 bra 	BB5_4256;
	bra.uni 	BB5_4252;

BB5_4256:
	setp.gt.f64	%p4686, %fd2781, 0d3FF0000000000000;
	selp.b32	%r6043, 2146435072, 0, %p4686;
	xor.b32  	%r6044, %r6043, 2146435072;
	setp.lt.s32	%p4687, %r186, 0;
	selp.b32	%r6045, %r6044, %r6043, %p4687;
	setp.eq.f64	%p4688, %fd2779, 0dBFF0000000000000;
	selp.b32	%r6046, 1072693248, %r6045, %p4688;
	mov.u32 	%r6047, 0;
	mov.b64 	%fd6232, {%r6047, %r6046};
	bra.uni 	BB5_4257;

BB5_1435:
	setp.gt.s32	%p1713, %r86, -1;
	@%p1713 bra 	BB5_1438;

	cvt.rzi.f64.f64	%fd3668, %fd46;
	setp.neu.f64	%p1714, %fd3668, %fd46;
	selp.f64	%fd1070, 0dFFF8000000000000, %fd1070, %p1714;

BB5_1438:
	add.f64 	%fd5740, %fd1040, %fd46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2230}, %fd5740;
	}
	and.b32  	%r2231, %r2230, 2146435072;
	setp.ne.s32	%p1717, %r2231, 2146435072;
	@%p1717 bra 	BB5_1439;

	setp.gtu.f64	%p1718, %fd1042, 0d7FF0000000000000;
	@%p1718 bra 	BB5_1449;

	abs.f64 	%fd3669, %fd46;
	setp.gtu.f64	%p1719, %fd3669, 0d7FF0000000000000;
	@%p1719 bra 	BB5_1449;

	and.b32  	%r2232, %r74, 2147483647;
	setp.ne.s32	%p1720, %r2232, 2146435072;
	@%p1720 bra 	BB5_1444;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2233, %temp}, %fd46;
	}
	setp.eq.s32	%p1721, %r2233, 0;
	@%p1721 bra 	BB5_1448;
	bra.uni 	BB5_1444;

BB5_1448:
	setp.gt.f64	%p1724, %fd1042, 0d3FF0000000000000;
	selp.b32	%r2242, 2146435072, 0, %p1724;
	xor.b32  	%r2243, %r2242, 2146435072;
	setp.lt.s32	%p1725, %r74, 0;
	selp.b32	%r2244, %r2243, %r2242, %p1725;
	setp.eq.f64	%p1726, %fd1040, 0dBFF0000000000000;
	selp.b32	%r2245, 1072693248, %r2244, %p1726;
	mov.u32 	%r2246, 0;
	mov.b64 	%fd5740, {%r2246, %r2245};
	bra.uni 	BB5_1449;

BB5_4106:
	setp.gt.s32	%p4537, %r177, -1;
	@%p4537 bra 	BB5_4109;

	cvt.rzi.f64.f64	%fd4359, %fd48;
	setp.neu.f64	%p4538, %fd4359, %fd48;
	selp.f64	%fd2729, 0dFFF8000000000000, %fd2729, %p4538;

BB5_4109:
	add.f64 	%fd6208, %fd2611, %fd48;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5849}, %fd6208;
	}
	and.b32  	%r5850, %r5849, 2146435072;
	setp.ne.s32	%p4541, %r5850, 2146435072;
	@%p4541 bra 	BB5_4110;

	setp.gtu.f64	%p4542, %fd2612, 0d7FF0000000000000;
	@%p4542 bra 	BB5_4120;

	abs.f64 	%fd4360, %fd48;
	setp.gtu.f64	%p4543, %fd4360, 0d7FF0000000000000;
	@%p4543 bra 	BB5_4120;

	and.b32  	%r5851, %r194, 2147483647;
	setp.ne.s32	%p4544, %r5851, 2146435072;
	@%p4544 bra 	BB5_4115;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5852, %temp}, %fd48;
	}
	setp.eq.s32	%p4545, %r5852, 0;
	@%p4545 bra 	BB5_4119;
	bra.uni 	BB5_4115;

BB5_4119:
	setp.gt.f64	%p4548, %fd2612, 0d3FF0000000000000;
	selp.b32	%r5861, 2146435072, 0, %p4548;
	xor.b32  	%r5862, %r5861, 2146435072;
	setp.lt.s32	%p4549, %r194, 0;
	selp.b32	%r5863, %r5862, %r5861, %p4549;
	setp.eq.f64	%p4550, %fd2611, 0dBFF0000000000000;
	selp.b32	%r5864, 1072693248, %r5863, %p4550;
	mov.u32 	%r5865, 0;
	mov.b64 	%fd6208, {%r5865, %r5864};
	bra.uni 	BB5_4120;

BB5_1297:
	setp.gt.s32	%p1572, %r68, -1;
	@%p1572 bra 	BB5_1300;

	cvt.rzi.f64.f64	%fd3634, %fd48;
	setp.neu.f64	%p1573, %fd3634, %fd48;
	selp.f64	%fd988, 0dFFF8000000000000, %fd988, %p1573;

BB5_1300:
	add.f64 	%fd5716, %fd891, %fd48;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2048}, %fd5716;
	}
	and.b32  	%r2049, %r2048, 2146435072;
	setp.ne.s32	%p1576, %r2049, 2146435072;
	@%p1576 bra 	BB5_1301;

	setp.gtu.f64	%p1577, %fd894, 0d7FF0000000000000;
	@%p1577 bra 	BB5_1311;

	abs.f64 	%fd3635, %fd48;
	setp.gtu.f64	%p1578, %fd3635, 0d7FF0000000000000;
	@%p1578 bra 	BB5_1311;

	and.b32  	%r2050, %r85, 2147483647;
	setp.ne.s32	%p1579, %r2050, 2146435072;
	@%p1579 bra 	BB5_1306;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2051, %temp}, %fd48;
	}
	setp.eq.s32	%p1580, %r2051, 0;
	@%p1580 bra 	BB5_1310;
	bra.uni 	BB5_1306;

BB5_1310:
	setp.gt.f64	%p1583, %fd894, 0d3FF0000000000000;
	selp.b32	%r2060, 2146435072, 0, %p1583;
	xor.b32  	%r2061, %r2060, 2146435072;
	setp.lt.s32	%p1584, %r85, 0;
	selp.b32	%r2062, %r2061, %r2060, %p1584;
	setp.eq.f64	%p1585, %fd891, 0dBFF0000000000000;
	selp.b32	%r2063, 1072693248, %r2062, %p1585;
	mov.u32 	%r2064, 0;
	mov.b64 	%fd5716, {%r2064, %r2063};
	bra.uni 	BB5_1311;

BB5_4247:
	mov.f64 	%fd6232, %fd2809;

BB5_4257:
	or.pred  	%p4691, %p4670, %p4436;
	selp.f64	%fd2814, 0d3FF0000000000000, %fd6232, %p4691;
	// Callseq Start 203
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2792;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd43;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2820, [retval0+0];
	
	//{
	}// Callseq End 203
	and.pred  	%p180, %p4649, %p4438;
	@!%p180 bra 	BB5_4259;
	bra.uni 	BB5_4258;

BB5_4258:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6048}, %fd2820;
	}
	xor.b32  	%r6049, %r6048, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6050, %temp}, %fd2820;
	}
	mov.b64 	%fd2820, {%r6050, %r6049};

BB5_4259:
	@%p4651 bra 	BB5_4262;
	bra.uni 	BB5_4260;

BB5_4262:
	selp.b32	%r6051, %r196, 0, %p4438;
	or.b32  	%r6052, %r6051, 2146435072;
	setp.lt.s32	%p4698, %r180, 0;
	selp.b32	%r6053, %r6052, %r6051, %p4698;
	mov.u32 	%r6054, 0;
	mov.b64 	%fd2820, {%r6054, %r6053};
	bra.uni 	BB5_4263;

BB5_1439:
	mov.f64 	%fd5740, %fd1070;

BB5_1449:
	or.pred  	%p1729, %p1708, %p1468;
	selp.f64	%fd1075, 0d3FF0000000000000, %fd5740, %p1729;
	// Callseq Start 122
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1053;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd43;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1081, [retval0+0];
	
	//{
	}// Callseq End 122
	and.pred  	%p70, %p1687, %p1470;
	@!%p70 bra 	BB5_1451;
	bra.uni 	BB5_1450;

BB5_1450:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2247}, %fd1081;
	}
	xor.b32  	%r2248, %r2247, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2249, %temp}, %fd1081;
	}
	mov.b64 	%fd1081, {%r2249, %r2248};

BB5_1451:
	@%p1689 bra 	BB5_1454;
	bra.uni 	BB5_1452;

BB5_1454:
	selp.b32	%r2250, %r87, 0, %p1470;
	or.b32  	%r2251, %r2250, 2146435072;
	setp.lt.s32	%p1736, %r76, 0;
	selp.b32	%r2252, %r2251, %r2250, %p1736;
	mov.u32 	%r2253, 0;
	mov.b64 	%fd1081, {%r2253, %r2252};
	bra.uni 	BB5_1455;

BB5_4110:
	mov.f64 	%fd6208, %fd2729;

BB5_4120:
	@!%p171 bra 	BB5_4122;
	bra.uni 	BB5_4121;

BB5_4121:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5866}, %fd2738;
	}
	xor.b32  	%r5867, %r5866, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5868, %temp}, %fd2738;
	}
	mov.b64 	%fd2738, {%r5868, %r5867};

BB5_4122:
	@%p4360 bra 	BB5_4125;
	bra.uni 	BB5_4123;

BB5_4125:
	selp.b32	%r5869, %r179, 0, %p4438;
	or.b32  	%r5870, %r5869, 2146435072;
	setp.lt.s32	%p4555, %r180, 0;
	selp.b32	%r5871, %r5870, %r5869, %p4555;
	mov.u32 	%r5872, 0;
	mov.b64 	%fd2738, {%r5872, %r5871};
	bra.uni 	BB5_4126;

BB5_1301:
	mov.f64 	%fd5716, %fd988;

BB5_1311:
	@!%p61 bra 	BB5_1313;
	bra.uni 	BB5_1312;

BB5_1312:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2065}, %fd997;
	}
	xor.b32  	%r2066, %r2065, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2067, %temp}, %fd997;
	}
	mov.b64 	%fd997, {%r2067, %r2066};

BB5_1313:
	@%p1434 bra 	BB5_1316;
	bra.uni 	BB5_1314;

BB5_1316:
	selp.b32	%r2068, %r72, 0, %p1470;
	or.b32  	%r2069, %r2068, 2146435072;
	setp.lt.s32	%p1590, %r76, 0;
	selp.b32	%r2070, %r2069, %r2068, %p1590;
	mov.u32 	%r2071, 0;
	mov.b64 	%fd997, {%r2071, %r2070};
	bra.uni 	BB5_1317;

BB5_4260:
	setp.gt.s32	%p4695, %r196, -1;
	@%p4695 bra 	BB5_4263;

	cvt.rzi.f64.f64	%fd4395, %fd43;
	setp.neu.f64	%p4696, %fd4395, %fd43;
	selp.f64	%fd2820, 0dFFF8000000000000, %fd2820, %p4696;

BB5_4263:
	add.f64 	%fd6235, %fd43, %fd2780;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6055}, %fd6235;
	}
	and.b32  	%r6056, %r6055, 2146435072;
	setp.ne.s32	%p4699, %r6056, 2146435072;
	@%p4699 bra 	BB5_4264;

	setp.gtu.f64	%p4700, %fd2792, 0d7FF0000000000000;
	@%p4700 bra 	BB5_4274;

	abs.f64 	%fd4396, %fd43;
	setp.gtu.f64	%p4701, %fd4396, 0d7FF0000000000000;
	@%p4701 bra 	BB5_4274;

	and.b32  	%r6057, %r180, 2147483647;
	setp.ne.s32	%p4702, %r6057, 2146435072;
	@%p4702 bra 	BB5_4269;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6058, %temp}, %fd43;
	}
	setp.eq.s32	%p4703, %r6058, 0;
	@%p4703 bra 	BB5_4273;
	bra.uni 	BB5_4269;

BB5_4273:
	setp.gt.f64	%p4706, %fd2792, 0d3FF0000000000000;
	selp.b32	%r6067, 2146435072, 0, %p4706;
	xor.b32  	%r6068, %r6067, 2146435072;
	setp.lt.s32	%p4707, %r180, 0;
	selp.b32	%r6069, %r6068, %r6067, %p4707;
	setp.eq.f64	%p4708, %fd2780, 0dBFF0000000000000;
	selp.b32	%r6070, 1072693248, %r6069, %p4708;
	mov.u32 	%r6071, 0;
	mov.b64 	%fd6235, {%r6071, %r6070};
	bra.uni 	BB5_4274;

BB5_1452:
	setp.gt.s32	%p1733, %r87, -1;
	@%p1733 bra 	BB5_1455;

	cvt.rzi.f64.f64	%fd3670, %fd43;
	setp.neu.f64	%p1734, %fd3670, %fd43;
	selp.f64	%fd1081, 0dFFF8000000000000, %fd1081, %p1734;

BB5_1455:
	add.f64 	%fd5743, %fd43, %fd1041;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2254}, %fd5743;
	}
	and.b32  	%r2255, %r2254, 2146435072;
	setp.ne.s32	%p1737, %r2255, 2146435072;
	@%p1737 bra 	BB5_1456;

	setp.gtu.f64	%p1738, %fd1053, 0d7FF0000000000000;
	@%p1738 bra 	BB5_1466;

	abs.f64 	%fd3671, %fd43;
	setp.gtu.f64	%p1739, %fd3671, 0d7FF0000000000000;
	@%p1739 bra 	BB5_1466;

	and.b32  	%r2256, %r76, 2147483647;
	setp.ne.s32	%p1740, %r2256, 2146435072;
	@%p1740 bra 	BB5_1461;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2257, %temp}, %fd43;
	}
	setp.eq.s32	%p1741, %r2257, 0;
	@%p1741 bra 	BB5_1465;
	bra.uni 	BB5_1461;

BB5_1465:
	setp.gt.f64	%p1744, %fd1053, 0d3FF0000000000000;
	selp.b32	%r2266, 2146435072, 0, %p1744;
	xor.b32  	%r2267, %r2266, 2146435072;
	setp.lt.s32	%p1745, %r76, 0;
	selp.b32	%r2268, %r2267, %r2266, %p1745;
	setp.eq.f64	%p1746, %fd1041, 0dBFF0000000000000;
	selp.b32	%r2269, 1072693248, %r2268, %p1746;
	mov.u32 	%r2270, 0;
	mov.b64 	%fd5743, {%r2270, %r2269};
	bra.uni 	BB5_1466;

BB5_4123:
	setp.gt.s32	%p4552, %r179, -1;
	@%p4552 bra 	BB5_4126;

	cvt.rzi.f64.f64	%fd4361, %fd43;
	setp.neu.f64	%p4553, %fd4361, %fd43;
	selp.f64	%fd2738, 0dFFF8000000000000, %fd2738, %p4553;

BB5_4126:
	@%p4445 bra 	BB5_4127;

	setp.gtu.f64	%p4557, %fd2624, 0d7FF0000000000000;
	@%p4557 bra 	BB5_4137;

	abs.f64 	%fd4362, %fd43;
	setp.gtu.f64	%p4558, %fd4362, 0d7FF0000000000000;
	@%p4558 bra 	BB5_4137;

	and.b32  	%r5873, %r180, 2147483647;
	setp.ne.s32	%p4559, %r5873, 2146435072;
	@%p4559 bra 	BB5_4132;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5874, %temp}, %fd43;
	}
	setp.eq.s32	%p4560, %r5874, 0;
	@%p4560 bra 	BB5_4136;
	bra.uni 	BB5_4132;

BB5_4136:
	setp.gt.f64	%p4563, %fd2624, 0d3FF0000000000000;
	selp.b32	%r5883, 2146435072, 0, %p4563;
	xor.b32  	%r5884, %r5883, 2146435072;
	setp.lt.s32	%p4564, %r180, 0;
	selp.b32	%r5885, %r5884, %r5883, %p4564;
	setp.eq.f64	%p4565, %fd2623, 0dBFF0000000000000;
	selp.b32	%r5886, 1072693248, %r5885, %p4565;
	mov.u32 	%r5887, 0;
	mov.b64 	%fd6211, {%r5887, %r5886};
	bra.uni 	BB5_4137;

BB5_1314:
	setp.gt.s32	%p1587, %r72, -1;
	@%p1587 bra 	BB5_1317;

	cvt.rzi.f64.f64	%fd3636, %fd43;
	setp.neu.f64	%p1588, %fd3636, %fd43;
	selp.f64	%fd997, 0dFFF8000000000000, %fd997, %p1588;

BB5_1317:
	@%p1477 bra 	BB5_1318;

	setp.gtu.f64	%p1592, %fd905, 0d7FF0000000000000;
	@%p1592 bra 	BB5_1328;

	abs.f64 	%fd3637, %fd43;
	setp.gtu.f64	%p1593, %fd3637, 0d7FF0000000000000;
	@%p1593 bra 	BB5_1328;

	and.b32  	%r2072, %r76, 2147483647;
	setp.ne.s32	%p1594, %r2072, 2146435072;
	@%p1594 bra 	BB5_1323;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2073, %temp}, %fd43;
	}
	setp.eq.s32	%p1595, %r2073, 0;
	@%p1595 bra 	BB5_1327;
	bra.uni 	BB5_1323;

BB5_1327:
	setp.gt.f64	%p1598, %fd905, 0d3FF0000000000000;
	selp.b32	%r2082, 2146435072, 0, %p1598;
	xor.b32  	%r2083, %r2082, 2146435072;
	setp.lt.s32	%p1599, %r76, 0;
	selp.b32	%r2084, %r2083, %r2082, %p1599;
	setp.eq.f64	%p1600, %fd892, 0dBFF0000000000000;
	selp.b32	%r2085, 1072693248, %r2084, %p1600;
	mov.u32 	%r2086, 0;
	mov.b64 	%fd5719, {%r2086, %r2085};
	bra.uni 	BB5_1328;

BB5_4264:
	mov.f64 	%fd6235, %fd2820;

BB5_4274:
	or.pred  	%p4711, %p4666, %p4375;
	selp.f64	%fd4397, 0d3FF0000000000000, %fd6235, %p4711;
	mul.f64 	%fd4398, %fd45, %fd2814;
	mul.f64 	%fd4399, %fd4398, %fd4397;
	sub.f64 	%fd2825, %fd2803, %fd4399;
	@!%p157 bra 	BB5_4276;
	bra.uni 	BB5_4275;

BB5_4275:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6072}, %fd6218;
	}
	xor.b32  	%r6073, %r6072, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6074, %temp}, %fd6218;
	}
	mov.b64 	%fd6218, {%r6074, %r6073};

BB5_4276:
	@%p4223 bra 	BB5_4279;
	bra.uni 	BB5_4277;

BB5_4279:
	selp.b32	%r6075, %r169, 0, %p4221;
	or.b32  	%r6076, %r6075, 2146435072;
	setp.lt.s32	%p4716, %r168, 0;
	selp.b32	%r6077, %r6076, %r6075, %p4716;
	mov.u32 	%r6078, 0;
	mov.b64 	%fd6218, {%r6078, %r6077};
	bra.uni 	BB5_4280;

BB5_1456:
	mov.f64 	%fd5743, %fd1081;

BB5_1466:
	or.pred  	%p1749, %p1704, %p1487;
	selp.f64	%fd3672, 0d3FF0000000000000, %fd5743, %p1749;
	mul.f64 	%fd3673, %fd45, %fd1075;
	mul.f64 	%fd3674, %fd3673, %fd3672;
	sub.f64 	%fd1086, %fd1064, %fd3674;
	@!%p63 bra 	BB5_1468;
	bra.uni 	BB5_1467;

BB5_1467:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2271}, %fd5726;
	}
	xor.b32  	%r2272, %r2271, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2273, %temp}, %fd5726;
	}
	mov.b64 	%fd5726, {%r2273, %r2272};

BB5_1468:
	@%p1491 bra 	BB5_1471;
	bra.uni 	BB5_1469;

BB5_1471:
	selp.b32	%r2274, %r79, 0, %p1489;
	or.b32  	%r2275, %r2274, 2146435072;
	setp.lt.s32	%p1754, %r47, 0;
	selp.b32	%r2276, %r2275, %r2274, %p1754;
	mov.u32 	%r2277, 0;
	mov.b64 	%fd5726, {%r2277, %r2276};
	bra.uni 	BB5_1472;

BB5_4127:
	mov.f64 	%fd6211, %fd2738;

BB5_4137:
	selp.f64	%fd4363, 0d3FF0000000000000, %fd6211, %p4377;
	setp.eq.f64	%p4567, %fd48, 0d0000000000000000;
	or.pred  	%p4568, %p4378, %p4567;
	selp.f64	%fd4364, 0d3FF0000000000000, %fd6208, %p4568;
	mul.f64 	%fd4365, %fd94, %fd4364;
	mul.f64 	%fd2742, %fd4365, %fd4363;
	@!%p169 bra 	BB5_4139;
	bra.uni 	BB5_4138;

BB5_4138:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5888}, %fd2747;
	}
	xor.b32  	%r5889, %r5888, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5890, %temp}, %fd2747;
	}
	mov.b64 	%fd2747, {%r5890, %r5889};

BB5_4139:
	@%p4343 bra 	BB5_4142;
	bra.uni 	BB5_4140;

BB5_4142:
	selp.b32	%r5891, %r177, 0, %p4419;
	or.b32  	%r5892, %r5891, 2146435072;
	setp.lt.s32	%p4573, %r186, 0;
	selp.b32	%r5893, %r5892, %r5891, %p4573;
	mov.u32 	%r5894, 0;
	mov.b64 	%fd2747, {%r5894, %r5893};
	bra.uni 	BB5_4143;

BB5_1318:
	mov.f64 	%fd5719, %fd997;

BB5_1328:
	selp.f64	%fd3638, 0d3FF0000000000000, %fd5719, %p62;
	setp.eq.f64	%p1602, %fd48, 0d0000000000000000;
	or.pred  	%p1603, %p1430, %p1602;
	selp.f64	%fd3639, 0d3FF0000000000000, %fd5716, %p1603;
	mul.f64 	%fd3640, %fd94, %fd3639;
	mul.f64 	%fd1001, %fd3640, %fd3638;
	@!%p59 bra 	BB5_1330;
	bra.uni 	BB5_1329;

BB5_1329:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2087}, %fd1006;
	}
	xor.b32  	%r2088, %r2087, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2089, %temp}, %fd1006;
	}
	mov.b64 	%fd1006, {%r2089, %r2088};

BB5_1330:
	@%p1415 bra 	BB5_1333;
	bra.uni 	BB5_1331;

BB5_1333:
	selp.b32	%r2090, %r68, 0, %p1451;
	or.b32  	%r2091, %r2090, 2146435072;
	setp.lt.s32	%p1608, %r74, 0;
	selp.b32	%r2092, %r2091, %r2090, %p1608;
	mov.u32 	%r2093, 0;
	mov.b64 	%fd1006, {%r2093, %r2092};
	bra.uni 	BB5_1334;

BB5_4277:
	setp.gt.s32	%p4713, %r169, -1;
	@%p4713 bra 	BB5_4280;

	cvt.rzi.f64.f64	%fd4400, %fd34;
	setp.neu.f64	%p4714, %fd4400, %fd34;
	selp.f64	%fd6218, 0dFFF8000000000000, %fd6218, %p4714;

BB5_4280:
	@%p4228 bra 	BB5_4281;

	setp.gtu.f64	%p4718, %fd2541, 0d7FF0000000000000;
	mov.f64 	%fd6238, %fd35;
	@%p4718 bra 	BB5_4291;

	abs.f64 	%fd4401, %fd34;
	setp.gtu.f64	%p4719, %fd4401, 0d7FF0000000000000;
	mov.f64 	%fd6238, %fd35;
	@%p4719 bra 	BB5_4291;

	and.b32  	%r6079, %r168, 2147483647;
	setp.ne.s32	%p4720, %r6079, 2146435072;
	@%p4720 bra 	BB5_4286;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6080, %temp}, %fd34;
	}
	setp.eq.s32	%p4721, %r6080, 0;
	@%p4721 bra 	BB5_4290;
	bra.uni 	BB5_4286;

BB5_4290:
	setp.eq.f64	%p4724, %fd33, 0dBFF0000000000000;
	setp.gt.f64	%p4725, %fd2541, 0d3FF0000000000000;
	selp.b32	%r6089, 2146435072, 0, %p4725;
	xor.b32  	%r6090, %r6089, 2146435072;
	setp.lt.s32	%p4726, %r168, 0;
	selp.b32	%r6091, %r6090, %r6089, %p4726;
	selp.b32	%r6092, 1072693248, %r6091, %p4724;
	mov.u32 	%r6093, 0;
	mov.b64 	%fd6238, {%r6093, %r6092};
	bra.uni 	BB5_4291;

BB5_1469:
	setp.gt.s32	%p1751, %r79, -1;
	@%p1751 bra 	BB5_1472;

	cvt.rzi.f64.f64	%fd3675, %fd34;
	setp.neu.f64	%p1752, %fd3675, %fd34;
	selp.f64	%fd5726, 0dFFF8000000000000, %fd5726, %p1752;

BB5_1472:
	@%p1496 bra 	BB5_1473;

	setp.gtu.f64	%p1756, %fd938, 0d7FF0000000000000;
	mov.f64 	%fd5746, %fd35;
	@%p1756 bra 	BB5_1483;

	abs.f64 	%fd3676, %fd34;
	setp.gtu.f64	%p1757, %fd3676, 0d7FF0000000000000;
	mov.f64 	%fd5746, %fd35;
	@%p1757 bra 	BB5_1483;

	and.b32  	%r2278, %r47, 2147483647;
	setp.ne.s32	%p1758, %r2278, 2146435072;
	@%p1758 bra 	BB5_1478;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2279, %temp}, %fd34;
	}
	setp.eq.s32	%p1759, %r2279, 0;
	@%p1759 bra 	BB5_1482;
	bra.uni 	BB5_1478;

BB5_1482:
	setp.eq.f64	%p1762, %fd33, 0dBFF0000000000000;
	setp.gt.f64	%p1763, %fd938, 0d3FF0000000000000;
	selp.b32	%r2288, 2146435072, 0, %p1763;
	xor.b32  	%r2289, %r2288, 2146435072;
	setp.lt.s32	%p1764, %r47, 0;
	selp.b32	%r2290, %r2289, %r2288, %p1764;
	selp.b32	%r2291, 1072693248, %r2290, %p1762;
	mov.u32 	%r2292, 0;
	mov.b64 	%fd5746, {%r2292, %r2291};
	bra.uni 	BB5_1483;

BB5_4140:
	setp.gt.s32	%p4570, %r177, -1;
	@%p4570 bra 	BB5_4143;

	cvt.rzi.f64.f64	%fd4366, %fd46;
	setp.neu.f64	%p4571, %fd4366, %fd46;
	selp.f64	%fd2747, 0dFFF8000000000000, %fd2747, %p4571;

BB5_4143:
	@%p4426 bra 	BB5_4144;

	setp.gtu.f64	%p4575, %fd2612, 0d7FF0000000000000;
	@%p4575 bra 	BB5_4154;

	abs.f64 	%fd4367, %fd46;
	setp.gtu.f64	%p4576, %fd4367, 0d7FF0000000000000;
	@%p4576 bra 	BB5_4154;

	and.b32  	%r5895, %r186, 2147483647;
	setp.ne.s32	%p4577, %r5895, 2146435072;
	@%p4577 bra 	BB5_4149;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5896, %temp}, %fd46;
	}
	setp.eq.s32	%p4578, %r5896, 0;
	@%p4578 bra 	BB5_4153;
	bra.uni 	BB5_4149;

BB5_4153:
	setp.gt.f64	%p4581, %fd2612, 0d3FF0000000000000;
	selp.b32	%r5905, 2146435072, 0, %p4581;
	xor.b32  	%r5906, %r5905, 2146435072;
	setp.lt.s32	%p4582, %r186, 0;
	selp.b32	%r5907, %r5906, %r5905, %p4582;
	setp.eq.f64	%p4583, %fd2611, 0dBFF0000000000000;
	selp.b32	%r5908, 1072693248, %r5907, %p4583;
	mov.u32 	%r5909, 0;
	mov.b64 	%fd6214, {%r5909, %r5908};
	bra.uni 	BB5_4154;

BB5_1331:
	setp.gt.s32	%p1605, %r68, -1;
	@%p1605 bra 	BB5_1334;

	cvt.rzi.f64.f64	%fd3641, %fd46;
	setp.neu.f64	%p1606, %fd3641, %fd46;
	selp.f64	%fd1006, 0dFFF8000000000000, %fd1006, %p1606;

BB5_1334:
	@%p1458 bra 	BB5_1335;

	setp.gtu.f64	%p1610, %fd894, 0d7FF0000000000000;
	@%p1610 bra 	BB5_1345;

	abs.f64 	%fd3642, %fd46;
	setp.gtu.f64	%p1611, %fd3642, 0d7FF0000000000000;
	@%p1611 bra 	BB5_1345;

	and.b32  	%r2094, %r74, 2147483647;
	setp.ne.s32	%p1612, %r2094, 2146435072;
	@%p1612 bra 	BB5_1340;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2095, %temp}, %fd46;
	}
	setp.eq.s32	%p1613, %r2095, 0;
	@%p1613 bra 	BB5_1344;
	bra.uni 	BB5_1340;

BB5_1344:
	setp.gt.f64	%p1616, %fd894, 0d3FF0000000000000;
	selp.b32	%r2104, 2146435072, 0, %p1616;
	xor.b32  	%r2105, %r2104, 2146435072;
	setp.lt.s32	%p1617, %r74, 0;
	selp.b32	%r2106, %r2105, %r2104, %p1617;
	setp.eq.f64	%p1618, %fd891, 0dBFF0000000000000;
	selp.b32	%r2107, 1072693248, %r2106, %p1618;
	mov.u32 	%r2108, 0;
	mov.b64 	%fd5722, {%r2108, %r2107};
	bra.uni 	BB5_1345;

BB5_4281:
	mov.f64 	%fd6238, %fd6218;

BB5_4291:
	selp.f64	%fd4402, 0d3FF0000000000000, %fd6238, %p4260;
	mul.f64 	%fd2834, %fd2540, %fd4402;
	@!%p173 bra 	BB5_4293;
	bra.uni 	BB5_4292;

BB5_4292:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6094}, %fd6221;
	}
	xor.b32  	%r6095, %r6094, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6096, %temp}, %fd6221;
	}
	mov.b64 	%fd6221, {%r6096, %r6095};

BB5_4293:
	@%p4240 bra 	BB5_4296;
	bra.uni 	BB5_4294;

BB5_4296:
	selp.b32	%r6097, %r172, 0, %p4472;
	or.b32  	%r6098, %r6097, 2146435072;
	setp.lt.s32	%p4734, %r174, 0;
	selp.b32	%r6099, %r6098, %r6097, %p4734;
	mov.u32 	%r6100, 0;
	mov.b64 	%fd6221, {%r6100, %r6099};
	bra.uni 	BB5_4297;

BB5_1473:
	mov.f64 	%fd5746, %fd5726;

BB5_1483:
	selp.f64	%fd3677, 0d3FF0000000000000, %fd5746, %p1528;
	mul.f64 	%fd1095, %fd5686, %fd3677;
	@!%p64 bra 	BB5_1485;
	bra.uni 	BB5_1484;

BB5_1484:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2293}, %fd5729;
	}
	xor.b32  	%r2294, %r2293, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2295, %temp}, %fd5729;
	}
	mov.b64 	%fd5729, {%r2295, %r2294};

BB5_1485:
	@%p1508 bra 	BB5_1488;
	bra.uni 	BB5_1486;

BB5_1488:
	selp.b32	%r2296, %r82, 0, %p1506;
	or.b32  	%r2297, %r2296, 2146435072;
	setp.lt.s32	%p1772, %r81, 0;
	selp.b32	%r2298, %r2297, %r2296, %p1772;
	mov.u32 	%r2299, 0;
	mov.b64 	%fd5729, {%r2299, %r2298};
	bra.uni 	BB5_1489;

BB5_4144:
	mov.f64 	%fd6214, %fd2747;

BB5_4154:
	selp.f64	%fd2751, 0d3FF0000000000000, %fd6214, %p170;
	@!%p167 bra 	BB5_4156;
	bra.uni 	BB5_4155;

BB5_4155:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5910}, %fd2756;
	}
	xor.b32  	%r5911, %r5910, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5912, %temp}, %fd2756;
	}
	mov.b64 	%fd2756, {%r5912, %r5911};

BB5_4156:
	@%p4360 bra 	BB5_4159;
	bra.uni 	BB5_4157;

BB5_4159:
	selp.b32	%r5913, %r179, 0, %p4400;
	or.b32  	%r5914, %r5913, 2146435072;
	setp.lt.s32	%p4588, %r183, 0;
	selp.b32	%r5915, %r5914, %r5913, %p4588;
	mov.u32 	%r5916, 0;
	mov.b64 	%fd2756, {%r5916, %r5915};
	bra.uni 	BB5_4160;

BB5_1335:
	mov.f64 	%fd5722, %fd1006;

BB5_1345:
	selp.f64	%fd1010, 0d3FF0000000000000, %fd5722, %p60;
	@!%p57 bra 	BB5_1347;
	bra.uni 	BB5_1346;

BB5_1346:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2109}, %fd1015;
	}
	xor.b32  	%r2110, %r2109, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2111, %temp}, %fd1015;
	}
	mov.b64 	%fd1015, {%r2111, %r2110};

BB5_1347:
	@%p1434 bra 	BB5_1350;
	bra.uni 	BB5_1348;

BB5_1350:
	selp.b32	%r2112, %r72, 0, %p1432;
	or.b32  	%r2113, %r2112, 2146435072;
	setp.lt.s32	%p1623, %r71, 0;
	selp.b32	%r2114, %r2113, %r2112, %p1623;
	mov.u32 	%r2115, 0;
	mov.b64 	%fd1015, {%r2115, %r2114};
	bra.uni 	BB5_1351;

BB5_4294:
	setp.gt.s32	%p4731, %r172, -1;
	@%p4731 bra 	BB5_4297;

	cvt.rzi.f64.f64	%fd4403, %fd36;
	setp.neu.f64	%p4732, %fd4403, %fd36;
	selp.f64	%fd6221, 0dFFF8000000000000, %fd6221, %p4732;

BB5_4297:
	@%p4285 bra 	BB5_4298;

	setp.gtu.f64	%p4736, %fd2551, 0d7FF0000000000000;
	@%p4736 bra 	BB5_4308;

	abs.f64 	%fd4404, %fd36;
	setp.gtu.f64	%p4737, %fd4404, 0d7FF0000000000000;
	@%p4737 bra 	BB5_4308;

	and.b32  	%r6101, %r174, 2147483647;
	setp.ne.s32	%p4738, %r6101, 2146435072;
	@%p4738 bra 	BB5_4303;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6102, %temp}, %fd36;
	}
	setp.eq.s32	%p4739, %r6102, 0;
	@%p4739 bra 	BB5_4307;
	bra.uni 	BB5_4303;

BB5_4307:
	setp.gt.f64	%p4742, %fd2551, 0d3FF0000000000000;
	selp.b32	%r6111, 2146435072, 0, %p4742;
	xor.b32  	%r6112, %r6111, 2146435072;
	setp.lt.s32	%p4743, %r174, 0;
	selp.b32	%r6113, %r6112, %r6111, %p4743;
	setp.eq.f64	%p4744, %fd88, 0dBFF0000000000000;
	selp.b32	%r6114, 1072693248, %r6113, %p4744;
	mov.u32 	%r6115, 0;
	mov.b64 	%fd6223, {%r6115, %r6114};
	bra.uni 	BB5_4308;

BB5_1486:
	setp.gt.s32	%p1769, %r82, -1;
	@%p1769 bra 	BB5_1489;

	cvt.rzi.f64.f64	%fd3678, %fd36;
	setp.neu.f64	%p1770, %fd3678, %fd36;
	selp.f64	%fd5729, 0dFFF8000000000000, %fd5729, %p1770;

BB5_1489:
	@%p1513 bra 	BB5_1490;

	setp.gtu.f64	%p1774, %fd948, 0d7FF0000000000000;
	add.f64 	%fd5749, %fd36, %fd88;
	@%p1774 bra 	BB5_1500;

	abs.f64 	%fd3679, %fd36;
	setp.gtu.f64	%p1775, %fd3679, 0d7FF0000000000000;
	@%p1775 bra 	BB5_1500;

	and.b32  	%r2300, %r81, 2147483647;
	setp.ne.s32	%p1776, %r2300, 2146435072;
	@%p1776 bra 	BB5_1495;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2301, %temp}, %fd36;
	}
	setp.eq.s32	%p1777, %r2301, 0;
	@%p1777 bra 	BB5_1499;
	bra.uni 	BB5_1495;

BB5_1499:
	setp.eq.f64	%p1780, %fd88, 0dBFF0000000000000;
	setp.gt.f64	%p1781, %fd948, 0d3FF0000000000000;
	selp.b32	%r2310, 2146435072, 0, %p1781;
	xor.b32  	%r2311, %r2310, 2146435072;
	setp.lt.s32	%p1782, %r81, 0;
	selp.b32	%r2312, %r2311, %r2310, %p1782;
	selp.b32	%r2313, 1072693248, %r2312, %p1780;
	mov.u32 	%r2314, 0;
	mov.b64 	%fd5749, {%r2314, %r2313};
	bra.uni 	BB5_1500;

BB5_4157:
	setp.gt.s32	%p4585, %r179, -1;
	@%p4585 bra 	BB5_4160;

	cvt.rzi.f64.f64	%fd4368, %fd44;
	setp.neu.f64	%p4586, %fd4368, %fd44;
	selp.f64	%fd2756, 0dFFF8000000000000, %fd2756, %p4586;

BB5_4160:
	@%p4407 bra 	BB5_4161;

	setp.gtu.f64	%p4590, %fd2624, 0d7FF0000000000000;
	@%p4590 bra 	BB5_4171;

	abs.f64 	%fd4369, %fd44;
	setp.gtu.f64	%p4591, %fd4369, 0d7FF0000000000000;
	@%p4591 bra 	BB5_4171;

	and.b32  	%r5917, %r183, 2147483647;
	setp.ne.s32	%p4592, %r5917, 2146435072;
	@%p4592 bra 	BB5_4166;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5918, %temp}, %fd44;
	}
	setp.eq.s32	%p4593, %r5918, 0;
	@%p4593 bra 	BB5_4170;
	bra.uni 	BB5_4166;

BB5_4170:
	setp.gt.f64	%p4596, %fd2624, 0d3FF0000000000000;
	selp.b32	%r5927, 2146435072, 0, %p4596;
	xor.b32  	%r5928, %r5927, 2146435072;
	setp.lt.s32	%p4597, %r183, 0;
	selp.b32	%r5929, %r5928, %r5927, %p4597;
	setp.eq.f64	%p4598, %fd2623, 0dBFF0000000000000;
	selp.b32	%r5930, 1072693248, %r5929, %p4598;
	mov.u32 	%r5931, 0;
	mov.b64 	%fd6217, {%r5931, %r5930};
	bra.uni 	BB5_4171;

BB5_1348:
	setp.gt.s32	%p1620, %r72, -1;
	@%p1620 bra 	BB5_1351;

	cvt.rzi.f64.f64	%fd3643, %fd44;
	setp.neu.f64	%p1621, %fd3643, %fd44;
	selp.f64	%fd1015, 0dFFF8000000000000, %fd1015, %p1621;

BB5_1351:
	@%p1439 bra 	BB5_1352;

	setp.gtu.f64	%p1625, %fd905, 0d7FF0000000000000;
	@%p1625 bra 	BB5_1362;

	abs.f64 	%fd3644, %fd44;
	setp.gtu.f64	%p1626, %fd3644, 0d7FF0000000000000;
	@%p1626 bra 	BB5_1362;

	and.b32  	%r2116, %r71, 2147483647;
	setp.ne.s32	%p1627, %r2116, 2146435072;
	@%p1627 bra 	BB5_1357;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2117, %temp}, %fd44;
	}
	setp.eq.s32	%p1628, %r2117, 0;
	@%p1628 bra 	BB5_1361;
	bra.uni 	BB5_1357;

BB5_1361:
	setp.gt.f64	%p1631, %fd905, 0d3FF0000000000000;
	selp.b32	%r2126, 2146435072, 0, %p1631;
	xor.b32  	%r2127, %r2126, 2146435072;
	setp.lt.s32	%p1632, %r71, 0;
	selp.b32	%r2128, %r2127, %r2126, %p1632;
	setp.eq.f64	%p1633, %fd892, 0dBFF0000000000000;
	selp.b32	%r2129, 1072693248, %r2128, %p1633;
	mov.u32 	%r2130, 0;
	mov.b64 	%fd5725, {%r2130, %r2129};
	bra.uni 	BB5_1362;

BB5_4298:
	mov.f64 	%fd6223, %fd6221;

BB5_4308:
	selp.f64	%fd4407, 0d3FF0000000000000, %fd6223, %p4297;
	fma.rn.f64 	%fd4408, %fd2834, %fd4407, %fd2701;
	mul.f64 	%fd4409, %fd71, %fd2825;
	mul.f64 	%fd4410, %fd4409, %fd4408;
	mul.f64 	%fd4411, %fd112, %fd4410;
	div.rn.f64 	%fd6243, %fd4411, %fd2703;
	div.rn.f64 	%fd6245, %fd4410, %fd2703;
	bra.uni 	BB5_1397;

BB5_1490:
	mov.f64 	%fd5749, %fd5729;

BB5_1500:
	selp.f64	%fd3682, 0d3FF0000000000000, %fd5749, %p1525;
	fma.rn.f64 	%fd3683, %fd1095, %fd3682, %fd960;
	mul.f64 	%fd3684, %fd893, %fd1086;
	mul.f64 	%fd3685, %fd3684, %fd3683;
	mul.f64 	%fd3686, %fd112, %fd3685;
	div.rn.f64 	%fd6243, %fd3686, %fd710;
	div.rn.f64 	%fd6245, %fd3685, %fd710;
	bra.uni 	BB5_1397;

BB5_4161:
	mov.f64 	%fd6217, %fd2756;

BB5_4171:
	selp.f64	%fd4370, 0d3FF0000000000000, %fd6217, %p168;
	mul.f64 	%fd4371, %fd49, %fd2751;
	mul.f64 	%fd2760, %fd4371, %fd4370;
	@!%p157 bra 	BB5_4173;
	bra.uni 	BB5_4172;

BB5_4172:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5932}, %fd6218;
	}
	xor.b32  	%r5933, %r5932, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5934, %temp}, %fd6218;
	}
	mov.b64 	%fd6218, {%r5934, %r5933};

BB5_4173:
	@%p4223 bra 	BB5_4176;
	bra.uni 	BB5_4174;

BB5_4176:
	selp.b32	%r5935, %r169, 0, %p4221;
	or.b32  	%r5936, %r5935, 2146435072;
	setp.lt.s32	%p4603, %r168, 0;
	selp.b32	%r5937, %r5936, %r5935, %p4603;
	mov.u32 	%r5938, 0;
	mov.b64 	%fd6218, {%r5938, %r5937};
	bra.uni 	BB5_4177;

BB5_1352:
	mov.f64 	%fd5725, %fd1015;

BB5_1362:
	selp.f64	%fd3645, 0d3FF0000000000000, %fd5725, %p58;
	mul.f64 	%fd3646, %fd49, %fd1010;
	mul.f64 	%fd1019, %fd3646, %fd3645;
	@!%p63 bra 	BB5_1364;
	bra.uni 	BB5_1363;

BB5_1363:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2131}, %fd5726;
	}
	xor.b32  	%r2132, %r2131, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2133, %temp}, %fd5726;
	}
	mov.b64 	%fd5726, {%r2133, %r2132};

BB5_1364:
	@%p1491 bra 	BB5_1367;
	bra.uni 	BB5_1365;

BB5_1367:
	selp.b32	%r2134, %r79, 0, %p1489;
	or.b32  	%r2135, %r2134, 2146435072;
	setp.lt.s32	%p1638, %r47, 0;
	selp.b32	%r2136, %r2135, %r2134, %p1638;
	mov.u32 	%r2137, 0;
	mov.b64 	%fd5726, {%r2137, %r2136};
	bra.uni 	BB5_1368;

BB5_4174:
	setp.gt.s32	%p4600, %r169, -1;
	@%p4600 bra 	BB5_4177;

	cvt.rzi.f64.f64	%fd4372, %fd34;
	setp.neu.f64	%p4601, %fd4372, %fd34;
	selp.f64	%fd6218, 0dFFF8000000000000, %fd6218, %p4601;

BB5_4177:
	@%p4228 bra 	BB5_4178;

	setp.gtu.f64	%p4605, %fd2541, 0d7FF0000000000000;
	mov.f64 	%fd6220, %fd35;
	@%p4605 bra 	BB5_4188;

	abs.f64 	%fd4373, %fd34;
	setp.gtu.f64	%p4606, %fd4373, 0d7FF0000000000000;
	mov.f64 	%fd6220, %fd35;
	@%p4606 bra 	BB5_4188;

	and.b32  	%r5939, %r168, 2147483647;
	setp.ne.s32	%p4607, %r5939, 2146435072;
	@%p4607 bra 	BB5_4183;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5940, %temp}, %fd34;
	}
	setp.eq.s32	%p4608, %r5940, 0;
	@%p4608 bra 	BB5_4187;
	bra.uni 	BB5_4183;

BB5_4187:
	setp.eq.f64	%p4611, %fd33, 0dBFF0000000000000;
	setp.gt.f64	%p4612, %fd2541, 0d3FF0000000000000;
	selp.b32	%r5949, 2146435072, 0, %p4612;
	xor.b32  	%r5950, %r5949, 2146435072;
	setp.lt.s32	%p4613, %r168, 0;
	selp.b32	%r5951, %r5950, %r5949, %p4613;
	selp.b32	%r5952, 1072693248, %r5951, %p4611;
	mov.u32 	%r5953, 0;
	mov.b64 	%fd6220, {%r5953, %r5952};
	bra.uni 	BB5_4188;

BB5_1365:
	setp.gt.s32	%p1635, %r79, -1;
	@%p1635 bra 	BB5_1368;

	cvt.rzi.f64.f64	%fd3647, %fd34;
	setp.neu.f64	%p1636, %fd3647, %fd34;
	selp.f64	%fd5726, 0dFFF8000000000000, %fd5726, %p1636;

BB5_1368:
	@%p1496 bra 	BB5_1369;

	setp.gtu.f64	%p1640, %fd938, 0d7FF0000000000000;
	mov.f64 	%fd5728, %fd35;
	@%p1640 bra 	BB5_1379;

	abs.f64 	%fd3648, %fd34;
	setp.gtu.f64	%p1641, %fd3648, 0d7FF0000000000000;
	mov.f64 	%fd5728, %fd35;
	@%p1641 bra 	BB5_1379;

	and.b32  	%r2138, %r47, 2147483647;
	setp.ne.s32	%p1642, %r2138, 2146435072;
	@%p1642 bra 	BB5_1374;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2139, %temp}, %fd34;
	}
	setp.eq.s32	%p1643, %r2139, 0;
	@%p1643 bra 	BB5_1378;
	bra.uni 	BB5_1374;

BB5_1378:
	setp.eq.f64	%p1646, %fd33, 0dBFF0000000000000;
	setp.gt.f64	%p1647, %fd938, 0d3FF0000000000000;
	selp.b32	%r2148, 2146435072, 0, %p1647;
	xor.b32  	%r2149, %r2148, 2146435072;
	setp.lt.s32	%p1648, %r47, 0;
	selp.b32	%r2150, %r2149, %r2148, %p1648;
	selp.b32	%r2151, 1072693248, %r2150, %p1646;
	mov.u32 	%r2152, 0;
	mov.b64 	%fd5728, {%r2152, %r2151};
	bra.uni 	BB5_1379;

BB5_4178:
	mov.f64 	%fd6220, %fd6218;

BB5_4188:
	selp.f64	%fd4374, 0d3FF0000000000000, %fd6220, %p4260;
	mul.f64 	%fd2769, %fd2540, %fd4374;
	@!%p173 bra 	BB5_4190;
	bra.uni 	BB5_4189;

BB5_4189:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5954}, %fd6221;
	}
	xor.b32  	%r5955, %r5954, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5956, %temp}, %fd6221;
	}
	mov.b64 	%fd6221, {%r5956, %r5955};

BB5_4190:
	@%p4240 bra 	BB5_4193;
	bra.uni 	BB5_4191;

BB5_4193:
	selp.b32	%r5957, %r172, 0, %p4472;
	or.b32  	%r5958, %r5957, 2146435072;
	setp.lt.s32	%p4621, %r174, 0;
	selp.b32	%r5959, %r5958, %r5957, %p4621;
	mov.u32 	%r5960, 0;
	mov.b64 	%fd6221, {%r5960, %r5959};
	bra.uni 	BB5_4194;

BB5_1369:
	mov.f64 	%fd5728, %fd5726;

BB5_1379:
	selp.f64	%fd3649, 0d3FF0000000000000, %fd5728, %p1528;
	mul.f64 	%fd1028, %fd5686, %fd3649;
	@!%p64 bra 	BB5_1381;
	bra.uni 	BB5_1380;

BB5_1380:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2153}, %fd5729;
	}
	xor.b32  	%r2154, %r2153, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2155, %temp}, %fd5729;
	}
	mov.b64 	%fd5729, {%r2155, %r2154};

BB5_1381:
	@%p1508 bra 	BB5_1384;
	bra.uni 	BB5_1382;

BB5_1384:
	selp.b32	%r2156, %r82, 0, %p1506;
	or.b32  	%r2157, %r2156, 2146435072;
	setp.lt.s32	%p1656, %r81, 0;
	selp.b32	%r2158, %r2157, %r2156, %p1656;
	mov.u32 	%r2159, 0;
	mov.b64 	%fd5729, {%r2159, %r2158};
	bra.uni 	BB5_1385;

BB5_4191:
	setp.gt.s32	%p4618, %r172, -1;
	@%p4618 bra 	BB5_4194;

	cvt.rzi.f64.f64	%fd4375, %fd36;
	setp.neu.f64	%p4619, %fd4375, %fd36;
	selp.f64	%fd6221, 0dFFF8000000000000, %fd6221, %p4619;

BB5_4194:
	@%p4285 bra 	BB5_4195;

	setp.gtu.f64	%p4623, %fd2551, 0d7FF0000000000000;
	@%p4623 bra 	BB5_4205;

	abs.f64 	%fd4376, %fd36;
	setp.gtu.f64	%p4624, %fd4376, 0d7FF0000000000000;
	@%p4624 bra 	BB5_4205;

	and.b32  	%r5961, %r174, 2147483647;
	setp.ne.s32	%p4625, %r5961, 2146435072;
	@%p4625 bra 	BB5_4200;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5962, %temp}, %fd36;
	}
	setp.eq.s32	%p4626, %r5962, 0;
	@%p4626 bra 	BB5_4204;
	bra.uni 	BB5_4200;

BB5_4204:
	setp.gt.f64	%p4629, %fd2551, 0d3FF0000000000000;
	selp.b32	%r5971, 2146435072, 0, %p4629;
	xor.b32  	%r5972, %r5971, 2146435072;
	setp.lt.s32	%p4630, %r174, 0;
	selp.b32	%r5973, %r5972, %r5971, %p4630;
	setp.eq.f64	%p4631, %fd88, 0dBFF0000000000000;
	selp.b32	%r5974, 1072693248, %r5973, %p4631;
	mov.u32 	%r5975, 0;
	mov.b64 	%fd6223, {%r5975, %r5974};
	bra.uni 	BB5_4205;

BB5_1382:
	setp.gt.s32	%p1653, %r82, -1;
	@%p1653 bra 	BB5_1385;

	cvt.rzi.f64.f64	%fd3650, %fd36;
	setp.neu.f64	%p1654, %fd3650, %fd36;
	selp.f64	%fd5729, 0dFFF8000000000000, %fd5729, %p1654;

BB5_1385:
	@%p1513 bra 	BB5_1386;

	setp.gtu.f64	%p1658, %fd948, 0d7FF0000000000000;
	@%p1658 bra 	BB5_1396;

	abs.f64 	%fd3651, %fd36;
	setp.gtu.f64	%p1659, %fd3651, 0d7FF0000000000000;
	@%p1659 bra 	BB5_1396;

	and.b32  	%r2160, %r81, 2147483647;
	setp.ne.s32	%p1660, %r2160, 2146435072;
	@%p1660 bra 	BB5_1391;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2161, %temp}, %fd36;
	}
	setp.eq.s32	%p1661, %r2161, 0;
	@%p1661 bra 	BB5_1395;
	bra.uni 	BB5_1391;

BB5_1395:
	setp.eq.f64	%p1664, %fd88, 0dBFF0000000000000;
	setp.gt.f64	%p1665, %fd948, 0d3FF0000000000000;
	selp.b32	%r2170, 2146435072, 0, %p1665;
	xor.b32  	%r2171, %r2170, 2146435072;
	setp.lt.s32	%p1666, %r81, 0;
	selp.b32	%r2172, %r2171, %r2170, %p1666;
	selp.b32	%r2173, 1072693248, %r2172, %p1664;
	mov.u32 	%r2174, 0;
	mov.b64 	%fd5731, {%r2174, %r2173};
	bra.uni 	BB5_1396;

BB5_4195:
	mov.f64 	%fd6223, %fd6221;

BB5_4205:
	selp.f64	%fd4379, 0d3FF0000000000000, %fd6223, %p4297;
	fma.rn.f64 	%fd4380, %fd2769, %fd4379, %fd2701;
	add.f64 	%fd4381, %fd2723, %fd2742;
	sub.f64 	%fd4382, %fd4381, %fd2760;
	mul.f64 	%fd4383, %fd77, %fd4382;
	mul.f64 	%fd6245, %fd4383, %fd4380;
	bra.uni 	BB5_1397;

BB5_1386:
	mov.f64 	%fd5731, %fd5729;

BB5_1396:
	selp.f64	%fd3654, 0d3FF0000000000000, %fd5731, %p1525;
	fma.rn.f64 	%fd3655, %fd1028, %fd3654, %fd960;
	add.f64 	%fd3656, %fd982, %fd1001;
	sub.f64 	%fd3657, %fd3656, %fd1019;
	mul.f64 	%fd3658, %fd962, %fd3657;
	mul.f64 	%fd6245, %fd3658, %fd3655;
	bra.uni 	BB5_1397;

BB5_1064:
	and.b32  	%r1698, %r59, 2147483647;
	setp.ne.s32	%p1305, %r1698, 2146435072;
	@%p1305 bra 	BB5_1065;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1699, %temp}, %fd813;
	}
	setp.ne.s32	%p1306, %r1699, 0;
	mov.f64 	%fd5670, %fd820;
	@%p1306 bra 	BB5_1069;

	shr.s32 	%r1700, %r47, 31;
	and.b32  	%r1701, %r1700, -2146435072;
	add.s32 	%r1702, %r1701, 2146435072;
	or.b32  	%r1703, %r1702, -2147483648;
	selp.b32	%r1704, %r1703, %r1702, %p49;
	mov.u32 	%r1705, 0;
	mov.b64 	%fd5670, {%r1705, %r1704};
	bra.uni 	BB5_1069;

BB5_927:
	and.b32  	%r1492, %r48, 2147483647;
	setp.ne.s32	%p1145, %r1492, 2146435072;
	@%p1145 bra 	BB5_928;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1493, %temp}, %fd33;
	}
	setp.ne.s32	%p1146, %r1493, 0;
	mov.f64 	%fd5646, %fd5645;
	@%p1146 bra 	BB5_932;

	shr.s32 	%r1494, %r47, 31;
	and.b32  	%r1495, %r1494, -2146435072;
	add.s32 	%r1496, %r1495, 2146435072;
	or.b32  	%r1497, %r1496, -2147483648;
	selp.b32	%r1498, %r1497, %r1496, %p41;
	mov.u32 	%r1499, 0;
	mov.b64 	%fd5646, {%r1499, %r1498};
	bra.uni 	BB5_932;

BB5_1081:
	and.b32  	%r1724, %r61, 2147483647;
	setp.ne.s32	%p1322, %r1724, 2146435072;
	@%p1322 bra 	BB5_1082;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1725, %temp}, %fd811;
	}
	setp.ne.s32	%p1323, %r1725, 0;
	mov.f64 	%fd5673, %fd831;
	@%p1323 bra 	BB5_1086;

	shr.s32 	%r1726, %r60, 31;
	and.b32  	%r1727, %r1726, -2146435072;
	add.s32 	%r1728, %r1727, 2146435072;
	or.b32  	%r1729, %r1728, -2147483648;
	selp.b32	%r1730, %r1729, %r1728, %p50;
	mov.u32 	%r1731, 0;
	mov.b64 	%fd5673, {%r1731, %r1730};
	bra.uni 	BB5_1086;

BB5_944:
	and.b32  	%r1518, %r50, 2147483647;
	setp.ne.s32	%p1162, %r1518, 2146435072;
	@%p1162 bra 	BB5_945;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1519, %temp}, %fd88;
	}
	setp.ne.s32	%p1163, %r1519, 0;
	mov.f64 	%fd5649, %fd728;
	@%p1163 bra 	BB5_949;

	shr.s32 	%r1520, %r49, 31;
	and.b32  	%r1521, %r1520, -2146435072;
	add.s32 	%r1522, %r1521, 2146435072;
	or.b32  	%r1523, %r1522, -2147483648;
	selp.b32	%r1524, %r1523, %r1522, %p42;
	mov.u32 	%r1525, 0;
	mov.b64 	%fd5649, {%r1525, %r1524};
	bra.uni 	BB5_949;

BB5_1098:
	and.b32  	%r1750, %r59, 2147483647;
	setp.ne.s32	%p1345, %r1750, 2146435072;
	@%p1345 bra 	BB5_1099;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1751, %temp}, %fd813;
	}
	setp.ne.s32	%p1346, %r1751, 0;
	mov.f64 	%fd5676, %fd842;
	@%p1346 bra 	BB5_1103;

	shr.s32 	%r1752, %r62, 31;
	and.b32  	%r1753, %r1752, -2146435072;
	add.s32 	%r1754, %r1753, 2146435072;
	or.b32  	%r1755, %r1754, -2147483648;
	selp.b32	%r1756, %r1755, %r1754, %p51;
	mov.u32 	%r1757, 0;
	mov.b64 	%fd5676, {%r1757, %r1756};
	bra.uni 	BB5_1103;

BB5_961:
	and.b32  	%r1544, %r48, 2147483647;
	setp.ne.s32	%p1185, %r1544, 2146435072;
	@%p1185 bra 	BB5_962;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1545, %temp}, %fd33;
	}
	setp.ne.s32	%p1186, %r1545, 0;
	mov.f64 	%fd5652, %fd740;
	@%p1186 bra 	BB5_966;

	shr.s32 	%r1546, %r51, 31;
	and.b32  	%r1547, %r1546, -2146435072;
	add.s32 	%r1548, %r1547, 2146435072;
	or.b32  	%r1549, %r1548, -2147483648;
	selp.b32	%r1550, %r1549, %r1548, %p43;
	mov.u32 	%r1551, 0;
	mov.b64 	%fd5652, {%r1551, %r1550};
	bra.uni 	BB5_966;

BB5_1115:
	and.b32  	%r1776, %r61, 2147483647;
	setp.ne.s32	%p1365, %r1776, 2146435072;
	@%p1365 bra 	BB5_1116;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1777, %temp}, %fd811;
	}
	setp.ne.s32	%p1366, %r1777, 0;
	mov.f64 	%fd5679, %fd853;
	@%p1366 bra 	BB5_1120;

	shr.s32 	%r1778, %r63, 31;
	and.b32  	%r1779, %r1778, -2146435072;
	add.s32 	%r1780, %r1779, 2146435072;
	or.b32  	%r1781, %r1780, -2147483648;
	selp.b32	%r1782, %r1781, %r1780, %p52;
	mov.u32 	%r1783, 0;
	mov.b64 	%fd5679, {%r1783, %r1782};
	bra.uni 	BB5_1120;

BB5_978:
	and.b32  	%r1570, %r50, 2147483647;
	setp.ne.s32	%p1202, %r1570, 2146435072;
	@%p1202 bra 	BB5_979;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1571, %temp}, %fd88;
	}
	setp.ne.s32	%p1203, %r1571, 0;
	mov.f64 	%fd5655, %fd751;
	@%p1203 bra 	BB5_983;

	shr.s32 	%r1572, %r52, 31;
	and.b32  	%r1573, %r1572, -2146435072;
	add.s32 	%r1574, %r1573, 2146435072;
	or.b32  	%r1575, %r1574, -2147483648;
	selp.b32	%r1576, %r1575, %r1574, %p44;
	mov.u32 	%r1577, 0;
	mov.b64 	%fd5655, {%r1577, %r1576};
	bra.uni 	BB5_983;

BB5_1132:
	and.b32  	%r1802, %r64, 2147483647;
	setp.ne.s32	%p1385, %r1802, 2146435072;
	@%p1385 bra 	BB5_1133;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1803, %temp}, %fd860;
	}
	setp.ne.s32	%p1386, %r1803, 0;
	mov.f64 	%fd5682, %fd867;
	@%p1386 bra 	BB5_1137;

	shr.s32 	%r1804, %r65, 31;
	and.b32  	%r1805, %r1804, -2146435072;
	add.s32 	%r1806, %r1805, 2146435072;
	or.b32  	%r1807, %r1806, -2147483648;
	selp.b32	%r1808, %r1807, %r1806, %p53;
	mov.u32 	%r1809, 0;
	mov.b64 	%fd5682, {%r1809, %r1808};
	bra.uni 	BB5_1137;

BB5_995:
	and.b32  	%r1596, %r48, 2147483647;
	setp.ne.s32	%p1225, %r1596, 2146435072;
	@%p1225 bra 	BB5_996;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1597, %temp}, %fd33;
	}
	setp.ne.s32	%p1226, %r1597, 0;
	mov.f64 	%fd5658, %fd763;
	@%p1226 bra 	BB5_1000;

	shr.s32 	%r1598, %r53, 31;
	and.b32  	%r1599, %r1598, -2146435072;
	add.s32 	%r1600, %r1599, 2146435072;
	or.b32  	%r1601, %r1600, -2147483648;
	selp.b32	%r1602, %r1601, %r1600, %p45;
	mov.u32 	%r1603, 0;
	mov.b64 	%fd5658, {%r1603, %r1602};
	bra.uni 	BB5_1000;

BB5_1149:
	and.b32  	%r1828, %r66, 2147483647;
	setp.ne.s32	%p1405, %r1828, 2146435072;
	@%p1405 bra 	BB5_1150;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1829, %temp}, %fd873;
	}
	setp.ne.s32	%p1406, %r1829, 0;
	mov.f64 	%fd5685, %fd880;
	@%p1406 bra 	BB5_1154;

	shr.s32 	%r1830, %r67, 31;
	and.b32  	%r1831, %r1830, -2146435072;
	add.s32 	%r1832, %r1831, 2146435072;
	or.b32  	%r1833, %r1832, -2147483648;
	selp.b32	%r1834, %r1833, %r1832, %p54;
	mov.u32 	%r1835, 0;
	mov.b64 	%fd5685, {%r1835, %r1834};
	bra.uni 	BB5_1154;

BB5_1012:
	and.b32  	%r1622, %r50, 2147483647;
	setp.ne.s32	%p1242, %r1622, 2146435072;
	@%p1242 bra 	BB5_1013;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1623, %temp}, %fd88;
	}
	setp.ne.s32	%p1243, %r1623, 0;
	mov.f64 	%fd5661, %fd774;
	@%p1243 bra 	BB5_1017;

	shr.s32 	%r1624, %r54, 31;
	and.b32  	%r1625, %r1624, -2146435072;
	add.s32 	%r1626, %r1625, 2146435072;
	or.b32  	%r1627, %r1626, -2147483648;
	selp.b32	%r1628, %r1627, %r1626, %p46;
	mov.u32 	%r1629, 0;
	mov.b64 	%fd5661, {%r1629, %r1628};
	bra.uni 	BB5_1017;

BB5_1029:
	and.b32  	%r1648, %r55, 2147483647;
	setp.ne.s32	%p1265, %r1648, 2146435072;
	@%p1265 bra 	BB5_1030;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1649, %temp}, %fd783;
	}
	setp.ne.s32	%p1266, %r1649, 0;
	mov.f64 	%fd5664, %fd790;
	@%p1266 bra 	BB5_1034;

	shr.s32 	%r1650, %r56, 31;
	and.b32  	%r1651, %r1650, -2146435072;
	add.s32 	%r1652, %r1651, 2146435072;
	or.b32  	%r1653, %r1652, -2147483648;
	selp.b32	%r1654, %r1653, %r1652, %p47;
	mov.u32 	%r1655, 0;
	mov.b64 	%fd5664, {%r1655, %r1654};
	bra.uni 	BB5_1034;

BB5_1046:
	and.b32  	%r1674, %r57, 2147483647;
	setp.ne.s32	%p1285, %r1674, 2146435072;
	@%p1285 bra 	BB5_1047;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1675, %temp}, %fd796;
	}
	setp.ne.s32	%p1286, %r1675, 0;
	mov.f64 	%fd5667, %fd803;
	@%p1286 bra 	BB5_1051;

	shr.s32 	%r1676, %r58, 31;
	and.b32  	%r1677, %r1676, -2146435072;
	add.s32 	%r1678, %r1677, 2146435072;
	or.b32  	%r1679, %r1678, -2147483648;
	selp.b32	%r1680, %r1679, %r1678, %p48;
	mov.u32 	%r1681, 0;
	mov.b64 	%fd5667, {%r1681, %r1680};
	bra.uni 	BB5_1051;

BB5_3841:
	mov.f64 	%fd6160, %fd6159;
	bra.uni 	BB5_3845;

BB5_191:
	mov.f64 	%fd5514, %fd5513;
	bra.uni 	BB5_195;

BB5_1518:
	mov.f64 	%fd5752, %fd5751;
	bra.uni 	BB5_1522;

BB5_3858:
	mov.f64 	%fd6163, %fd2557;
	bra.uni 	BB5_3862;

BB5_208:
	mov.f64 	%fd5517, %fd5516;
	bra.uni 	BB5_212;

BB5_1535:
	mov.f64 	%fd5755, %fd5754;
	bra.uni 	BB5_1539;

BB5_3875:
	mov.f64 	%fd6166, %fd2569;
	bra.uni 	BB5_3879;

BB5_225:
	mov.f64 	%fd5520, %fd5519;
	bra.uni 	BB5_229;

BB5_1552:
	mov.f64 	%fd5758, %fd5757;
	bra.uni 	BB5_1556;

BB5_3892:
	mov.f64 	%fd6169, %fd2580;
	bra.uni 	BB5_3896;

BB5_242:
	mov.f64 	%fd5523, %fd5522;
	bra.uni 	BB5_246;

BB5_1569:
	mov.f64 	%fd5761, %fd5760;
	bra.uni 	BB5_1573;

BB5_3909:
	mov.f64 	%fd6172, %fd2592;
	bra.uni 	BB5_3913;

BB5_259:
	mov.f64 	%fd5526, %fd5525;
	bra.uni 	BB5_263;

BB5_1586:
	mov.f64 	%fd5764, %fd1164;
	bra.uni 	BB5_1590;

BB5_3926:
	mov.f64 	%fd6175, %fd2603;
	bra.uni 	BB5_3930;

BB5_276:
	mov.f64 	%fd5529, %fd5528;
	bra.uni 	BB5_280;

BB5_1603:
	mov.f64 	%fd5767, %fd1177;
	bra.uni 	BB5_1607;

BB5_3943:
	mov.f64 	%fd6178, %fd2618;
	bra.uni 	BB5_3947;

BB5_293:
	mov.f64 	%fd5532, %fd328;
	bra.uni 	BB5_297;

BB5_1620:
	mov.f64 	%fd5770, %fd1190;
	bra.uni 	BB5_1624;

BB5_3960:
	mov.f64 	%fd6181, %fd2630;
	bra.uni 	BB5_3964;

BB5_310:
	mov.f64 	%fd5535, %fd338;
	bra.uni 	BB5_314;

BB5_1637:
	mov.f64 	%fd5773, %fd1201;
	bra.uni 	BB5_1641;

BB5_3977:
	mov.f64 	%fd6184, %fd6183;
	bra.uni 	BB5_3981;

BB5_327:
	mov.f64 	%fd5538, %fd349;
	bra.uni 	BB5_331;

BB5_1654:
	mov.f64 	%fd5776, %fd1212;
	bra.uni 	BB5_1658;

BB5_3994:
	mov.f64 	%fd6187, %fd6186;
	bra.uni 	BB5_3998;

BB5_344:
	mov.f64 	%fd5541, %fd359;
	bra.uni 	BB5_348;

BB5_1671:
	mov.f64 	%fd5779, %fd1223;
	bra.uni 	BB5_1675;

BB5_4011:
	mov.f64 	%fd6190, %fd6189;
	bra.uni 	BB5_4015;

BB5_361:
	mov.f64 	%fd5544, %fd5543;
	bra.uni 	BB5_365;

BB5_1688:
	mov.f64 	%fd5782, %fd5781;
	bra.uni 	BB5_1692;

BB5_4028:
	mov.f64 	%fd6193, %fd6192;
	bra.uni 	BB5_4032;

BB5_378:
	mov.f64 	%fd5547, %fd5546;
	bra.uni 	BB5_382;

BB5_1705:
	mov.f64 	%fd5785, %fd5784;
	bra.uni 	BB5_1709;

BB5_4045:
	mov.f64 	%fd6196, %fd6195;
	bra.uni 	BB5_4049;

BB5_4062:
	mov.f64 	%fd6199, %fd6198;
	bra.uni 	BB5_4066;

BB5_1168:
	mov.f64 	%fd5692, %fd5691;
	bra.uni 	BB5_1172;

BB5_1185:
	mov.f64 	%fd5695, %fd5694;
	bra.uni 	BB5_1189;

BB5_1202:
	mov.f64 	%fd5698, %fd5697;
	bra.uni 	BB5_1206;

BB5_1219:
	mov.f64 	%fd5701, %fd5700;
	bra.uni 	BB5_1223;

BB5_1236:
	mov.f64 	%fd5704, %fd5703;
	bra.uni 	BB5_1240;

BB5_1253:
	mov.f64 	%fd5707, %fd954;
	bra.uni 	BB5_1257;

BB5_508:
	setp.gt.s32	%p739, %r25, -1;
	@%p739 bra 	BB5_511;

	cvt.rzi.f64.f64	%fd3430, %fd34;
	setp.neu.f64	%p740, %fd3430, %fd34;
	selp.f64	%fd5573, 0dFFF8000000000000, %fd5573, %p740;

BB5_511:
	add.f64 	%fd5640, %fd298, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r938}, %fd5640;
	}
	and.b32  	%r38, %r938, 2146435072;
	setp.ne.s32	%p743, %r38, 2146435072;
	@%p743 bra 	BB5_512;

	setp.gtu.f64	%p744, %fd299, 0d7FF0000000000000;
	mov.f64 	%fd5574, %fd5640;
	@%p744 bra 	BB5_522;

	abs.f64 	%fd3431, %fd34;
	setp.gtu.f64	%p745, %fd3431, 0d7FF0000000000000;
	mov.f64 	%fd5574, %fd5640;
	@%p745 bra 	BB5_522;

	and.b32  	%r939, %r26, 2147483647;
	setp.ne.s32	%p746, %r939, 2146435072;
	@%p746 bra 	BB5_517;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r940, %temp}, %fd34;
	}
	setp.eq.s32	%p747, %r940, 0;
	@%p747 bra 	BB5_521;
	bra.uni 	BB5_517;

BB5_521:
	setp.gt.f64	%p750, %fd299, 0d3FF0000000000000;
	selp.b32	%r949, 2146435072, 0, %p750;
	xor.b32  	%r950, %r949, 2146435072;
	setp.lt.s32	%p751, %r26, 0;
	selp.b32	%r951, %r950, %r949, %p751;
	setp.eq.f64	%p752, %fd298, 0dBFF0000000000000;
	selp.b32	%r952, 1072693248, %r951, %p752;
	mov.u32 	%r953, 0;
	mov.b64 	%fd5574, {%r953, %r952};
	bra.uni 	BB5_522;

BB5_3422:
	setp.gt.s32	%p3803, %r98, -1;
	@%p3803 bra 	BB5_3425;

	cvt.rzi.f64.f64	%fd4188, %fd34;
	setp.neu.f64	%p3804, %fd4188, %fd34;
	selp.f64	%fd6087, 0dFFF8000000000000, %fd6087, %p3804;

BB5_3425:
	add.f64 	%fd6112, %fd1156, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4893}, %fd6112;
	}
	and.b32  	%r158, %r4893, 2146435072;
	setp.ne.s32	%p3807, %r158, 2146435072;
	@%p3807 bra 	BB5_3426;

	setp.gtu.f64	%p3808, %fd1157, 0d7FF0000000000000;
	mov.f64 	%fd6088, %fd6112;
	@%p3808 bra 	BB5_3436;

	abs.f64 	%fd4189, %fd34;
	setp.gtu.f64	%p3809, %fd4189, 0d7FF0000000000000;
	mov.f64 	%fd6088, %fd6112;
	@%p3809 bra 	BB5_3436;

	and.b32  	%r4894, %r99, 2147483647;
	setp.ne.s32	%p3810, %r4894, 2146435072;
	@%p3810 bra 	BB5_3431;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4895, %temp}, %fd34;
	}
	setp.eq.s32	%p3811, %r4895, 0;
	@%p3811 bra 	BB5_3435;
	bra.uni 	BB5_3431;

BB5_3435:
	setp.gt.f64	%p3814, %fd1157, 0d3FF0000000000000;
	selp.b32	%r4904, 2146435072, 0, %p3814;
	xor.b32  	%r4905, %r4904, 2146435072;
	setp.lt.s32	%p3815, %r99, 0;
	selp.b32	%r4906, %r4905, %r4904, %p3815;
	setp.eq.f64	%p3816, %fd1156, 0dBFF0000000000000;
	selp.b32	%r4907, 1072693248, %r4906, %p3816;
	mov.u32 	%r4908, 0;
	mov.b64 	%fd6088, {%r4908, %r4907};
	bra.uni 	BB5_3436;

BB5_388:
	setp.gtu.f64	%p610, %fd382, %fd112;
	and.pred  	%p611, %p604, %p610;
	@%p611 bra 	BB5_395;
	bra.uni 	BB5_389;

BB5_395:
	setp.neu.f64	%p614, %fd382, 0d0000000000000000;
	@%p614 bra 	BB5_397;
	bra.uni 	BB5_396;

BB5_397:
	// Callseq Start 77
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd383;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd382;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z3Tt_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3394, [retval0+0];
	
	//{
	}// Callseq End 77
	mul.f64 	%fd3395, %fd112, %fd3394;
	div.rn.f64 	%fd6243, %fd3395, %fd382;
	div.rn.f64 	%fd6245, %fd3394, %fd382;
	bra.uni 	BB5_398;

BB5_1715:
	setp.gtu.f64	%p2046, %fd1255, %fd112;
	and.pred  	%p2047, %p2040, %p2046;
	@%p2047 bra 	BB5_2397;
	bra.uni 	BB5_1716;

BB5_2397:
	st.local.f64 	[%rd77], %fd109;
	div.rn.f64 	%fd1697, %fd1255, %fd64;
	sub.f64 	%fd1698, %fd3213, %fd1697;
	add.f64 	%fd1699, %fd1697, %fd96;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r130}, %fd1698;
	}
	abs.f64 	%fd1700, %fd1698;
	// Callseq Start 149
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1700;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd45;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1896, [retval0+0];
	
	//{
	}// Callseq End 149
	setp.lt.s32	%p2762, %r130, 0;
	and.pred  	%p105, %p2762, %p1790;
	mov.f64 	%fd5907, %fd1896;
	@!%p105 bra 	BB5_2399;
	bra.uni 	BB5_2398;

BB5_2398:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3518}, %fd1896;
	}
	xor.b32  	%r3519, %r3518, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3520, %temp}, %fd1896;
	}
	mov.b64 	%fd5907, {%r3520, %r3519};

BB5_2399:
	setp.eq.f64	%p2763, %fd1698, 0d0000000000000000;
	@%p2763 bra 	BB5_2402;
	bra.uni 	BB5_2400;

BB5_2402:
	selp.b32	%r3521, %r130, 0, %p1790;
	or.b32  	%r3522, %r3521, 2146435072;
	setp.lt.s32	%p2767, %r89, 0;
	selp.b32	%r3523, %r3522, %r3521, %p2767;
	mov.u32 	%r3524, 0;
	mov.b64 	%fd5907, {%r3524, %r3523};
	bra.uni 	BB5_2403;

BB5_20:
	// Callseq Start 38
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd117;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd112;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z3Tn_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd118, [retval0+0];
	
	//{
	}// Callseq End 38
	// Callseq Start 39
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd109;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd116;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z3Tt_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd119, [retval0+0];
	
	//{
	}// Callseq End 39
	// Callseq Start 40
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd117;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd112;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z4Dnt_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd120, [retval0+0];
	
	//{
	}// Callseq End 40
	div.rn.f64 	%fd121, %fd109, %fd31;
	sub.f64 	%fd122, %fd3213, %fd121;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd122;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd34;
	}
	bfe.u32 	%r289, %r4, 20, 11;
	add.s32 	%r290, %r289, -1012;
	mov.b64 	 %rd703, %fd34;
	shl.b64 	%rd25, %rd703, %r290;
	setp.eq.s64	%p209, %rd25, -9223372036854775808;
	abs.f64 	%fd123, %fd122;
	// Callseq Start 41
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd123;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd132, [retval0+0];
	
	//{
	}// Callseq End 41
	setp.lt.s32	%p210, %r3, 0;
	and.pred  	%p1, %p210, %p209;
	@!%p1 bra 	BB5_22;
	bra.uni 	BB5_21;

BB5_21:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r291}, %fd132;
	}
	xor.b32  	%r292, %r291, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r293, %temp}, %fd132;
	}
	mov.b64 	%fd132, {%r293, %r292};

BB5_22:
	setp.eq.f64	%p211, %fd122, 0d0000000000000000;
	mul.f64 	%fd3238, %fd109, %fd120;
	div.rn.f64 	%fd127, %fd3238, %fd117;
	div.rn.f64 	%fd6244, %fd118, %fd117;
	mul.f64 	%fd3239, %fd109, %fd118;
	div.rn.f64 	%fd6242, %fd3239, %fd117;
	@%p211 bra 	BB5_25;
	bra.uni 	BB5_23;

BB5_25:
	selp.b32	%r294, %r3, 0, %p209;
	or.b32  	%r295, %r294, 2146435072;
	setp.lt.s32	%p215, %r4, 0;
	selp.b32	%r296, %r295, %r294, %p215;
	mov.u32 	%r297, 0;
	mov.b64 	%fd132, {%r297, %r296};
	bra.uni 	BB5_26;

BB5_512:
	mov.f64 	%fd5574, %fd5573;

BB5_522:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r40}, %fd37;
	}
	bfe.u32 	%r954, %r40, 20, 11;
	add.s32 	%r955, %r954, -1012;
	mov.b64 	 %rd720, %fd37;
	shl.b64 	%rd42, %rd720, %r955;
	setp.eq.s64	%p755, %rd42, -9223372036854775808;
	// Callseq Start 90
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd311;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd499, [retval0+0];
	
	//{
	}// Callseq End 90
	and.pred  	%p31, %p476, %p755;
	@!%p31 bra 	BB5_524;
	bra.uni 	BB5_523;

BB5_523:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r956}, %fd499;
	}
	xor.b32  	%r957, %r956, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r958, %temp}, %fd499;
	}
	mov.b64 	%fd499, {%r958, %r957};

BB5_524:
	@%p477 bra 	BB5_527;
	bra.uni 	BB5_525;

BB5_527:
	selp.b32	%r959, %r28, 0, %p755;
	or.b32  	%r960, %r959, 2146435072;
	setp.lt.s32	%p761, %r40, 0;
	selp.b32	%r961, %r960, %r959, %p761;
	mov.u32 	%r962, 0;
	mov.b64 	%fd499, {%r962, %r961};
	bra.uni 	BB5_528;

BB5_3426:
	mov.f64 	%fd6088, %fd6087;

BB5_3436:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r160}, %fd37;
	}
	bfe.u32 	%r4909, %r160, 20, 11;
	add.s32 	%r4910, %r4909, -1012;
	mov.b64 	 %rd789, %fd37;
	shl.b64 	%rd83, %rd789, %r4910;
	setp.eq.s64	%p3819, %rd83, -9223372036854775808;
	// Callseq Start 176
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1171;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2325, [retval0+0];
	
	//{
	}// Callseq End 176
	and.pred  	%p145, %p1885, %p3819;
	@!%p145 bra 	BB5_3438;
	bra.uni 	BB5_3437;

BB5_3437:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4911}, %fd2325;
	}
	xor.b32  	%r4912, %r4911, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4913, %temp}, %fd2325;
	}
	mov.b64 	%fd2325, {%r4913, %r4912};

BB5_3438:
	@%p1886 bra 	BB5_3441;
	bra.uni 	BB5_3439;

BB5_3441:
	selp.b32	%r4914, %r100, 0, %p3819;
	or.b32  	%r4915, %r4914, 2146435072;
	setp.lt.s32	%p3825, %r160, 0;
	selp.b32	%r4916, %r4915, %r4914, %p3825;
	mov.u32 	%r4917, 0;
	mov.b64 	%fd2325, {%r4917, %r4916};
	bra.uni 	BB5_3442;

BB5_525:
	setp.gt.s32	%p758, %r28, -1;
	@%p758 bra 	BB5_528;

	cvt.rzi.f64.f64	%fd3432, %fd37;
	setp.neu.f64	%p759, %fd3432, %fd37;
	selp.f64	%fd499, 0dFFF8000000000000, %fd499, %p759;

BB5_528:
	add.f64 	%fd5577, %fd37, %fd310;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r963}, %fd5577;
	}
	and.b32  	%r964, %r963, 2146435072;
	setp.ne.s32	%p762, %r964, 2146435072;
	@%p762 bra 	BB5_529;

	setp.gtu.f64	%p763, %fd311, 0d7FF0000000000000;
	@%p763 bra 	BB5_539;

	abs.f64 	%fd3433, %fd37;
	setp.gtu.f64	%p764, %fd3433, 0d7FF0000000000000;
	@%p764 bra 	BB5_539;

	and.b32  	%r965, %r40, 2147483647;
	setp.ne.s32	%p765, %r965, 2146435072;
	@%p765 bra 	BB5_534;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r966, %temp}, %fd37;
	}
	setp.eq.s32	%p766, %r966, 0;
	@%p766 bra 	BB5_538;
	bra.uni 	BB5_534;

BB5_538:
	setp.gt.f64	%p769, %fd311, 0d3FF0000000000000;
	selp.b32	%r975, 2146435072, 0, %p769;
	xor.b32  	%r976, %r975, 2146435072;
	setp.lt.s32	%p770, %r40, 0;
	selp.b32	%r977, %r976, %r975, %p770;
	setp.eq.f64	%p771, %fd310, 0dBFF0000000000000;
	selp.b32	%r978, 1072693248, %r977, %p771;
	mov.u32 	%r979, 0;
	mov.b64 	%fd5577, {%r979, %r978};
	bra.uni 	BB5_539;

BB5_3439:
	setp.gt.s32	%p3822, %r100, -1;
	@%p3822 bra 	BB5_3442;

	cvt.rzi.f64.f64	%fd4190, %fd37;
	setp.neu.f64	%p3823, %fd4190, %fd37;
	selp.f64	%fd2325, 0dFFF8000000000000, %fd2325, %p3823;

BB5_3442:
	add.f64 	%fd6091, %fd37, %fd1170;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4918}, %fd6091;
	}
	and.b32  	%r4919, %r4918, 2146435072;
	setp.ne.s32	%p3826, %r4919, 2146435072;
	@%p3826 bra 	BB5_3443;

	setp.gtu.f64	%p3827, %fd1171, 0d7FF0000000000000;
	@%p3827 bra 	BB5_3453;

	abs.f64 	%fd4191, %fd37;
	setp.gtu.f64	%p3828, %fd4191, 0d7FF0000000000000;
	@%p3828 bra 	BB5_3453;

	and.b32  	%r4920, %r160, 2147483647;
	setp.ne.s32	%p3829, %r4920, 2146435072;
	@%p3829 bra 	BB5_3448;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4921, %temp}, %fd37;
	}
	setp.eq.s32	%p3830, %r4921, 0;
	@%p3830 bra 	BB5_3452;
	bra.uni 	BB5_3448;

BB5_3452:
	setp.gt.f64	%p3833, %fd1171, 0d3FF0000000000000;
	selp.b32	%r4930, 2146435072, 0, %p3833;
	xor.b32  	%r4931, %r4930, 2146435072;
	setp.lt.s32	%p3834, %r160, 0;
	selp.b32	%r4932, %r4931, %r4930, %p3834;
	setp.eq.f64	%p3835, %fd1170, 0dBFF0000000000000;
	selp.b32	%r4933, 1072693248, %r4932, %p3835;
	mov.u32 	%r4934, 0;
	mov.b64 	%fd6091, {%r4934, %r4933};
	bra.uni 	BB5_3453;

BB5_529:
	mov.f64 	%fd5577, %fd499;

BB5_539:
	setp.eq.f64	%p773, %fd37, 0d0000000000000000;
	or.pred  	%p774, %p492, %p773;
	selp.f64	%fd3434, 0d3FF0000000000000, %fd5577, %p774;
	selp.f64	%fd3435, 0d3FF0000000000000, %fd5574, %p18;
	mul.f64 	%fd3436, %fd92, %fd3435;
	mul.f64 	%fd504, %fd3436, %fd3434;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd39;
	}
	bfe.u32 	%r980, %r41, 20, 11;
	add.s32 	%r981, %r980, -1012;
	mov.b64 	 %rd721, %fd39;
	shl.b64 	%rd43, %rd721, %r981;
	setp.eq.s64	%p775, %rd43, -9223372036854775808;
	// Callseq Start 91
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd299;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd39;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd510, [retval0+0];
	
	//{
	}// Callseq End 91
	and.pred  	%p32, %p457, %p775;
	@!%p32 bra 	BB5_541;
	bra.uni 	BB5_540;

BB5_540:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r982}, %fd510;
	}
	xor.b32  	%r983, %r982, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r984, %temp}, %fd510;
	}
	mov.b64 	%fd510, {%r984, %r983};

BB5_541:
	@%p458 bra 	BB5_544;
	bra.uni 	BB5_542;

BB5_544:
	selp.b32	%r985, %r25, 0, %p775;
	or.b32  	%r986, %r985, 2146435072;
	setp.lt.s32	%p781, %r41, 0;
	selp.b32	%r987, %r986, %r985, %p781;
	mov.u32 	%r988, 0;
	mov.b64 	%fd510, {%r988, %r987};
	bra.uni 	BB5_545;

BB5_3443:
	mov.f64 	%fd6091, %fd2325;

BB5_3453:
	setp.eq.f64	%p3837, %fd37, 0d0000000000000000;
	or.pred  	%p3838, %p1902, %p3837;
	selp.f64	%fd4192, 0d3FF0000000000000, %fd6091, %p3838;
	selp.f64	%fd4193, 0d3FF0000000000000, %fd6088, %p1906;
	mul.f64 	%fd4194, %fd92, %fd4193;
	mul.f64 	%fd2330, %fd4194, %fd4192;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r161}, %fd39;
	}
	bfe.u32 	%r4935, %r161, 20, 11;
	add.s32 	%r4936, %r4935, -1012;
	mov.b64 	 %rd790, %fd39;
	shl.b64 	%rd84, %rd790, %r4936;
	setp.eq.s64	%p3839, %rd84, -9223372036854775808;
	// Callseq Start 177
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1157;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd39;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2336, [retval0+0];
	
	//{
	}// Callseq End 177
	and.pred  	%p146, %p1868, %p3839;
	@!%p146 bra 	BB5_3455;
	bra.uni 	BB5_3454;

BB5_3454:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4937}, %fd2336;
	}
	xor.b32  	%r4938, %r4937, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4939, %temp}, %fd2336;
	}
	mov.b64 	%fd2336, {%r4939, %r4938};

BB5_3455:
	@%p1869 bra 	BB5_3458;
	bra.uni 	BB5_3456;

BB5_3458:
	selp.b32	%r4940, %r98, 0, %p3839;
	or.b32  	%r4941, %r4940, 2146435072;
	setp.lt.s32	%p3845, %r161, 0;
	selp.b32	%r4942, %r4941, %r4940, %p3845;
	mov.u32 	%r4943, 0;
	mov.b64 	%fd2336, {%r4943, %r4942};
	bra.uni 	BB5_3459;

BB5_542:
	setp.gt.s32	%p778, %r25, -1;
	@%p778 bra 	BB5_545;

	cvt.rzi.f64.f64	%fd3437, %fd39;
	setp.neu.f64	%p779, %fd3437, %fd39;
	selp.f64	%fd510, 0dFFF8000000000000, %fd510, %p779;

BB5_545:
	add.f64 	%fd5580, %fd298, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r989}, %fd5580;
	}
	and.b32  	%r990, %r989, 2146435072;
	setp.ne.s32	%p782, %r990, 2146435072;
	@%p782 bra 	BB5_546;

	setp.gtu.f64	%p783, %fd299, 0d7FF0000000000000;
	@%p783 bra 	BB5_556;

	abs.f64 	%fd3438, %fd39;
	setp.gtu.f64	%p784, %fd3438, 0d7FF0000000000000;
	@%p784 bra 	BB5_556;

	and.b32  	%r991, %r41, 2147483647;
	setp.ne.s32	%p785, %r991, 2146435072;
	@%p785 bra 	BB5_551;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r992, %temp}, %fd39;
	}
	setp.eq.s32	%p786, %r992, 0;
	@%p786 bra 	BB5_555;
	bra.uni 	BB5_551;

BB5_555:
	setp.gt.f64	%p789, %fd299, 0d3FF0000000000000;
	selp.b32	%r1001, 2146435072, 0, %p789;
	xor.b32  	%r1002, %r1001, 2146435072;
	setp.lt.s32	%p790, %r41, 0;
	selp.b32	%r1003, %r1002, %r1001, %p790;
	setp.eq.f64	%p791, %fd298, 0dBFF0000000000000;
	selp.b32	%r1004, 1072693248, %r1003, %p791;
	mov.u32 	%r1005, 0;
	mov.b64 	%fd5580, {%r1005, %r1004};
	bra.uni 	BB5_556;

BB5_3456:
	setp.gt.s32	%p3842, %r98, -1;
	@%p3842 bra 	BB5_3459;

	cvt.rzi.f64.f64	%fd4195, %fd39;
	setp.neu.f64	%p3843, %fd4195, %fd39;
	selp.f64	%fd2336, 0dFFF8000000000000, %fd2336, %p3843;

BB5_3459:
	add.f64 	%fd6094, %fd1156, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4944}, %fd6094;
	}
	and.b32  	%r4945, %r4944, 2146435072;
	setp.ne.s32	%p3846, %r4945, 2146435072;
	@%p3846 bra 	BB5_3460;

	setp.gtu.f64	%p3847, %fd1157, 0d7FF0000000000000;
	@%p3847 bra 	BB5_3470;

	abs.f64 	%fd4196, %fd39;
	setp.gtu.f64	%p3848, %fd4196, 0d7FF0000000000000;
	@%p3848 bra 	BB5_3470;

	and.b32  	%r4946, %r161, 2147483647;
	setp.ne.s32	%p3849, %r4946, 2146435072;
	@%p3849 bra 	BB5_3465;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4947, %temp}, %fd39;
	}
	setp.eq.s32	%p3850, %r4947, 0;
	@%p3850 bra 	BB5_3469;
	bra.uni 	BB5_3465;

BB5_3469:
	setp.gt.f64	%p3853, %fd1157, 0d3FF0000000000000;
	selp.b32	%r4956, 2146435072, 0, %p3853;
	xor.b32  	%r4957, %r4956, 2146435072;
	setp.lt.s32	%p3854, %r161, 0;
	selp.b32	%r4958, %r4957, %r4956, %p3854;
	setp.eq.f64	%p3855, %fd1156, 0dBFF0000000000000;
	selp.b32	%r4959, 1072693248, %r4958, %p3855;
	mov.u32 	%r4960, 0;
	mov.b64 	%fd6094, {%r4960, %r4959};
	bra.uni 	BB5_3470;

BB5_546:
	mov.f64 	%fd5580, %fd510;

BB5_556:
	// Callseq Start 92
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd311;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd704, [retval0+0];
	
	//{
	}// Callseq End 92
	mov.f64 	%fd5582, %fd704;
	@!%p19 bra 	BB5_558;
	bra.uni 	BB5_557;

BB5_557:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1006}, %fd704;
	}
	xor.b32  	%r1007, %r1006, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1008, %temp}, %fd704;
	}
	mov.b64 	%fd5582, {%r1008, %r1007};

BB5_558:
	@%p477 bra 	BB5_561;
	bra.uni 	BB5_559;

BB5_561:
	selp.b32	%r1009, %r28, 0, %p475;
	or.b32  	%r1010, %r1009, 2146435072;
	setp.lt.s32	%p798, %r29, 0;
	selp.b32	%r1011, %r1010, %r1009, %p798;
	mov.u32 	%r1012, 0;
	mov.b64 	%fd5582, {%r1012, %r1011};
	bra.uni 	BB5_562;

BB5_3460:
	mov.f64 	%fd6094, %fd2336;

BB5_3470:
	// Callseq Start 178
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1171;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2421, [retval0+0];
	
	//{
	}// Callseq End 178
	mov.f64 	%fd6096, %fd2421;
	@!%p83 bra 	BB5_3472;
	bra.uni 	BB5_3471;

BB5_3471:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4961}, %fd2421;
	}
	xor.b32  	%r4962, %r4961, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4963, %temp}, %fd2421;
	}
	mov.b64 	%fd6096, {%r4963, %r4962};

BB5_3472:
	@%p1886 bra 	BB5_3475;
	bra.uni 	BB5_3473;

BB5_3475:
	selp.b32	%r4964, %r100, 0, %p1964;
	or.b32  	%r4965, %r4964, 2146435072;
	setp.lt.s32	%p3862, %r101, 0;
	selp.b32	%r4966, %r4965, %r4964, %p3862;
	mov.u32 	%r4967, 0;
	mov.b64 	%fd6096, {%r4967, %r4966};
	bra.uni 	BB5_3476;

BB5_559:
	setp.gt.s32	%p795, %r28, -1;
	@%p795 bra 	BB5_562;

	cvt.rzi.f64.f64	%fd3439, %fd36;
	setp.neu.f64	%p796, %fd3439, %fd36;
	selp.f64	%fd5582, 0dFFF8000000000000, %fd5582, %p796;

BB5_562:
	add.f64 	%fd5643, %fd36, %fd310;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1013}, %fd5643;
	}
	and.b32  	%r42, %r1013, 2146435072;
	setp.ne.s32	%p799, %r42, 2146435072;
	@%p799 bra 	BB5_563;

	setp.gtu.f64	%p800, %fd311, 0d7FF0000000000000;
	mov.f64 	%fd5583, %fd5643;
	@%p800 bra 	BB5_573;

	abs.f64 	%fd3440, %fd36;
	setp.gtu.f64	%p801, %fd3440, 0d7FF0000000000000;
	mov.f64 	%fd5583, %fd5643;
	@%p801 bra 	BB5_573;

	and.b32  	%r1014, %r29, 2147483647;
	setp.ne.s32	%p802, %r1014, 2146435072;
	@%p802 bra 	BB5_568;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1015, %temp}, %fd36;
	}
	setp.eq.s32	%p803, %r1015, 0;
	@%p803 bra 	BB5_572;
	bra.uni 	BB5_568;

BB5_572:
	setp.gt.f64	%p806, %fd311, 0d3FF0000000000000;
	selp.b32	%r1024, 2146435072, 0, %p806;
	xor.b32  	%r1025, %r1024, 2146435072;
	setp.lt.s32	%p807, %r29, 0;
	selp.b32	%r1026, %r1025, %r1024, %p807;
	setp.eq.f64	%p808, %fd310, 0dBFF0000000000000;
	selp.b32	%r1027, 1072693248, %r1026, %p808;
	mov.u32 	%r1028, 0;
	mov.b64 	%fd5583, {%r1028, %r1027};
	bra.uni 	BB5_573;

BB5_3473:
	setp.gt.s32	%p3859, %r100, -1;
	@%p3859 bra 	BB5_3476;

	cvt.rzi.f64.f64	%fd4197, %fd36;
	setp.neu.f64	%p3860, %fd4197, %fd36;
	selp.f64	%fd6096, 0dFFF8000000000000, %fd6096, %p3860;

BB5_3476:
	add.f64 	%fd6121, %fd36, %fd1170;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4968}, %fd6121;
	}
	and.b32  	%r162, %r4968, 2146435072;
	setp.ne.s32	%p3863, %r162, 2146435072;
	@%p3863 bra 	BB5_3477;

	setp.gtu.f64	%p3864, %fd1171, 0d7FF0000000000000;
	mov.f64 	%fd6097, %fd6121;
	@%p3864 bra 	BB5_3487;

	abs.f64 	%fd4198, %fd36;
	setp.gtu.f64	%p3865, %fd4198, 0d7FF0000000000000;
	mov.f64 	%fd6097, %fd6121;
	@%p3865 bra 	BB5_3487;

	and.b32  	%r4969, %r101, 2147483647;
	setp.ne.s32	%p3866, %r4969, 2146435072;
	@%p3866 bra 	BB5_3482;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4970, %temp}, %fd36;
	}
	setp.eq.s32	%p3867, %r4970, 0;
	@%p3867 bra 	BB5_3486;
	bra.uni 	BB5_3482;

BB5_3486:
	setp.gt.f64	%p3870, %fd1171, 0d3FF0000000000000;
	selp.b32	%r4979, 2146435072, 0, %p3870;
	xor.b32  	%r4980, %r4979, 2146435072;
	setp.lt.s32	%p3871, %r101, 0;
	selp.b32	%r4981, %r4980, %r4979, %p3871;
	setp.eq.f64	%p3872, %fd1170, 0dBFF0000000000000;
	selp.b32	%r4982, 1072693248, %r4981, %p3872;
	mov.u32 	%r4983, 0;
	mov.b64 	%fd6097, {%r4983, %r4982};
	bra.uni 	BB5_3487;

BB5_563:
	mov.f64 	%fd5583, %fd5582;

BB5_573:
	selp.f64	%fd3441, 0d3FF0000000000000, %fd5583, %p20;
	setp.eq.f64	%p812, %fd39, 0d0000000000000000;
	or.pred  	%p813, %p473, %p812;
	selp.f64	%fd3442, 0d3FF0000000000000, %fd5580, %p813;
	mul.f64 	%fd3443, %fd38, %fd3442;
	mul.f64 	%fd525, %fd3443, %fd3441;
	// Callseq Start 93
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd299;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd41;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd585, [retval0+0];
	
	//{
	}// Callseq End 93
	mov.f64 	%fd5585, %fd585;
	@!%p22 bra 	BB5_575;
	bra.uni 	BB5_574;

BB5_574:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1029}, %fd585;
	}
	xor.b32  	%r1030, %r1029, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1031, %temp}, %fd585;
	}
	mov.b64 	%fd5585, {%r1031, %r1030};

BB5_575:
	@%p458 bra 	BB5_578;
	bra.uni 	BB5_576;

BB5_578:
	selp.b32	%r1032, %r25, 0, %p529;
	or.b32  	%r1033, %r1032, 2146435072;
	setp.lt.s32	%p820, %r32, 0;
	selp.b32	%r1034, %r1033, %r1032, %p820;
	mov.u32 	%r1035, 0;
	mov.b64 	%fd5585, {%r1035, %r1034};
	bra.uni 	BB5_579;

BB5_3477:
	mov.f64 	%fd6097, %fd6096;

BB5_3487:
	selp.f64	%fd4199, 0d3FF0000000000000, %fd6097, %p1903;
	setp.eq.f64	%p3876, %fd39, 0d0000000000000000;
	or.pred  	%p3877, %p1904, %p3876;
	selp.f64	%fd4200, 0d3FF0000000000000, %fd6094, %p3877;
	mul.f64 	%fd4201, %fd38, %fd4200;
	mul.f64 	%fd2351, %fd4201, %fd4199;
	// Callseq Start 179
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1157;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd41;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2412, [retval0+0];
	
	//{
	}// Callseq End 179
	mov.f64 	%fd6099, %fd2412;
	@!%p82 bra 	BB5_3489;
	bra.uni 	BB5_3488;

BB5_3488:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4984}, %fd2412;
	}
	xor.b32  	%r4985, %r4984, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4986, %temp}, %fd2412;
	}
	mov.b64 	%fd6099, {%r4986, %r4985};

BB5_3489:
	@%p1869 bra 	BB5_3492;
	bra.uni 	BB5_3490;

BB5_3492:
	selp.b32	%r4987, %r98, 0, %p1941;
	or.b32  	%r4988, %r4987, 2146435072;
	setp.lt.s32	%p3884, %r105, 0;
	selp.b32	%r4989, %r4988, %r4987, %p3884;
	mov.u32 	%r4990, 0;
	mov.b64 	%fd6099, {%r4990, %r4989};
	bra.uni 	BB5_3493;

BB5_576:
	setp.gt.s32	%p817, %r25, -1;
	@%p817 bra 	BB5_579;

	cvt.rzi.f64.f64	%fd3444, %fd41;
	setp.neu.f64	%p818, %fd3444, %fd41;
	selp.f64	%fd5585, 0dFFF8000000000000, %fd5585, %p818;

BB5_579:
	add.f64 	%fd5604, %fd298, %fd41;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1036}, %fd5604;
	}
	and.b32  	%r43, %r1036, 2146435072;
	setp.ne.s32	%p821, %r43, 2146435072;
	@%p821 bra 	BB5_580;

	setp.gtu.f64	%p822, %fd299, 0d7FF0000000000000;
	mov.f64 	%fd5586, %fd5604;
	@%p822 bra 	BB5_590;

	abs.f64 	%fd3445, %fd41;
	setp.gtu.f64	%p823, %fd3445, 0d7FF0000000000000;
	mov.f64 	%fd5586, %fd5604;
	@%p823 bra 	BB5_590;

	and.b32  	%r1037, %r32, 2147483647;
	setp.ne.s32	%p824, %r1037, 2146435072;
	@%p824 bra 	BB5_585;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1038, %temp}, %fd41;
	}
	setp.eq.s32	%p825, %r1038, 0;
	@%p825 bra 	BB5_589;
	bra.uni 	BB5_585;

BB5_589:
	setp.gt.f64	%p828, %fd299, 0d3FF0000000000000;
	selp.b32	%r1047, 2146435072, 0, %p828;
	xor.b32  	%r1048, %r1047, 2146435072;
	setp.lt.s32	%p829, %r32, 0;
	selp.b32	%r1049, %r1048, %r1047, %p829;
	setp.eq.f64	%p830, %fd298, 0dBFF0000000000000;
	selp.b32	%r1050, 1072693248, %r1049, %p830;
	mov.u32 	%r1051, 0;
	mov.b64 	%fd5586, {%r1051, %r1050};
	bra.uni 	BB5_590;

BB5_3490:
	setp.gt.s32	%p3881, %r98, -1;
	@%p3881 bra 	BB5_3493;

	cvt.rzi.f64.f64	%fd4202, %fd41;
	setp.neu.f64	%p3882, %fd4202, %fd41;
	selp.f64	%fd6099, 0dFFF8000000000000, %fd6099, %p3882;

BB5_3493:
	add.f64 	%fd6118, %fd1156, %fd41;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4991}, %fd6118;
	}
	and.b32  	%r163, %r4991, 2146435072;
	setp.ne.s32	%p3885, %r163, 2146435072;
	@%p3885 bra 	BB5_3494;

	setp.gtu.f64	%p3886, %fd1157, 0d7FF0000000000000;
	mov.f64 	%fd6100, %fd6118;
	@%p3886 bra 	BB5_3504;

	abs.f64 	%fd4203, %fd41;
	setp.gtu.f64	%p3887, %fd4203, 0d7FF0000000000000;
	mov.f64 	%fd6100, %fd6118;
	@%p3887 bra 	BB5_3504;

	and.b32  	%r4992, %r105, 2147483647;
	setp.ne.s32	%p3888, %r4992, 2146435072;
	@%p3888 bra 	BB5_3499;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4993, %temp}, %fd41;
	}
	setp.eq.s32	%p3889, %r4993, 0;
	@%p3889 bra 	BB5_3503;
	bra.uni 	BB5_3499;

BB5_3503:
	setp.gt.f64	%p3892, %fd1157, 0d3FF0000000000000;
	selp.b32	%r5002, 2146435072, 0, %p3892;
	xor.b32  	%r5003, %r5002, 2146435072;
	setp.lt.s32	%p3893, %r105, 0;
	selp.b32	%r5004, %r5003, %r5002, %p3893;
	setp.eq.f64	%p3894, %fd1156, 0dBFF0000000000000;
	selp.b32	%r5005, 1072693248, %r5004, %p3894;
	mov.u32 	%r5006, 0;
	mov.b64 	%fd6100, {%r5006, %r5005};
	bra.uni 	BB5_3504;

BB5_580:
	mov.f64 	%fd5586, %fd5585;

BB5_590:
	// Callseq Start 94
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd311;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd42;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd576, [retval0+0];
	
	//{
	}// Callseq End 94
	mov.f64 	%fd5588, %fd576;
	@!%p21 bra 	BB5_592;
	bra.uni 	BB5_591;

BB5_591:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1052}, %fd576;
	}
	xor.b32  	%r1053, %r1052, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1054, %temp}, %fd576;
	}
	mov.b64 	%fd5588, {%r1054, %r1053};

BB5_592:
	@%p477 bra 	BB5_595;
	bra.uni 	BB5_593;

BB5_595:
	selp.b32	%r1055, %r28, 0, %p509;
	or.b32  	%r1056, %r1055, 2146435072;
	setp.lt.s32	%p839, %r31, 0;
	selp.b32	%r1057, %r1056, %r1055, %p839;
	mov.u32 	%r1058, 0;
	mov.b64 	%fd5588, {%r1058, %r1057};
	bra.uni 	BB5_596;

BB5_3494:
	mov.f64 	%fd6100, %fd6099;

BB5_3504:
	// Callseq Start 180
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1171;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd42;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2403, [retval0+0];
	
	//{
	}// Callseq End 180
	mov.f64 	%fd6102, %fd2403;
	@!%p81 bra 	BB5_3506;
	bra.uni 	BB5_3505;

BB5_3505:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5007}, %fd2403;
	}
	xor.b32  	%r5008, %r5007, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5009, %temp}, %fd2403;
	}
	mov.b64 	%fd6102, {%r5009, %r5008};

BB5_3506:
	@%p1886 bra 	BB5_3509;
	bra.uni 	BB5_3507;

BB5_3509:
	selp.b32	%r5010, %r100, 0, %p1924;
	or.b32  	%r5011, %r5010, 2146435072;
	setp.lt.s32	%p3903, %r103, 0;
	selp.b32	%r5012, %r5011, %r5010, %p3903;
	mov.u32 	%r5013, 0;
	mov.b64 	%fd6102, {%r5013, %r5012};
	bra.uni 	BB5_3510;

BB5_593:
	setp.gt.s32	%p836, %r28, -1;
	@%p836 bra 	BB5_596;

	cvt.rzi.f64.f64	%fd3446, %fd42;
	setp.neu.f64	%p837, %fd3446, %fd42;
	selp.f64	%fd5588, 0dFFF8000000000000, %fd5588, %p837;

BB5_596:
	add.f64 	%fd5601, %fd42, %fd310;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1059}, %fd5601;
	}
	and.b32  	%r44, %r1059, 2146435072;
	setp.ne.s32	%p840, %r44, 2146435072;
	@%p840 bra 	BB5_597;

	setp.gtu.f64	%p841, %fd311, 0d7FF0000000000000;
	mov.f64 	%fd5589, %fd5601;
	@%p841 bra 	BB5_607;

	abs.f64 	%fd3447, %fd42;
	setp.gtu.f64	%p842, %fd3447, 0d7FF0000000000000;
	mov.f64 	%fd5589, %fd5601;
	@%p842 bra 	BB5_607;

	and.b32  	%r1060, %r31, 2147483647;
	setp.ne.s32	%p843, %r1060, 2146435072;
	@%p843 bra 	BB5_602;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1061, %temp}, %fd42;
	}
	setp.eq.s32	%p844, %r1061, 0;
	@%p844 bra 	BB5_606;
	bra.uni 	BB5_602;

BB5_606:
	setp.gt.f64	%p847, %fd311, 0d3FF0000000000000;
	selp.b32	%r1070, 2146435072, 0, %p847;
	xor.b32  	%r1071, %r1070, 2146435072;
	setp.lt.s32	%p848, %r31, 0;
	selp.b32	%r1072, %r1071, %r1070, %p848;
	setp.eq.f64	%p849, %fd310, 0dBFF0000000000000;
	selp.b32	%r1073, 1072693248, %r1072, %p849;
	mov.u32 	%r1074, 0;
	mov.b64 	%fd5589, {%r1074, %r1073};
	bra.uni 	BB5_607;

BB5_3507:
	setp.gt.s32	%p3900, %r100, -1;
	@%p3900 bra 	BB5_3510;

	cvt.rzi.f64.f64	%fd4204, %fd42;
	setp.neu.f64	%p3901, %fd4204, %fd42;
	selp.f64	%fd6102, 0dFFF8000000000000, %fd6102, %p3901;

BB5_3510:
	add.f64 	%fd6115, %fd42, %fd1170;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5014}, %fd6115;
	}
	and.b32  	%r164, %r5014, 2146435072;
	setp.ne.s32	%p3904, %r164, 2146435072;
	@%p3904 bra 	BB5_3511;

	setp.gtu.f64	%p3905, %fd1171, 0d7FF0000000000000;
	mov.f64 	%fd6103, %fd6115;
	@%p3905 bra 	BB5_3521;

	abs.f64 	%fd4205, %fd42;
	setp.gtu.f64	%p3906, %fd4205, 0d7FF0000000000000;
	mov.f64 	%fd6103, %fd6115;
	@%p3906 bra 	BB5_3521;

	and.b32  	%r5015, %r103, 2147483647;
	setp.ne.s32	%p3907, %r5015, 2146435072;
	@%p3907 bra 	BB5_3516;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5016, %temp}, %fd42;
	}
	setp.eq.s32	%p3908, %r5016, 0;
	@%p3908 bra 	BB5_3520;
	bra.uni 	BB5_3516;

BB5_3520:
	setp.gt.f64	%p3911, %fd1171, 0d3FF0000000000000;
	selp.b32	%r5025, 2146435072, 0, %p3911;
	xor.b32  	%r5026, %r5025, 2146435072;
	setp.lt.s32	%p3912, %r103, 0;
	selp.b32	%r5027, %r5026, %r5025, %p3912;
	setp.eq.f64	%p3913, %fd1170, 0dBFF0000000000000;
	selp.b32	%r5028, 1072693248, %r5027, %p3913;
	mov.u32 	%r5029, 0;
	mov.b64 	%fd6103, {%r5029, %r5028};
	bra.uni 	BB5_3521;

BB5_597:
	mov.f64 	%fd5589, %fd5588;

BB5_607:
	selp.f64	%fd3448, 0d3FF0000000000000, %fd5589, %p528;
	selp.f64	%fd3449, 0d3FF0000000000000, %fd5586, %p548;
	mul.f64 	%fd3450, %fd40, %fd3449;
	mul.f64 	%fd546, %fd3450, %fd3448;
	mov.f64 	%fd5591, %fd638;
	@!%p9 bra 	BB5_609;
	bra.uni 	BB5_608;

BB5_608:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1075}, %fd638;
	}
	xor.b32  	%r1076, %r1075, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1077, %temp}, %fd638;
	}
	mov.b64 	%fd5591, {%r1077, %r1076};

BB5_609:
	@%p382 bra 	BB5_612;
	bra.uni 	BB5_610;

BB5_612:
	selp.b32	%r1078, %r15, 0, %p380;
	or.b32  	%r1079, %r1078, 2146435072;
	setp.lt.s32	%p856, %r16, 0;
	selp.b32	%r1080, %r1079, %r1078, %p856;
	mov.u32 	%r1081, 0;
	mov.b64 	%fd5591, {%r1081, %r1080};
	bra.uni 	BB5_613;

BB5_3511:
	mov.f64 	%fd6103, %fd6102;

BB5_3521:
	selp.f64	%fd4206, 0d3FF0000000000000, %fd6103, %p1949;
	selp.f64	%fd4207, 0d3FF0000000000000, %fd6100, %p1969;
	mul.f64 	%fd4208, %fd40, %fd4207;
	mul.f64 	%fd2372, %fd4208, %fd4206;
	@!%p1989 bra 	BB5_3523;
	bra.uni 	BB5_3522;

BB5_3522:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5030}, %fd1230;
	}
	xor.b32  	%r5031, %r5030, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5032, %temp}, %fd1230;
	}
	mov.b64 	%fd1230, {%r5032, %r5031};

BB5_3523:
	@%p1792 bra 	BB5_3526;
	bra.uni 	BB5_3524;

BB5_3526:
	selp.b32	%r5033, %r88, 0, %p1987;
	or.b32  	%r5034, %r5033, 2146435072;
	setp.lt.s32	%p3923, %r89, 0;
	selp.b32	%r5035, %r5034, %r5033, %p3923;
	mov.u32 	%r5036, 0;
	mov.b64 	%fd1230, {%r5036, %r5035};
	bra.uni 	BB5_3527;

BB5_610:
	setp.gt.s32	%p853, %r15, -1;
	@%p853 bra 	BB5_613;

	cvt.rzi.f64.f64	%fd3451, %fd45;
	setp.neu.f64	%p854, %fd3451, %fd45;
	selp.f64	%fd5591, 0dFFF8000000000000, %fd5591, %p854;

BB5_613:
	@%p387 bra 	BB5_614;

	setp.gtu.f64	%p858, %fd252, 0d7FF0000000000000;
	mov.f64 	%fd5592, %fd5622;
	@%p858 bra 	BB5_624;

	abs.f64 	%fd3452, %fd45;
	setp.gtu.f64	%p859, %fd3452, 0d7FF0000000000000;
	mov.f64 	%fd5592, %fd5622;
	@%p859 bra 	BB5_624;

	and.b32  	%r1082, %r16, 2147483647;
	setp.ne.s32	%p860, %r1082, 2146435072;
	@%p860 bra 	BB5_619;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1083, %temp}, %fd45;
	}
	setp.eq.s32	%p861, %r1083, 0;
	@%p861 bra 	BB5_623;
	bra.uni 	BB5_619;

BB5_623:
	setp.gt.f64	%p864, %fd252, 0d3FF0000000000000;
	selp.b32	%r1092, 2146435072, 0, %p864;
	xor.b32  	%r1093, %r1092, 2146435072;
	setp.lt.s32	%p865, %r16, 0;
	selp.b32	%r1094, %r1093, %r1092, %p865;
	setp.eq.f64	%p866, %fd249, 0dBFF0000000000000;
	selp.b32	%r1095, 1072693248, %r1094, %p866;
	mov.u32 	%r1096, 0;
	mov.b64 	%fd5592, {%r1096, %r1095};
	bra.uni 	BB5_624;

BB5_3524:
	setp.gt.s32	%p3920, %r88, -1;
	@%p3920 bra 	BB5_3527;

	cvt.rzi.f64.f64	%fd4209, %fd45;
	setp.neu.f64	%p3921, %fd4209, %fd45;
	selp.f64	%fd1230, 0dFFF8000000000000, %fd1230, %p3921;

BB5_3527:
	@%p1995 bra 	BB5_3528;

	setp.gtu.f64	%p3925, %fd1112, 0d7FF0000000000000;
	@%p3925 bra 	BB5_3538;

	abs.f64 	%fd4210, %fd45;
	setp.gtu.f64	%p3926, %fd4210, 0d7FF0000000000000;
	@%p3926 bra 	BB5_3538;

	and.b32  	%r5037, %r89, 2147483647;
	setp.ne.s32	%p3927, %r5037, 2146435072;
	@%p3927 bra 	BB5_3533;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5038, %temp}, %fd45;
	}
	setp.eq.s32	%p3928, %r5038, 0;
	@%p3928 bra 	BB5_3537;
	bra.uni 	BB5_3533;

BB5_3537:
	setp.gt.f64	%p3934, %fd1112, 0d3FF0000000000000;
	selp.b32	%r5047, 2146435072, 0, %p3934;
	xor.b32  	%r5048, %r5047, 2146435072;
	setp.lt.s32	%p3935, %r89, 0;
	selp.b32	%r5049, %r5048, %r5047, %p3935;
	setp.eq.f64	%p3936, %fd1110, 0dBFF0000000000000;
	selp.b32	%r5050, 1072693248, %r5049, %p3936;
	mov.u32 	%r5051, 0;
	mov.b64 	%fd1236, {%r5051, %r5050};
	bra.uni 	BB5_3538;

BB5_614:
	mov.f64 	%fd5592, %fd5591;

BB5_624:
	mov.f64 	%fd5594, %fd668;
	@!%p15 bra 	BB5_626;
	bra.uni 	BB5_625;

BB5_625:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1097}, %fd668;
	}
	xor.b32  	%r1098, %r1097, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1099, %temp}, %fd668;
	}
	mov.b64 	%fd5594, {%r1099, %r1098};

BB5_626:
	@%p401 bra 	BB5_629;
	bra.uni 	BB5_627;

BB5_629:
	selp.b32	%r1100, %r19, 0, %p437;
	or.b32  	%r1101, %r1100, 2146435072;
	setp.lt.s32	%p871, %r23, 0;
	selp.b32	%r1102, %r1101, %r1100, %p871;
	mov.u32 	%r1103, 0;
	mov.b64 	%fd5594, {%r1103, %r1102};
	bra.uni 	BB5_630;

BB5_3528:
	mov.f64 	%fd1236, %fd1230;

BB5_3538:
	@!%p84 bra 	BB5_3540;
	bra.uni 	BB5_3539;

BB5_3539:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5052}, %fd1243;
	}
	xor.b32  	%r5053, %r5052, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5054, %temp}, %fd1243;
	}
	mov.b64 	%fd1243, {%r5054, %r5053};

BB5_3540:
	@%p1809 bra 	BB5_3543;
	bra.uni 	BB5_3541;

BB5_3543:
	selp.b32	%r5055, %r92, 0, %p2008;
	or.b32  	%r5056, %r5055, 2146435072;
	setp.lt.s32	%p3941, %r96, 0;
	selp.b32	%r5057, %r5056, %r5055, %p3941;
	mov.u32 	%r5058, 0;
	mov.b64 	%fd1243, {%r5058, %r5057};
	bra.uni 	BB5_3544;

BB5_627:
	setp.gt.s32	%p868, %r19, -1;
	@%p868 bra 	BB5_630;

	cvt.rzi.f64.f64	%fd3453, %fd43;
	setp.neu.f64	%p869, %fd3453, %fd43;
	selp.f64	%fd5594, 0dFFF8000000000000, %fd5594, %p869;

BB5_630:
	@%p444 bra 	BB5_631;

	setp.gtu.f64	%p873, %fd263, 0d7FF0000000000000;
	mov.f64 	%fd5595, %fd5631;
	@%p873 bra 	BB5_641;

	abs.f64 	%fd3454, %fd43;
	setp.gtu.f64	%p874, %fd3454, 0d7FF0000000000000;
	mov.f64 	%fd5595, %fd5631;
	@%p874 bra 	BB5_641;

	and.b32  	%r1104, %r23, 2147483647;
	setp.ne.s32	%p875, %r1104, 2146435072;
	@%p875 bra 	BB5_636;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1105, %temp}, %fd43;
	}
	setp.eq.s32	%p876, %r1105, 0;
	@%p876 bra 	BB5_640;
	bra.uni 	BB5_636;

BB5_640:
	setp.gt.f64	%p879, %fd263, 0d3FF0000000000000;
	selp.b32	%r1114, 2146435072, 0, %p879;
	xor.b32  	%r1115, %r1114, 2146435072;
	setp.lt.s32	%p880, %r23, 0;
	selp.b32	%r1116, %r1115, %r1114, %p880;
	setp.eq.f64	%p881, %fd250, 0dBFF0000000000000;
	selp.b32	%r1117, 1072693248, %r1116, %p881;
	mov.u32 	%r1118, 0;
	mov.b64 	%fd5595, {%r1118, %r1117};
	bra.uni 	BB5_641;

BB5_3541:
	setp.gt.s32	%p3938, %r92, -1;
	@%p3938 bra 	BB5_3544;

	cvt.rzi.f64.f64	%fd4211, %fd43;
	setp.neu.f64	%p3939, %fd4211, %fd43;
	selp.f64	%fd1243, 0dFFF8000000000000, %fd1243, %p3939;

BB5_3544:
	@%p2015 bra 	BB5_3545;

	setp.gtu.f64	%p3943, %fd1123, 0d7FF0000000000000;
	@%p3943 bra 	BB5_3555;

	abs.f64 	%fd4212, %fd43;
	setp.gtu.f64	%p3944, %fd4212, 0d7FF0000000000000;
	@%p3944 bra 	BB5_3555;

	and.b32  	%r5059, %r96, 2147483647;
	setp.ne.s32	%p3945, %r5059, 2146435072;
	@%p3945 bra 	BB5_3550;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5060, %temp}, %fd43;
	}
	setp.eq.s32	%p3946, %r5060, 0;
	@%p3946 bra 	BB5_3554;
	bra.uni 	BB5_3550;

BB5_3554:
	setp.gt.f64	%p3949, %fd1123, 0d3FF0000000000000;
	selp.b32	%r5069, 2146435072, 0, %p3949;
	xor.b32  	%r5070, %r5069, 2146435072;
	setp.lt.s32	%p3950, %r96, 0;
	selp.b32	%r5071, %r5070, %r5069, %p3950;
	setp.eq.f64	%p3951, %fd1111, 0dBFF0000000000000;
	selp.b32	%r5072, 1072693248, %r5071, %p3951;
	mov.u32 	%r5073, 0;
	mov.b64 	%fd1249, {%r5073, %r5072};
	bra.uni 	BB5_3555;

BB5_631:
	mov.f64 	%fd5595, %fd5594;

BB5_641:
	selp.f64	%fd3455, 0d3FF0000000000000, %fd5595, %p16;
	selp.f64	%fd3456, 0d3FF0000000000000, %fd5592, %p10;
	mul.f64 	%fd3457, %fd65, %fd3456;
	fma.rn.f64 	%fd3458, %fd3457, %fd3455, %fd380;
	add.f64 	%fd3459, %fd504, %fd525;
	sub.f64 	%fd3460, %fd3459, %fd546;
	div.rn.f64 	%fd3461, %fd297, %fd91;
	mul.f64 	%fd3462, %fd3461, %fd3460;
	mul.f64 	%fd6244, %fd3462, %fd3458;
	mov.f64 	%fd5597, %fd695;
	@!%p17 bra 	BB5_643;
	bra.uni 	BB5_642;

BB5_642:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1119}, %fd695;
	}
	xor.b32  	%r1120, %r1119, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1121, %temp}, %fd695;
	}
	mov.b64 	%fd5597, {%r1121, %r1120};

BB5_643:
	@%p458 bra 	BB5_646;
	bra.uni 	BB5_644;

BB5_646:
	selp.b32	%r1122, %r25, 0, %p456;
	or.b32  	%r1123, %r1122, 2146435072;
	setp.lt.s32	%p886, %r26, 0;
	selp.b32	%r1124, %r1123, %r1122, %p886;
	mov.u32 	%r1125, 0;
	mov.b64 	%fd5597, {%r1125, %r1124};
	bra.uni 	BB5_647;

BB5_3545:
	mov.f64 	%fd1249, %fd1243;

BB5_3555:
	ld.const.f64 	%fd5456, [pMtn];
	selp.f64	%fd4213, 0d3FF0000000000000, %fd1249, %p77;
	selp.f64	%fd4214, 0d3FF0000000000000, %fd1236, %p1831;
	mul.f64 	%fd4215, %fd65, %fd4214;
	fma.rn.f64 	%fd4216, %fd4215, %fd4213, %fd5456;
	add.f64 	%fd4217, %fd2330, %fd2351;
	sub.f64 	%fd4218, %fd4217, %fd2372;
	div.rn.f64 	%fd4220, %fd1155, %fd91;
	mul.f64 	%fd4221, %fd4220, %fd4218;
	mul.f64 	%fd6244, %fd4221, %fd4216;
	@!%p80 bra 	BB5_3557;
	bra.uni 	BB5_3556;

BB5_3556:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5074}, %fd2394;
	}
	xor.b32  	%r5075, %r5074, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5076, %temp}, %fd2394;
	}
	mov.b64 	%fd2394, {%r5076, %r5075};

BB5_3557:
	@%p1869 bra 	BB5_3560;
	bra.uni 	BB5_3558;

BB5_3560:
	selp.b32	%r5077, %r98, 0, %p1907;
	or.b32  	%r5078, %r5077, 2146435072;
	setp.lt.s32	%p3959, %r99, 0;
	selp.b32	%r5079, %r5078, %r5077, %p3959;
	mov.u32 	%r5080, 0;
	mov.b64 	%fd2394, {%r5080, %r5079};
	bra.uni 	BB5_3561;

BB5_644:
	setp.gt.s32	%p883, %r25, -1;
	@%p883 bra 	BB5_647;

	cvt.rzi.f64.f64	%fd3463, %fd34;
	setp.neu.f64	%p884, %fd3463, %fd34;
	selp.f64	%fd5597, 0dFFF8000000000000, %fd5597, %p884;

BB5_647:
	@%p743 bra 	BB5_648;

	setp.gtu.f64	%p888, %fd299, 0d7FF0000000000000;
	mov.f64 	%fd5598, %fd5640;
	@%p888 bra 	BB5_658;

	abs.f64 	%fd3464, %fd34;
	setp.gtu.f64	%p889, %fd3464, 0d7FF0000000000000;
	mov.f64 	%fd5598, %fd5640;
	@%p889 bra 	BB5_658;

	and.b32  	%r1126, %r26, 2147483647;
	setp.ne.s32	%p890, %r1126, 2146435072;
	@%p890 bra 	BB5_653;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1127, %temp}, %fd34;
	}
	setp.eq.s32	%p891, %r1127, 0;
	@%p891 bra 	BB5_657;
	bra.uni 	BB5_653;

BB5_657:
	setp.gt.f64	%p894, %fd299, 0d3FF0000000000000;
	selp.b32	%r1136, 2146435072, 0, %p894;
	xor.b32  	%r1137, %r1136, 2146435072;
	setp.lt.s32	%p895, %r26, 0;
	selp.b32	%r1138, %r1137, %r1136, %p895;
	setp.eq.f64	%p896, %fd298, 0dBFF0000000000000;
	selp.b32	%r1139, 1072693248, %r1138, %p896;
	mov.u32 	%r1140, 0;
	mov.b64 	%fd5598, {%r1140, %r1139};
	bra.uni 	BB5_658;

BB5_3558:
	setp.gt.s32	%p3956, %r98, -1;
	@%p3956 bra 	BB5_3561;

	cvt.rzi.f64.f64	%fd4222, %fd34;
	setp.neu.f64	%p3957, %fd4222, %fd34;
	selp.f64	%fd2394, 0dFFF8000000000000, %fd2394, %p3957;

BB5_3561:
	@%p3807 bra 	BB5_3562;

	setp.gtu.f64	%p3961, %fd1157, 0d7FF0000000000000;
	@%p3961 bra 	BB5_3572;

	abs.f64 	%fd4223, %fd34;
	setp.gtu.f64	%p3962, %fd4223, 0d7FF0000000000000;
	@%p3962 bra 	BB5_3572;

	and.b32  	%r5081, %r99, 2147483647;
	setp.ne.s32	%p3963, %r5081, 2146435072;
	@%p3963 bra 	BB5_3567;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5082, %temp}, %fd34;
	}
	setp.eq.s32	%p3964, %r5082, 0;
	@%p3964 bra 	BB5_3571;
	bra.uni 	BB5_3567;

BB5_3571:
	setp.gt.f64	%p3967, %fd1157, 0d3FF0000000000000;
	selp.b32	%r5091, 2146435072, 0, %p3967;
	xor.b32  	%r5092, %r5091, 2146435072;
	setp.lt.s32	%p3968, %r99, 0;
	selp.b32	%r5093, %r5092, %r5091, %p3968;
	setp.eq.f64	%p3969, %fd1156, 0dBFF0000000000000;
	selp.b32	%r5094, 1072693248, %r5093, %p3969;
	mov.u32 	%r5095, 0;
	mov.b64 	%fd6112, {%r5095, %r5094};
	bra.uni 	BB5_3572;

BB5_648:
	mov.f64 	%fd5598, %fd5597;

BB5_658:
	@!%p21 bra 	BB5_660;
	bra.uni 	BB5_659;

BB5_659:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1141}, %fd576;
	}
	xor.b32  	%r1142, %r1141, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1143, %temp}, %fd576;
	}
	mov.b64 	%fd576, {%r1143, %r1142};

BB5_660:
	@%p477 bra 	BB5_663;
	bra.uni 	BB5_661;

BB5_663:
	selp.b32	%r1144, %r28, 0, %p509;
	or.b32  	%r1145, %r1144, 2146435072;
	setp.lt.s32	%p901, %r31, 0;
	selp.b32	%r1146, %r1145, %r1144, %p901;
	mov.u32 	%r1147, 0;
	mov.b64 	%fd576, {%r1147, %r1146};
	bra.uni 	BB5_664;

BB5_3562:
	mov.f64 	%fd6112, %fd2394;

BB5_3572:
	selp.f64	%fd2398, 0d3FF0000000000000, %fd6112, %p1906;
	@!%p81 bra 	BB5_3574;
	bra.uni 	BB5_3573;

BB5_3573:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5096}, %fd2403;
	}
	xor.b32  	%r5097, %r5096, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5098, %temp}, %fd2403;
	}
	mov.b64 	%fd2403, {%r5098, %r5097};

BB5_3574:
	@%p1886 bra 	BB5_3577;
	bra.uni 	BB5_3575;

BB5_3577:
	selp.b32	%r5099, %r100, 0, %p1924;
	or.b32  	%r5100, %r5099, 2146435072;
	setp.lt.s32	%p3974, %r103, 0;
	selp.b32	%r5101, %r5100, %r5099, %p3974;
	mov.u32 	%r5102, 0;
	mov.b64 	%fd2403, {%r5102, %r5101};
	bra.uni 	BB5_3578;

BB5_661:
	setp.gt.s32	%p898, %r28, -1;
	@%p898 bra 	BB5_664;

	cvt.rzi.f64.f64	%fd3465, %fd42;
	setp.neu.f64	%p899, %fd3465, %fd42;
	selp.f64	%fd576, 0dFFF8000000000000, %fd576, %p899;

BB5_664:
	@%p840 bra 	BB5_665;

	setp.gtu.f64	%p903, %fd311, 0d7FF0000000000000;
	@%p903 bra 	BB5_675;

	abs.f64 	%fd3466, %fd42;
	setp.gtu.f64	%p904, %fd3466, 0d7FF0000000000000;
	@%p904 bra 	BB5_675;

	and.b32  	%r1148, %r31, 2147483647;
	setp.ne.s32	%p905, %r1148, 2146435072;
	@%p905 bra 	BB5_670;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1149, %temp}, %fd42;
	}
	setp.eq.s32	%p906, %r1149, 0;
	@%p906 bra 	BB5_674;
	bra.uni 	BB5_670;

BB5_674:
	setp.gt.f64	%p909, %fd311, 0d3FF0000000000000;
	selp.b32	%r1158, 2146435072, 0, %p909;
	xor.b32  	%r1159, %r1158, 2146435072;
	setp.lt.s32	%p910, %r31, 0;
	selp.b32	%r1160, %r1159, %r1158, %p910;
	setp.eq.f64	%p911, %fd310, 0dBFF0000000000000;
	selp.b32	%r1161, 1072693248, %r1160, %p911;
	mov.u32 	%r1162, 0;
	mov.b64 	%fd5601, {%r1162, %r1161};
	bra.uni 	BB5_675;

BB5_3575:
	setp.gt.s32	%p3971, %r100, -1;
	@%p3971 bra 	BB5_3578;

	cvt.rzi.f64.f64	%fd4224, %fd42;
	setp.neu.f64	%p3972, %fd4224, %fd42;
	selp.f64	%fd2403, 0dFFF8000000000000, %fd2403, %p3972;

BB5_3578:
	@%p3904 bra 	BB5_3579;

	setp.gtu.f64	%p3976, %fd1171, 0d7FF0000000000000;
	@%p3976 bra 	BB5_3589;

	abs.f64 	%fd4225, %fd42;
	setp.gtu.f64	%p3977, %fd4225, 0d7FF0000000000000;
	@%p3977 bra 	BB5_3589;

	and.b32  	%r5103, %r103, 2147483647;
	setp.ne.s32	%p3978, %r5103, 2146435072;
	@%p3978 bra 	BB5_3584;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5104, %temp}, %fd42;
	}
	setp.eq.s32	%p3979, %r5104, 0;
	@%p3979 bra 	BB5_3588;
	bra.uni 	BB5_3584;

BB5_3588:
	setp.gt.f64	%p3982, %fd1171, 0d3FF0000000000000;
	selp.b32	%r5113, 2146435072, 0, %p3982;
	xor.b32  	%r5114, %r5113, 2146435072;
	setp.lt.s32	%p3983, %r103, 0;
	selp.b32	%r5115, %r5114, %r5113, %p3983;
	setp.eq.f64	%p3984, %fd1170, 0dBFF0000000000000;
	selp.b32	%r5116, 1072693248, %r5115, %p3984;
	mov.u32 	%r5117, 0;
	mov.b64 	%fd6115, {%r5117, %r5116};
	bra.uni 	BB5_3589;

BB5_665:
	mov.f64 	%fd5601, %fd576;

BB5_675:
	selp.f64	%fd3467, 0d3FF0000000000000, %fd5601, %p528;
	selp.f64	%fd3468, 0d3FF0000000000000, %fd5598, %p18;
	mul.f64 	%fd3469, %fd36, %fd3468;
	mul.f64 	%fd580, %fd3469, %fd3467;
	@!%p22 bra 	BB5_677;
	bra.uni 	BB5_676;

BB5_676:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1163}, %fd585;
	}
	xor.b32  	%r1164, %r1163, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1165, %temp}, %fd585;
	}
	mov.b64 	%fd585, {%r1165, %r1164};

BB5_677:
	@%p458 bra 	BB5_680;
	bra.uni 	BB5_678;

BB5_680:
	selp.b32	%r1166, %r25, 0, %p529;
	or.b32  	%r1167, %r1166, 2146435072;
	setp.lt.s32	%p916, %r32, 0;
	selp.b32	%r1168, %r1167, %r1166, %p916;
	mov.u32 	%r1169, 0;
	mov.b64 	%fd585, {%r1169, %r1168};
	bra.uni 	BB5_681;

BB5_3579:
	mov.f64 	%fd6115, %fd2403;

BB5_3589:
	selp.f64	%fd4226, 0d3FF0000000000000, %fd6115, %p1949;
	mul.f64 	%fd4227, %fd36, %fd2398;
	mul.f64 	%fd2407, %fd4227, %fd4226;
	@!%p82 bra 	BB5_3591;
	bra.uni 	BB5_3590;

BB5_3590:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5118}, %fd2412;
	}
	xor.b32  	%r5119, %r5118, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5120, %temp}, %fd2412;
	}
	mov.b64 	%fd2412, {%r5120, %r5119};

BB5_3591:
	@%p1869 bra 	BB5_3594;
	bra.uni 	BB5_3592;

BB5_3594:
	selp.b32	%r5121, %r98, 0, %p1941;
	or.b32  	%r5122, %r5121, 2146435072;
	setp.lt.s32	%p3989, %r105, 0;
	selp.b32	%r5123, %r5122, %r5121, %p3989;
	mov.u32 	%r5124, 0;
	mov.b64 	%fd2412, {%r5124, %r5123};
	bra.uni 	BB5_3595;

BB5_678:
	setp.gt.s32	%p913, %r25, -1;
	@%p913 bra 	BB5_681;

	cvt.rzi.f64.f64	%fd3470, %fd41;
	setp.neu.f64	%p914, %fd3470, %fd41;
	selp.f64	%fd585, 0dFFF8000000000000, %fd585, %p914;

BB5_681:
	@%p821 bra 	BB5_682;

	setp.gtu.f64	%p918, %fd299, 0d7FF0000000000000;
	@%p918 bra 	BB5_692;

	abs.f64 	%fd3471, %fd41;
	setp.gtu.f64	%p919, %fd3471, 0d7FF0000000000000;
	@%p919 bra 	BB5_692;

	and.b32  	%r1170, %r32, 2147483647;
	setp.ne.s32	%p920, %r1170, 2146435072;
	@%p920 bra 	BB5_687;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1171, %temp}, %fd41;
	}
	setp.eq.s32	%p921, %r1171, 0;
	@%p921 bra 	BB5_691;
	bra.uni 	BB5_687;

BB5_691:
	setp.gt.f64	%p924, %fd299, 0d3FF0000000000000;
	selp.b32	%r1180, 2146435072, 0, %p924;
	xor.b32  	%r1181, %r1180, 2146435072;
	setp.lt.s32	%p925, %r32, 0;
	selp.b32	%r1182, %r1181, %r1180, %p925;
	setp.eq.f64	%p926, %fd298, 0dBFF0000000000000;
	selp.b32	%r1183, 1072693248, %r1182, %p926;
	mov.u32 	%r1184, 0;
	mov.b64 	%fd5604, {%r1184, %r1183};
	bra.uni 	BB5_692;

BB5_3592:
	setp.gt.s32	%p3986, %r98, -1;
	@%p3986 bra 	BB5_3595;

	cvt.rzi.f64.f64	%fd4228, %fd41;
	setp.neu.f64	%p3987, %fd4228, %fd41;
	selp.f64	%fd2412, 0dFFF8000000000000, %fd2412, %p3987;

BB5_3595:
	@%p3885 bra 	BB5_3596;

	setp.gtu.f64	%p3991, %fd1157, 0d7FF0000000000000;
	@%p3991 bra 	BB5_3606;

	abs.f64 	%fd4229, %fd41;
	setp.gtu.f64	%p3992, %fd4229, 0d7FF0000000000000;
	@%p3992 bra 	BB5_3606;

	and.b32  	%r5125, %r105, 2147483647;
	setp.ne.s32	%p3993, %r5125, 2146435072;
	@%p3993 bra 	BB5_3601;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5126, %temp}, %fd41;
	}
	setp.eq.s32	%p3994, %r5126, 0;
	@%p3994 bra 	BB5_3605;
	bra.uni 	BB5_3601;

BB5_3605:
	setp.gt.f64	%p3997, %fd1157, 0d3FF0000000000000;
	selp.b32	%r5135, 2146435072, 0, %p3997;
	xor.b32  	%r5136, %r5135, 2146435072;
	setp.lt.s32	%p3998, %r105, 0;
	selp.b32	%r5137, %r5136, %r5135, %p3998;
	setp.eq.f64	%p3999, %fd1156, 0dBFF0000000000000;
	selp.b32	%r5138, 1072693248, %r5137, %p3999;
	mov.u32 	%r5139, 0;
	mov.b64 	%fd6118, {%r5139, %r5138};
	bra.uni 	BB5_3606;

BB5_682:
	mov.f64 	%fd5604, %fd585;

BB5_692:
	selp.f64	%fd589, 0d3FF0000000000000, %fd5604, %p548;
	mov.f64 	%fd5606, %fd704;
	@!%p19 bra 	BB5_694;
	bra.uni 	BB5_693;

BB5_693:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1185}, %fd704;
	}
	xor.b32  	%r1186, %r1185, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1187, %temp}, %fd704;
	}
	mov.b64 	%fd5606, {%r1187, %r1186};

BB5_694:
	@%p477 bra 	BB5_697;
	bra.uni 	BB5_695;

BB5_697:
	selp.b32	%r1188, %r28, 0, %p475;
	or.b32  	%r1189, %r1188, 2146435072;
	setp.lt.s32	%p931, %r29, 0;
	selp.b32	%r1190, %r1189, %r1188, %p931;
	mov.u32 	%r1191, 0;
	mov.b64 	%fd5606, {%r1191, %r1190};
	bra.uni 	BB5_698;

BB5_3596:
	mov.f64 	%fd6118, %fd2412;

BB5_3606:
	selp.f64	%fd2416, 0d3FF0000000000000, %fd6118, %p1969;
	@!%p83 bra 	BB5_3608;
	bra.uni 	BB5_3607;

BB5_3607:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5140}, %fd2421;
	}
	xor.b32  	%r5141, %r5140, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5142, %temp}, %fd2421;
	}
	mov.b64 	%fd2421, {%r5142, %r5141};

BB5_3608:
	@%p1886 bra 	BB5_3611;
	bra.uni 	BB5_3609;

BB5_3611:
	selp.b32	%r5143, %r100, 0, %p1964;
	or.b32  	%r5144, %r5143, 2146435072;
	setp.lt.s32	%p4004, %r101, 0;
	selp.b32	%r5145, %r5144, %r5143, %p4004;
	mov.u32 	%r5146, 0;
	mov.b64 	%fd2421, {%r5146, %r5145};
	bra.uni 	BB5_3612;

BB5_695:
	setp.gt.s32	%p928, %r28, -1;
	@%p928 bra 	BB5_698;

	cvt.rzi.f64.f64	%fd3472, %fd36;
	setp.neu.f64	%p929, %fd3472, %fd36;
	selp.f64	%fd5606, 0dFFF8000000000000, %fd5606, %p929;

BB5_698:
	@%p799 bra 	BB5_699;

	setp.gtu.f64	%p933, %fd311, 0d7FF0000000000000;
	mov.f64 	%fd5607, %fd5643;
	@%p933 bra 	BB5_709;

	abs.f64 	%fd3473, %fd36;
	setp.gtu.f64	%p934, %fd3473, 0d7FF0000000000000;
	mov.f64 	%fd5607, %fd5643;
	@%p934 bra 	BB5_709;

	and.b32  	%r1192, %r29, 2147483647;
	setp.ne.s32	%p935, %r1192, 2146435072;
	@%p935 bra 	BB5_704;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1193, %temp}, %fd36;
	}
	setp.eq.s32	%p936, %r1193, 0;
	@%p936 bra 	BB5_708;
	bra.uni 	BB5_704;

BB5_708:
	setp.gt.f64	%p939, %fd311, 0d3FF0000000000000;
	selp.b32	%r1202, 2146435072, 0, %p939;
	xor.b32  	%r1203, %r1202, 2146435072;
	setp.lt.s32	%p940, %r29, 0;
	selp.b32	%r1204, %r1203, %r1202, %p940;
	setp.eq.f64	%p941, %fd310, 0dBFF0000000000000;
	selp.b32	%r1205, 1072693248, %r1204, %p941;
	mov.u32 	%r1206, 0;
	mov.b64 	%fd5607, {%r1206, %r1205};
	bra.uni 	BB5_709;

BB5_3609:
	setp.gt.s32	%p4001, %r100, -1;
	@%p4001 bra 	BB5_3612;

	cvt.rzi.f64.f64	%fd4230, %fd36;
	setp.neu.f64	%p4002, %fd4230, %fd36;
	selp.f64	%fd2421, 0dFFF8000000000000, %fd2421, %p4002;

BB5_3612:
	@%p3863 bra 	BB5_3613;

	setp.gtu.f64	%p4006, %fd1171, 0d7FF0000000000000;
	@%p4006 bra 	BB5_3623;

	abs.f64 	%fd4231, %fd36;
	setp.gtu.f64	%p4007, %fd4231, 0d7FF0000000000000;
	@%p4007 bra 	BB5_3623;

	and.b32  	%r5147, %r101, 2147483647;
	setp.ne.s32	%p4008, %r5147, 2146435072;
	@%p4008 bra 	BB5_3618;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5148, %temp}, %fd36;
	}
	setp.eq.s32	%p4009, %r5148, 0;
	@%p4009 bra 	BB5_3622;
	bra.uni 	BB5_3618;

BB5_3622:
	setp.gt.f64	%p4012, %fd1171, 0d3FF0000000000000;
	selp.b32	%r5157, 2146435072, 0, %p4012;
	xor.b32  	%r5158, %r5157, 2146435072;
	setp.lt.s32	%p4013, %r101, 0;
	selp.b32	%r5159, %r5158, %r5157, %p4013;
	setp.eq.f64	%p4014, %fd1170, 0dBFF0000000000000;
	selp.b32	%r5160, 1072693248, %r5159, %p4014;
	mov.u32 	%r5161, 0;
	mov.b64 	%fd6121, {%r5161, %r5160};
	bra.uni 	BB5_3623;

BB5_699:
	mov.f64 	%fd5607, %fd5606;

BB5_709:
	selp.f64	%fd3474, 0d3FF0000000000000, %fd5607, %p20;
	mul.f64 	%fd3475, %fd34, %fd589;
	mul.f64 	%fd598, %fd3475, %fd3474;
	mov.f64 	%fd5609, %fd638;
	@!%p9 bra 	BB5_711;
	bra.uni 	BB5_710;

BB5_710:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1207}, %fd638;
	}
	xor.b32  	%r1208, %r1207, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1209, %temp}, %fd638;
	}
	mov.b64 	%fd5609, {%r1209, %r1208};

BB5_711:
	@%p382 bra 	BB5_714;
	bra.uni 	BB5_712;

BB5_714:
	selp.b32	%r1210, %r15, 0, %p380;
	or.b32  	%r1211, %r1210, 2146435072;
	setp.lt.s32	%p946, %r16, 0;
	selp.b32	%r1212, %r1211, %r1210, %p946;
	mov.u32 	%r1213, 0;
	mov.b64 	%fd5609, {%r1213, %r1212};
	bra.uni 	BB5_715;

BB5_3613:
	mov.f64 	%fd6121, %fd2421;

BB5_3623:
	selp.f64	%fd4232, 0d3FF0000000000000, %fd6121, %p1903;
	mul.f64 	%fd4233, %fd34, %fd2416;
	mul.f64 	%fd2425, %fd4233, %fd4232;
	mov.f64 	%fd6123, %fd1113;
	@!%p71 bra 	BB5_3625;
	bra.uni 	BB5_3624;

BB5_3624:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5162}, %fd1113;
	}
	xor.b32  	%r5163, %r5162, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5164, %temp}, %fd1113;
	}
	mov.b64 	%fd6123, {%r5164, %r5163};

BB5_3625:
	@%p1792 bra 	BB5_3628;
	bra.uni 	BB5_3626;

BB5_3628:
	selp.b32	%r5165, %r88, 0, %p1790;
	or.b32  	%r5166, %r5165, 2146435072;
	setp.lt.s32	%p4019, %r89, 0;
	selp.b32	%r5167, %r5166, %r5165, %p4019;
	mov.u32 	%r5168, 0;
	mov.b64 	%fd6123, {%r5168, %r5167};
	bra.uni 	BB5_3629;

BB5_712:
	setp.gt.s32	%p943, %r15, -1;
	@%p943 bra 	BB5_715;

	cvt.rzi.f64.f64	%fd3476, %fd45;
	setp.neu.f64	%p944, %fd3476, %fd45;
	selp.f64	%fd5609, 0dFFF8000000000000, %fd5609, %p944;

BB5_715:
	@%p387 bra 	BB5_716;

	setp.gtu.f64	%p948, %fd252, 0d7FF0000000000000;
	mov.f64 	%fd5610, %fd5622;
	@%p948 bra 	BB5_726;

	abs.f64 	%fd3477, %fd45;
	setp.gtu.f64	%p949, %fd3477, 0d7FF0000000000000;
	mov.f64 	%fd5610, %fd5622;
	@%p949 bra 	BB5_726;

	and.b32  	%r1214, %r16, 2147483647;
	setp.ne.s32	%p950, %r1214, 2146435072;
	@%p950 bra 	BB5_721;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1215, %temp}, %fd45;
	}
	setp.eq.s32	%p951, %r1215, 0;
	@%p951 bra 	BB5_725;
	bra.uni 	BB5_721;

BB5_725:
	setp.gt.f64	%p954, %fd252, 0d3FF0000000000000;
	selp.b32	%r1224, 2146435072, 0, %p954;
	xor.b32  	%r1225, %r1224, 2146435072;
	setp.lt.s32	%p955, %r16, 0;
	selp.b32	%r1226, %r1225, %r1224, %p955;
	setp.eq.f64	%p956, %fd249, 0dBFF0000000000000;
	selp.b32	%r1227, 1072693248, %r1226, %p956;
	mov.u32 	%r1228, 0;
	mov.b64 	%fd5610, {%r1228, %r1227};
	bra.uni 	BB5_726;

BB5_3626:
	setp.gt.s32	%p4016, %r88, -1;
	@%p4016 bra 	BB5_3629;

	cvt.rzi.f64.f64	%fd4234, %fd45;
	setp.neu.f64	%p4017, %fd4234, %fd45;
	selp.f64	%fd6123, 0dFFF8000000000000, %fd6123, %p4017;

BB5_3629:
	@%p1797 bra 	BB5_3630;

	setp.gtu.f64	%p4021, %fd1112, 0d7FF0000000000000;
	mov.f64 	%fd6124, %fd1119;
	@%p4021 bra 	BB5_3640;

	abs.f64 	%fd4235, %fd45;
	setp.gtu.f64	%p4022, %fd4235, 0d7FF0000000000000;
	mov.f64 	%fd6124, %fd1119;
	@%p4022 bra 	BB5_3640;

	and.b32  	%r5169, %r89, 2147483647;
	setp.ne.s32	%p4023, %r5169, 2146435072;
	@%p4023 bra 	BB5_3635;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5170, %temp}, %fd45;
	}
	setp.eq.s32	%p4024, %r5170, 0;
	@%p4024 bra 	BB5_3639;
	bra.uni 	BB5_3635;

BB5_3639:
	setp.gt.f64	%p4027, %fd1112, 0d3FF0000000000000;
	selp.b32	%r5179, 2146435072, 0, %p4027;
	xor.b32  	%r5180, %r5179, 2146435072;
	setp.lt.s32	%p4028, %r89, 0;
	selp.b32	%r5181, %r5180, %r5179, %p4028;
	setp.eq.f64	%p4029, %fd1110, 0dBFF0000000000000;
	selp.b32	%r5182, 1072693248, %r5181, %p4029;
	mov.u32 	%r5183, 0;
	mov.b64 	%fd6124, {%r5183, %r5182};
	bra.uni 	BB5_3640;

BB5_716:
	mov.f64 	%fd5610, %fd5609;

BB5_726:
	mov.f64 	%fd5612, %fd686;
	@!%p11 bra 	BB5_728;
	bra.uni 	BB5_727;

BB5_727:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1229}, %fd686;
	}
	xor.b32  	%r1230, %r1229, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1231, %temp}, %fd686;
	}
	mov.b64 	%fd5612, {%r1231, %r1230};

BB5_728:
	@%p401 bra 	BB5_731;
	bra.uni 	BB5_729;

BB5_731:
	selp.b32	%r1232, %r19, 0, %p399;
	or.b32  	%r1233, %r1232, 2146435072;
	setp.lt.s32	%p961, %r18, 0;
	selp.b32	%r1234, %r1233, %r1232, %p961;
	mov.u32 	%r1235, 0;
	mov.b64 	%fd5612, {%r1235, %r1234};
	bra.uni 	BB5_732;

BB5_3630:
	mov.f64 	%fd6124, %fd6123;

BB5_3640:
	mov.f64 	%fd6126, %fd1124;
	@!%p72 bra 	BB5_3642;
	bra.uni 	BB5_3641;

BB5_3641:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5184}, %fd1124;
	}
	xor.b32  	%r5185, %r5184, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5186, %temp}, %fd1124;
	}
	mov.b64 	%fd6126, {%r5186, %r5185};

BB5_3642:
	@%p1809 bra 	BB5_3645;
	bra.uni 	BB5_3643;

BB5_3645:
	selp.b32	%r5187, %r92, 0, %p1807;
	or.b32  	%r5188, %r5187, 2146435072;
	setp.lt.s32	%p4034, %r91, 0;
	selp.b32	%r5189, %r5188, %r5187, %p4034;
	mov.u32 	%r5190, 0;
	mov.b64 	%fd6126, {%r5190, %r5189};
	bra.uni 	BB5_3646;

BB5_729:
	setp.gt.s32	%p958, %r19, -1;
	@%p958 bra 	BB5_732;

	cvt.rzi.f64.f64	%fd3478, %fd44;
	setp.neu.f64	%p959, %fd3478, %fd44;
	selp.f64	%fd5612, 0dFFF8000000000000, %fd5612, %p959;

BB5_732:
	@%p406 bra 	BB5_733;

	setp.gtu.f64	%p963, %fd263, 0d7FF0000000000000;
	mov.f64 	%fd5613, %fd5637;
	@%p963 bra 	BB5_743;

	abs.f64 	%fd3479, %fd44;
	setp.gtu.f64	%p964, %fd3479, 0d7FF0000000000000;
	mov.f64 	%fd5613, %fd5637;
	@%p964 bra 	BB5_743;

	and.b32  	%r1236, %r18, 2147483647;
	setp.ne.s32	%p965, %r1236, 2146435072;
	@%p965 bra 	BB5_738;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1237, %temp}, %fd44;
	}
	setp.eq.s32	%p966, %r1237, 0;
	@%p966 bra 	BB5_742;
	bra.uni 	BB5_738;

BB5_742:
	setp.gt.f64	%p969, %fd263, 0d3FF0000000000000;
	selp.b32	%r1246, 2146435072, 0, %p969;
	xor.b32  	%r1247, %r1246, 2146435072;
	setp.lt.s32	%p970, %r18, 0;
	selp.b32	%r1248, %r1247, %r1246, %p970;
	setp.eq.f64	%p971, %fd250, 0dBFF0000000000000;
	selp.b32	%r1249, 1072693248, %r1248, %p971;
	mov.u32 	%r1250, 0;
	mov.b64 	%fd5613, {%r1250, %r1249};
	bra.uni 	BB5_743;

BB5_3643:
	setp.gt.s32	%p4031, %r92, -1;
	@%p4031 bra 	BB5_3646;

	cvt.rzi.f64.f64	%fd4236, %fd44;
	setp.neu.f64	%p4032, %fd4236, %fd44;
	selp.f64	%fd6126, 0dFFF8000000000000, %fd6126, %p4032;

BB5_3646:
	@%p1814 bra 	BB5_3647;

	setp.gtu.f64	%p4036, %fd1123, 0d7FF0000000000000;
	mov.f64 	%fd6127, %fd1130;
	@%p4036 bra 	BB5_3657;

	abs.f64 	%fd4237, %fd44;
	setp.gtu.f64	%p4037, %fd4237, 0d7FF0000000000000;
	mov.f64 	%fd6127, %fd1130;
	@%p4037 bra 	BB5_3657;

	and.b32  	%r5191, %r91, 2147483647;
	setp.ne.s32	%p4038, %r5191, 2146435072;
	@%p4038 bra 	BB5_3652;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5192, %temp}, %fd44;
	}
	setp.eq.s32	%p4039, %r5192, 0;
	@%p4039 bra 	BB5_3656;
	bra.uni 	BB5_3652;

BB5_3656:
	setp.gt.f64	%p4042, %fd1123, 0d3FF0000000000000;
	selp.b32	%r5201, 2146435072, 0, %p4042;
	xor.b32  	%r5202, %r5201, 2146435072;
	setp.lt.s32	%p4043, %r91, 0;
	selp.b32	%r5203, %r5202, %r5201, %p4043;
	setp.eq.f64	%p4044, %fd1111, 0dBFF0000000000000;
	selp.b32	%r5204, 1072693248, %r5203, %p4044;
	mov.u32 	%r5205, 0;
	mov.b64 	%fd6127, {%r5205, %r5204};
	bra.uni 	BB5_3657;

BB5_733:
	mov.f64 	%fd5613, %fd5612;

BB5_743:
	selp.f64	%fd3480, 0d3FF0000000000000, %fd5613, %p12;
	selp.f64	%fd3481, 0d3FF0000000000000, %fd5610, %p10;
	mul.f64 	%fd3482, %fd43, %fd3481;
	mul.f64 	%fd615, %fd3482, %fd3480;
	mov.f64 	%fd5615, %fd677;
	@!%p13 bra 	BB5_745;
	bra.uni 	BB5_744;

BB5_744:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1251}, %fd677;
	}
	xor.b32  	%r1252, %r1251, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1253, %temp}, %fd677;
	}
	mov.b64 	%fd5615, {%r1253, %r1252};

BB5_745:
	@%p382 bra 	BB5_748;
	bra.uni 	BB5_746;

BB5_748:
	selp.b32	%r1254, %r15, 0, %p418;
	or.b32  	%r1255, %r1254, 2146435072;
	setp.lt.s32	%p976, %r21, 0;
	selp.b32	%r1256, %r1255, %r1254, %p976;
	mov.u32 	%r1257, 0;
	mov.b64 	%fd5615, {%r1257, %r1256};
	bra.uni 	BB5_749;

BB5_3647:
	mov.f64 	%fd6127, %fd6126;

BB5_3657:
	selp.f64	%fd4238, 0d3FF0000000000000, %fd6127, %p73;
	selp.f64	%fd4239, 0d3FF0000000000000, %fd6124, %p1831;
	mul.f64 	%fd4240, %fd43, %fd4239;
	mul.f64 	%fd2442, %fd4240, %fd4238;
	mov.f64 	%fd6129, %fd1134;
	@!%p74 bra 	BB5_3659;
	bra.uni 	BB5_3658;

BB5_3658:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5206}, %fd1134;
	}
	xor.b32  	%r5207, %r5206, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5208, %temp}, %fd1134;
	}
	mov.b64 	%fd6129, {%r5208, %r5207};

BB5_3659:
	@%p1792 bra 	BB5_3662;
	bra.uni 	BB5_3660;

BB5_3662:
	selp.b32	%r5209, %r88, 0, %p1826;
	or.b32  	%r5210, %r5209, 2146435072;
	setp.lt.s32	%p4052, %r94, 0;
	selp.b32	%r5211, %r5210, %r5209, %p4052;
	mov.u32 	%r5212, 0;
	mov.b64 	%fd6129, {%r5212, %r5211};
	bra.uni 	BB5_3663;

BB5_746:
	setp.gt.s32	%p973, %r15, -1;
	@%p973 bra 	BB5_749;

	cvt.rzi.f64.f64	%fd3483, %fd46;
	setp.neu.f64	%p974, %fd3483, %fd46;
	selp.f64	%fd5615, 0dFFF8000000000000, %fd5615, %p974;

BB5_749:
	@%p425 bra 	BB5_750;

	setp.gtu.f64	%p978, %fd252, 0d7FF0000000000000;
	mov.f64 	%fd5616, %fd5634;
	@%p978 bra 	BB5_760;

	abs.f64 	%fd3484, %fd46;
	setp.gtu.f64	%p979, %fd3484, 0d7FF0000000000000;
	mov.f64 	%fd5616, %fd5634;
	@%p979 bra 	BB5_760;

	and.b32  	%r1258, %r21, 2147483647;
	setp.ne.s32	%p980, %r1258, 2146435072;
	@%p980 bra 	BB5_755;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1259, %temp}, %fd46;
	}
	setp.eq.s32	%p981, %r1259, 0;
	@%p981 bra 	BB5_759;
	bra.uni 	BB5_755;

BB5_759:
	setp.gt.f64	%p984, %fd252, 0d3FF0000000000000;
	selp.b32	%r1268, 2146435072, 0, %p984;
	xor.b32  	%r1269, %r1268, 2146435072;
	setp.lt.s32	%p985, %r21, 0;
	selp.b32	%r1270, %r1269, %r1268, %p985;
	setp.eq.f64	%p986, %fd249, 0dBFF0000000000000;
	selp.b32	%r1271, 1072693248, %r1270, %p986;
	mov.u32 	%r1272, 0;
	mov.b64 	%fd5616, {%r1272, %r1271};
	bra.uni 	BB5_760;

BB5_3660:
	setp.gt.s32	%p4049, %r88, -1;
	@%p4049 bra 	BB5_3663;

	cvt.rzi.f64.f64	%fd4241, %fd46;
	setp.neu.f64	%p4050, %fd4241, %fd46;
	selp.f64	%fd6129, 0dFFF8000000000000, %fd6129, %p4050;

BB5_3663:
	@%p1836 bra 	BB5_3664;

	setp.gtu.f64	%p4054, %fd1112, 0d7FF0000000000000;
	mov.f64 	%fd6130, %fd1141;
	@%p4054 bra 	BB5_3674;

	abs.f64 	%fd4242, %fd46;
	setp.gtu.f64	%p4055, %fd4242, 0d7FF0000000000000;
	mov.f64 	%fd6130, %fd1141;
	@%p4055 bra 	BB5_3674;

	and.b32  	%r5213, %r94, 2147483647;
	setp.ne.s32	%p4056, %r5213, 2146435072;
	@%p4056 bra 	BB5_3669;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5214, %temp}, %fd46;
	}
	setp.eq.s32	%p4057, %r5214, 0;
	@%p4057 bra 	BB5_3673;
	bra.uni 	BB5_3669;

BB5_3673:
	setp.gt.f64	%p4060, %fd1112, 0d3FF0000000000000;
	selp.b32	%r5223, 2146435072, 0, %p4060;
	xor.b32  	%r5224, %r5223, 2146435072;
	setp.lt.s32	%p4061, %r94, 0;
	selp.b32	%r5225, %r5224, %r5223, %p4061;
	setp.eq.f64	%p4062, %fd1110, 0dBFF0000000000000;
	selp.b32	%r5226, 1072693248, %r5225, %p4062;
	mov.u32 	%r5227, 0;
	mov.b64 	%fd6130, {%r5227, %r5226};
	bra.uni 	BB5_3674;

BB5_750:
	mov.f64 	%fd5616, %fd5615;

BB5_760:
	mov.f64 	%fd5618, %fd668;
	@!%p15 bra 	BB5_762;
	bra.uni 	BB5_761;

BB5_761:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1273}, %fd668;
	}
	xor.b32  	%r1274, %r1273, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1275, %temp}, %fd668;
	}
	mov.b64 	%fd5618, {%r1275, %r1274};

BB5_762:
	@%p401 bra 	BB5_765;
	bra.uni 	BB5_763;

BB5_765:
	selp.b32	%r1276, %r19, 0, %p437;
	or.b32  	%r1277, %r1276, 2146435072;
	setp.lt.s32	%p991, %r23, 0;
	selp.b32	%r1278, %r1277, %r1276, %p991;
	mov.u32 	%r1279, 0;
	mov.b64 	%fd5618, {%r1279, %r1278};
	bra.uni 	BB5_766;

BB5_3664:
	mov.f64 	%fd6130, %fd6129;

BB5_3674:
	mov.f64 	%fd6132, %fd1145;
	@!%p76 bra 	BB5_3676;
	bra.uni 	BB5_3675;

BB5_3675:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5228}, %fd1145;
	}
	xor.b32  	%r5229, %r5228, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5230, %temp}, %fd1145;
	}
	mov.b64 	%fd6132, {%r5230, %r5229};

BB5_3676:
	@%p1809 bra 	BB5_3679;
	bra.uni 	BB5_3677;

BB5_3679:
	selp.b32	%r5231, %r92, 0, %p1848;
	or.b32  	%r5232, %r5231, 2146435072;
	setp.lt.s32	%p4067, %r96, 0;
	selp.b32	%r5233, %r5232, %r5231, %p4067;
	mov.u32 	%r5234, 0;
	mov.b64 	%fd6132, {%r5234, %r5233};
	bra.uni 	BB5_3680;

BB5_763:
	setp.gt.s32	%p988, %r19, -1;
	@%p988 bra 	BB5_766;

	cvt.rzi.f64.f64	%fd3485, %fd43;
	setp.neu.f64	%p989, %fd3485, %fd43;
	selp.f64	%fd5618, 0dFFF8000000000000, %fd5618, %p989;

BB5_766:
	@%p444 bra 	BB5_767;

	setp.gtu.f64	%p993, %fd263, 0d7FF0000000000000;
	mov.f64 	%fd5619, %fd5631;
	@%p993 bra 	BB5_777;

	abs.f64 	%fd3486, %fd43;
	setp.gtu.f64	%p994, %fd3486, 0d7FF0000000000000;
	mov.f64 	%fd5619, %fd5631;
	@%p994 bra 	BB5_777;

	and.b32  	%r1280, %r23, 2147483647;
	setp.ne.s32	%p995, %r1280, 2146435072;
	@%p995 bra 	BB5_772;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1281, %temp}, %fd43;
	}
	setp.eq.s32	%p996, %r1281, 0;
	@%p996 bra 	BB5_776;
	bra.uni 	BB5_772;

BB5_776:
	setp.gt.f64	%p999, %fd263, 0d3FF0000000000000;
	selp.b32	%r1290, 2146435072, 0, %p999;
	xor.b32  	%r1291, %r1290, 2146435072;
	setp.lt.s32	%p1000, %r23, 0;
	selp.b32	%r1292, %r1291, %r1290, %p1000;
	setp.eq.f64	%p1001, %fd250, 0dBFF0000000000000;
	selp.b32	%r1293, 1072693248, %r1292, %p1001;
	mov.u32 	%r1294, 0;
	mov.b64 	%fd5619, {%r1294, %r1293};
	bra.uni 	BB5_777;

BB5_3677:
	setp.gt.s32	%p4064, %r92, -1;
	@%p4064 bra 	BB5_3680;

	cvt.rzi.f64.f64	%fd4243, %fd43;
	setp.neu.f64	%p4065, %fd4243, %fd43;
	selp.f64	%fd6132, 0dFFF8000000000000, %fd6132, %p4065;

BB5_3680:
	@%p1855 bra 	BB5_3681;

	setp.gtu.f64	%p4069, %fd1123, 0d7FF0000000000000;
	mov.f64 	%fd6133, %fd1151;
	@%p4069 bra 	BB5_3691;

	abs.f64 	%fd4244, %fd43;
	setp.gtu.f64	%p4070, %fd4244, 0d7FF0000000000000;
	mov.f64 	%fd6133, %fd1151;
	@%p4070 bra 	BB5_3691;

	and.b32  	%r5235, %r96, 2147483647;
	setp.ne.s32	%p4071, %r5235, 2146435072;
	@%p4071 bra 	BB5_3686;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5236, %temp}, %fd43;
	}
	setp.eq.s32	%p4072, %r5236, 0;
	@%p4072 bra 	BB5_3690;
	bra.uni 	BB5_3686;

BB5_3690:
	setp.gt.f64	%p4075, %fd1123, 0d3FF0000000000000;
	selp.b32	%r5245, 2146435072, 0, %p4075;
	xor.b32  	%r5246, %r5245, 2146435072;
	setp.lt.s32	%p4076, %r96, 0;
	selp.b32	%r5247, %r5246, %r5245, %p4076;
	setp.eq.f64	%p4077, %fd1111, 0dBFF0000000000000;
	selp.b32	%r5248, 1072693248, %r5247, %p4077;
	mov.u32 	%r5249, 0;
	mov.b64 	%fd6133, {%r5249, %r5248};
	bra.uni 	BB5_3691;

BB5_767:
	mov.f64 	%fd5619, %fd5618;

BB5_777:
	selp.f64	%fd3487, 0d3FF0000000000000, %fd5619, %p16;
	selp.f64	%fd3488, 0d3FF0000000000000, %fd5616, %p14;
	mul.f64 	%fd3489, %fd45, %fd3488;
	mul.f64 	%fd3490, %fd3489, %fd3487;
	sub.f64 	%fd3491, %fd580, %fd598;
	mul.f64 	%fd3492, %fd31, %fd64;
	mul.f64 	%fd3493, %fd297, %fd65;
	div.rn.f64 	%fd3494, %fd3493, %fd3492;
	mul.f64 	%fd3495, %fd3494, %fd3491;
	sub.f64 	%fd3496, %fd615, %fd3490;
	mul.f64 	%fd6246, %fd3495, %fd3496;
	@!%p9 bra 	BB5_779;
	bra.uni 	BB5_778;

BB5_778:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1295}, %fd638;
	}
	xor.b32  	%r1296, %r1295, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1297, %temp}, %fd638;
	}
	mov.b64 	%fd638, {%r1297, %r1296};

BB5_779:
	@%p382 bra 	BB5_782;
	bra.uni 	BB5_780;

BB5_782:
	selp.b32	%r1298, %r15, 0, %p380;
	or.b32  	%r1299, %r1298, 2146435072;
	setp.lt.s32	%p1006, %r16, 0;
	selp.b32	%r1300, %r1299, %r1298, %p1006;
	mov.u32 	%r1301, 0;
	mov.b64 	%fd638, {%r1301, %r1300};
	bra.uni 	BB5_783;

BB5_3681:
	mov.f64 	%fd6133, %fd6132;

BB5_3691:
	selp.f64	%fd4245, 0d3FF0000000000000, %fd6133, %p77;
	selp.f64	%fd4246, 0d3FF0000000000000, %fd6130, %p75;
	mul.f64 	%fd4247, %fd45, %fd4246;
	mul.f64 	%fd4248, %fd4247, %fd4245;
	sub.f64 	%fd4249, %fd2407, %fd2425;
	mul.f64 	%fd4250, %fd31, %fd64;
	mul.f64 	%fd4251, %fd1155, %fd65;
	div.rn.f64 	%fd4252, %fd4251, %fd4250;
	mul.f64 	%fd4253, %fd4252, %fd4249;
	sub.f64 	%fd4254, %fd2442, %fd4248;
	mul.f64 	%fd6246, %fd4253, %fd4254;
	@!%p71 bra 	BB5_3693;
	bra.uni 	BB5_3692;

BB5_3692:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5250}, %fd1113;
	}
	xor.b32  	%r5251, %r5250, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5252, %temp}, %fd1113;
	}
	mov.b64 	%fd1113, {%r5252, %r5251};

BB5_3693:
	@%p1792 bra 	BB5_3696;
	bra.uni 	BB5_3694;

BB5_3696:
	selp.b32	%r5253, %r88, 0, %p1790;
	or.b32  	%r5254, %r5253, 2146435072;
	setp.lt.s32	%p4082, %r89, 0;
	selp.b32	%r5255, %r5254, %r5253, %p4082;
	mov.u32 	%r5256, 0;
	mov.b64 	%fd1113, {%r5256, %r5255};
	bra.uni 	BB5_3697;

BB5_780:
	setp.gt.s32	%p1003, %r15, -1;
	@%p1003 bra 	BB5_783;

	cvt.rzi.f64.f64	%fd3498, %fd45;
	setp.neu.f64	%p1004, %fd3498, %fd45;
	selp.f64	%fd638, 0dFFF8000000000000, %fd638, %p1004;

BB5_783:
	@%p387 bra 	BB5_784;

	setp.gtu.f64	%p1008, %fd252, 0d7FF0000000000000;
	@%p1008 bra 	BB5_794;

	abs.f64 	%fd3499, %fd45;
	setp.gtu.f64	%p1009, %fd3499, 0d7FF0000000000000;
	@%p1009 bra 	BB5_794;

	and.b32  	%r1302, %r16, 2147483647;
	setp.ne.s32	%p1010, %r1302, 2146435072;
	@%p1010 bra 	BB5_789;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1303, %temp}, %fd45;
	}
	setp.eq.s32	%p1011, %r1303, 0;
	@%p1011 bra 	BB5_793;
	bra.uni 	BB5_789;

BB5_793:
	setp.gt.f64	%p1014, %fd252, 0d3FF0000000000000;
	selp.b32	%r1312, 2146435072, 0, %p1014;
	xor.b32  	%r1313, %r1312, 2146435072;
	setp.lt.s32	%p1015, %r16, 0;
	selp.b32	%r1314, %r1313, %r1312, %p1015;
	setp.eq.f64	%p1016, %fd249, 0dBFF0000000000000;
	selp.b32	%r1315, 1072693248, %r1314, %p1016;
	mov.u32 	%r1316, 0;
	mov.b64 	%fd5622, {%r1316, %r1315};
	bra.uni 	BB5_794;

BB5_3694:
	setp.gt.s32	%p4079, %r88, -1;
	@%p4079 bra 	BB5_3697;

	cvt.rzi.f64.f64	%fd4255, %fd45;
	setp.neu.f64	%p4080, %fd4255, %fd45;
	selp.f64	%fd1113, 0dFFF8000000000000, %fd1113, %p4080;

BB5_3697:
	@%p1797 bra 	BB5_3698;

	setp.gtu.f64	%p4084, %fd1112, 0d7FF0000000000000;
	@%p4084 bra 	BB5_3708;

	abs.f64 	%fd4256, %fd45;
	setp.gtu.f64	%p4085, %fd4256, 0d7FF0000000000000;
	@%p4085 bra 	BB5_3708;

	and.b32  	%r5257, %r89, 2147483647;
	setp.ne.s32	%p4086, %r5257, 2146435072;
	@%p4086 bra 	BB5_3703;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5258, %temp}, %fd45;
	}
	setp.eq.s32	%p4087, %r5258, 0;
	@%p4087 bra 	BB5_3707;
	bra.uni 	BB5_3703;

BB5_3707:
	setp.gt.f64	%p4090, %fd1112, 0d3FF0000000000000;
	selp.b32	%r5267, 2146435072, 0, %p4090;
	xor.b32  	%r5268, %r5267, 2146435072;
	setp.lt.s32	%p4091, %r89, 0;
	selp.b32	%r5269, %r5268, %r5267, %p4091;
	setp.eq.f64	%p4092, %fd1110, 0dBFF0000000000000;
	selp.b32	%r5270, 1072693248, %r5269, %p4092;
	mov.u32 	%r5271, 0;
	mov.b64 	%fd1119, {%r5271, %r5270};
	bra.uni 	BB5_3708;

BB5_784:
	mov.f64 	%fd5622, %fd638;

BB5_794:
	selp.f64	%fd642, 0d3FF0000000000000, %fd5622, %p10;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd47;
	}
	bfe.u32 	%r1317, %r45, 20, 11;
	add.s32 	%r1318, %r1317, -1012;
	mov.b64 	 %rd722, %fd47;
	shl.b64 	%rd44, %rd722, %r1318;
	setp.eq.s64	%p1017, %rd44, -9223372036854775808;
	// Callseq Start 95
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd263;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd47;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd648, [retval0+0];
	
	//{
	}// Callseq End 95
	and.pred  	%p39, %p400, %p1017;
	@!%p39 bra 	BB5_796;
	bra.uni 	BB5_795;

BB5_795:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1319}, %fd648;
	}
	xor.b32  	%r1320, %r1319, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1321, %temp}, %fd648;
	}
	mov.b64 	%fd648, {%r1321, %r1320};

BB5_796:
	@%p401 bra 	BB5_799;
	bra.uni 	BB5_797;

BB5_799:
	selp.b32	%r1322, %r19, 0, %p1017;
	or.b32  	%r1323, %r1322, 2146435072;
	setp.lt.s32	%p1023, %r45, 0;
	selp.b32	%r1324, %r1323, %r1322, %p1023;
	mov.u32 	%r1325, 0;
	mov.b64 	%fd648, {%r1325, %r1324};
	bra.uni 	BB5_800;

BB5_3698:
	mov.f64 	%fd1119, %fd1113;

BB5_3708:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r165}, %fd47;
	}
	bfe.u32 	%r5272, %r165, 20, 11;
	add.s32 	%r5273, %r5272, -1012;
	mov.b64 	 %rd797, %fd47;
	shl.b64 	%rd85, %rd797, %r5273;
	setp.eq.s64	%p4093, %rd85, -9223372036854775808;
	// Callseq Start 181
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1123;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd47;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2473, [retval0+0];
	
	//{
	}// Callseq End 181
	and.pred  	%p153, %p1808, %p4093;
	@!%p153 bra 	BB5_3710;
	bra.uni 	BB5_3709;

BB5_3709:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5274}, %fd2473;
	}
	xor.b32  	%r5275, %r5274, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5276, %temp}, %fd2473;
	}
	mov.b64 	%fd2473, {%r5276, %r5275};

BB5_3710:
	@%p1809 bra 	BB5_3713;
	bra.uni 	BB5_3711;

BB5_3713:
	selp.b32	%r5277, %r92, 0, %p4093;
	or.b32  	%r5278, %r5277, 2146435072;
	setp.lt.s32	%p4099, %r165, 0;
	selp.b32	%r5279, %r5278, %r5277, %p4099;
	mov.u32 	%r5280, 0;
	mov.b64 	%fd2473, {%r5280, %r5279};
	bra.uni 	BB5_3714;

BB5_797:
	setp.gt.s32	%p1020, %r19, -1;
	@%p1020 bra 	BB5_800;

	cvt.rzi.f64.f64	%fd3500, %fd47;
	setp.neu.f64	%p1021, %fd3500, %fd47;
	selp.f64	%fd648, 0dFFF8000000000000, %fd648, %p1021;

BB5_800:
	add.f64 	%fd5625, %fd47, %fd250;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1326}, %fd5625;
	}
	and.b32  	%r1327, %r1326, 2146435072;
	setp.ne.s32	%p1024, %r1327, 2146435072;
	@%p1024 bra 	BB5_801;

	setp.gtu.f64	%p1025, %fd263, 0d7FF0000000000000;
	@%p1025 bra 	BB5_811;

	abs.f64 	%fd3501, %fd47;
	setp.gtu.f64	%p1026, %fd3501, 0d7FF0000000000000;
	@%p1026 bra 	BB5_811;

	and.b32  	%r1328, %r45, 2147483647;
	setp.ne.s32	%p1027, %r1328, 2146435072;
	@%p1027 bra 	BB5_806;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1329, %temp}, %fd47;
	}
	setp.eq.s32	%p1028, %r1329, 0;
	@%p1028 bra 	BB5_810;
	bra.uni 	BB5_806;

BB5_810:
	setp.gt.f64	%p1031, %fd263, 0d3FF0000000000000;
	selp.b32	%r1338, 2146435072, 0, %p1031;
	xor.b32  	%r1339, %r1338, 2146435072;
	setp.lt.s32	%p1032, %r45, 0;
	selp.b32	%r1340, %r1339, %r1338, %p1032;
	setp.eq.f64	%p1033, %fd250, 0dBFF0000000000000;
	selp.b32	%r1341, 1072693248, %r1340, %p1033;
	mov.u32 	%r1342, 0;
	mov.b64 	%fd5625, {%r1342, %r1341};
	bra.uni 	BB5_811;

BB5_3711:
	setp.gt.s32	%p4096, %r92, -1;
	@%p4096 bra 	BB5_3714;

	cvt.rzi.f64.f64	%fd4257, %fd47;
	setp.neu.f64	%p4097, %fd4257, %fd47;
	selp.f64	%fd2473, 0dFFF8000000000000, %fd2473, %p4097;

BB5_3714:
	add.f64 	%fd6139, %fd47, %fd1111;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5281}, %fd6139;
	}
	and.b32  	%r5282, %r5281, 2146435072;
	setp.ne.s32	%p4100, %r5282, 2146435072;
	@%p4100 bra 	BB5_3715;

	setp.gtu.f64	%p4101, %fd1123, 0d7FF0000000000000;
	@%p4101 bra 	BB5_3725;

	abs.f64 	%fd4258, %fd47;
	setp.gtu.f64	%p4102, %fd4258, 0d7FF0000000000000;
	@%p4102 bra 	BB5_3725;

	and.b32  	%r5283, %r165, 2147483647;
	setp.ne.s32	%p4103, %r5283, 2146435072;
	@%p4103 bra 	BB5_3720;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5284, %temp}, %fd47;
	}
	setp.eq.s32	%p4104, %r5284, 0;
	@%p4104 bra 	BB5_3724;
	bra.uni 	BB5_3720;

BB5_3724:
	setp.gt.f64	%p4107, %fd1123, 0d3FF0000000000000;
	selp.b32	%r5293, 2146435072, 0, %p4107;
	xor.b32  	%r5294, %r5293, 2146435072;
	setp.lt.s32	%p4108, %r165, 0;
	selp.b32	%r5295, %r5294, %r5293, %p4108;
	setp.eq.f64	%p4109, %fd1111, 0dBFF0000000000000;
	selp.b32	%r5296, 1072693248, %r5295, %p4109;
	mov.u32 	%r5297, 0;
	mov.b64 	%fd6139, {%r5297, %r5296};
	bra.uni 	BB5_3725;

BB5_801:
	mov.f64 	%fd5625, %fd648;

BB5_811:
	setp.eq.f64	%p1034, %fd47, 0d0000000000000000;
	or.pred  	%p1036, %p416, %p1034;
	selp.f64	%fd3502, 0d3FF0000000000000, %fd5625, %p1036;
	mul.f64 	%fd3503, %fd93, %fd642;
	mul.f64 	%fd653, %fd3503, %fd3502;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r46}, %fd48;
	}
	bfe.u32 	%r1343, %r46, 20, 11;
	add.s32 	%r1344, %r1343, -1012;
	mov.b64 	 %rd723, %fd48;
	shl.b64 	%rd45, %rd723, %r1344;
	setp.eq.s64	%p1037, %rd45, -9223372036854775808;
	// Callseq Start 96
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd252;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd48;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd659, [retval0+0];
	
	//{
	}// Callseq End 96
	and.pred  	%p40, %p381, %p1037;
	@!%p40 bra 	BB5_813;
	bra.uni 	BB5_812;

BB5_812:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1345}, %fd659;
	}
	xor.b32  	%r1346, %r1345, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1347, %temp}, %fd659;
	}
	mov.b64 	%fd659, {%r1347, %r1346};

BB5_813:
	@%p382 bra 	BB5_816;
	bra.uni 	BB5_814;

BB5_816:
	selp.b32	%r1348, %r15, 0, %p1037;
	or.b32  	%r1349, %r1348, 2146435072;
	setp.lt.s32	%p1043, %r46, 0;
	selp.b32	%r1350, %r1349, %r1348, %p1043;
	mov.u32 	%r1351, 0;
	mov.b64 	%fd659, {%r1351, %r1350};
	bra.uni 	BB5_817;

BB5_3715:
	mov.f64 	%fd6139, %fd2473;

BB5_3725:
	setp.eq.f64	%p4110, %fd47, 0d0000000000000000;
	or.pred  	%p4112, %p1824, %p4110;
	selp.f64	%fd4259, 0d3FF0000000000000, %fd6139, %p4112;
	selp.f64	%fd4260, 0d3FF0000000000000, %fd1119, %p1831;
	mul.f64 	%fd4261, %fd93, %fd4260;
	mul.f64 	%fd2478, %fd4261, %fd4259;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r166}, %fd48;
	}
	bfe.u32 	%r5298, %r166, 20, 11;
	add.s32 	%r5299, %r5298, -1012;
	mov.b64 	 %rd798, %fd48;
	shl.b64 	%rd86, %rd798, %r5299;
	setp.eq.s64	%p4116, %rd86, -9223372036854775808;
	// Callseq Start 182
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1112;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd48;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2484, [retval0+0];
	
	//{
	}// Callseq End 182
	and.pred  	%p154, %p1791, %p4116;
	@!%p154 bra 	BB5_3727;
	bra.uni 	BB5_3726;

BB5_3726:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5300}, %fd2484;
	}
	xor.b32  	%r5301, %r5300, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5302, %temp}, %fd2484;
	}
	mov.b64 	%fd2484, {%r5302, %r5301};

BB5_3727:
	@%p1792 bra 	BB5_3730;
	bra.uni 	BB5_3728;

BB5_3730:
	selp.b32	%r5303, %r88, 0, %p4116;
	or.b32  	%r5304, %r5303, 2146435072;
	setp.lt.s32	%p4122, %r166, 0;
	selp.b32	%r5305, %r5304, %r5303, %p4122;
	mov.u32 	%r5306, 0;
	mov.b64 	%fd2484, {%r5306, %r5305};
	bra.uni 	BB5_3731;

BB5_814:
	setp.gt.s32	%p1040, %r15, -1;
	@%p1040 bra 	BB5_817;

	cvt.rzi.f64.f64	%fd3504, %fd48;
	setp.neu.f64	%p1041, %fd3504, %fd48;
	selp.f64	%fd659, 0dFFF8000000000000, %fd659, %p1041;

BB5_817:
	add.f64 	%fd5628, %fd249, %fd48;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1352}, %fd5628;
	}
	and.b32  	%r1353, %r1352, 2146435072;
	setp.ne.s32	%p1044, %r1353, 2146435072;
	@%p1044 bra 	BB5_818;

	setp.gtu.f64	%p1045, %fd252, 0d7FF0000000000000;
	@%p1045 bra 	BB5_828;

	abs.f64 	%fd3505, %fd48;
	setp.gtu.f64	%p1046, %fd3505, 0d7FF0000000000000;
	@%p1046 bra 	BB5_828;

	and.b32  	%r1354, %r46, 2147483647;
	setp.ne.s32	%p1047, %r1354, 2146435072;
	@%p1047 bra 	BB5_823;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1355, %temp}, %fd48;
	}
	setp.eq.s32	%p1048, %r1355, 0;
	@%p1048 bra 	BB5_827;
	bra.uni 	BB5_823;

BB5_827:
	setp.gt.f64	%p1051, %fd252, 0d3FF0000000000000;
	selp.b32	%r1364, 2146435072, 0, %p1051;
	xor.b32  	%r1365, %r1364, 2146435072;
	setp.lt.s32	%p1052, %r46, 0;
	selp.b32	%r1366, %r1365, %r1364, %p1052;
	setp.eq.f64	%p1053, %fd249, 0dBFF0000000000000;
	selp.b32	%r1367, 1072693248, %r1366, %p1053;
	mov.u32 	%r1368, 0;
	mov.b64 	%fd5628, {%r1368, %r1367};
	bra.uni 	BB5_828;

BB5_3728:
	setp.gt.s32	%p4119, %r88, -1;
	@%p4119 bra 	BB5_3731;

	cvt.rzi.f64.f64	%fd4262, %fd48;
	setp.neu.f64	%p4120, %fd4262, %fd48;
	selp.f64	%fd2484, 0dFFF8000000000000, %fd2484, %p4120;

BB5_3731:
	add.f64 	%fd6142, %fd1110, %fd48;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5307}, %fd6142;
	}
	and.b32  	%r5308, %r5307, 2146435072;
	setp.ne.s32	%p4123, %r5308, 2146435072;
	@%p4123 bra 	BB5_3732;

	setp.gtu.f64	%p4124, %fd1112, 0d7FF0000000000000;
	@%p4124 bra 	BB5_3742;

	abs.f64 	%fd4263, %fd48;
	setp.gtu.f64	%p4125, %fd4263, 0d7FF0000000000000;
	@%p4125 bra 	BB5_3742;

	and.b32  	%r5309, %r166, 2147483647;
	setp.ne.s32	%p4126, %r5309, 2146435072;
	@%p4126 bra 	BB5_3737;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5310, %temp}, %fd48;
	}
	setp.eq.s32	%p4127, %r5310, 0;
	@%p4127 bra 	BB5_3741;
	bra.uni 	BB5_3737;

BB5_3741:
	setp.gt.f64	%p4130, %fd1112, 0d3FF0000000000000;
	selp.b32	%r5319, 2146435072, 0, %p4130;
	xor.b32  	%r5320, %r5319, 2146435072;
	setp.lt.s32	%p4131, %r166, 0;
	selp.b32	%r5321, %r5320, %r5319, %p4131;
	setp.eq.f64	%p4132, %fd1110, 0dBFF0000000000000;
	selp.b32	%r5322, 1072693248, %r5321, %p4132;
	mov.u32 	%r5323, 0;
	mov.b64 	%fd6142, {%r5323, %r5322};
	bra.uni 	BB5_3742;

BB5_818:
	mov.f64 	%fd5628, %fd659;

BB5_828:
	@!%p15 bra 	BB5_830;
	bra.uni 	BB5_829;

BB5_829:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1369}, %fd668;
	}
	xor.b32  	%r1370, %r1369, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1371, %temp}, %fd668;
	}
	mov.b64 	%fd668, {%r1371, %r1370};

BB5_830:
	@%p401 bra 	BB5_833;
	bra.uni 	BB5_831;

BB5_833:
	selp.b32	%r1372, %r19, 0, %p437;
	or.b32  	%r1373, %r1372, 2146435072;
	setp.lt.s32	%p1058, %r23, 0;
	selp.b32	%r1374, %r1373, %r1372, %p1058;
	mov.u32 	%r1375, 0;
	mov.b64 	%fd668, {%r1375, %r1374};
	bra.uni 	BB5_834;

BB5_3732:
	mov.f64 	%fd6142, %fd2484;

BB5_3742:
	@!%p76 bra 	BB5_3744;
	bra.uni 	BB5_3743;

BB5_3743:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5324}, %fd1145;
	}
	xor.b32  	%r5325, %r5324, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5326, %temp}, %fd1145;
	}
	mov.b64 	%fd1145, {%r5326, %r5325};

BB5_3744:
	@%p1809 bra 	BB5_3747;
	bra.uni 	BB5_3745;

BB5_3747:
	selp.b32	%r5327, %r92, 0, %p1848;
	or.b32  	%r5328, %r5327, 2146435072;
	setp.lt.s32	%p4137, %r96, 0;
	selp.b32	%r5329, %r5328, %r5327, %p4137;
	mov.u32 	%r5330, 0;
	mov.b64 	%fd1145, {%r5330, %r5329};
	bra.uni 	BB5_3748;

BB5_831:
	setp.gt.s32	%p1055, %r19, -1;
	@%p1055 bra 	BB5_834;

	cvt.rzi.f64.f64	%fd3506, %fd43;
	setp.neu.f64	%p1056, %fd3506, %fd43;
	selp.f64	%fd668, 0dFFF8000000000000, %fd668, %p1056;

BB5_834:
	@%p444 bra 	BB5_835;

	setp.gtu.f64	%p1060, %fd263, 0d7FF0000000000000;
	@%p1060 bra 	BB5_845;

	abs.f64 	%fd3507, %fd43;
	setp.gtu.f64	%p1061, %fd3507, 0d7FF0000000000000;
	@%p1061 bra 	BB5_845;

	and.b32  	%r1376, %r23, 2147483647;
	setp.ne.s32	%p1062, %r1376, 2146435072;
	@%p1062 bra 	BB5_840;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1377, %temp}, %fd43;
	}
	setp.eq.s32	%p1063, %r1377, 0;
	@%p1063 bra 	BB5_844;
	bra.uni 	BB5_840;

BB5_844:
	setp.gt.f64	%p1066, %fd263, 0d3FF0000000000000;
	selp.b32	%r1386, 2146435072, 0, %p1066;
	xor.b32  	%r1387, %r1386, 2146435072;
	setp.lt.s32	%p1067, %r23, 0;
	selp.b32	%r1388, %r1387, %r1386, %p1067;
	setp.eq.f64	%p1068, %fd250, 0dBFF0000000000000;
	selp.b32	%r1389, 1072693248, %r1388, %p1068;
	mov.u32 	%r1390, 0;
	mov.b64 	%fd5631, {%r1390, %r1389};
	bra.uni 	BB5_845;

BB5_3745:
	setp.gt.s32	%p4134, %r92, -1;
	@%p4134 bra 	BB5_3748;

	cvt.rzi.f64.f64	%fd4264, %fd43;
	setp.neu.f64	%p4135, %fd4264, %fd43;
	selp.f64	%fd1145, 0dFFF8000000000000, %fd1145, %p4135;

BB5_3748:
	@%p1855 bra 	BB5_3749;

	setp.gtu.f64	%p4139, %fd1123, 0d7FF0000000000000;
	@%p4139 bra 	BB5_3759;

	abs.f64 	%fd4265, %fd43;
	setp.gtu.f64	%p4140, %fd4265, 0d7FF0000000000000;
	@%p4140 bra 	BB5_3759;

	and.b32  	%r5331, %r96, 2147483647;
	setp.ne.s32	%p4141, %r5331, 2146435072;
	@%p4141 bra 	BB5_3754;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5332, %temp}, %fd43;
	}
	setp.eq.s32	%p4142, %r5332, 0;
	@%p4142 bra 	BB5_3758;
	bra.uni 	BB5_3754;

BB5_3758:
	setp.gt.f64	%p4145, %fd1123, 0d3FF0000000000000;
	selp.b32	%r5341, 2146435072, 0, %p4145;
	xor.b32  	%r5342, %r5341, 2146435072;
	setp.lt.s32	%p4146, %r96, 0;
	selp.b32	%r5343, %r5342, %r5341, %p4146;
	setp.eq.f64	%p4147, %fd1111, 0dBFF0000000000000;
	selp.b32	%r5344, 1072693248, %r5343, %p4147;
	mov.u32 	%r5345, 0;
	mov.b64 	%fd1151, {%r5345, %r5344};
	bra.uni 	BB5_3759;

BB5_835:
	mov.f64 	%fd5631, %fd668;

BB5_845:
	selp.f64	%fd3508, 0d3FF0000000000000, %fd5631, %p16;
	setp.eq.f64	%p1070, %fd48, 0d0000000000000000;
	or.pred  	%p1071, %p397, %p1070;
	selp.f64	%fd3509, 0d3FF0000000000000, %fd5628, %p1071;
	mul.f64 	%fd3510, %fd94, %fd3509;
	mul.f64 	%fd672, %fd3510, %fd3508;
	@!%p13 bra 	BB5_847;
	bra.uni 	BB5_846;

BB5_846:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1391}, %fd677;
	}
	xor.b32  	%r1392, %r1391, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1393, %temp}, %fd677;
	}
	mov.b64 	%fd677, {%r1393, %r1392};

BB5_847:
	@%p382 bra 	BB5_850;
	bra.uni 	BB5_848;

BB5_850:
	selp.b32	%r1394, %r15, 0, %p418;
	or.b32  	%r1395, %r1394, 2146435072;
	setp.lt.s32	%p1076, %r21, 0;
	selp.b32	%r1396, %r1395, %r1394, %p1076;
	mov.u32 	%r1397, 0;
	mov.b64 	%fd677, {%r1397, %r1396};
	bra.uni 	BB5_851;

BB5_3749:
	mov.f64 	%fd1151, %fd1145;

BB5_3759:
	selp.f64	%fd4266, 0d3FF0000000000000, %fd1151, %p77;
	setp.eq.f64	%p4149, %fd48, 0d0000000000000000;
	or.pred  	%p4150, %p1829, %p4149;
	selp.f64	%fd4267, 0d3FF0000000000000, %fd6142, %p4150;
	mul.f64 	%fd4268, %fd94, %fd4267;
	mul.f64 	%fd2497, %fd4268, %fd4266;
	@!%p74 bra 	BB5_3761;
	bra.uni 	BB5_3760;

BB5_3760:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5346}, %fd1134;
	}
	xor.b32  	%r5347, %r5346, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5348, %temp}, %fd1134;
	}
	mov.b64 	%fd1134, {%r5348, %r5347};

BB5_3761:
	@%p1792 bra 	BB5_3764;
	bra.uni 	BB5_3762;

BB5_3764:
	selp.b32	%r5349, %r88, 0, %p1826;
	or.b32  	%r5350, %r5349, 2146435072;
	setp.lt.s32	%p4155, %r94, 0;
	selp.b32	%r5351, %r5350, %r5349, %p4155;
	mov.u32 	%r5352, 0;
	mov.b64 	%fd1134, {%r5352, %r5351};
	bra.uni 	BB5_3765;

BB5_848:
	setp.gt.s32	%p1073, %r15, -1;
	@%p1073 bra 	BB5_851;

	cvt.rzi.f64.f64	%fd3511, %fd46;
	setp.neu.f64	%p1074, %fd3511, %fd46;
	selp.f64	%fd677, 0dFFF8000000000000, %fd677, %p1074;

BB5_851:
	@%p425 bra 	BB5_852;

	setp.gtu.f64	%p1078, %fd252, 0d7FF0000000000000;
	@%p1078 bra 	BB5_862;

	abs.f64 	%fd3512, %fd46;
	setp.gtu.f64	%p1079, %fd3512, 0d7FF0000000000000;
	@%p1079 bra 	BB5_862;

	and.b32  	%r1398, %r21, 2147483647;
	setp.ne.s32	%p1080, %r1398, 2146435072;
	@%p1080 bra 	BB5_857;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1399, %temp}, %fd46;
	}
	setp.eq.s32	%p1081, %r1399, 0;
	@%p1081 bra 	BB5_861;
	bra.uni 	BB5_857;

BB5_861:
	setp.gt.f64	%p1084, %fd252, 0d3FF0000000000000;
	selp.b32	%r1408, 2146435072, 0, %p1084;
	xor.b32  	%r1409, %r1408, 2146435072;
	setp.lt.s32	%p1085, %r21, 0;
	selp.b32	%r1410, %r1409, %r1408, %p1085;
	setp.eq.f64	%p1086, %fd249, 0dBFF0000000000000;
	selp.b32	%r1411, 1072693248, %r1410, %p1086;
	mov.u32 	%r1412, 0;
	mov.b64 	%fd5634, {%r1412, %r1411};
	bra.uni 	BB5_862;

BB5_3762:
	setp.gt.s32	%p4152, %r88, -1;
	@%p4152 bra 	BB5_3765;

	cvt.rzi.f64.f64	%fd4269, %fd46;
	setp.neu.f64	%p4153, %fd4269, %fd46;
	selp.f64	%fd1134, 0dFFF8000000000000, %fd1134, %p4153;

BB5_3765:
	@%p1836 bra 	BB5_3766;

	setp.gtu.f64	%p4157, %fd1112, 0d7FF0000000000000;
	@%p4157 bra 	BB5_3776;

	abs.f64 	%fd4270, %fd46;
	setp.gtu.f64	%p4158, %fd4270, 0d7FF0000000000000;
	@%p4158 bra 	BB5_3776;

	and.b32  	%r5353, %r94, 2147483647;
	setp.ne.s32	%p4159, %r5353, 2146435072;
	@%p4159 bra 	BB5_3771;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5354, %temp}, %fd46;
	}
	setp.eq.s32	%p4160, %r5354, 0;
	@%p4160 bra 	BB5_3775;
	bra.uni 	BB5_3771;

BB5_3775:
	setp.gt.f64	%p4163, %fd1112, 0d3FF0000000000000;
	selp.b32	%r5363, 2146435072, 0, %p4163;
	xor.b32  	%r5364, %r5363, 2146435072;
	setp.lt.s32	%p4164, %r94, 0;
	selp.b32	%r5365, %r5364, %r5363, %p4164;
	setp.eq.f64	%p4165, %fd1110, 0dBFF0000000000000;
	selp.b32	%r5366, 1072693248, %r5365, %p4165;
	mov.u32 	%r5367, 0;
	mov.b64 	%fd1141, {%r5367, %r5366};
	bra.uni 	BB5_3776;

BB5_852:
	mov.f64 	%fd5634, %fd677;

BB5_862:
	selp.f64	%fd681, 0d3FF0000000000000, %fd5634, %p14;
	@!%p11 bra 	BB5_864;
	bra.uni 	BB5_863;

BB5_863:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1413}, %fd686;
	}
	xor.b32  	%r1414, %r1413, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1415, %temp}, %fd686;
	}
	mov.b64 	%fd686, {%r1415, %r1414};

BB5_864:
	@%p401 bra 	BB5_867;
	bra.uni 	BB5_865;

BB5_867:
	selp.b32	%r1416, %r19, 0, %p399;
	or.b32  	%r1417, %r1416, 2146435072;
	setp.lt.s32	%p1091, %r18, 0;
	selp.b32	%r1418, %r1417, %r1416, %p1091;
	mov.u32 	%r1419, 0;
	mov.b64 	%fd686, {%r1419, %r1418};
	bra.uni 	BB5_868;

BB5_3766:
	mov.f64 	%fd1141, %fd1134;

BB5_3776:
	selp.f64	%fd2506, 0d3FF0000000000000, %fd1141, %p75;
	@!%p72 bra 	BB5_3778;
	bra.uni 	BB5_3777;

BB5_3777:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5368}, %fd1124;
	}
	xor.b32  	%r5369, %r5368, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5370, %temp}, %fd1124;
	}
	mov.b64 	%fd1124, {%r5370, %r5369};

BB5_3778:
	@%p1809 bra 	BB5_3781;
	bra.uni 	BB5_3779;

BB5_3781:
	selp.b32	%r5371, %r92, 0, %p1807;
	or.b32  	%r5372, %r5371, 2146435072;
	setp.lt.s32	%p4170, %r91, 0;
	selp.b32	%r5373, %r5372, %r5371, %p4170;
	mov.u32 	%r5374, 0;
	mov.b64 	%fd1124, {%r5374, %r5373};
	bra.uni 	BB5_3782;

BB5_865:
	setp.gt.s32	%p1088, %r19, -1;
	@%p1088 bra 	BB5_868;

	cvt.rzi.f64.f64	%fd3513, %fd44;
	setp.neu.f64	%p1089, %fd3513, %fd44;
	selp.f64	%fd686, 0dFFF8000000000000, %fd686, %p1089;

BB5_868:
	@%p406 bra 	BB5_869;

	setp.gtu.f64	%p1093, %fd263, 0d7FF0000000000000;
	@%p1093 bra 	BB5_879;

	abs.f64 	%fd3514, %fd44;
	setp.gtu.f64	%p1094, %fd3514, 0d7FF0000000000000;
	@%p1094 bra 	BB5_879;

	and.b32  	%r1420, %r18, 2147483647;
	setp.ne.s32	%p1095, %r1420, 2146435072;
	@%p1095 bra 	BB5_874;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1421, %temp}, %fd44;
	}
	setp.eq.s32	%p1096, %r1421, 0;
	@%p1096 bra 	BB5_878;
	bra.uni 	BB5_874;

BB5_878:
	setp.gt.f64	%p1099, %fd263, 0d3FF0000000000000;
	selp.b32	%r1430, 2146435072, 0, %p1099;
	xor.b32  	%r1431, %r1430, 2146435072;
	setp.lt.s32	%p1100, %r18, 0;
	selp.b32	%r1432, %r1431, %r1430, %p1100;
	setp.eq.f64	%p1101, %fd250, 0dBFF0000000000000;
	selp.b32	%r1433, 1072693248, %r1432, %p1101;
	mov.u32 	%r1434, 0;
	mov.b64 	%fd5637, {%r1434, %r1433};
	bra.uni 	BB5_879;

BB5_3779:
	setp.gt.s32	%p4167, %r92, -1;
	@%p4167 bra 	BB5_3782;

	cvt.rzi.f64.f64	%fd4271, %fd44;
	setp.neu.f64	%p4168, %fd4271, %fd44;
	selp.f64	%fd1124, 0dFFF8000000000000, %fd1124, %p4168;

BB5_3782:
	@%p1814 bra 	BB5_3783;

	setp.gtu.f64	%p4172, %fd1123, 0d7FF0000000000000;
	@%p4172 bra 	BB5_3793;

	abs.f64 	%fd4272, %fd44;
	setp.gtu.f64	%p4173, %fd4272, 0d7FF0000000000000;
	@%p4173 bra 	BB5_3793;

	and.b32  	%r5375, %r91, 2147483647;
	setp.ne.s32	%p4174, %r5375, 2146435072;
	@%p4174 bra 	BB5_3788;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5376, %temp}, %fd44;
	}
	setp.eq.s32	%p4175, %r5376, 0;
	@%p4175 bra 	BB5_3792;
	bra.uni 	BB5_3788;

BB5_3792:
	setp.gt.f64	%p4178, %fd1123, 0d3FF0000000000000;
	selp.b32	%r5385, 2146435072, 0, %p4178;
	xor.b32  	%r5386, %r5385, 2146435072;
	setp.lt.s32	%p4179, %r91, 0;
	selp.b32	%r5387, %r5386, %r5385, %p4179;
	setp.eq.f64	%p4180, %fd1111, 0dBFF0000000000000;
	selp.b32	%r5388, 1072693248, %r5387, %p4180;
	mov.u32 	%r5389, 0;
	mov.b64 	%fd1130, {%r5389, %r5388};
	bra.uni 	BB5_3793;

BB5_869:
	mov.f64 	%fd5637, %fd686;

BB5_879:
	selp.f64	%fd3515, 0d3FF0000000000000, %fd5637, %p12;
	mul.f64 	%fd3516, %fd49, %fd681;
	mul.f64 	%fd690, %fd3516, %fd3515;
	@!%p17 bra 	BB5_881;
	bra.uni 	BB5_880;

BB5_880:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1435}, %fd695;
	}
	xor.b32  	%r1436, %r1435, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1437, %temp}, %fd695;
	}
	mov.b64 	%fd695, {%r1437, %r1436};

BB5_881:
	@%p458 bra 	BB5_884;
	bra.uni 	BB5_882;

BB5_884:
	selp.b32	%r1438, %r25, 0, %p456;
	or.b32  	%r1439, %r1438, 2146435072;
	setp.lt.s32	%p1106, %r26, 0;
	selp.b32	%r1440, %r1439, %r1438, %p1106;
	mov.u32 	%r1441, 0;
	mov.b64 	%fd695, {%r1441, %r1440};
	bra.uni 	BB5_885;

BB5_3783:
	mov.f64 	%fd1130, %fd1124;

BB5_3793:
	selp.f64	%fd4273, 0d3FF0000000000000, %fd1130, %p73;
	mul.f64 	%fd4274, %fd49, %fd2506;
	mul.f64 	%fd2515, %fd4274, %fd4273;
	// Callseq Start 183
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1157;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2521, [retval0+0];
	
	//{
	}// Callseq End 183
	@!%p78 bra 	BB5_3795;
	bra.uni 	BB5_3794;

BB5_3794:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5390}, %fd2521;
	}
	xor.b32  	%r5391, %r5390, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5392, %temp}, %fd2521;
	}
	mov.b64 	%fd2521, {%r5392, %r5391};

BB5_3795:
	@%p1869 bra 	BB5_3798;
	bra.uni 	BB5_3796;

BB5_3798:
	selp.b32	%r5393, %r98, 0, %p1867;
	or.b32  	%r5394, %r5393, 2146435072;
	setp.lt.s32	%p4187, %r99, 0;
	selp.b32	%r5395, %r5394, %r5393, %p4187;
	mov.u32 	%r5396, 0;
	mov.b64 	%fd2521, {%r5396, %r5395};
	bra.uni 	BB5_3799;

BB5_882:
	setp.gt.s32	%p1103, %r25, -1;
	@%p1103 bra 	BB5_885;

	cvt.rzi.f64.f64	%fd3517, %fd34;
	setp.neu.f64	%p1104, %fd3517, %fd34;
	selp.f64	%fd695, 0dFFF8000000000000, %fd695, %p1104;

BB5_885:
	@%p743 bra 	BB5_886;

	setp.gtu.f64	%p1108, %fd299, 0d7FF0000000000000;
	@%p1108 bra 	BB5_896;

	abs.f64 	%fd3518, %fd34;
	setp.gtu.f64	%p1109, %fd3518, 0d7FF0000000000000;
	@%p1109 bra 	BB5_896;

	and.b32  	%r1442, %r26, 2147483647;
	setp.ne.s32	%p1110, %r1442, 2146435072;
	@%p1110 bra 	BB5_891;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1443, %temp}, %fd34;
	}
	setp.eq.s32	%p1111, %r1443, 0;
	@%p1111 bra 	BB5_895;
	bra.uni 	BB5_891;

BB5_895:
	setp.gt.f64	%p1114, %fd299, 0d3FF0000000000000;
	selp.b32	%r1452, 2146435072, 0, %p1114;
	xor.b32  	%r1453, %r1452, 2146435072;
	setp.lt.s32	%p1115, %r26, 0;
	selp.b32	%r1454, %r1453, %r1452, %p1115;
	setp.eq.f64	%p1116, %fd298, 0dBFF0000000000000;
	selp.b32	%r1455, 1072693248, %r1454, %p1116;
	mov.u32 	%r1456, 0;
	mov.b64 	%fd5640, {%r1456, %r1455};
	bra.uni 	BB5_896;

BB5_3796:
	setp.gt.s32	%p4184, %r98, -1;
	@%p4184 bra 	BB5_3799;

	cvt.rzi.f64.f64	%fd4275, %fd34;
	setp.neu.f64	%p4185, %fd4275, %fd34;
	selp.f64	%fd2521, 0dFFF8000000000000, %fd2521, %p4185;

BB5_3799:
	add.f64 	%fd6154, %fd1156, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5397}, %fd6154;
	}
	and.b32  	%r5398, %r5397, 2146435072;
	setp.ne.s32	%p4188, %r5398, 2146435072;
	@%p4188 bra 	BB5_3800;

	setp.gtu.f64	%p4189, %fd1157, 0d7FF0000000000000;
	@%p4189 bra 	BB5_3810;

	abs.f64 	%fd4276, %fd34;
	setp.gtu.f64	%p4190, %fd4276, 0d7FF0000000000000;
	@%p4190 bra 	BB5_3810;

	and.b32  	%r5399, %r99, 2147483647;
	setp.ne.s32	%p4191, %r5399, 2146435072;
	@%p4191 bra 	BB5_3805;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5400, %temp}, %fd34;
	}
	setp.eq.s32	%p4192, %r5400, 0;
	@%p4192 bra 	BB5_3809;
	bra.uni 	BB5_3805;

BB5_3809:
	setp.gt.f64	%p4195, %fd1157, 0d3FF0000000000000;
	selp.b32	%r5409, 2146435072, 0, %p4195;
	xor.b32  	%r5410, %r5409, 2146435072;
	setp.lt.s32	%p4196, %r99, 0;
	selp.b32	%r5411, %r5410, %r5409, %p4196;
	setp.eq.f64	%p4197, %fd1156, 0dBFF0000000000000;
	selp.b32	%r5412, 1072693248, %r5411, %p4197;
	mov.u32 	%r5413, 0;
	mov.b64 	%fd6154, {%r5413, %r5412};
	bra.uni 	BB5_3810;

BB5_886:
	mov.f64 	%fd5640, %fd695;

BB5_896:
	selp.f64	%fd3519, 0d3FF0000000000000, %fd5640, %p18;
	mul.f64 	%fd699, %fd297, %fd3519;
	@!%p19 bra 	BB5_898;
	bra.uni 	BB5_897;

BB5_897:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1457}, %fd704;
	}
	xor.b32  	%r1458, %r1457, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1459, %temp}, %fd704;
	}
	mov.b64 	%fd704, {%r1459, %r1458};

BB5_898:
	@%p477 bra 	BB5_901;
	bra.uni 	BB5_899;

BB5_901:
	selp.b32	%r1460, %r28, 0, %p475;
	or.b32  	%r1461, %r1460, 2146435072;
	setp.lt.s32	%p1121, %r29, 0;
	selp.b32	%r1462, %r1461, %r1460, %p1121;
	mov.u32 	%r1463, 0;
	mov.b64 	%fd704, {%r1463, %r1462};
	bra.uni 	BB5_902;

BB5_3800:
	mov.f64 	%fd6154, %fd2521;

BB5_3810:
	selp.f64	%fd4277, 0d3FF0000000000000, %fd6154, %p1906;
	mul.f64 	%fd2526, %fd1155, %fd4277;
	// Callseq Start 184
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1171;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2534, [retval0+0];
	
	//{
	}// Callseq End 184
	@!%p79 bra 	BB5_3812;
	bra.uni 	BB5_3811;

BB5_3811:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5414}, %fd2534;
	}
	xor.b32  	%r5415, %r5414, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5416, %temp}, %fd2534;
	}
	mov.b64 	%fd2534, {%r5416, %r5415};

BB5_3812:
	@%p1886 bra 	BB5_3815;
	bra.uni 	BB5_3813;

BB5_3815:
	selp.b32	%r5417, %r100, 0, %p1884;
	or.b32  	%r5418, %r5417, 2146435072;
	setp.lt.s32	%p4207, %r101, 0;
	selp.b32	%r5419, %r5418, %r5417, %p4207;
	mov.u32 	%r5420, 0;
	mov.b64 	%fd2534, {%r5420, %r5419};
	bra.uni 	BB5_3816;

BB5_899:
	setp.gt.s32	%p1118, %r28, -1;
	@%p1118 bra 	BB5_902;

	cvt.rzi.f64.f64	%fd3520, %fd36;
	setp.neu.f64	%p1119, %fd3520, %fd36;
	selp.f64	%fd704, 0dFFF8000000000000, %fd704, %p1119;

BB5_902:
	@%p799 bra 	BB5_903;

	setp.gtu.f64	%p1123, %fd311, 0d7FF0000000000000;
	@%p1123 bra 	BB5_913;

	abs.f64 	%fd3521, %fd36;
	setp.gtu.f64	%p1124, %fd3521, 0d7FF0000000000000;
	@%p1124 bra 	BB5_913;

	and.b32  	%r1464, %r29, 2147483647;
	setp.ne.s32	%p1125, %r1464, 2146435072;
	@%p1125 bra 	BB5_908;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1465, %temp}, %fd36;
	}
	setp.eq.s32	%p1126, %r1465, 0;
	@%p1126 bra 	BB5_912;
	bra.uni 	BB5_908;

BB5_912:
	setp.gt.f64	%p1129, %fd311, 0d3FF0000000000000;
	selp.b32	%r1474, 2146435072, 0, %p1129;
	xor.b32  	%r1475, %r1474, 2146435072;
	setp.lt.s32	%p1130, %r29, 0;
	selp.b32	%r1476, %r1475, %r1474, %p1130;
	setp.eq.f64	%p1131, %fd310, 0dBFF0000000000000;
	selp.b32	%r1477, 1072693248, %r1476, %p1131;
	mov.u32 	%r1478, 0;
	mov.b64 	%fd5643, {%r1478, %r1477};
	bra.uni 	BB5_913;

BB5_3813:
	setp.gt.s32	%p4204, %r100, -1;
	@%p4204 bra 	BB5_3816;

	cvt.rzi.f64.f64	%fd4278, %fd36;
	setp.neu.f64	%p4205, %fd4278, %fd36;
	selp.f64	%fd2534, 0dFFF8000000000000, %fd2534, %p4205;

BB5_3816:
	add.f64 	%fd6157, %fd36, %fd1170;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5421}, %fd6157;
	}
	and.b32  	%r5422, %r5421, 2146435072;
	setp.ne.s32	%p4208, %r5422, 2146435072;
	@%p4208 bra 	BB5_3817;

	setp.gtu.f64	%p4209, %fd1171, 0d7FF0000000000000;
	@%p4209 bra 	BB5_3827;

	abs.f64 	%fd4279, %fd36;
	setp.gtu.f64	%p4210, %fd4279, 0d7FF0000000000000;
	@%p4210 bra 	BB5_3827;

	and.b32  	%r5423, %r101, 2147483647;
	setp.ne.s32	%p4211, %r5423, 2146435072;
	@%p4211 bra 	BB5_3822;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5424, %temp}, %fd36;
	}
	setp.eq.s32	%p4212, %r5424, 0;
	@%p4212 bra 	BB5_3826;
	bra.uni 	BB5_3822;

BB5_3826:
	setp.gt.f64	%p4215, %fd1171, 0d3FF0000000000000;
	selp.b32	%r5433, 2146435072, 0, %p4215;
	xor.b32  	%r5434, %r5433, 2146435072;
	setp.lt.s32	%p4216, %r101, 0;
	selp.b32	%r5435, %r5434, %r5433, %p4216;
	setp.eq.f64	%p4217, %fd1170, 0dBFF0000000000000;
	selp.b32	%r5436, 1072693248, %r5435, %p4217;
	mov.u32 	%r5437, 0;
	mov.b64 	%fd6157, {%r5437, %r5436};
	bra.uni 	BB5_3827;

BB5_903:
	mov.f64 	%fd5643, %fd704;

BB5_913:
	selp.f64	%fd3522, 0d3FF0000000000000, %fd5643, %p20;
	fma.rn.f64 	%fd3523, %fd699, %fd3522, %fd322;
	add.f64 	%fd3524, %fd653, %fd672;
	sub.f64 	%fd3525, %fd3524, %fd690;
	mul.f64 	%fd3526, %fd77, %fd3525;
	mul.f64 	%fd6245, %fd3526, %fd3523;
	mov.f64 	%fd6247, %fd6246;
	bra.uni 	BB5_4312;

BB5_3817:
	mov.f64 	%fd6157, %fd2534;

BB5_3827:
	ld.const.f64 	%fd5457, [pMnt];
	selp.f64	%fd4280, 0d3FF0000000000000, %fd6157, %p1903;
	fma.rn.f64 	%fd4281, %fd2526, %fd4280, %fd5457;
	add.f64 	%fd4282, %fd2478, %fd2497;
	sub.f64 	%fd4283, %fd4282, %fd2515;
	mul.f64 	%fd4284, %fd77, %fd4283;
	mul.f64 	%fd6245, %fd4284, %fd4281;
	mov.f64 	%fd6247, %fd6246;
	bra.uni 	BB5_4312;

BB5_1065:
	mov.f64 	%fd5670, %fd820;
	bra.uni 	BB5_1069;

BB5_928:
	mov.f64 	%fd5646, %fd5645;
	bra.uni 	BB5_932;

BB5_1082:
	mov.f64 	%fd5673, %fd831;
	bra.uni 	BB5_1086;

BB5_945:
	mov.f64 	%fd5649, %fd728;
	bra.uni 	BB5_949;

BB5_1099:
	mov.f64 	%fd5676, %fd842;
	bra.uni 	BB5_1103;

BB5_962:
	mov.f64 	%fd5652, %fd740;
	bra.uni 	BB5_966;

BB5_1116:
	mov.f64 	%fd5679, %fd853;
	bra.uni 	BB5_1120;

BB5_979:
	mov.f64 	%fd5655, %fd751;
	bra.uni 	BB5_983;

BB5_1133:
	mov.f64 	%fd5682, %fd867;
	bra.uni 	BB5_1137;

BB5_996:
	mov.f64 	%fd5658, %fd763;
	bra.uni 	BB5_1000;

BB5_1150:
	mov.f64 	%fd5685, %fd880;
	bra.uni 	BB5_1154;

BB5_1013:
	mov.f64 	%fd5661, %fd774;
	bra.uni 	BB5_1017;

BB5_1030:
	mov.f64 	%fd5664, %fd790;
	bra.uni 	BB5_1034;

BB5_1047:
	mov.f64 	%fd5667, %fd803;
	bra.uni 	BB5_1051;

BB5_400:
	mov.f64 	%fd6242, 0d0000000000000000;
	// Callseq Start 80
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd6242;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd382;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z4Dnn_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6244, [retval0+0];
	
	//{
	}// Callseq End 80
	bra.uni 	BB5_504;

BB5_2911:
	setp.gt.s32	%p3279, %r146, -1;
	@%p3279 bra 	BB5_2914;

	cvt.rzi.f64.f64	%fd4064, %fd34;
	setp.neu.f64	%p3280, %fd4064, %fd34;
	selp.f64	%fd5997, 0dFFF8000000000000, %fd5997, %p3280;

BB5_2914:
	add.f64 	%fd6040, %fd2003, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4209}, %fd6040;
	}
	and.b32  	%r147, %r4209, 2146435072;
	setp.ne.s32	%p3283, %r147, 2146435072;
	@%p3283 bra 	BB5_2915;

	setp.gtu.f64	%p3284, %fd2004, 0d7FF0000000000000;
	mov.f64 	%fd5998, %fd6040;
	@%p3284 bra 	BB5_2925;

	abs.f64 	%fd4065, %fd34;
	setp.gtu.f64	%p3285, %fd4065, 0d7FF0000000000000;
	mov.f64 	%fd5998, %fd6040;
	@%p3285 bra 	BB5_2925;

	and.b32  	%r4210, %r99, 2147483647;
	setp.ne.s32	%p3286, %r4210, 2146435072;
	@%p3286 bra 	BB5_2920;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4211, %temp}, %fd34;
	}
	setp.eq.s32	%p3287, %r4211, 0;
	@%p3287 bra 	BB5_2924;
	bra.uni 	BB5_2920;

BB5_2924:
	setp.gt.f64	%p3290, %fd2004, 0d3FF0000000000000;
	selp.b32	%r4220, 2146435072, 0, %p3290;
	xor.b32  	%r4221, %r4220, 2146435072;
	setp.lt.s32	%p3291, %r99, 0;
	selp.b32	%r4222, %r4221, %r4220, %p3291;
	setp.eq.f64	%p3292, %fd2003, 0dBFF0000000000000;
	selp.b32	%r4223, 1072693248, %r4222, %p3292;
	mov.u32 	%r4224, 0;
	mov.b64 	%fd5998, {%r4224, %r4223};
	bra.uni 	BB5_2925;

BB5_389:
	setp.neu.f64	%p612, %fd383, 0d0000000000000000;
	@%p612 bra 	BB5_391;
	bra.uni 	BB5_390;

BB5_391:
	// Callseq Start 73
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd383;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd382;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z3Tn_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3384, [retval0+0];
	
	//{
	}// Callseq End 73
	mul.f64 	%fd3385, %fd109, %fd3384;
	div.rn.f64 	%fd6242, %fd3385, %fd383;
	div.rn.f64 	%fd6244, %fd3384, %fd383;
	bra.uni 	BB5_392;

BB5_1716:
	div.rn.f64 	%fd3759, %fd1256, %fd31;
	add.f64 	%fd1257, %fd3759, %fd95;
	sub.f64 	%fd1259, %fd3213, %fd3759;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r113}, %fd1259;
	}
	abs.f64 	%fd1260, %fd1259;
	// Callseq Start 135
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1260;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5859, [retval0+0];
	
	//{
	}// Callseq End 135
	setp.lt.s32	%p2049, %r113, 0;
	and.pred  	%p86, %p2049, %p1907;
	mov.f64 	%fd1266, %fd5859;
	@!%p86 bra 	BB5_1718;
	bra.uni 	BB5_1717;

BB5_1717:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2620}, %fd5859;
	}
	xor.b32  	%r2621, %r2620, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2622, %temp}, %fd5859;
	}
	mov.b64 	%fd1266, {%r2622, %r2621};

BB5_1718:
	setp.eq.f64	%p2050, %fd1259, 0d0000000000000000;
	@%p2050 bra 	BB5_1721;
	bra.uni 	BB5_1719;

BB5_1721:
	selp.b32	%r2623, %r113, 0, %p1907;
	or.b32  	%r2624, %r2623, 2146435072;
	setp.lt.s32	%p2054, %r99, 0;
	selp.b32	%r2625, %r2624, %r2623, %p2054;
	mov.u32 	%r2626, 0;
	mov.b64 	%fd1266, {%r2626, %r2625};
	bra.uni 	BB5_1722;

BB5_23:
	setp.gt.s32	%p212, %r3, -1;
	@%p212 bra 	BB5_26;

	cvt.rzi.f64.f64	%fd3240, %fd34;
	setp.neu.f64	%p213, %fd3240, %fd34;
	selp.f64	%fd132, 0dFFF8000000000000, %fd132, %p213;

BB5_26:
	add.f64 	%fd5490, %fd122, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r298}, %fd5490;
	}
	and.b32  	%r299, %r298, 2146435072;
	setp.ne.s32	%p216, %r299, 2146435072;
	@%p216 bra 	BB5_27;

	setp.gtu.f64	%p217, %fd123, 0d7FF0000000000000;
	@%p217 bra 	BB5_37;

	abs.f64 	%fd3241, %fd34;
	setp.gtu.f64	%p218, %fd3241, 0d7FF0000000000000;
	@%p218 bra 	BB5_37;

	and.b32  	%r300, %r4, 2147483647;
	setp.ne.s32	%p219, %r300, 2146435072;
	@%p219 bra 	BB5_32;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r301, %temp}, %fd34;
	}
	setp.eq.s32	%p220, %r301, 0;
	@%p220 bra 	BB5_36;
	bra.uni 	BB5_32;

BB5_36:
	setp.gt.f64	%p223, %fd123, 0d3FF0000000000000;
	selp.b32	%r310, 2146435072, 0, %p223;
	xor.b32  	%r311, %r310, 2146435072;
	setp.lt.s32	%p224, %r4, 0;
	selp.b32	%r312, %r311, %r310, %p224;
	setp.eq.f64	%p225, %fd122, 0dBFF0000000000000;
	selp.b32	%r313, 1072693248, %r312, %p225;
	mov.u32 	%r314, 0;
	mov.b64 	%fd5490, {%r314, %r313};
	bra.uni 	BB5_37;

BB5_2915:
	mov.f64 	%fd5998, %fd5997;

BB5_2925:
	setp.eq.f64	%p3293, %fd2003, 0d3FF0000000000000;
	or.pred  	%p128, %p3293, %p1905;
	abs.f64 	%fd2015, %fd2002;
	// Callseq Start 164
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2015;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd42;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2157, [retval0+0];
	
	//{
	}// Callseq End 164
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r148}, %fd2002;
	}
	setp.lt.s32	%p3295, %r148, 0;
	and.pred  	%p129, %p3295, %p1924;
	mov.f64 	%fd6000, %fd2157;
	@!%p129 bra 	BB5_2927;
	bra.uni 	BB5_2926;

BB5_2926:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4225}, %fd2157;
	}
	xor.b32  	%r4226, %r4225, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4227, %temp}, %fd2157;
	}
	mov.b64 	%fd6000, {%r4227, %r4226};

BB5_2927:
	setp.eq.f64	%p3297, %fd2002, 0d0000000000000000;
	@%p3297 bra 	BB5_2930;
	bra.uni 	BB5_2928;

BB5_2930:
	selp.b32	%r4228, %r148, 0, %p1924;
	or.b32  	%r4229, %r4228, 2146435072;
	setp.lt.s32	%p3301, %r103, 0;
	selp.b32	%r4230, %r4229, %r4228, %p3301;
	mov.u32 	%r4231, 0;
	mov.b64 	%fd6000, {%r4231, %r4230};
	bra.uni 	BB5_2931;

BB5_27:
	mov.f64 	%fd5490, %fd132;

BB5_37:
	add.f64 	%fd137, %fd121, %fd95;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd137;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd42;
	}
	bfe.u32 	%r315, %r6, 20, 11;
	add.s32 	%r316, %r315, -1012;
	mov.b64 	 %rd704, %fd42;
	shl.b64 	%rd26, %rd704, %r316;
	setp.eq.s64	%p226, %rd26, -9223372036854775808;
	abs.f64 	%fd138, %fd137;
	// Callseq Start 42
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd138;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd42;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd144, [retval0+0];
	
	//{
	}// Callseq End 42
	setp.lt.s32	%p227, %r5, 0;
	and.pred  	%p2, %p227, %p226;
	@!%p2 bra 	BB5_39;
	bra.uni 	BB5_38;

BB5_38:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r317}, %fd144;
	}
	xor.b32  	%r318, %r317, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r319, %temp}, %fd144;
	}
	mov.b64 	%fd144, {%r319, %r318};

BB5_39:
	setp.eq.f64	%p228, %fd137, 0d0000000000000000;
	@%p228 bra 	BB5_42;
	bra.uni 	BB5_40;

BB5_42:
	selp.b32	%r320, %r5, 0, %p226;
	or.b32  	%r321, %r320, 2146435072;
	setp.lt.s32	%p232, %r6, 0;
	selp.b32	%r322, %r321, %r320, %p232;
	mov.u32 	%r323, 0;
	mov.b64 	%fd144, {%r323, %r322};
	bra.uni 	BB5_43;

BB5_2928:
	setp.gt.s32	%p3298, %r148, -1;
	@%p3298 bra 	BB5_2931;

	cvt.rzi.f64.f64	%fd4066, %fd42;
	setp.neu.f64	%p3299, %fd4066, %fd42;
	selp.f64	%fd6000, 0dFFF8000000000000, %fd6000, %p3299;

BB5_2931:
	add.f64 	%fd6043, %fd42, %fd2002;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4232}, %fd6043;
	}
	and.b32  	%r149, %r4232, 2146435072;
	setp.ne.s32	%p3302, %r149, 2146435072;
	@%p3302 bra 	BB5_2932;

	setp.gtu.f64	%p3303, %fd2015, 0d7FF0000000000000;
	mov.f64 	%fd6001, %fd6043;
	@%p3303 bra 	BB5_2942;

	abs.f64 	%fd4067, %fd42;
	setp.gtu.f64	%p3304, %fd4067, 0d7FF0000000000000;
	mov.f64 	%fd6001, %fd6043;
	@%p3304 bra 	BB5_2942;

	and.b32  	%r4233, %r103, 2147483647;
	setp.ne.s32	%p3305, %r4233, 2146435072;
	@%p3305 bra 	BB5_2937;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4234, %temp}, %fd42;
	}
	setp.eq.s32	%p3306, %r4234, 0;
	@%p3306 bra 	BB5_2941;
	bra.uni 	BB5_2937;

BB5_2941:
	setp.gt.f64	%p3309, %fd2015, 0d3FF0000000000000;
	selp.b32	%r4243, 2146435072, 0, %p3309;
	xor.b32  	%r4244, %r4243, 2146435072;
	setp.lt.s32	%p3310, %r103, 0;
	selp.b32	%r4245, %r4244, %r4243, %p3310;
	setp.eq.f64	%p3311, %fd2002, 0dBFF0000000000000;
	selp.b32	%r4246, 1072693248, %r4245, %p3311;
	mov.u32 	%r4247, 0;
	mov.b64 	%fd6001, {%r4247, %r4246};
	bra.uni 	BB5_2942;

BB5_40:
	setp.gt.s32	%p229, %r5, -1;
	@%p229 bra 	BB5_43;

	cvt.rzi.f64.f64	%fd3242, %fd42;
	setp.neu.f64	%p230, %fd3242, %fd42;
	selp.f64	%fd144, 0dFFF8000000000000, %fd144, %p230;

BB5_43:
	add.f64 	%fd5493, %fd42, %fd137;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r324}, %fd5493;
	}
	and.b32  	%r325, %r324, 2146435072;
	setp.ne.s32	%p233, %r325, 2146435072;
	@%p233 bra 	BB5_44;

	setp.gtu.f64	%p234, %fd138, 0d7FF0000000000000;
	@%p234 bra 	BB5_54;

	abs.f64 	%fd3243, %fd42;
	setp.gtu.f64	%p235, %fd3243, 0d7FF0000000000000;
	@%p235 bra 	BB5_54;

	and.b32  	%r326, %r6, 2147483647;
	setp.ne.s32	%p236, %r326, 2146435072;
	@%p236 bra 	BB5_49;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r327, %temp}, %fd42;
	}
	setp.eq.s32	%p237, %r327, 0;
	@%p237 bra 	BB5_53;
	bra.uni 	BB5_49;

BB5_53:
	setp.gt.f64	%p240, %fd138, 0d3FF0000000000000;
	selp.b32	%r336, 2146435072, 0, %p240;
	xor.b32  	%r337, %r336, 2146435072;
	setp.lt.s32	%p241, %r6, 0;
	selp.b32	%r338, %r337, %r336, %p241;
	setp.eq.f64	%p242, %fd137, 0dBFF0000000000000;
	selp.b32	%r339, 1072693248, %r338, %p242;
	mov.u32 	%r340, 0;
	mov.b64 	%fd5493, {%r340, %r339};
	bra.uni 	BB5_54;

BB5_2932:
	mov.f64 	%fd6001, %fd6000;

BB5_2942:
	setp.eq.f64	%p3312, %fd2002, 0d3FF0000000000000;
	or.pred  	%p130, %p3312, %p1947;
	selp.f64	%fd4068, 0d3FF0000000000000, %fd6001, %p130;
	selp.f64	%fd4069, 0d3FF0000000000000, %fd5998, %p128;
	mul.f64 	%fd4070, %fd36, %fd4069;
	mul.f64 	%fd2026, %fd4070, %fd4068;
	// Callseq Start 165
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2004;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd41;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2166, [retval0+0];
	
	//{
	}// Callseq End 165
	and.pred  	%p131, %p3277, %p1941;
	mov.f64 	%fd6003, %fd2166;
	@!%p131 bra 	BB5_2944;
	bra.uni 	BB5_2943;

BB5_2943:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4248}, %fd2166;
	}
	xor.b32  	%r4249, %r4248, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4250, %temp}, %fd2166;
	}
	mov.b64 	%fd6003, {%r4250, %r4249};

BB5_2944:
	@%p3278 bra 	BB5_2947;
	bra.uni 	BB5_2945;

BB5_2947:
	selp.b32	%r4251, %r146, 0, %p1941;
	or.b32  	%r4252, %r4251, 2146435072;
	setp.lt.s32	%p3320, %r105, 0;
	selp.b32	%r4253, %r4252, %r4251, %p3320;
	mov.u32 	%r4254, 0;
	mov.b64 	%fd6003, {%r4254, %r4253};
	bra.uni 	BB5_2948;

BB5_44:
	mov.f64 	%fd5493, %fd144;

BB5_54:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd41;
	}
	bfe.u32 	%r341, %r7, 20, 11;
	add.s32 	%r342, %r341, -1012;
	mov.b64 	 %rd705, %fd41;
	shl.b64 	%rd27, %rd705, %r342;
	setp.eq.s64	%p243, %rd27, -9223372036854775808;
	// Callseq Start 43
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd123;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd41;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd155, [retval0+0];
	
	//{
	}// Callseq End 43
	and.pred  	%p3, %p210, %p243;
	@!%p3 bra 	BB5_56;
	bra.uni 	BB5_55;

BB5_55:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r343}, %fd155;
	}
	xor.b32  	%r344, %r343, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r345, %temp}, %fd155;
	}
	mov.b64 	%fd155, {%r345, %r344};

BB5_56:
	setp.eq.f64	%p246, %fd122, 0d3FF0000000000000;
	setp.eq.f64	%p247, %fd34, 0d0000000000000000;
	or.pred  	%p248, %p246, %p247;
	selp.f64	%fd3244, 0d3FF0000000000000, %fd5490, %p248;
	mul.f64 	%fd3245, %fd36, %fd3244;
	setp.eq.f64	%p249, %fd42, 0d0000000000000000;
	setp.eq.f64	%p250, %fd137, 0d3FF0000000000000;
	or.pred  	%p251, %p250, %p249;
	selp.f64	%fd3246, 0d3FF0000000000000, %fd5493, %p251;
	mul.f64 	%fd152, %fd3245, %fd3246;
	@%p211 bra 	BB5_59;
	bra.uni 	BB5_57;

BB5_59:
	selp.b32	%r346, %r3, 0, %p243;
	or.b32  	%r347, %r346, 2146435072;
	setp.lt.s32	%p255, %r7, 0;
	selp.b32	%r348, %r347, %r346, %p255;
	mov.u32 	%r349, 0;
	mov.b64 	%fd155, {%r349, %r348};
	bra.uni 	BB5_60;

BB5_2945:
	setp.gt.s32	%p3317, %r146, -1;
	@%p3317 bra 	BB5_2948;

	cvt.rzi.f64.f64	%fd4071, %fd41;
	setp.neu.f64	%p3318, %fd4071, %fd41;
	selp.f64	%fd6003, 0dFFF8000000000000, %fd6003, %p3318;

BB5_2948:
	add.f64 	%fd6046, %fd2003, %fd41;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4255}, %fd6046;
	}
	and.b32  	%r150, %r4255, 2146435072;
	setp.ne.s32	%p3321, %r150, 2146435072;
	@%p3321 bra 	BB5_2949;

	setp.gtu.f64	%p3322, %fd2004, 0d7FF0000000000000;
	mov.f64 	%fd6004, %fd6046;
	@%p3322 bra 	BB5_2959;

	abs.f64 	%fd4072, %fd41;
	setp.gtu.f64	%p3323, %fd4072, 0d7FF0000000000000;
	mov.f64 	%fd6004, %fd6046;
	@%p3323 bra 	BB5_2959;

	and.b32  	%r4256, %r105, 2147483647;
	setp.ne.s32	%p3324, %r4256, 2146435072;
	@%p3324 bra 	BB5_2954;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4257, %temp}, %fd41;
	}
	setp.eq.s32	%p3325, %r4257, 0;
	@%p3325 bra 	BB5_2958;
	bra.uni 	BB5_2954;

BB5_2958:
	setp.gt.f64	%p3328, %fd2004, 0d3FF0000000000000;
	selp.b32	%r4266, 2146435072, 0, %p3328;
	xor.b32  	%r4267, %r4266, 2146435072;
	setp.lt.s32	%p3329, %r105, 0;
	selp.b32	%r4268, %r4267, %r4266, %p3329;
	setp.eq.f64	%p3330, %fd2003, 0dBFF0000000000000;
	selp.b32	%r4269, 1072693248, %r4268, %p3330;
	mov.u32 	%r4270, 0;
	mov.b64 	%fd6004, {%r4270, %r4269};
	bra.uni 	BB5_2959;

BB5_57:
	setp.gt.s32	%p252, %r3, -1;
	@%p252 bra 	BB5_60;

	cvt.rzi.f64.f64	%fd3247, %fd41;
	setp.neu.f64	%p253, %fd3247, %fd41;
	selp.f64	%fd155, 0dFFF8000000000000, %fd155, %p253;

BB5_60:
	add.f64 	%fd5496, %fd122, %fd41;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r350}, %fd5496;
	}
	and.b32  	%r351, %r350, 2146435072;
	setp.ne.s32	%p256, %r351, 2146435072;
	@%p256 bra 	BB5_61;

	setp.gtu.f64	%p257, %fd123, 0d7FF0000000000000;
	@%p257 bra 	BB5_71;

	abs.f64 	%fd3248, %fd41;
	setp.gtu.f64	%p258, %fd3248, 0d7FF0000000000000;
	@%p258 bra 	BB5_71;

	and.b32  	%r352, %r7, 2147483647;
	setp.ne.s32	%p259, %r352, 2146435072;
	@%p259 bra 	BB5_66;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r353, %temp}, %fd41;
	}
	setp.eq.s32	%p260, %r353, 0;
	@%p260 bra 	BB5_70;
	bra.uni 	BB5_66;

BB5_70:
	setp.gt.f64	%p263, %fd123, 0d3FF0000000000000;
	selp.b32	%r362, 2146435072, 0, %p263;
	xor.b32  	%r363, %r362, 2146435072;
	setp.lt.s32	%p264, %r7, 0;
	selp.b32	%r364, %r363, %r362, %p264;
	setp.eq.f64	%p265, %fd122, 0dBFF0000000000000;
	selp.b32	%r365, 1072693248, %r364, %p265;
	mov.u32 	%r366, 0;
	mov.b64 	%fd5496, {%r366, %r365};
	bra.uni 	BB5_71;

BB5_2949:
	mov.f64 	%fd6004, %fd6003;

BB5_2959:
	or.pred  	%p132, %p3293, %p1968;
	// Callseq Start 166
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2015;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2175, [retval0+0];
	
	//{
	}// Callseq End 166
	and.pred  	%p133, %p3295, %p1964;
	mov.f64 	%fd6006, %fd2175;
	@!%p133 bra 	BB5_2961;
	bra.uni 	BB5_2960;

BB5_2960:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4271}, %fd2175;
	}
	xor.b32  	%r4272, %r4271, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4273, %temp}, %fd2175;
	}
	mov.b64 	%fd6006, {%r4273, %r4272};

BB5_2961:
	@%p3297 bra 	BB5_2964;
	bra.uni 	BB5_2962;

BB5_2964:
	selp.b32	%r4274, %r148, 0, %p1964;
	or.b32  	%r4275, %r4274, 2146435072;
	setp.lt.s32	%p3339, %r101, 0;
	selp.b32	%r4276, %r4275, %r4274, %p3339;
	mov.u32 	%r4277, 0;
	mov.b64 	%fd6006, {%r4277, %r4276};
	bra.uni 	BB5_2965;

BB5_61:
	mov.f64 	%fd5496, %fd155;

BB5_71:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd36;
	}
	bfe.u32 	%r367, %r8, 20, 11;
	add.s32 	%r368, %r367, -1012;
	mov.b64 	 %rd706, %fd36;
	shl.b64 	%rd28, %rd706, %r368;
	setp.eq.s64	%p266, %rd28, -9223372036854775808;
	// Callseq Start 44
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd138;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd166, [retval0+0];
	
	//{
	}// Callseq End 44
	and.pred  	%p4, %p227, %p266;
	@!%p4 bra 	BB5_73;
	bra.uni 	BB5_72;

BB5_72:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r369}, %fd166;
	}
	xor.b32  	%r370, %r369, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r371, %temp}, %fd166;
	}
	mov.b64 	%fd166, {%r371, %r370};

BB5_73:
	setp.eq.f64	%p270, %fd41, 0d0000000000000000;
	or.pred  	%p271, %p246, %p270;
	selp.f64	%fd163, 0d3FF0000000000000, %fd5496, %p271;
	@%p228 bra 	BB5_76;
	bra.uni 	BB5_74;

BB5_76:
	selp.b32	%r372, %r5, 0, %p266;
	or.b32  	%r373, %r372, 2146435072;
	setp.lt.s32	%p275, %r8, 0;
	selp.b32	%r374, %r373, %r372, %p275;
	mov.u32 	%r375, 0;
	mov.b64 	%fd166, {%r375, %r374};
	bra.uni 	BB5_77;

BB5_2962:
	setp.gt.s32	%p3336, %r148, -1;
	@%p3336 bra 	BB5_2965;

	cvt.rzi.f64.f64	%fd4073, %fd36;
	setp.neu.f64	%p3337, %fd4073, %fd36;
	selp.f64	%fd6006, 0dFFF8000000000000, %fd6006, %p3337;

BB5_2965:
	add.f64 	%fd6049, %fd36, %fd2002;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4278}, %fd6049;
	}
	and.b32  	%r151, %r4278, 2146435072;
	setp.ne.s32	%p3340, %r151, 2146435072;
	@%p3340 bra 	BB5_2966;

	setp.gtu.f64	%p3341, %fd2015, 0d7FF0000000000000;
	mov.f64 	%fd6007, %fd6049;
	@%p3341 bra 	BB5_2976;

	abs.f64 	%fd4074, %fd36;
	setp.gtu.f64	%p3342, %fd4074, 0d7FF0000000000000;
	mov.f64 	%fd6007, %fd6049;
	@%p3342 bra 	BB5_2976;

	and.b32  	%r4279, %r101, 2147483647;
	setp.ne.s32	%p3343, %r4279, 2146435072;
	@%p3343 bra 	BB5_2971;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4280, %temp}, %fd36;
	}
	setp.eq.s32	%p3344, %r4280, 0;
	@%p3344 bra 	BB5_2975;
	bra.uni 	BB5_2971;

BB5_2975:
	setp.gt.f64	%p3347, %fd2015, 0d3FF0000000000000;
	selp.b32	%r4289, 2146435072, 0, %p3347;
	xor.b32  	%r4290, %r4289, 2146435072;
	setp.lt.s32	%p3348, %r101, 0;
	selp.b32	%r4291, %r4290, %r4289, %p3348;
	setp.eq.f64	%p3349, %fd2002, 0dBFF0000000000000;
	selp.b32	%r4292, 1072693248, %r4291, %p3349;
	mov.u32 	%r4293, 0;
	mov.b64 	%fd6007, {%r4293, %r4292};
	bra.uni 	BB5_2976;

BB5_74:
	setp.gt.s32	%p272, %r5, -1;
	@%p272 bra 	BB5_77;

	cvt.rzi.f64.f64	%fd3249, %fd36;
	setp.neu.f64	%p273, %fd3249, %fd36;
	selp.f64	%fd166, 0dFFF8000000000000, %fd166, %p273;

BB5_77:
	add.f64 	%fd5499, %fd36, %fd137;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r376}, %fd5499;
	}
	and.b32  	%r377, %r376, 2146435072;
	setp.ne.s32	%p276, %r377, 2146435072;
	@%p276 bra 	BB5_78;

	setp.gtu.f64	%p277, %fd138, 0d7FF0000000000000;
	@%p277 bra 	BB5_88;

	abs.f64 	%fd3250, %fd36;
	setp.gtu.f64	%p278, %fd3250, 0d7FF0000000000000;
	@%p278 bra 	BB5_88;

	and.b32  	%r378, %r8, 2147483647;
	setp.ne.s32	%p279, %r378, 2146435072;
	@%p279 bra 	BB5_83;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r379, %temp}, %fd36;
	}
	setp.eq.s32	%p280, %r379, 0;
	@%p280 bra 	BB5_87;
	bra.uni 	BB5_83;

BB5_87:
	setp.gt.f64	%p283, %fd138, 0d3FF0000000000000;
	selp.b32	%r388, 2146435072, 0, %p283;
	xor.b32  	%r389, %r388, 2146435072;
	setp.lt.s32	%p284, %r8, 0;
	selp.b32	%r390, %r389, %r388, %p284;
	setp.eq.f64	%p285, %fd137, 0dBFF0000000000000;
	selp.b32	%r391, 1072693248, %r390, %p285;
	mov.u32 	%r392, 0;
	mov.b64 	%fd5499, {%r392, %r391};
	bra.uni 	BB5_88;

BB5_2966:
	mov.f64 	%fd6007, %fd6006;

BB5_2976:
	or.pred  	%p134, %p3312, %p1901;
	selp.f64	%fd4075, 0d3FF0000000000000, %fd6007, %p134;
	selp.f64	%fd4076, 0d3FF0000000000000, %fd6004, %p132;
	mul.f64 	%fd4077, %fd34, %fd4076;
	mul.f64 	%fd4078, %fd4077, %fd4075;
	sub.f64 	%fd2047, %fd2026, %fd4078;
	@!%p1989 bra 	BB5_2978;
	bra.uni 	BB5_2977;

BB5_2977:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4294}, %fd1230;
	}
	xor.b32  	%r4295, %r4294, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4296, %temp}, %fd1230;
	}
	mov.b64 	%fd1230, {%r4296, %r4295};

BB5_2978:
	@%p1792 bra 	BB5_2981;
	bra.uni 	BB5_2979;

BB5_2981:
	selp.b32	%r4297, %r88, 0, %p1987;
	or.b32  	%r4298, %r4297, 2146435072;
	setp.lt.s32	%p3359, %r89, 0;
	selp.b32	%r4299, %r4298, %r4297, %p3359;
	mov.u32 	%r4300, 0;
	mov.b64 	%fd1230, {%r4300, %r4299};
	bra.uni 	BB5_2982;

BB5_78:
	mov.f64 	%fd5499, %fd166;

BB5_88:
	ld.const.f64 	%fd3252, [gam_n];
	setp.eq.f64	%p286, %fd36, 0d0000000000000000;
	or.pred  	%p288, %p250, %p286;
	selp.f64	%fd3253, 0d3FF0000000000000, %fd5499, %p288;
	mul.f64 	%fd3254, %fd34, %fd163;
	mul.f64 	%fd171, %fd3254, %fd3253;
	div.rn.f64 	%fd172, %fd116, %fd64;
	sub.f64 	%fd173, %fd3213, %fd172;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9}, %fd173;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd45;
	}
	bfe.u32 	%r393, %r10, 20, 11;
	add.s32 	%r394, %r393, -1012;
	mov.b64 	 %rd707, %fd45;
	shl.b64 	%rd29, %rd707, %r394;
	setp.eq.s64	%p289, %rd29, -9223372036854775808;
	abs.f64 	%fd174, %fd173;
	// Callseq Start 45
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd174;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd45;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd183, [retval0+0];
	
	//{
	}// Callseq End 45
	setp.lt.s32	%p290, %r9, 0;
	and.pred  	%p5, %p290, %p289;
	mul.f64 	%fd3256, %fd112, %fd119;
	div.rn.f64 	%fd6243, %fd3256, %fd116;
	div.rn.f64 	%fd6245, %fd119, %fd116;
	mul.f64 	%fd3257, %fd3252, %fd65;
	mul.f64 	%fd3258, %fd31, %fd64;
	div.rn.f64 	%fd178, %fd3257, %fd3258;
	@!%p5 bra 	BB5_90;
	bra.uni 	BB5_89;

BB5_89:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r395}, %fd183;
	}
	xor.b32  	%r396, %r395, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r397, %temp}, %fd183;
	}
	mov.b64 	%fd183, {%r397, %r396};

BB5_90:
	setp.eq.f64	%p291, %fd173, 0d0000000000000000;
	@%p291 bra 	BB5_93;
	bra.uni 	BB5_91;

BB5_93:
	selp.b32	%r398, %r9, 0, %p289;
	or.b32  	%r399, %r398, 2146435072;
	setp.lt.s32	%p295, %r10, 0;
	selp.b32	%r400, %r399, %r398, %p295;
	mov.u32 	%r401, 0;
	mov.b64 	%fd183, {%r401, %r400};
	bra.uni 	BB5_94;

BB5_2979:
	setp.gt.s32	%p3356, %r88, -1;
	@%p3356 bra 	BB5_2982;

	cvt.rzi.f64.f64	%fd4079, %fd45;
	setp.neu.f64	%p3357, %fd4079, %fd45;
	selp.f64	%fd1230, 0dFFF8000000000000, %fd1230, %p3357;

BB5_2982:
	@%p1995 bra 	BB5_2983;

	setp.gtu.f64	%p3361, %fd1112, 0d7FF0000000000000;
	@%p3361 bra 	BB5_2993;

	abs.f64 	%fd4080, %fd45;
	setp.gtu.f64	%p3362, %fd4080, 0d7FF0000000000000;
	@%p3362 bra 	BB5_2993;

	and.b32  	%r4301, %r89, 2147483647;
	setp.ne.s32	%p3363, %r4301, 2146435072;
	@%p3363 bra 	BB5_2988;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4302, %temp}, %fd45;
	}
	setp.eq.s32	%p3364, %r4302, 0;
	@%p3364 bra 	BB5_2992;
	bra.uni 	BB5_2988;

BB5_2992:
	setp.gt.f64	%p3370, %fd1112, 0d3FF0000000000000;
	selp.b32	%r4311, 2146435072, 0, %p3370;
	xor.b32  	%r4312, %r4311, 2146435072;
	setp.lt.s32	%p3371, %r89, 0;
	selp.b32	%r4313, %r4312, %r4311, %p3371;
	setp.eq.f64	%p3372, %fd1110, 0dBFF0000000000000;
	selp.b32	%r4314, 1072693248, %r4313, %p3372;
	mov.u32 	%r4315, 0;
	mov.b64 	%fd1236, {%r4315, %r4314};
	bra.uni 	BB5_2993;

BB5_91:
	setp.gt.s32	%p292, %r9, -1;
	@%p292 bra 	BB5_94;

	cvt.rzi.f64.f64	%fd3259, %fd45;
	setp.neu.f64	%p293, %fd3259, %fd45;
	selp.f64	%fd183, 0dFFF8000000000000, %fd183, %p293;

BB5_94:
	add.f64 	%fd5502, %fd173, %fd45;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r402}, %fd5502;
	}
	and.b32  	%r403, %r402, 2146435072;
	setp.ne.s32	%p296, %r403, 2146435072;
	@%p296 bra 	BB5_95;

	setp.gtu.f64	%p297, %fd174, 0d7FF0000000000000;
	@%p297 bra 	BB5_105;

	abs.f64 	%fd3260, %fd45;
	setp.gtu.f64	%p298, %fd3260, 0d7FF0000000000000;
	@%p298 bra 	BB5_105;

	and.b32  	%r404, %r10, 2147483647;
	setp.ne.s32	%p299, %r404, 2146435072;
	@%p299 bra 	BB5_100;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r405, %temp}, %fd45;
	}
	setp.eq.s32	%p300, %r405, 0;
	@%p300 bra 	BB5_104;
	bra.uni 	BB5_100;

BB5_104:
	setp.gt.f64	%p303, %fd174, 0d3FF0000000000000;
	selp.b32	%r414, 2146435072, 0, %p303;
	xor.b32  	%r415, %r414, 2146435072;
	setp.lt.s32	%p304, %r10, 0;
	selp.b32	%r416, %r415, %r414, %p304;
	setp.eq.f64	%p305, %fd173, 0dBFF0000000000000;
	selp.b32	%r417, 1072693248, %r416, %p305;
	mov.u32 	%r418, 0;
	mov.b64 	%fd5502, {%r418, %r417};
	bra.uni 	BB5_105;

BB5_2983:
	mov.f64 	%fd1236, %fd1230;

BB5_2993:
	@!%p84 bra 	BB5_2995;
	bra.uni 	BB5_2994;

BB5_2994:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4316}, %fd1243;
	}
	xor.b32  	%r4317, %r4316, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4318, %temp}, %fd1243;
	}
	mov.b64 	%fd1243, {%r4318, %r4317};

BB5_2995:
	@%p1809 bra 	BB5_2998;
	bra.uni 	BB5_2996;

BB5_2998:
	selp.b32	%r4319, %r92, 0, %p2008;
	or.b32  	%r4320, %r4319, 2146435072;
	setp.lt.s32	%p3377, %r96, 0;
	selp.b32	%r4321, %r4320, %r4319, %p3377;
	mov.u32 	%r4322, 0;
	mov.b64 	%fd1243, {%r4322, %r4321};
	bra.uni 	BB5_2999;

BB5_95:
	mov.f64 	%fd5502, %fd183;

BB5_105:
	add.f64 	%fd188, %fd172, %fd96;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd188;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r12}, %fd44;
	}
	bfe.u32 	%r419, %r12, 20, 11;
	add.s32 	%r420, %r419, -1012;
	mov.b64 	 %rd708, %fd44;
	shl.b64 	%rd30, %rd708, %r420;
	setp.eq.s64	%p306, %rd30, -9223372036854775808;
	abs.f64 	%fd189, %fd188;
	// Callseq Start 46
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd189;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd44;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd195, [retval0+0];
	
	//{
	}// Callseq End 46
	setp.lt.s32	%p307, %r11, 0;
	and.pred  	%p6, %p307, %p306;
	@!%p6 bra 	BB5_107;
	bra.uni 	BB5_106;

BB5_106:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r421}, %fd195;
	}
	xor.b32  	%r422, %r421, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r423, %temp}, %fd195;
	}
	mov.b64 	%fd195, {%r423, %r422};

BB5_107:
	setp.eq.f64	%p308, %fd188, 0d0000000000000000;
	@%p308 bra 	BB5_110;
	bra.uni 	BB5_108;

BB5_110:
	selp.b32	%r424, %r11, 0, %p306;
	or.b32  	%r425, %r424, 2146435072;
	setp.lt.s32	%p312, %r12, 0;
	selp.b32	%r426, %r425, %r424, %p312;
	mov.u32 	%r427, 0;
	mov.b64 	%fd195, {%r427, %r426};
	bra.uni 	BB5_111;

BB5_2996:
	setp.gt.s32	%p3374, %r92, -1;
	@%p3374 bra 	BB5_2999;

	cvt.rzi.f64.f64	%fd4081, %fd43;
	setp.neu.f64	%p3375, %fd4081, %fd43;
	selp.f64	%fd1243, 0dFFF8000000000000, %fd1243, %p3375;

BB5_2999:
	@%p2015 bra 	BB5_3000;

	setp.gtu.f64	%p3379, %fd1123, 0d7FF0000000000000;
	@%p3379 bra 	BB5_3010;

	abs.f64 	%fd4082, %fd43;
	setp.gtu.f64	%p3380, %fd4082, 0d7FF0000000000000;
	@%p3380 bra 	BB5_3010;

	and.b32  	%r4323, %r96, 2147483647;
	setp.ne.s32	%p3381, %r4323, 2146435072;
	@%p3381 bra 	BB5_3005;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4324, %temp}, %fd43;
	}
	setp.eq.s32	%p3382, %r4324, 0;
	@%p3382 bra 	BB5_3009;
	bra.uni 	BB5_3005;

BB5_3009:
	setp.gt.f64	%p3385, %fd1123, 0d3FF0000000000000;
	selp.b32	%r4333, 2146435072, 0, %p3385;
	xor.b32  	%r4334, %r4333, 2146435072;
	setp.lt.s32	%p3386, %r96, 0;
	selp.b32	%r4335, %r4334, %r4333, %p3386;
	setp.eq.f64	%p3387, %fd1111, 0dBFF0000000000000;
	selp.b32	%r4336, 1072693248, %r4335, %p3387;
	mov.u32 	%r4337, 0;
	mov.b64 	%fd1249, {%r4337, %r4336};
	bra.uni 	BB5_3010;

BB5_108:
	setp.gt.s32	%p309, %r11, -1;
	@%p309 bra 	BB5_111;

	cvt.rzi.f64.f64	%fd3261, %fd44;
	setp.neu.f64	%p310, %fd3261, %fd44;
	selp.f64	%fd195, 0dFFF8000000000000, %fd195, %p310;

BB5_111:
	add.f64 	%fd5505, %fd44, %fd188;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r428}, %fd5505;
	}
	and.b32  	%r429, %r428, 2146435072;
	setp.ne.s32	%p313, %r429, 2146435072;
	@%p313 bra 	BB5_112;

	setp.gtu.f64	%p314, %fd189, 0d7FF0000000000000;
	@%p314 bra 	BB5_122;

	abs.f64 	%fd3262, %fd44;
	setp.gtu.f64	%p315, %fd3262, 0d7FF0000000000000;
	@%p315 bra 	BB5_122;

	and.b32  	%r430, %r12, 2147483647;
	setp.ne.s32	%p316, %r430, 2146435072;
	@%p316 bra 	BB5_117;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r431, %temp}, %fd44;
	}
	setp.eq.s32	%p317, %r431, 0;
	@%p317 bra 	BB5_121;
	bra.uni 	BB5_117;

BB5_121:
	setp.gt.f64	%p320, %fd189, 0d3FF0000000000000;
	selp.b32	%r440, 2146435072, 0, %p320;
	xor.b32  	%r441, %r440, 2146435072;
	setp.lt.s32	%p321, %r12, 0;
	selp.b32	%r442, %r441, %r440, %p321;
	setp.eq.f64	%p322, %fd188, 0dBFF0000000000000;
	selp.b32	%r443, 1072693248, %r442, %p322;
	mov.u32 	%r444, 0;
	mov.b64 	%fd5505, {%r444, %r443};
	bra.uni 	BB5_122;

BB5_3000:
	mov.f64 	%fd1249, %fd1243;

BB5_3010:
	ld.const.f64 	%fd5454, [pMtn];
	selp.f64	%fd4083, 0d3FF0000000000000, %fd1249, %p77;
	selp.f64	%fd4084, 0d3FF0000000000000, %fd1236, %p1831;
	mul.f64 	%fd4085, %fd65, %fd4084;
	fma.rn.f64 	%fd4086, %fd4085, %fd4083, %fd5454;
	mul.f64 	%fd4088, %fd3746, %fd2047;
	mul.f64 	%fd2064, %fd4088, %fd4086;
	mov.f64 	%fd6015, %fd1113;
	@!%p71 bra 	BB5_3012;
	bra.uni 	BB5_3011;

BB5_3011:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4338}, %fd1113;
	}
	xor.b32  	%r4339, %r4338, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4340, %temp}, %fd1113;
	}
	mov.b64 	%fd6015, {%r4340, %r4339};

BB5_3012:
	@%p1792 bra 	BB5_3015;
	bra.uni 	BB5_3013;

BB5_3015:
	selp.b32	%r4341, %r88, 0, %p1790;
	or.b32  	%r4342, %r4341, 2146435072;
	setp.lt.s32	%p3395, %r89, 0;
	selp.b32	%r4343, %r4342, %r4341, %p3395;
	mov.u32 	%r4344, 0;
	mov.b64 	%fd6015, {%r4344, %r4343};
	bra.uni 	BB5_3016;

BB5_112:
	mov.f64 	%fd5505, %fd195;

BB5_122:
	setp.eq.f64	%p323, %fd188, 0d3FF0000000000000;
	setp.eq.f64	%p324, %fd44, 0d0000000000000000;
	or.pred  	%p325, %p323, %p324;
	selp.f64	%fd3263, 0d3FF0000000000000, %fd5505, %p325;
	setp.eq.f64	%p326, %fd45, 0d0000000000000000;
	setp.eq.f64	%p327, %fd173, 0d3FF0000000000000;
	or.pred  	%p328, %p327, %p326;
	selp.f64	%fd3264, 0d3FF0000000000000, %fd5502, %p328;
	mul.f64 	%fd3265, %fd43, %fd3264;
	mul.f64 	%fd200, %fd3265, %fd3263;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r13}, %fd46;
	}
	bfe.u32 	%r445, %r13, 20, 11;
	add.s32 	%r446, %r445, -1012;
	mov.b64 	 %rd709, %fd46;
	shl.b64 	%rd31, %rd709, %r446;
	setp.eq.s64	%p329, %rd31, -9223372036854775808;
	// Callseq Start 47
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd174;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd46;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd206, [retval0+0];
	
	//{
	}// Callseq End 47
	and.pred  	%p7, %p290, %p329;
	@!%p7 bra 	BB5_124;
	bra.uni 	BB5_123;

BB5_123:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r447}, %fd206;
	}
	xor.b32  	%r448, %r447, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r449, %temp}, %fd206;
	}
	mov.b64 	%fd206, {%r449, %r448};

BB5_124:
	@%p291 bra 	BB5_127;
	bra.uni 	BB5_125;

BB5_127:
	selp.b32	%r450, %r9, 0, %p329;
	or.b32  	%r451, %r450, 2146435072;
	setp.lt.s32	%p335, %r13, 0;
	selp.b32	%r452, %r451, %r450, %p335;
	mov.u32 	%r453, 0;
	mov.b64 	%fd206, {%r453, %r452};
	bra.uni 	BB5_128;

BB5_3013:
	setp.gt.s32	%p3392, %r88, -1;
	@%p3392 bra 	BB5_3016;

	cvt.rzi.f64.f64	%fd4089, %fd45;
	setp.neu.f64	%p3393, %fd4089, %fd45;
	selp.f64	%fd6015, 0dFFF8000000000000, %fd6015, %p3393;

BB5_3016:
	@%p1797 bra 	BB5_3017;

	setp.gtu.f64	%p3397, %fd1112, 0d7FF0000000000000;
	mov.f64 	%fd6016, %fd1119;
	@%p3397 bra 	BB5_3027;

	abs.f64 	%fd4090, %fd45;
	setp.gtu.f64	%p3398, %fd4090, 0d7FF0000000000000;
	mov.f64 	%fd6016, %fd1119;
	@%p3398 bra 	BB5_3027;

	and.b32  	%r4345, %r89, 2147483647;
	setp.ne.s32	%p3399, %r4345, 2146435072;
	@%p3399 bra 	BB5_3022;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4346, %temp}, %fd45;
	}
	setp.eq.s32	%p3400, %r4346, 0;
	@%p3400 bra 	BB5_3026;
	bra.uni 	BB5_3022;

BB5_3026:
	setp.gt.f64	%p3403, %fd1112, 0d3FF0000000000000;
	selp.b32	%r4355, 2146435072, 0, %p3403;
	xor.b32  	%r4356, %r4355, 2146435072;
	setp.lt.s32	%p3404, %r89, 0;
	selp.b32	%r4357, %r4356, %r4355, %p3404;
	setp.eq.f64	%p3405, %fd1110, 0dBFF0000000000000;
	selp.b32	%r4358, 1072693248, %r4357, %p3405;
	mov.u32 	%r4359, 0;
	mov.b64 	%fd6016, {%r4359, %r4358};
	bra.uni 	BB5_3027;

BB5_125:
	setp.gt.s32	%p332, %r9, -1;
	@%p332 bra 	BB5_128;

	cvt.rzi.f64.f64	%fd3266, %fd46;
	setp.neu.f64	%p333, %fd3266, %fd46;
	selp.f64	%fd206, 0dFFF8000000000000, %fd206, %p333;

BB5_128:
	add.f64 	%fd5508, %fd173, %fd46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r454}, %fd5508;
	}
	and.b32  	%r455, %r454, 2146435072;
	setp.ne.s32	%p336, %r455, 2146435072;
	@%p336 bra 	BB5_129;

	setp.gtu.f64	%p337, %fd174, 0d7FF0000000000000;
	@%p337 bra 	BB5_139;

	abs.f64 	%fd3267, %fd46;
	setp.gtu.f64	%p338, %fd3267, 0d7FF0000000000000;
	@%p338 bra 	BB5_139;

	and.b32  	%r456, %r13, 2147483647;
	setp.ne.s32	%p339, %r456, 2146435072;
	@%p339 bra 	BB5_134;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r457, %temp}, %fd46;
	}
	setp.eq.s32	%p340, %r457, 0;
	@%p340 bra 	BB5_138;
	bra.uni 	BB5_134;

BB5_138:
	setp.gt.f64	%p343, %fd174, 0d3FF0000000000000;
	selp.b32	%r466, 2146435072, 0, %p343;
	xor.b32  	%r467, %r466, 2146435072;
	setp.lt.s32	%p344, %r13, 0;
	selp.b32	%r468, %r467, %r466, %p344;
	setp.eq.f64	%p345, %fd173, 0dBFF0000000000000;
	selp.b32	%r469, 1072693248, %r468, %p345;
	mov.u32 	%r470, 0;
	mov.b64 	%fd5508, {%r470, %r469};
	bra.uni 	BB5_139;

BB5_3017:
	mov.f64 	%fd6016, %fd6015;

BB5_3027:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r152}, %fd47;
	}
	bfe.u32 	%r4360, %r152, 20, 11;
	add.s32 	%r4361, %r4360, -1012;
	mov.b64 	 %rd787, %fd47;
	shl.b64 	%rd81, %rd787, %r4361;
	setp.eq.s64	%p3406, %rd81, -9223372036854775808;
	// Callseq Start 167
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1123;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd47;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2078, [retval0+0];
	
	//{
	}// Callseq End 167
	and.pred  	%p135, %p1808, %p3406;
	@!%p135 bra 	BB5_3029;
	bra.uni 	BB5_3028;

BB5_3028:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4362}, %fd2078;
	}
	xor.b32  	%r4363, %r4362, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4364, %temp}, %fd2078;
	}
	mov.b64 	%fd2078, {%r4364, %r4363};

BB5_3029:
	@%p1809 bra 	BB5_3032;
	bra.uni 	BB5_3030;

BB5_3032:
	selp.b32	%r4365, %r92, 0, %p3406;
	or.b32  	%r4366, %r4365, 2146435072;
	setp.lt.s32	%p3412, %r152, 0;
	selp.b32	%r4367, %r4366, %r4365, %p3412;
	mov.u32 	%r4368, 0;
	mov.b64 	%fd2078, {%r4368, %r4367};
	bra.uni 	BB5_3033;

BB5_129:
	mov.f64 	%fd5508, %fd206;

BB5_139:
	setp.eq.f64	%p346, %fd46, 0d0000000000000000;
	or.pred  	%p348, %p327, %p346;
	selp.f64	%fd211, 0d3FF0000000000000, %fd5508, %p348;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r14}, %fd43;
	}
	bfe.u32 	%r471, %r14, 20, 11;
	add.s32 	%r472, %r471, -1012;
	mov.b64 	 %rd710, %fd43;
	shl.b64 	%rd32, %rd710, %r472;
	setp.eq.s64	%p349, %rd32, -9223372036854775808;
	// Callseq Start 48
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd189;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd43;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd217, [retval0+0];
	
	//{
	}// Callseq End 48
	and.pred  	%p8, %p307, %p349;
	@!%p8 bra 	BB5_141;
	bra.uni 	BB5_140;

BB5_140:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r473}, %fd217;
	}
	xor.b32  	%r474, %r473, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r475, %temp}, %fd217;
	}
	mov.b64 	%fd217, {%r475, %r474};

BB5_141:
	@%p308 bra 	BB5_144;
	bra.uni 	BB5_142;

BB5_144:
	selp.b32	%r476, %r11, 0, %p349;
	or.b32  	%r477, %r476, 2146435072;
	setp.lt.s32	%p355, %r14, 0;
	selp.b32	%r478, %r477, %r476, %p355;
	mov.u32 	%r479, 0;
	mov.b64 	%fd217, {%r479, %r478};
	bra.uni 	BB5_145;

BB5_3030:
	setp.gt.s32	%p3409, %r92, -1;
	@%p3409 bra 	BB5_3033;

	cvt.rzi.f64.f64	%fd4091, %fd47;
	setp.neu.f64	%p3410, %fd4091, %fd47;
	selp.f64	%fd2078, 0dFFF8000000000000, %fd2078, %p3410;

BB5_3033:
	add.f64 	%fd6019, %fd47, %fd1111;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4369}, %fd6019;
	}
	and.b32  	%r4370, %r4369, 2146435072;
	setp.ne.s32	%p3413, %r4370, 2146435072;
	@%p3413 bra 	BB5_3034;

	setp.gtu.f64	%p3414, %fd1123, 0d7FF0000000000000;
	@%p3414 bra 	BB5_3044;

	abs.f64 	%fd4092, %fd47;
	setp.gtu.f64	%p3415, %fd4092, 0d7FF0000000000000;
	@%p3415 bra 	BB5_3044;

	and.b32  	%r4371, %r152, 2147483647;
	setp.ne.s32	%p3416, %r4371, 2146435072;
	@%p3416 bra 	BB5_3039;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4372, %temp}, %fd47;
	}
	setp.eq.s32	%p3417, %r4372, 0;
	@%p3417 bra 	BB5_3043;
	bra.uni 	BB5_3039;

BB5_3043:
	setp.gt.f64	%p3420, %fd1123, 0d3FF0000000000000;
	selp.b32	%r4381, 2146435072, 0, %p3420;
	xor.b32  	%r4382, %r4381, 2146435072;
	setp.lt.s32	%p3421, %r152, 0;
	selp.b32	%r4383, %r4382, %r4381, %p3421;
	setp.eq.f64	%p3422, %fd1111, 0dBFF0000000000000;
	selp.b32	%r4384, 1072693248, %r4383, %p3422;
	mov.u32 	%r4385, 0;
	mov.b64 	%fd6019, {%r4385, %r4384};
	bra.uni 	BB5_3044;

BB5_142:
	setp.gt.s32	%p352, %r11, -1;
	@%p352 bra 	BB5_145;

	cvt.rzi.f64.f64	%fd3268, %fd43;
	setp.neu.f64	%p353, %fd3268, %fd43;
	selp.f64	%fd217, 0dFFF8000000000000, %fd217, %p353;

BB5_145:
	add.f64 	%fd5511, %fd43, %fd188;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r480}, %fd5511;
	}
	and.b32  	%r481, %r480, 2146435072;
	setp.ne.s32	%p356, %r481, 2146435072;
	@%p356 bra 	BB5_146;

	setp.gtu.f64	%p357, %fd189, 0d7FF0000000000000;
	@%p357 bra 	BB5_156;

	abs.f64 	%fd3269, %fd43;
	setp.gtu.f64	%p358, %fd3269, 0d7FF0000000000000;
	@%p358 bra 	BB5_156;

	and.b32  	%r482, %r14, 2147483647;
	setp.ne.s32	%p359, %r482, 2146435072;
	@%p359 bra 	BB5_151;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r483, %temp}, %fd43;
	}
	setp.eq.s32	%p360, %r483, 0;
	@%p360 bra 	BB5_155;
	bra.uni 	BB5_151;

BB5_155:
	setp.gt.f64	%p363, %fd189, 0d3FF0000000000000;
	selp.b32	%r492, 2146435072, 0, %p363;
	xor.b32  	%r493, %r492, 2146435072;
	setp.lt.s32	%p364, %r14, 0;
	selp.b32	%r494, %r493, %r492, %p364;
	setp.eq.f64	%p365, %fd188, 0dBFF0000000000000;
	selp.b32	%r495, 1072693248, %r494, %p365;
	mov.u32 	%r496, 0;
	mov.b64 	%fd5511, {%r496, %r495};
	bra.uni 	BB5_156;

BB5_3034:
	mov.f64 	%fd6019, %fd2078;

BB5_3044:
	setp.eq.f64	%p3423, %fd47, 0d0000000000000000;
	or.pred  	%p3425, %p1824, %p3423;
	selp.f64	%fd4093, 0d3FF0000000000000, %fd6019, %p3425;
	selp.f64	%fd4094, 0d3FF0000000000000, %fd6016, %p1831;
	mul.f64 	%fd4095, %fd93, %fd4094;
	mul.f64 	%fd2083, %fd4095, %fd4093;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r153}, %fd48;
	}
	bfe.u32 	%r4386, %r153, 20, 11;
	add.s32 	%r4387, %r4386, -1012;
	mov.b64 	 %rd788, %fd48;
	shl.b64 	%rd82, %rd788, %r4387;
	setp.eq.s64	%p3429, %rd82, -9223372036854775808;
	// Callseq Start 168
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1112;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd48;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2089, [retval0+0];
	
	//{
	}// Callseq End 168
	and.pred  	%p136, %p1791, %p3429;
	@!%p136 bra 	BB5_3046;
	bra.uni 	BB5_3045;

BB5_3045:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4388}, %fd2089;
	}
	xor.b32  	%r4389, %r4388, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4390, %temp}, %fd2089;
	}
	mov.b64 	%fd2089, {%r4390, %r4389};

BB5_3046:
	@%p1792 bra 	BB5_3049;
	bra.uni 	BB5_3047;

BB5_3049:
	selp.b32	%r4391, %r88, 0, %p3429;
	or.b32  	%r4392, %r4391, 2146435072;
	setp.lt.s32	%p3435, %r153, 0;
	selp.b32	%r4393, %r4392, %r4391, %p3435;
	mov.u32 	%r4394, 0;
	mov.b64 	%fd2089, {%r4394, %r4393};
	bra.uni 	BB5_3050;

BB5_146:
	mov.f64 	%fd5511, %fd217;

BB5_156:
	setp.eq.f64	%p366, %fd43, 0d0000000000000000;
	or.pred  	%p368, %p323, %p366;
	selp.f64	%fd3270, 0d3FF0000000000000, %fd5511, %p368;
	mul.f64 	%fd3271, %fd45, %fd211;
	mul.f64 	%fd3272, %fd3271, %fd3270;
	sub.f64 	%fd3273, %fd152, %fd171;
	mul.f64 	%fd3274, %fd178, %fd3273;
	sub.f64 	%fd3275, %fd200, %fd3272;
	mul.f64 	%fd3276, %fd3274, %fd3275;
	mul.f64 	%fd3277, %fd112, %fd3276;
	div.rn.f64 	%fd3278, %fd3277, %fd116;
	add.f64 	%fd222, %fd127, %fd3278;
	mul.f64 	%fd6246, %fd222, 0d3FE0000000000000;
	mov.f64 	%fd6247, %fd6246;
	bra.uni 	BB5_4312;

BB5_3047:
	setp.gt.s32	%p3432, %r88, -1;
	@%p3432 bra 	BB5_3050;

	cvt.rzi.f64.f64	%fd4096, %fd48;
	setp.neu.f64	%p3433, %fd4096, %fd48;
	selp.f64	%fd2089, 0dFFF8000000000000, %fd2089, %p3433;

BB5_3050:
	add.f64 	%fd6022, %fd1110, %fd48;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4395}, %fd6022;
	}
	and.b32  	%r4396, %r4395, 2146435072;
	setp.ne.s32	%p3436, %r4396, 2146435072;
	@%p3436 bra 	BB5_3051;

	setp.gtu.f64	%p3437, %fd1112, 0d7FF0000000000000;
	@%p3437 bra 	BB5_3061;

	abs.f64 	%fd4097, %fd48;
	setp.gtu.f64	%p3438, %fd4097, 0d7FF0000000000000;
	@%p3438 bra 	BB5_3061;

	and.b32  	%r4397, %r153, 2147483647;
	setp.ne.s32	%p3439, %r4397, 2146435072;
	@%p3439 bra 	BB5_3056;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4398, %temp}, %fd48;
	}
	setp.eq.s32	%p3440, %r4398, 0;
	@%p3440 bra 	BB5_3060;
	bra.uni 	BB5_3056;

BB5_3060:
	setp.gt.f64	%p3443, %fd1112, 0d3FF0000000000000;
	selp.b32	%r4407, 2146435072, 0, %p3443;
	xor.b32  	%r4408, %r4407, 2146435072;
	setp.lt.s32	%p3444, %r153, 0;
	selp.b32	%r4409, %r4408, %r4407, %p3444;
	setp.eq.f64	%p3445, %fd1110, 0dBFF0000000000000;
	selp.b32	%r4410, 1072693248, %r4409, %p3445;
	mov.u32 	%r4411, 0;
	mov.b64 	%fd6022, {%r4411, %r4410};
	bra.uni 	BB5_3061;

BB5_3051:
	mov.f64 	%fd6022, %fd2089;

BB5_3061:
	mov.f64 	%fd6024, %fd1145;
	@!%p76 bra 	BB5_3063;
	bra.uni 	BB5_3062;

BB5_3062:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4412}, %fd1145;
	}
	xor.b32  	%r4413, %r4412, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4414, %temp}, %fd1145;
	}
	mov.b64 	%fd6024, {%r4414, %r4413};

BB5_3063:
	@%p1809 bra 	BB5_3066;
	bra.uni 	BB5_3064;

BB5_3066:
	selp.b32	%r4415, %r92, 0, %p1848;
	or.b32  	%r4416, %r4415, 2146435072;
	setp.lt.s32	%p3450, %r96, 0;
	selp.b32	%r4417, %r4416, %r4415, %p3450;
	mov.u32 	%r4418, 0;
	mov.b64 	%fd6024, {%r4418, %r4417};
	bra.uni 	BB5_3067;

BB5_3064:
	setp.gt.s32	%p3447, %r92, -1;
	@%p3447 bra 	BB5_3067;

	cvt.rzi.f64.f64	%fd4098, %fd43;
	setp.neu.f64	%p3448, %fd4098, %fd43;
	selp.f64	%fd6024, 0dFFF8000000000000, %fd6024, %p3448;

BB5_3067:
	@%p1855 bra 	BB5_3068;

	setp.gtu.f64	%p3452, %fd1123, 0d7FF0000000000000;
	mov.f64 	%fd6025, %fd1151;
	@%p3452 bra 	BB5_3078;

	abs.f64 	%fd4099, %fd43;
	setp.gtu.f64	%p3453, %fd4099, 0d7FF0000000000000;
	mov.f64 	%fd6025, %fd1151;
	@%p3453 bra 	BB5_3078;

	and.b32  	%r4419, %r96, 2147483647;
	setp.ne.s32	%p3454, %r4419, 2146435072;
	@%p3454 bra 	BB5_3073;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4420, %temp}, %fd43;
	}
	setp.eq.s32	%p3455, %r4420, 0;
	@%p3455 bra 	BB5_3077;
	bra.uni 	BB5_3073;

BB5_3077:
	setp.gt.f64	%p3458, %fd1123, 0d3FF0000000000000;
	selp.b32	%r4429, 2146435072, 0, %p3458;
	xor.b32  	%r4430, %r4429, 2146435072;
	setp.lt.s32	%p3459, %r96, 0;
	selp.b32	%r4431, %r4430, %r4429, %p3459;
	setp.eq.f64	%p3460, %fd1111, 0dBFF0000000000000;
	selp.b32	%r4432, 1072693248, %r4431, %p3460;
	mov.u32 	%r4433, 0;
	mov.b64 	%fd6025, {%r4433, %r4432};
	bra.uni 	BB5_3078;

BB5_3068:
	mov.f64 	%fd6025, %fd6024;

BB5_3078:
	selp.f64	%fd4100, 0d3FF0000000000000, %fd6025, %p77;
	setp.eq.f64	%p3462, %fd48, 0d0000000000000000;
	or.pred  	%p3463, %p1829, %p3462;
	selp.f64	%fd4101, 0d3FF0000000000000, %fd6022, %p3463;
	mul.f64 	%fd4102, %fd94, %fd4101;
	mul.f64 	%fd2102, %fd4102, %fd4100;
	mov.f64 	%fd6027, %fd1134;
	@!%p74 bra 	BB5_3080;
	bra.uni 	BB5_3079;

BB5_3079:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4434}, %fd1134;
	}
	xor.b32  	%r4435, %r4434, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4436, %temp}, %fd1134;
	}
	mov.b64 	%fd6027, {%r4436, %r4435};

BB5_3080:
	@%p1792 bra 	BB5_3083;
	bra.uni 	BB5_3081;

BB5_3083:
	selp.b32	%r4437, %r88, 0, %p1826;
	or.b32  	%r4438, %r4437, 2146435072;
	setp.lt.s32	%p3468, %r94, 0;
	selp.b32	%r4439, %r4438, %r4437, %p3468;
	mov.u32 	%r4440, 0;
	mov.b64 	%fd6027, {%r4440, %r4439};
	bra.uni 	BB5_3084;

BB5_3081:
	setp.gt.s32	%p3465, %r88, -1;
	@%p3465 bra 	BB5_3084;

	cvt.rzi.f64.f64	%fd4103, %fd46;
	setp.neu.f64	%p3466, %fd4103, %fd46;
	selp.f64	%fd6027, 0dFFF8000000000000, %fd6027, %p3466;

BB5_3084:
	@%p1836 bra 	BB5_3085;

	setp.gtu.f64	%p3470, %fd1112, 0d7FF0000000000000;
	mov.f64 	%fd6028, %fd1141;
	@%p3470 bra 	BB5_3095;

	abs.f64 	%fd4104, %fd46;
	setp.gtu.f64	%p3471, %fd4104, 0d7FF0000000000000;
	mov.f64 	%fd6028, %fd1141;
	@%p3471 bra 	BB5_3095;

	and.b32  	%r4441, %r94, 2147483647;
	setp.ne.s32	%p3472, %r4441, 2146435072;
	@%p3472 bra 	BB5_3090;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4442, %temp}, %fd46;
	}
	setp.eq.s32	%p3473, %r4442, 0;
	@%p3473 bra 	BB5_3094;
	bra.uni 	BB5_3090;

BB5_3094:
	setp.gt.f64	%p3476, %fd1112, 0d3FF0000000000000;
	selp.b32	%r4451, 2146435072, 0, %p3476;
	xor.b32  	%r4452, %r4451, 2146435072;
	setp.lt.s32	%p3477, %r94, 0;
	selp.b32	%r4453, %r4452, %r4451, %p3477;
	setp.eq.f64	%p3478, %fd1110, 0dBFF0000000000000;
	selp.b32	%r4454, 1072693248, %r4453, %p3478;
	mov.u32 	%r4455, 0;
	mov.b64 	%fd6028, {%r4455, %r4454};
	bra.uni 	BB5_3095;

BB5_3085:
	mov.f64 	%fd6028, %fd6027;

BB5_3095:
	mov.f64 	%fd6030, %fd1124;
	@!%p72 bra 	BB5_3097;
	bra.uni 	BB5_3096;

BB5_3096:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4456}, %fd1124;
	}
	xor.b32  	%r4457, %r4456, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4458, %temp}, %fd1124;
	}
	mov.b64 	%fd6030, {%r4458, %r4457};

BB5_3097:
	@%p1809 bra 	BB5_3100;
	bra.uni 	BB5_3098;

BB5_3100:
	selp.b32	%r4459, %r92, 0, %p1807;
	or.b32  	%r4460, %r4459, 2146435072;
	setp.lt.s32	%p3483, %r91, 0;
	selp.b32	%r4461, %r4460, %r4459, %p3483;
	mov.u32 	%r4462, 0;
	mov.b64 	%fd6030, {%r4462, %r4461};
	bra.uni 	BB5_3101;

BB5_3098:
	setp.gt.s32	%p3480, %r92, -1;
	@%p3480 bra 	BB5_3101;

	cvt.rzi.f64.f64	%fd4105, %fd44;
	setp.neu.f64	%p3481, %fd4105, %fd44;
	selp.f64	%fd6030, 0dFFF8000000000000, %fd6030, %p3481;

BB5_3101:
	@%p1814 bra 	BB5_3102;

	setp.gtu.f64	%p3485, %fd1123, 0d7FF0000000000000;
	mov.f64 	%fd6031, %fd1130;
	@%p3485 bra 	BB5_3112;

	abs.f64 	%fd4106, %fd44;
	setp.gtu.f64	%p3486, %fd4106, 0d7FF0000000000000;
	mov.f64 	%fd6031, %fd1130;
	@%p3486 bra 	BB5_3112;

	and.b32  	%r4463, %r91, 2147483647;
	setp.ne.s32	%p3487, %r4463, 2146435072;
	@%p3487 bra 	BB5_3107;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4464, %temp}, %fd44;
	}
	setp.eq.s32	%p3488, %r4464, 0;
	@%p3488 bra 	BB5_3111;
	bra.uni 	BB5_3107;

BB5_3111:
	setp.gt.f64	%p3491, %fd1123, 0d3FF0000000000000;
	selp.b32	%r4473, 2146435072, 0, %p3491;
	xor.b32  	%r4474, %r4473, 2146435072;
	setp.lt.s32	%p3492, %r91, 0;
	selp.b32	%r4475, %r4474, %r4473, %p3492;
	setp.eq.f64	%p3493, %fd1111, 0dBFF0000000000000;
	selp.b32	%r4476, 1072693248, %r4475, %p3493;
	mov.u32 	%r4477, 0;
	mov.b64 	%fd6031, {%r4477, %r4476};
	bra.uni 	BB5_3112;

BB5_3102:
	mov.f64 	%fd6031, %fd6030;

BB5_3112:
	selp.f64	%fd4107, 0d3FF0000000000000, %fd6031, %p73;
	selp.f64	%fd4108, 0d3FF0000000000000, %fd6028, %p75;
	mul.f64 	%fd4109, %fd49, %fd4108;
	mul.f64 	%fd2119, %fd4109, %fd4107;
	// Callseq Start 169
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2004;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2125, [retval0+0];
	
	//{
	}// Callseq End 169
	and.pred  	%p137, %p3277, %p1867;
	@!%p137 bra 	BB5_3114;
	bra.uni 	BB5_3113;

BB5_3113:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4478}, %fd2125;
	}
	xor.b32  	%r4479, %r4478, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4480, %temp}, %fd2125;
	}
	mov.b64 	%fd2125, {%r4480, %r4479};

BB5_3114:
	@%p3278 bra 	BB5_3117;
	bra.uni 	BB5_3115;

BB5_3117:
	selp.b32	%r4481, %r146, 0, %p1867;
	or.b32  	%r4482, %r4481, 2146435072;
	setp.lt.s32	%p3500, %r99, 0;
	selp.b32	%r4483, %r4482, %r4481, %p3500;
	mov.u32 	%r4484, 0;
	mov.b64 	%fd2125, {%r4484, %r4483};
	bra.uni 	BB5_3118;

BB5_3115:
	setp.gt.s32	%p3497, %r146, -1;
	@%p3497 bra 	BB5_3118;

	cvt.rzi.f64.f64	%fd4110, %fd34;
	setp.neu.f64	%p3498, %fd4110, %fd34;
	selp.f64	%fd2125, 0dFFF8000000000000, %fd2125, %p3498;

BB5_3118:
	add.f64 	%fd6034, %fd2003, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4485}, %fd6034;
	}
	and.b32  	%r4486, %r4485, 2146435072;
	setp.ne.s32	%p3501, %r4486, 2146435072;
	@%p3501 bra 	BB5_3119;

	setp.gtu.f64	%p3502, %fd2004, 0d7FF0000000000000;
	@%p3502 bra 	BB5_3129;

	abs.f64 	%fd4111, %fd34;
	setp.gtu.f64	%p3503, %fd4111, 0d7FF0000000000000;
	@%p3503 bra 	BB5_3129;

	and.b32  	%r4487, %r99, 2147483647;
	setp.ne.s32	%p3504, %r4487, 2146435072;
	@%p3504 bra 	BB5_3124;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4488, %temp}, %fd34;
	}
	setp.eq.s32	%p3505, %r4488, 0;
	@%p3505 bra 	BB5_3128;
	bra.uni 	BB5_3124;

BB5_3128:
	setp.gt.f64	%p3508, %fd2004, 0d3FF0000000000000;
	selp.b32	%r4497, 2146435072, 0, %p3508;
	xor.b32  	%r4498, %r4497, 2146435072;
	setp.lt.s32	%p3509, %r99, 0;
	selp.b32	%r4499, %r4498, %r4497, %p3509;
	setp.eq.f64	%p3510, %fd2003, 0dBFF0000000000000;
	selp.b32	%r4500, 1072693248, %r4499, %p3510;
	mov.u32 	%r4501, 0;
	mov.b64 	%fd6034, {%r4501, %r4500};
	bra.uni 	BB5_3129;

BB5_3119:
	mov.f64 	%fd6034, %fd2125;

BB5_3129:
	// Callseq Start 170
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2015;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2137, [retval0+0];
	
	//{
	}// Callseq End 170
	and.pred  	%p138, %p3295, %p1884;
	@!%p138 bra 	BB5_3131;
	bra.uni 	BB5_3130;

BB5_3130:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4502}, %fd2137;
	}
	xor.b32  	%r4503, %r4502, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4504, %temp}, %fd2137;
	}
	mov.b64 	%fd2137, {%r4504, %r4503};

BB5_3131:
	@%p3297 bra 	BB5_3134;
	bra.uni 	BB5_3132;

BB5_3134:
	selp.b32	%r4505, %r148, 0, %p1884;
	or.b32  	%r4506, %r4505, 2146435072;
	setp.lt.s32	%p3517, %r101, 0;
	selp.b32	%r4507, %r4506, %r4505, %p3517;
	mov.u32 	%r4508, 0;
	mov.b64 	%fd2137, {%r4508, %r4507};
	bra.uni 	BB5_3135;

BB5_3132:
	setp.gt.s32	%p3514, %r148, -1;
	@%p3514 bra 	BB5_3135;

	cvt.rzi.f64.f64	%fd4112, %fd36;
	setp.neu.f64	%p3515, %fd4112, %fd36;
	selp.f64	%fd2137, 0dFFF8000000000000, %fd2137, %p3515;

BB5_3135:
	add.f64 	%fd6037, %fd36, %fd2002;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4509}, %fd6037;
	}
	and.b32  	%r4510, %r4509, 2146435072;
	setp.ne.s32	%p3518, %r4510, 2146435072;
	@%p3518 bra 	BB5_3136;

	setp.gtu.f64	%p3519, %fd2015, 0d7FF0000000000000;
	@%p3519 bra 	BB5_3146;

	abs.f64 	%fd4113, %fd36;
	setp.gtu.f64	%p3520, %fd4113, 0d7FF0000000000000;
	@%p3520 bra 	BB5_3146;

	and.b32  	%r4511, %r101, 2147483647;
	setp.ne.s32	%p3521, %r4511, 2146435072;
	@%p3521 bra 	BB5_3141;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4512, %temp}, %fd36;
	}
	setp.eq.s32	%p3522, %r4512, 0;
	@%p3522 bra 	BB5_3145;
	bra.uni 	BB5_3141;

BB5_3145:
	setp.gt.f64	%p3525, %fd2015, 0d3FF0000000000000;
	selp.b32	%r4521, 2146435072, 0, %p3525;
	xor.b32  	%r4522, %r4521, 2146435072;
	setp.lt.s32	%p3526, %r101, 0;
	selp.b32	%r4523, %r4522, %r4521, %p3526;
	setp.eq.f64	%p3527, %fd2002, 0dBFF0000000000000;
	selp.b32	%r4524, 1072693248, %r4523, %p3527;
	mov.u32 	%r4525, 0;
	mov.b64 	%fd6037, {%r4525, %r4524};
	bra.uni 	BB5_3146;

BB5_3136:
	mov.f64 	%fd6037, %fd2137;

BB5_3146:
	ld.const.f64 	%fd5455, [pMnt];
	selp.f64	%fd4114, 0d3FF0000000000000, %fd6037, %p134;
	selp.f64	%fd4115, 0d3FF0000000000000, %fd6034, %p128;
	mul.f64 	%fd4116, %fd1155, %fd4115;
	fma.rn.f64 	%fd4117, %fd4116, %fd4114, %fd5455;
	add.f64 	%fd4118, %fd2083, %fd2102;
	sub.f64 	%fd4119, %fd4118, %fd2119;
	mul.f64 	%fd4120, %fd77, %fd4119;
	mul.f64 	%fd6245, %fd4120, %fd4117;
	mul.f64 	%fd4121, %fd31, %fd64;
	mul.f64 	%fd4122, %fd1155, %fd65;
	div.rn.f64 	%fd2143, %fd4122, %fd4121;
	@!%p127 bra 	BB5_3148;
	bra.uni 	BB5_3147;

BB5_3147:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4526}, %fd2148;
	}
	xor.b32  	%r4527, %r4526, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4528, %temp}, %fd2148;
	}
	mov.b64 	%fd2148, {%r4528, %r4527};

BB5_3148:
	@%p3278 bra 	BB5_3151;
	bra.uni 	BB5_3149;

BB5_3151:
	selp.b32	%r4529, %r146, 0, %p1907;
	or.b32  	%r4530, %r4529, 2146435072;
	setp.lt.s32	%p3538, %r99, 0;
	selp.b32	%r4531, %r4530, %r4529, %p3538;
	mov.u32 	%r4532, 0;
	mov.b64 	%fd2148, {%r4532, %r4531};
	bra.uni 	BB5_3152;

BB5_3149:
	setp.gt.s32	%p3535, %r146, -1;
	@%p3535 bra 	BB5_3152;

	cvt.rzi.f64.f64	%fd4123, %fd34;
	setp.neu.f64	%p3536, %fd4123, %fd34;
	selp.f64	%fd2148, 0dFFF8000000000000, %fd2148, %p3536;

BB5_3152:
	@%p3283 bra 	BB5_3153;

	setp.gtu.f64	%p3540, %fd2004, 0d7FF0000000000000;
	@%p3540 bra 	BB5_3163;

	abs.f64 	%fd4124, %fd34;
	setp.gtu.f64	%p3541, %fd4124, 0d7FF0000000000000;
	@%p3541 bra 	BB5_3163;

	and.b32  	%r4533, %r99, 2147483647;
	setp.ne.s32	%p3542, %r4533, 2146435072;
	@%p3542 bra 	BB5_3158;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4534, %temp}, %fd34;
	}
	setp.eq.s32	%p3543, %r4534, 0;
	@%p3543 bra 	BB5_3162;
	bra.uni 	BB5_3158;

BB5_3162:
	setp.gt.f64	%p3546, %fd2004, 0d3FF0000000000000;
	selp.b32	%r4543, 2146435072, 0, %p3546;
	xor.b32  	%r4544, %r4543, 2146435072;
	setp.lt.s32	%p3547, %r99, 0;
	selp.b32	%r4545, %r4544, %r4543, %p3547;
	setp.eq.f64	%p3548, %fd2003, 0dBFF0000000000000;
	selp.b32	%r4546, 1072693248, %r4545, %p3548;
	mov.u32 	%r4547, 0;
	mov.b64 	%fd6040, {%r4547, %r4546};
	bra.uni 	BB5_3163;

BB5_3153:
	mov.f64 	%fd6040, %fd2148;

BB5_3163:
	selp.f64	%fd2152, 0d3FF0000000000000, %fd6040, %p128;
	@!%p129 bra 	BB5_3165;
	bra.uni 	BB5_3164;

BB5_3164:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4548}, %fd2157;
	}
	xor.b32  	%r4549, %r4548, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4550, %temp}, %fd2157;
	}
	mov.b64 	%fd2157, {%r4550, %r4549};

BB5_3165:
	@%p3297 bra 	BB5_3168;
	bra.uni 	BB5_3166;

BB5_3168:
	selp.b32	%r4551, %r148, 0, %p1924;
	or.b32  	%r4552, %r4551, 2146435072;
	setp.lt.s32	%p3553, %r103, 0;
	selp.b32	%r4553, %r4552, %r4551, %p3553;
	mov.u32 	%r4554, 0;
	mov.b64 	%fd2157, {%r4554, %r4553};
	bra.uni 	BB5_3169;

BB5_3166:
	setp.gt.s32	%p3550, %r148, -1;
	@%p3550 bra 	BB5_3169;

	cvt.rzi.f64.f64	%fd4125, %fd42;
	setp.neu.f64	%p3551, %fd4125, %fd42;
	selp.f64	%fd2157, 0dFFF8000000000000, %fd2157, %p3551;

BB5_3169:
	@%p3302 bra 	BB5_3170;

	setp.gtu.f64	%p3555, %fd2015, 0d7FF0000000000000;
	@%p3555 bra 	BB5_3180;

	abs.f64 	%fd4126, %fd42;
	setp.gtu.f64	%p3556, %fd4126, 0d7FF0000000000000;
	@%p3556 bra 	BB5_3180;

	and.b32  	%r4555, %r103, 2147483647;
	setp.ne.s32	%p3557, %r4555, 2146435072;
	@%p3557 bra 	BB5_3175;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4556, %temp}, %fd42;
	}
	setp.eq.s32	%p3558, %r4556, 0;
	@%p3558 bra 	BB5_3179;
	bra.uni 	BB5_3175;

BB5_3179:
	setp.gt.f64	%p3561, %fd2015, 0d3FF0000000000000;
	selp.b32	%r4565, 2146435072, 0, %p3561;
	xor.b32  	%r4566, %r4565, 2146435072;
	setp.lt.s32	%p3562, %r103, 0;
	selp.b32	%r4567, %r4566, %r4565, %p3562;
	setp.eq.f64	%p3563, %fd2002, 0dBFF0000000000000;
	selp.b32	%r4568, 1072693248, %r4567, %p3563;
	mov.u32 	%r4569, 0;
	mov.b64 	%fd6043, {%r4569, %r4568};
	bra.uni 	BB5_3180;

BB5_3170:
	mov.f64 	%fd6043, %fd2157;

BB5_3180:
	selp.f64	%fd4127, 0d3FF0000000000000, %fd6043, %p130;
	mul.f64 	%fd4128, %fd36, %fd2152;
	mul.f64 	%fd2161, %fd4128, %fd4127;
	@!%p131 bra 	BB5_3182;
	bra.uni 	BB5_3181;

BB5_3181:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4570}, %fd2166;
	}
	xor.b32  	%r4571, %r4570, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4572, %temp}, %fd2166;
	}
	mov.b64 	%fd2166, {%r4572, %r4571};

BB5_3182:
	@%p3278 bra 	BB5_3185;
	bra.uni 	BB5_3183;

BB5_3185:
	selp.b32	%r4573, %r146, 0, %p1941;
	or.b32  	%r4574, %r4573, 2146435072;
	setp.lt.s32	%p3568, %r105, 0;
	selp.b32	%r4575, %r4574, %r4573, %p3568;
	mov.u32 	%r4576, 0;
	mov.b64 	%fd2166, {%r4576, %r4575};
	bra.uni 	BB5_3186;

BB5_3183:
	setp.gt.s32	%p3565, %r146, -1;
	@%p3565 bra 	BB5_3186;

	cvt.rzi.f64.f64	%fd4129, %fd41;
	setp.neu.f64	%p3566, %fd4129, %fd41;
	selp.f64	%fd2166, 0dFFF8000000000000, %fd2166, %p3566;

BB5_3186:
	@%p3321 bra 	BB5_3187;

	setp.gtu.f64	%p3570, %fd2004, 0d7FF0000000000000;
	@%p3570 bra 	BB5_3197;

	abs.f64 	%fd4130, %fd41;
	setp.gtu.f64	%p3571, %fd4130, 0d7FF0000000000000;
	@%p3571 bra 	BB5_3197;

	and.b32  	%r4577, %r105, 2147483647;
	setp.ne.s32	%p3572, %r4577, 2146435072;
	@%p3572 bra 	BB5_3192;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4578, %temp}, %fd41;
	}
	setp.eq.s32	%p3573, %r4578, 0;
	@%p3573 bra 	BB5_3196;
	bra.uni 	BB5_3192;

BB5_3196:
	setp.gt.f64	%p3576, %fd2004, 0d3FF0000000000000;
	selp.b32	%r4587, 2146435072, 0, %p3576;
	xor.b32  	%r4588, %r4587, 2146435072;
	setp.lt.s32	%p3577, %r105, 0;
	selp.b32	%r4589, %r4588, %r4587, %p3577;
	setp.eq.f64	%p3578, %fd2003, 0dBFF0000000000000;
	selp.b32	%r4590, 1072693248, %r4589, %p3578;
	mov.u32 	%r4591, 0;
	mov.b64 	%fd6046, {%r4591, %r4590};
	bra.uni 	BB5_3197;

BB5_3187:
	mov.f64 	%fd6046, %fd2166;

BB5_3197:
	selp.f64	%fd2170, 0d3FF0000000000000, %fd6046, %p132;
	@!%p133 bra 	BB5_3199;
	bra.uni 	BB5_3198;

BB5_3198:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4592}, %fd2175;
	}
	xor.b32  	%r4593, %r4592, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4594, %temp}, %fd2175;
	}
	mov.b64 	%fd2175, {%r4594, %r4593};

BB5_3199:
	@%p3297 bra 	BB5_3202;
	bra.uni 	BB5_3200;

BB5_3202:
	selp.b32	%r4595, %r148, 0, %p1964;
	or.b32  	%r4596, %r4595, 2146435072;
	setp.lt.s32	%p3583, %r101, 0;
	selp.b32	%r4597, %r4596, %r4595, %p3583;
	mov.u32 	%r4598, 0;
	mov.b64 	%fd2175, {%r4598, %r4597};
	bra.uni 	BB5_3203;

BB5_3200:
	setp.gt.s32	%p3580, %r148, -1;
	@%p3580 bra 	BB5_3203;

	cvt.rzi.f64.f64	%fd4131, %fd36;
	setp.neu.f64	%p3581, %fd4131, %fd36;
	selp.f64	%fd2175, 0dFFF8000000000000, %fd2175, %p3581;

BB5_3203:
	@%p3340 bra 	BB5_3204;

	setp.gtu.f64	%p3585, %fd2015, 0d7FF0000000000000;
	@%p3585 bra 	BB5_3214;

	abs.f64 	%fd4132, %fd36;
	setp.gtu.f64	%p3586, %fd4132, 0d7FF0000000000000;
	@%p3586 bra 	BB5_3214;

	and.b32  	%r4599, %r101, 2147483647;
	setp.ne.s32	%p3587, %r4599, 2146435072;
	@%p3587 bra 	BB5_3209;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4600, %temp}, %fd36;
	}
	setp.eq.s32	%p3588, %r4600, 0;
	@%p3588 bra 	BB5_3213;
	bra.uni 	BB5_3209;

BB5_3213:
	setp.gt.f64	%p3591, %fd2015, 0d3FF0000000000000;
	selp.b32	%r4609, 2146435072, 0, %p3591;
	xor.b32  	%r4610, %r4609, 2146435072;
	setp.lt.s32	%p3592, %r101, 0;
	selp.b32	%r4611, %r4610, %r4609, %p3592;
	setp.eq.f64	%p3593, %fd2002, 0dBFF0000000000000;
	selp.b32	%r4612, 1072693248, %r4611, %p3593;
	mov.u32 	%r4613, 0;
	mov.b64 	%fd6049, {%r4613, %r4612};
	bra.uni 	BB5_3214;

BB5_3204:
	mov.f64 	%fd6049, %fd2175;

BB5_3214:
	selp.f64	%fd4133, 0d3FF0000000000000, %fd6049, %p134;
	mul.f64 	%fd4134, %fd34, %fd2170;
	mul.f64 	%fd2179, %fd4134, %fd4133;
	mov.f64 	%fd6051, %fd1113;
	@!%p71 bra 	BB5_3216;
	bra.uni 	BB5_3215;

BB5_3215:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4614}, %fd1113;
	}
	xor.b32  	%r4615, %r4614, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4616, %temp}, %fd1113;
	}
	mov.b64 	%fd6051, {%r4616, %r4615};

BB5_3216:
	@%p1792 bra 	BB5_3219;
	bra.uni 	BB5_3217;

BB5_3219:
	selp.b32	%r4617, %r88, 0, %p1790;
	or.b32  	%r4618, %r4617, 2146435072;
	setp.lt.s32	%p3598, %r89, 0;
	selp.b32	%r4619, %r4618, %r4617, %p3598;
	mov.u32 	%r4620, 0;
	mov.b64 	%fd6051, {%r4620, %r4619};
	bra.uni 	BB5_3220;

BB5_3217:
	setp.gt.s32	%p3595, %r88, -1;
	@%p3595 bra 	BB5_3220;

	cvt.rzi.f64.f64	%fd4135, %fd45;
	setp.neu.f64	%p3596, %fd4135, %fd45;
	selp.f64	%fd6051, 0dFFF8000000000000, %fd6051, %p3596;

BB5_3220:
	@%p1797 bra 	BB5_3221;

	setp.gtu.f64	%p3600, %fd1112, 0d7FF0000000000000;
	mov.f64 	%fd6052, %fd1119;
	@%p3600 bra 	BB5_3231;

	abs.f64 	%fd4136, %fd45;
	setp.gtu.f64	%p3601, %fd4136, 0d7FF0000000000000;
	mov.f64 	%fd6052, %fd1119;
	@%p3601 bra 	BB5_3231;

	and.b32  	%r4621, %r89, 2147483647;
	setp.ne.s32	%p3602, %r4621, 2146435072;
	@%p3602 bra 	BB5_3226;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4622, %temp}, %fd45;
	}
	setp.eq.s32	%p3603, %r4622, 0;
	@%p3603 bra 	BB5_3230;
	bra.uni 	BB5_3226;

BB5_3230:
	setp.gt.f64	%p3606, %fd1112, 0d3FF0000000000000;
	selp.b32	%r4631, 2146435072, 0, %p3606;
	xor.b32  	%r4632, %r4631, 2146435072;
	setp.lt.s32	%p3607, %r89, 0;
	selp.b32	%r4633, %r4632, %r4631, %p3607;
	setp.eq.f64	%p3608, %fd1110, 0dBFF0000000000000;
	selp.b32	%r4634, 1072693248, %r4633, %p3608;
	mov.u32 	%r4635, 0;
	mov.b64 	%fd6052, {%r4635, %r4634};
	bra.uni 	BB5_3231;

BB5_3221:
	mov.f64 	%fd6052, %fd6051;

BB5_3231:
	mov.f64 	%fd6054, %fd1124;
	@!%p72 bra 	BB5_3233;
	bra.uni 	BB5_3232;

BB5_3232:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4636}, %fd1124;
	}
	xor.b32  	%r4637, %r4636, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4638, %temp}, %fd1124;
	}
	mov.b64 	%fd6054, {%r4638, %r4637};

BB5_3233:
	@%p1809 bra 	BB5_3236;
	bra.uni 	BB5_3234;

BB5_3236:
	selp.b32	%r4639, %r92, 0, %p1807;
	or.b32  	%r4640, %r4639, 2146435072;
	setp.lt.s32	%p3613, %r91, 0;
	selp.b32	%r4641, %r4640, %r4639, %p3613;
	mov.u32 	%r4642, 0;
	mov.b64 	%fd6054, {%r4642, %r4641};
	bra.uni 	BB5_3237;

BB5_3234:
	setp.gt.s32	%p3610, %r92, -1;
	@%p3610 bra 	BB5_3237;

	cvt.rzi.f64.f64	%fd4137, %fd44;
	setp.neu.f64	%p3611, %fd4137, %fd44;
	selp.f64	%fd6054, 0dFFF8000000000000, %fd6054, %p3611;

BB5_3237:
	@%p1814 bra 	BB5_3238;

	setp.gtu.f64	%p3615, %fd1123, 0d7FF0000000000000;
	mov.f64 	%fd6055, %fd1130;
	@%p3615 bra 	BB5_3248;

	abs.f64 	%fd4138, %fd44;
	setp.gtu.f64	%p3616, %fd4138, 0d7FF0000000000000;
	mov.f64 	%fd6055, %fd1130;
	@%p3616 bra 	BB5_3248;

	and.b32  	%r4643, %r91, 2147483647;
	setp.ne.s32	%p3617, %r4643, 2146435072;
	@%p3617 bra 	BB5_3243;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4644, %temp}, %fd44;
	}
	setp.eq.s32	%p3618, %r4644, 0;
	@%p3618 bra 	BB5_3247;
	bra.uni 	BB5_3243;

BB5_3247:
	setp.gt.f64	%p3621, %fd1123, 0d3FF0000000000000;
	selp.b32	%r4653, 2146435072, 0, %p3621;
	xor.b32  	%r4654, %r4653, 2146435072;
	setp.lt.s32	%p3622, %r91, 0;
	selp.b32	%r4655, %r4654, %r4653, %p3622;
	setp.eq.f64	%p3623, %fd1111, 0dBFF0000000000000;
	selp.b32	%r4656, 1072693248, %r4655, %p3623;
	mov.u32 	%r4657, 0;
	mov.b64 	%fd6055, {%r4657, %r4656};
	bra.uni 	BB5_3248;

BB5_3238:
	mov.f64 	%fd6055, %fd6054;

BB5_3248:
	selp.f64	%fd4139, 0d3FF0000000000000, %fd6055, %p73;
	selp.f64	%fd4140, 0d3FF0000000000000, %fd6052, %p1831;
	mul.f64 	%fd4141, %fd43, %fd4140;
	mul.f64 	%fd2196, %fd4141, %fd4139;
	mov.f64 	%fd6057, %fd1134;
	@!%p74 bra 	BB5_3250;
	bra.uni 	BB5_3249;

BB5_3249:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4658}, %fd1134;
	}
	xor.b32  	%r4659, %r4658, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4660, %temp}, %fd1134;
	}
	mov.b64 	%fd6057, {%r4660, %r4659};

BB5_3250:
	@%p1792 bra 	BB5_3253;
	bra.uni 	BB5_3251;

BB5_3253:
	selp.b32	%r4661, %r88, 0, %p1826;
	or.b32  	%r4662, %r4661, 2146435072;
	setp.lt.s32	%p3631, %r94, 0;
	selp.b32	%r4663, %r4662, %r4661, %p3631;
	mov.u32 	%r4664, 0;
	mov.b64 	%fd6057, {%r4664, %r4663};
	bra.uni 	BB5_3254;

BB5_3251:
	setp.gt.s32	%p3628, %r88, -1;
	@%p3628 bra 	BB5_3254;

	cvt.rzi.f64.f64	%fd4142, %fd46;
	setp.neu.f64	%p3629, %fd4142, %fd46;
	selp.f64	%fd6057, 0dFFF8000000000000, %fd6057, %p3629;

BB5_3254:
	@%p1836 bra 	BB5_3255;

	setp.gtu.f64	%p3633, %fd1112, 0d7FF0000000000000;
	mov.f64 	%fd6058, %fd1141;
	@%p3633 bra 	BB5_3265;

	abs.f64 	%fd4143, %fd46;
	setp.gtu.f64	%p3634, %fd4143, 0d7FF0000000000000;
	mov.f64 	%fd6058, %fd1141;
	@%p3634 bra 	BB5_3265;

	and.b32  	%r4665, %r94, 2147483647;
	setp.ne.s32	%p3635, %r4665, 2146435072;
	@%p3635 bra 	BB5_3260;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4666, %temp}, %fd46;
	}
	setp.eq.s32	%p3636, %r4666, 0;
	@%p3636 bra 	BB5_3264;
	bra.uni 	BB5_3260;

BB5_3264:
	setp.gt.f64	%p3639, %fd1112, 0d3FF0000000000000;
	selp.b32	%r4675, 2146435072, 0, %p3639;
	xor.b32  	%r4676, %r4675, 2146435072;
	setp.lt.s32	%p3640, %r94, 0;
	selp.b32	%r4677, %r4676, %r4675, %p3640;
	setp.eq.f64	%p3641, %fd1110, 0dBFF0000000000000;
	selp.b32	%r4678, 1072693248, %r4677, %p3641;
	mov.u32 	%r4679, 0;
	mov.b64 	%fd6058, {%r4679, %r4678};
	bra.uni 	BB5_3265;

BB5_3255:
	mov.f64 	%fd6058, %fd6057;

BB5_3265:
	mov.f64 	%fd6060, %fd1145;
	@!%p76 bra 	BB5_3267;
	bra.uni 	BB5_3266;

BB5_3266:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4680}, %fd1145;
	}
	xor.b32  	%r4681, %r4680, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4682, %temp}, %fd1145;
	}
	mov.b64 	%fd6060, {%r4682, %r4681};

BB5_3267:
	@%p1809 bra 	BB5_3270;
	bra.uni 	BB5_3268;

BB5_3270:
	selp.b32	%r4683, %r92, 0, %p1848;
	or.b32  	%r4684, %r4683, 2146435072;
	setp.lt.s32	%p3646, %r96, 0;
	selp.b32	%r4685, %r4684, %r4683, %p3646;
	mov.u32 	%r4686, 0;
	mov.b64 	%fd6060, {%r4686, %r4685};
	bra.uni 	BB5_3271;

BB5_3268:
	setp.gt.s32	%p3643, %r92, -1;
	@%p3643 bra 	BB5_3271;

	cvt.rzi.f64.f64	%fd4144, %fd43;
	setp.neu.f64	%p3644, %fd4144, %fd43;
	selp.f64	%fd6060, 0dFFF8000000000000, %fd6060, %p3644;

BB5_3271:
	@%p1855 bra 	BB5_3272;

	setp.gtu.f64	%p3648, %fd1123, 0d7FF0000000000000;
	mov.f64 	%fd6061, %fd1151;
	@%p3648 bra 	BB5_3282;

	abs.f64 	%fd4145, %fd43;
	setp.gtu.f64	%p3649, %fd4145, 0d7FF0000000000000;
	mov.f64 	%fd6061, %fd1151;
	@%p3649 bra 	BB5_3282;

	and.b32  	%r4687, %r96, 2147483647;
	setp.ne.s32	%p3650, %r4687, 2146435072;
	@%p3650 bra 	BB5_3277;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4688, %temp}, %fd43;
	}
	setp.eq.s32	%p3651, %r4688, 0;
	@%p3651 bra 	BB5_3281;
	bra.uni 	BB5_3277;

BB5_3281:
	setp.gt.f64	%p3654, %fd1123, 0d3FF0000000000000;
	selp.b32	%r4697, 2146435072, 0, %p3654;
	xor.b32  	%r4698, %r4697, 2146435072;
	setp.lt.s32	%p3655, %r96, 0;
	selp.b32	%r4699, %r4698, %r4697, %p3655;
	setp.eq.f64	%p3656, %fd1111, 0dBFF0000000000000;
	selp.b32	%r4700, 1072693248, %r4699, %p3656;
	mov.u32 	%r4701, 0;
	mov.b64 	%fd6061, {%r4701, %r4700};
	bra.uni 	BB5_3282;

BB5_3272:
	mov.f64 	%fd6061, %fd6060;

BB5_3282:
	selp.f64	%fd4146, 0d3FF0000000000000, %fd6061, %p77;
	selp.f64	%fd4147, 0d3FF0000000000000, %fd6058, %p75;
	mul.f64 	%fd4148, %fd45, %fd4147;
	mul.f64 	%fd4149, %fd4148, %fd4146;
	sub.f64 	%fd4150, %fd2161, %fd2179;
	mul.f64 	%fd4151, %fd2143, %fd4150;
	sub.f64 	%fd4152, %fd2196, %fd4149;
	mul.f64 	%fd4153, %fd4151, %fd4152;
	mul.f64 	%fd4154, %fd109, %fd4153;
	div.rn.f64 	%fd2213, %fd4154, %fd1256;
	// Callseq Start 171
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1157;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2224, [retval0+0];
	
	//{
	}// Callseq End 171
	mul.f64 	%fd4156, %fd109, %fd2064;
	div.rn.f64 	%fd6242, %fd4156, %fd1256;
	div.rn.f64 	%fd6244, %fd2064, %fd1256;
	@!%p80 bra 	BB5_3284;
	bra.uni 	BB5_3283;

BB5_3283:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4702}, %fd2224;
	}
	xor.b32  	%r4703, %r4702, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4704, %temp}, %fd2224;
	}
	mov.b64 	%fd2224, {%r4704, %r4703};

BB5_3284:
	@%p1869 bra 	BB5_3287;
	bra.uni 	BB5_3285;

BB5_3287:
	selp.b32	%r4705, %r98, 0, %p1907;
	or.b32  	%r4706, %r4705, 2146435072;
	setp.lt.s32	%p3663, %r99, 0;
	selp.b32	%r4707, %r4706, %r4705, %p3663;
	mov.u32 	%r4708, 0;
	mov.b64 	%fd2224, {%r4708, %r4707};
	bra.uni 	BB5_3288;

BB5_3285:
	setp.gt.s32	%p3660, %r98, -1;
	@%p3660 bra 	BB5_3288;

	cvt.rzi.f64.f64	%fd4157, %fd34;
	setp.neu.f64	%p3661, %fd4157, %fd34;
	selp.f64	%fd2224, 0dFFF8000000000000, %fd2224, %p3661;

BB5_3288:
	add.f64 	%fd6064, %fd1156, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4709}, %fd6064;
	}
	and.b32  	%r4710, %r4709, 2146435072;
	setp.ne.s32	%p3664, %r4710, 2146435072;
	@%p3664 bra 	BB5_3289;

	setp.gtu.f64	%p3665, %fd1157, 0d7FF0000000000000;
	@%p3665 bra 	BB5_3299;

	abs.f64 	%fd4158, %fd34;
	setp.gtu.f64	%p3666, %fd4158, 0d7FF0000000000000;
	@%p3666 bra 	BB5_3299;

	and.b32  	%r4711, %r99, 2147483647;
	setp.ne.s32	%p3667, %r4711, 2146435072;
	@%p3667 bra 	BB5_3294;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4712, %temp}, %fd34;
	}
	setp.eq.s32	%p3668, %r4712, 0;
	@%p3668 bra 	BB5_3298;
	bra.uni 	BB5_3294;

BB5_3298:
	setp.gt.f64	%p3671, %fd1157, 0d3FF0000000000000;
	selp.b32	%r4721, 2146435072, 0, %p3671;
	xor.b32  	%r4722, %r4721, 2146435072;
	setp.lt.s32	%p3672, %r99, 0;
	selp.b32	%r4723, %r4722, %r4721, %p3672;
	setp.eq.f64	%p3673, %fd1156, 0dBFF0000000000000;
	selp.b32	%r4724, 1072693248, %r4723, %p3673;
	mov.u32 	%r4725, 0;
	mov.b64 	%fd6064, {%r4725, %r4724};
	bra.uni 	BB5_3299;

BB5_3289:
	mov.f64 	%fd6064, %fd2224;

BB5_3299:
	// Callseq Start 172
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1171;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd42;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2236, [retval0+0];
	
	//{
	}// Callseq End 172
	@!%p81 bra 	BB5_3301;
	bra.uni 	BB5_3300;

BB5_3300:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4726}, %fd2236;
	}
	xor.b32  	%r4727, %r4726, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4728, %temp}, %fd2236;
	}
	mov.b64 	%fd2236, {%r4728, %r4727};

BB5_3301:
	@%p1886 bra 	BB5_3304;
	bra.uni 	BB5_3302;

BB5_3304:
	selp.b32	%r4729, %r100, 0, %p1924;
	or.b32  	%r4730, %r4729, 2146435072;
	setp.lt.s32	%p3680, %r103, 0;
	selp.b32	%r4731, %r4730, %r4729, %p3680;
	mov.u32 	%r4732, 0;
	mov.b64 	%fd2236, {%r4732, %r4731};
	bra.uni 	BB5_3305;

BB5_3302:
	setp.gt.s32	%p3677, %r100, -1;
	@%p3677 bra 	BB5_3305;

	cvt.rzi.f64.f64	%fd4159, %fd42;
	setp.neu.f64	%p3678, %fd4159, %fd42;
	selp.f64	%fd2236, 0dFFF8000000000000, %fd2236, %p3678;

BB5_3305:
	add.f64 	%fd6067, %fd42, %fd1170;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4733}, %fd6067;
	}
	and.b32  	%r4734, %r4733, 2146435072;
	setp.ne.s32	%p3681, %r4734, 2146435072;
	@%p3681 bra 	BB5_3306;

	setp.gtu.f64	%p3682, %fd1171, 0d7FF0000000000000;
	@%p3682 bra 	BB5_3316;

	abs.f64 	%fd4160, %fd42;
	setp.gtu.f64	%p3683, %fd4160, 0d7FF0000000000000;
	@%p3683 bra 	BB5_3316;

	and.b32  	%r4735, %r103, 2147483647;
	setp.ne.s32	%p3684, %r4735, 2146435072;
	@%p3684 bra 	BB5_3311;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4736, %temp}, %fd42;
	}
	setp.eq.s32	%p3685, %r4736, 0;
	@%p3685 bra 	BB5_3315;
	bra.uni 	BB5_3311;

BB5_3315:
	setp.gt.f64	%p3688, %fd1171, 0d3FF0000000000000;
	selp.b32	%r4745, 2146435072, 0, %p3688;
	xor.b32  	%r4746, %r4745, 2146435072;
	setp.lt.s32	%p3689, %r103, 0;
	selp.b32	%r4747, %r4746, %r4745, %p3689;
	setp.eq.f64	%p3690, %fd1170, 0dBFF0000000000000;
	selp.b32	%r4748, 1072693248, %r4747, %p3690;
	mov.u32 	%r4749, 0;
	mov.b64 	%fd6067, {%r4749, %r4748};
	bra.uni 	BB5_3316;

BB5_3306:
	mov.f64 	%fd6067, %fd2236;

BB5_3316:
	selp.f64	%fd4161, 0d3FF0000000000000, %fd6067, %p1949;
	selp.f64	%fd4162, 0d3FF0000000000000, %fd6064, %p1906;
	mul.f64 	%fd4163, %fd36, %fd4162;
	mul.f64 	%fd2241, %fd4163, %fd4161;
	// Callseq Start 173
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1157;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd41;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2247, [retval0+0];
	
	//{
	}// Callseq End 173
	@!%p82 bra 	BB5_3318;
	bra.uni 	BB5_3317;

BB5_3317:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4750}, %fd2247;
	}
	xor.b32  	%r4751, %r4750, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4752, %temp}, %fd2247;
	}
	mov.b64 	%fd2247, {%r4752, %r4751};

BB5_3318:
	@%p1869 bra 	BB5_3321;
	bra.uni 	BB5_3319;

BB5_3321:
	selp.b32	%r4753, %r98, 0, %p1941;
	or.b32  	%r4754, %r4753, 2146435072;
	setp.lt.s32	%p3703, %r105, 0;
	selp.b32	%r4755, %r4754, %r4753, %p3703;
	mov.u32 	%r4756, 0;
	mov.b64 	%fd2247, {%r4756, %r4755};
	bra.uni 	BB5_3322;

BB5_3319:
	setp.gt.s32	%p3700, %r98, -1;
	@%p3700 bra 	BB5_3322;

	cvt.rzi.f64.f64	%fd4164, %fd41;
	setp.neu.f64	%p3701, %fd4164, %fd41;
	selp.f64	%fd2247, 0dFFF8000000000000, %fd2247, %p3701;

BB5_3322:
	add.f64 	%fd6070, %fd1156, %fd41;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4757}, %fd6070;
	}
	and.b32  	%r4758, %r4757, 2146435072;
	setp.ne.s32	%p3704, %r4758, 2146435072;
	@%p3704 bra 	BB5_3323;

	setp.gtu.f64	%p3705, %fd1157, 0d7FF0000000000000;
	@%p3705 bra 	BB5_3333;

	abs.f64 	%fd4165, %fd41;
	setp.gtu.f64	%p3706, %fd4165, 0d7FF0000000000000;
	@%p3706 bra 	BB5_3333;

	and.b32  	%r4759, %r105, 2147483647;
	setp.ne.s32	%p3707, %r4759, 2146435072;
	@%p3707 bra 	BB5_3328;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4760, %temp}, %fd41;
	}
	setp.eq.s32	%p3708, %r4760, 0;
	@%p3708 bra 	BB5_3332;
	bra.uni 	BB5_3328;

BB5_3332:
	setp.gt.f64	%p3711, %fd1157, 0d3FF0000000000000;
	selp.b32	%r4769, 2146435072, 0, %p3711;
	xor.b32  	%r4770, %r4769, 2146435072;
	setp.lt.s32	%p3712, %r105, 0;
	selp.b32	%r4771, %r4770, %r4769, %p3712;
	setp.eq.f64	%p3713, %fd1156, 0dBFF0000000000000;
	selp.b32	%r4772, 1072693248, %r4771, %p3713;
	mov.u32 	%r4773, 0;
	mov.b64 	%fd6070, {%r4773, %r4772};
	bra.uni 	BB5_3333;

BB5_3323:
	mov.f64 	%fd6070, %fd2247;

BB5_3333:
	selp.f64	%fd2252, 0d3FF0000000000000, %fd6070, %p1969;
	// Callseq Start 174
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1171;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2258, [retval0+0];
	
	//{
	}// Callseq End 174
	@!%p83 bra 	BB5_3335;
	bra.uni 	BB5_3334;

BB5_3334:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4774}, %fd2258;
	}
	xor.b32  	%r4775, %r4774, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4776, %temp}, %fd2258;
	}
	mov.b64 	%fd2258, {%r4776, %r4775};

BB5_3335:
	@%p1886 bra 	BB5_3338;
	bra.uni 	BB5_3336;

BB5_3338:
	selp.b32	%r4777, %r100, 0, %p1964;
	or.b32  	%r4778, %r4777, 2146435072;
	setp.lt.s32	%p3723, %r101, 0;
	selp.b32	%r4779, %r4778, %r4777, %p3723;
	mov.u32 	%r4780, 0;
	mov.b64 	%fd2258, {%r4780, %r4779};
	bra.uni 	BB5_3339;

BB5_3336:
	setp.gt.s32	%p3720, %r100, -1;
	@%p3720 bra 	BB5_3339;

	cvt.rzi.f64.f64	%fd4166, %fd36;
	setp.neu.f64	%p3721, %fd4166, %fd36;
	selp.f64	%fd2258, 0dFFF8000000000000, %fd2258, %p3721;

BB5_3339:
	add.f64 	%fd6073, %fd36, %fd1170;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4781}, %fd6073;
	}
	and.b32  	%r4782, %r4781, 2146435072;
	setp.ne.s32	%p3724, %r4782, 2146435072;
	@%p3724 bra 	BB5_3340;

	setp.gtu.f64	%p3725, %fd1171, 0d7FF0000000000000;
	@%p3725 bra 	BB5_3350;

	abs.f64 	%fd4167, %fd36;
	setp.gtu.f64	%p3726, %fd4167, 0d7FF0000000000000;
	@%p3726 bra 	BB5_3350;

	and.b32  	%r4783, %r101, 2147483647;
	setp.ne.s32	%p3727, %r4783, 2146435072;
	@%p3727 bra 	BB5_3345;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4784, %temp}, %fd36;
	}
	setp.eq.s32	%p3728, %r4784, 0;
	@%p3728 bra 	BB5_3349;
	bra.uni 	BB5_3345;

BB5_3349:
	setp.gt.f64	%p3731, %fd1171, 0d3FF0000000000000;
	selp.b32	%r4793, 2146435072, 0, %p3731;
	xor.b32  	%r4794, %r4793, 2146435072;
	setp.lt.s32	%p3732, %r101, 0;
	selp.b32	%r4795, %r4794, %r4793, %p3732;
	setp.eq.f64	%p3733, %fd1170, 0dBFF0000000000000;
	selp.b32	%r4796, 1072693248, %r4795, %p3733;
	mov.u32 	%r4797, 0;
	mov.b64 	%fd6073, {%r4797, %r4796};
	bra.uni 	BB5_3350;

BB5_3340:
	mov.f64 	%fd6073, %fd2258;

BB5_3350:
	selp.f64	%fd4168, 0d3FF0000000000000, %fd6073, %p1903;
	mul.f64 	%fd4169, %fd34, %fd2252;
	mul.f64 	%fd2263, %fd4169, %fd4168;
	@!%p71 bra 	BB5_3352;
	bra.uni 	BB5_3351;

BB5_3351:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4798}, %fd1113;
	}
	xor.b32  	%r4799, %r4798, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4800, %temp}, %fd1113;
	}
	mov.b64 	%fd1113, {%r4800, %r4799};

BB5_3352:
	@%p1792 bra 	BB5_3355;
	bra.uni 	BB5_3353;

BB5_3355:
	selp.b32	%r4801, %r88, 0, %p1790;
	or.b32  	%r4802, %r4801, 2146435072;
	setp.lt.s32	%p3741, %r89, 0;
	selp.b32	%r4803, %r4802, %r4801, %p3741;
	mov.u32 	%r4804, 0;
	mov.b64 	%fd1113, {%r4804, %r4803};
	bra.uni 	BB5_3356;

BB5_3353:
	setp.gt.s32	%p3738, %r88, -1;
	@%p3738 bra 	BB5_3356;

	cvt.rzi.f64.f64	%fd4170, %fd45;
	setp.neu.f64	%p3739, %fd4170, %fd45;
	selp.f64	%fd1113, 0dFFF8000000000000, %fd1113, %p3739;

BB5_3356:
	@%p1797 bra 	BB5_3357;

	setp.gtu.f64	%p3743, %fd1112, 0d7FF0000000000000;
	@%p3743 bra 	BB5_3367;

	abs.f64 	%fd4171, %fd45;
	setp.gtu.f64	%p3744, %fd4171, 0d7FF0000000000000;
	@%p3744 bra 	BB5_3367;

	and.b32  	%r4805, %r89, 2147483647;
	setp.ne.s32	%p3745, %r4805, 2146435072;
	@%p3745 bra 	BB5_3362;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4806, %temp}, %fd45;
	}
	setp.eq.s32	%p3746, %r4806, 0;
	@%p3746 bra 	BB5_3366;
	bra.uni 	BB5_3362;

BB5_3366:
	setp.gt.f64	%p3749, %fd1112, 0d3FF0000000000000;
	selp.b32	%r4815, 2146435072, 0, %p3749;
	xor.b32  	%r4816, %r4815, 2146435072;
	setp.lt.s32	%p3750, %r89, 0;
	selp.b32	%r4817, %r4816, %r4815, %p3750;
	setp.eq.f64	%p3751, %fd1110, 0dBFF0000000000000;
	selp.b32	%r4818, 1072693248, %r4817, %p3751;
	mov.u32 	%r4819, 0;
	mov.b64 	%fd1119, {%r4819, %r4818};
	bra.uni 	BB5_3367;

BB5_3357:
	mov.f64 	%fd1119, %fd1113;

BB5_3367:
	@!%p72 bra 	BB5_3369;
	bra.uni 	BB5_3368;

BB5_3368:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4820}, %fd1124;
	}
	xor.b32  	%r4821, %r4820, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4822, %temp}, %fd1124;
	}
	mov.b64 	%fd1124, {%r4822, %r4821};

BB5_3369:
	@%p1809 bra 	BB5_3372;
	bra.uni 	BB5_3370;

BB5_3372:
	selp.b32	%r4823, %r92, 0, %p1807;
	or.b32  	%r4824, %r4823, 2146435072;
	setp.lt.s32	%p3756, %r91, 0;
	selp.b32	%r4825, %r4824, %r4823, %p3756;
	mov.u32 	%r4826, 0;
	mov.b64 	%fd1124, {%r4826, %r4825};
	bra.uni 	BB5_3373;

BB5_3370:
	setp.gt.s32	%p3753, %r92, -1;
	@%p3753 bra 	BB5_3373;

	cvt.rzi.f64.f64	%fd4172, %fd44;
	setp.neu.f64	%p3754, %fd4172, %fd44;
	selp.f64	%fd1124, 0dFFF8000000000000, %fd1124, %p3754;

BB5_3373:
	@%p1814 bra 	BB5_3374;

	setp.gtu.f64	%p3758, %fd1123, 0d7FF0000000000000;
	@%p3758 bra 	BB5_3384;

	abs.f64 	%fd4173, %fd44;
	setp.gtu.f64	%p3759, %fd4173, 0d7FF0000000000000;
	@%p3759 bra 	BB5_3384;

	and.b32  	%r4827, %r91, 2147483647;
	setp.ne.s32	%p3760, %r4827, 2146435072;
	@%p3760 bra 	BB5_3379;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4828, %temp}, %fd44;
	}
	setp.eq.s32	%p3761, %r4828, 0;
	@%p3761 bra 	BB5_3383;
	bra.uni 	BB5_3379;

BB5_3383:
	setp.gt.f64	%p3764, %fd1123, 0d3FF0000000000000;
	selp.b32	%r4837, 2146435072, 0, %p3764;
	xor.b32  	%r4838, %r4837, 2146435072;
	setp.lt.s32	%p3765, %r91, 0;
	selp.b32	%r4839, %r4838, %r4837, %p3765;
	setp.eq.f64	%p3766, %fd1111, 0dBFF0000000000000;
	selp.b32	%r4840, 1072693248, %r4839, %p3766;
	mov.u32 	%r4841, 0;
	mov.b64 	%fd1130, {%r4841, %r4840};
	bra.uni 	BB5_3384;

BB5_3374:
	mov.f64 	%fd1130, %fd1124;

BB5_3384:
	selp.f64	%fd4174, 0d3FF0000000000000, %fd1130, %p73;
	selp.f64	%fd4175, 0d3FF0000000000000, %fd1119, %p1831;
	mul.f64 	%fd4176, %fd43, %fd4175;
	mul.f64 	%fd2280, %fd4176, %fd4174;
	@!%p74 bra 	BB5_3386;
	bra.uni 	BB5_3385;

BB5_3385:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4842}, %fd1134;
	}
	xor.b32  	%r4843, %r4842, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4844, %temp}, %fd1134;
	}
	mov.b64 	%fd1134, {%r4844, %r4843};

BB5_3386:
	@%p1792 bra 	BB5_3389;
	bra.uni 	BB5_3387;

BB5_3389:
	selp.b32	%r4845, %r88, 0, %p1826;
	or.b32  	%r4846, %r4845, 2146435072;
	setp.lt.s32	%p3774, %r94, 0;
	selp.b32	%r4847, %r4846, %r4845, %p3774;
	mov.u32 	%r4848, 0;
	mov.b64 	%fd1134, {%r4848, %r4847};
	bra.uni 	BB5_3390;

BB5_3387:
	setp.gt.s32	%p3771, %r88, -1;
	@%p3771 bra 	BB5_3390;

	cvt.rzi.f64.f64	%fd4177, %fd46;
	setp.neu.f64	%p3772, %fd4177, %fd46;
	selp.f64	%fd1134, 0dFFF8000000000000, %fd1134, %p3772;

BB5_3390:
	@%p1836 bra 	BB5_3391;

	setp.gtu.f64	%p3776, %fd1112, 0d7FF0000000000000;
	@%p3776 bra 	BB5_3401;

	abs.f64 	%fd4178, %fd46;
	setp.gtu.f64	%p3777, %fd4178, 0d7FF0000000000000;
	@%p3777 bra 	BB5_3401;

	and.b32  	%r4849, %r94, 2147483647;
	setp.ne.s32	%p3778, %r4849, 2146435072;
	@%p3778 bra 	BB5_3396;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4850, %temp}, %fd46;
	}
	setp.eq.s32	%p3779, %r4850, 0;
	@%p3779 bra 	BB5_3400;
	bra.uni 	BB5_3396;

BB5_3400:
	setp.gt.f64	%p3782, %fd1112, 0d3FF0000000000000;
	selp.b32	%r4859, 2146435072, 0, %p3782;
	xor.b32  	%r4860, %r4859, 2146435072;
	setp.lt.s32	%p3783, %r94, 0;
	selp.b32	%r4861, %r4860, %r4859, %p3783;
	setp.eq.f64	%p3784, %fd1110, 0dBFF0000000000000;
	selp.b32	%r4862, 1072693248, %r4861, %p3784;
	mov.u32 	%r4863, 0;
	mov.b64 	%fd1141, {%r4863, %r4862};
	bra.uni 	BB5_3401;

BB5_3391:
	mov.f64 	%fd1141, %fd1134;

BB5_3401:
	selp.f64	%fd2289, 0d3FF0000000000000, %fd1141, %p75;
	@!%p76 bra 	BB5_3403;
	bra.uni 	BB5_3402;

BB5_3402:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4864}, %fd1145;
	}
	xor.b32  	%r4865, %r4864, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4866, %temp}, %fd1145;
	}
	mov.b64 	%fd1145, {%r4866, %r4865};

BB5_3403:
	@%p1809 bra 	BB5_3406;
	bra.uni 	BB5_3404;

BB5_3406:
	selp.b32	%r4867, %r92, 0, %p1848;
	or.b32  	%r4868, %r4867, 2146435072;
	setp.lt.s32	%p3789, %r96, 0;
	selp.b32	%r4869, %r4868, %r4867, %p3789;
	mov.u32 	%r4870, 0;
	mov.b64 	%fd1145, {%r4870, %r4869};
	bra.uni 	BB5_3407;

BB5_3404:
	setp.gt.s32	%p3786, %r92, -1;
	@%p3786 bra 	BB5_3407;

	cvt.rzi.f64.f64	%fd4179, %fd43;
	setp.neu.f64	%p3787, %fd4179, %fd43;
	selp.f64	%fd1145, 0dFFF8000000000000, %fd1145, %p3787;

BB5_3407:
	@%p1855 bra 	BB5_3408;

	setp.gtu.f64	%p3791, %fd1123, 0d7FF0000000000000;
	@%p3791 bra 	BB5_3418;

	abs.f64 	%fd4180, %fd43;
	setp.gtu.f64	%p3792, %fd4180, 0d7FF0000000000000;
	@%p3792 bra 	BB5_3418;

	and.b32  	%r4871, %r96, 2147483647;
	setp.ne.s32	%p3793, %r4871, 2146435072;
	@%p3793 bra 	BB5_3413;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4872, %temp}, %fd43;
	}
	setp.eq.s32	%p3794, %r4872, 0;
	@%p3794 bra 	BB5_3417;
	bra.uni 	BB5_3413;

BB5_3417:
	setp.gt.f64	%p3797, %fd1123, 0d3FF0000000000000;
	selp.b32	%r4881, 2146435072, 0, %p3797;
	xor.b32  	%r4882, %r4881, 2146435072;
	setp.lt.s32	%p3798, %r96, 0;
	selp.b32	%r4883, %r4882, %r4881, %p3798;
	setp.eq.f64	%p3799, %fd1111, 0dBFF0000000000000;
	selp.b32	%r4884, 1072693248, %r4883, %p3799;
	mov.u32 	%r4885, 0;
	mov.b64 	%fd1151, {%r4885, %r4884};
	bra.uni 	BB5_3418;

BB5_3408:
	mov.f64 	%fd1151, %fd1145;

BB5_3418:
	selp.f64	%fd4181, 0d3FF0000000000000, %fd1151, %p77;
	mul.f64 	%fd4182, %fd45, %fd2289;
	mul.f64 	%fd4183, %fd4182, %fd4181;
	sub.f64 	%fd4184, %fd2241, %fd2263;
	mul.f64 	%fd4185, %fd2143, %fd4184;
	sub.f64 	%fd4186, %fd2280, %fd4183;
	fma.rn.f64 	%fd2298, %fd4185, %fd4186, %fd2213;
	mul.f64 	%fd6246, %fd2298, 0d3FE0000000000000;
	mov.f64 	%fd6247, %fd6246;
	bra.uni 	BB5_4312;

BB5_4218:
	and.b32  	%r5987, %r195, 2147483647;
	setp.ne.s32	%p4644, %r5987, 2146435072;
	@%p4644 bra 	BB5_4219;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5988, %temp}, %fd2779;
	}
	setp.ne.s32	%p4645, %r5988, 0;
	mov.f64 	%fd6226, %fd2787;
	@%p4645 bra 	BB5_4223;

	shr.s32 	%r5989, %r178, 31;
	and.b32  	%r5990, %r5989, -2146435072;
	add.s32 	%r5991, %r5990, 2146435072;
	or.b32  	%r5992, %r5991, -2147483648;
	selp.b32	%r5993, %r5992, %r5991, %p177;
	mov.u32 	%r5994, 0;
	mov.b64 	%fd6226, {%r5994, %r5993};
	bra.uni 	BB5_4223;

BB5_1410:
	and.b32  	%r2186, %r86, 2147483647;
	setp.ne.s32	%p1682, %r2186, 2146435072;
	@%p1682 bra 	BB5_1411;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2187, %temp}, %fd1040;
	}
	setp.ne.s32	%p1683, %r2187, 0;
	mov.f64 	%fd5734, %fd1048;
	@%p1683 bra 	BB5_1415;

	shr.s32 	%r2188, %r69, 31;
	and.b32  	%r2189, %r2188, -2146435072;
	add.s32 	%r2190, %r2189, 2146435072;
	or.b32  	%r2191, %r2190, -2147483648;
	selp.b32	%r2192, %r2191, %r2190, %p67;
	mov.u32 	%r2193, 0;
	mov.b64 	%fd5734, {%r2193, %r2192};
	bra.uni 	BB5_1415;

BB5_4081:
	and.b32  	%r5801, %r177, 2147483647;
	setp.ne.s32	%p4509, %r5801, 2146435072;
	@%p4509 bra 	BB5_4082;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5802, %temp}, %fd2611;
	}
	setp.ne.s32	%p4510, %r5802, 0;
	mov.f64 	%fd6202, %fd2708;
	@%p4510 bra 	BB5_4086;

	shr.s32 	%r5803, %r178, 31;
	and.b32  	%r5804, %r5803, -2146435072;
	add.s32 	%r5805, %r5804, 2146435072;
	or.b32  	%r5806, %r5805, -2147483648;
	selp.b32	%r5807, %r5806, %r5805, %p165;
	mov.u32 	%r5808, 0;
	mov.b64 	%fd6202, {%r5808, %r5807};
	bra.uni 	BB5_4086;

BB5_1272:
	and.b32  	%r2000, %r68, 2147483647;
	setp.ne.s32	%p1544, %r2000, 2146435072;
	@%p1544 bra 	BB5_1273;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2001, %temp}, %fd891;
	}
	setp.ne.s32	%p1545, %r2001, 0;
	mov.f64 	%fd5710, %fd967;
	@%p1545 bra 	BB5_1277;

	shr.s32 	%r2002, %r69, 31;
	and.b32  	%r2003, %r2002, -2146435072;
	add.s32 	%r2004, %r2003, 2146435072;
	or.b32  	%r2005, %r2004, -2147483648;
	selp.b32	%r2006, %r2005, %r2004, %p55;
	mov.u32 	%r2007, 0;
	mov.b64 	%fd5710, {%r2007, %r2006};
	bra.uni 	BB5_1277;

BB5_4235:
	and.b32  	%r6011, %r196, 2147483647;
	setp.ne.s32	%p4661, %r6011, 2146435072;
	@%p4661 bra 	BB5_4236;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6012, %temp}, %fd2780;
	}
	setp.ne.s32	%p4662, %r6012, 0;
	mov.f64 	%fd6229, %fd2798;
	@%p4662 bra 	BB5_4240;

	shr.s32 	%r6013, %r183, 31;
	and.b32  	%r6014, %r6013, -2146435072;
	add.s32 	%r6015, %r6014, 2146435072;
	or.b32  	%r6016, %r6015, -2147483648;
	selp.b32	%r6017, %r6016, %r6015, %p178;
	mov.u32 	%r6018, 0;
	mov.b64 	%fd6229, {%r6018, %r6017};
	bra.uni 	BB5_4240;

BB5_1427:
	and.b32  	%r2210, %r87, 2147483647;
	setp.ne.s32	%p1699, %r2210, 2146435072;
	@%p1699 bra 	BB5_1428;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2211, %temp}, %fd1041;
	}
	setp.ne.s32	%p1700, %r2211, 0;
	mov.f64 	%fd5737, %fd1059;
	@%p1700 bra 	BB5_1432;

	shr.s32 	%r2212, %r71, 31;
	and.b32  	%r2213, %r2212, -2146435072;
	add.s32 	%r2214, %r2213, 2146435072;
	or.b32  	%r2215, %r2214, -2147483648;
	selp.b32	%r2216, %r2215, %r2214, %p68;
	mov.u32 	%r2217, 0;
	mov.b64 	%fd5737, {%r2217, %r2216};
	bra.uni 	BB5_1432;

BB5_4098:
	and.b32  	%r5827, %r179, 2147483647;
	setp.ne.s32	%p4526, %r5827, 2146435072;
	@%p4526 bra 	BB5_4099;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5828, %temp}, %fd2623;
	}
	setp.ne.s32	%p4527, %r5828, 0;
	mov.f64 	%fd6205, %fd2718;
	@%p4527 bra 	BB5_4103;

	shr.s32 	%r5829, %r193, 31;
	and.b32  	%r5830, %r5829, -2146435072;
	add.s32 	%r5831, %r5830, 2146435072;
	or.b32  	%r5832, %r5831, -2147483648;
	selp.b32	%r5833, %r5832, %r5831, %p175;
	mov.u32 	%r5834, 0;
	mov.b64 	%fd6205, {%r5834, %r5833};
	bra.uni 	BB5_4103;

BB5_1289:
	and.b32  	%r2026, %r72, 2147483647;
	setp.ne.s32	%p1561, %r2026, 2146435072;
	@%p1561 bra 	BB5_1290;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2027, %temp}, %fd892;
	}
	setp.ne.s32	%p1562, %r2027, 0;
	mov.f64 	%fd5713, %fd977;
	@%p1562 bra 	BB5_1294;

	shr.s32 	%r2028, %r84, 31;
	and.b32  	%r2029, %r2028, -2146435072;
	add.s32 	%r2030, %r2029, 2146435072;
	or.b32  	%r2031, %r2030, -2147483648;
	selp.b32	%r2032, %r2031, %r2030, %p65;
	mov.u32 	%r2033, 0;
	mov.b64 	%fd5713, {%r2033, %r2032};
	bra.uni 	BB5_1294;

BB5_4252:
	and.b32  	%r6035, %r195, 2147483647;
	setp.ne.s32	%p4684, %r6035, 2146435072;
	@%p4684 bra 	BB5_4253;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6036, %temp}, %fd2779;
	}
	setp.ne.s32	%p4685, %r6036, 0;
	mov.f64 	%fd6232, %fd2809;
	@%p4685 bra 	BB5_4257;

	shr.s32 	%r6037, %r186, 31;
	and.b32  	%r6038, %r6037, -2146435072;
	add.s32 	%r6039, %r6038, 2146435072;
	or.b32  	%r6040, %r6039, -2147483648;
	selp.b32	%r6041, %r6040, %r6039, %p179;
	mov.u32 	%r6042, 0;
	mov.b64 	%fd6232, {%r6042, %r6041};
	bra.uni 	BB5_4257;

BB5_1444:
	and.b32  	%r2234, %r86, 2147483647;
	setp.ne.s32	%p1722, %r2234, 2146435072;
	@%p1722 bra 	BB5_1445;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2235, %temp}, %fd1040;
	}
	setp.ne.s32	%p1723, %r2235, 0;
	mov.f64 	%fd5740, %fd1070;
	@%p1723 bra 	BB5_1449;

	shr.s32 	%r2236, %r74, 31;
	and.b32  	%r2237, %r2236, -2146435072;
	add.s32 	%r2238, %r2237, 2146435072;
	or.b32  	%r2239, %r2238, -2147483648;
	selp.b32	%r2240, %r2239, %r2238, %p69;
	mov.u32 	%r2241, 0;
	mov.b64 	%fd5740, {%r2241, %r2240};
	bra.uni 	BB5_1449;

BB5_4115:
	and.b32  	%r5853, %r177, 2147483647;
	setp.ne.s32	%p4546, %r5853, 2146435072;
	@%p4546 bra 	BB5_4116;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5854, %temp}, %fd2611;
	}
	setp.ne.s32	%p4547, %r5854, 0;
	mov.f64 	%fd6208, %fd2729;
	@%p4547 bra 	BB5_4120;

	shr.s32 	%r5855, %r194, 31;
	and.b32  	%r5856, %r5855, -2146435072;
	add.s32 	%r5857, %r5856, 2146435072;
	or.b32  	%r5858, %r5857, -2147483648;
	selp.b32	%r5859, %r5858, %r5857, %p176;
	mov.u32 	%r5860, 0;
	mov.b64 	%fd6208, {%r5860, %r5859};
	bra.uni 	BB5_4120;

BB5_1306:
	and.b32  	%r2052, %r68, 2147483647;
	setp.ne.s32	%p1581, %r2052, 2146435072;
	@%p1581 bra 	BB5_1307;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2053, %temp}, %fd891;
	}
	setp.ne.s32	%p1582, %r2053, 0;
	mov.f64 	%fd5716, %fd988;
	@%p1582 bra 	BB5_1311;

	shr.s32 	%r2054, %r85, 31;
	and.b32  	%r2055, %r2054, -2146435072;
	add.s32 	%r2056, %r2055, 2146435072;
	or.b32  	%r2057, %r2056, -2147483648;
	selp.b32	%r2058, %r2057, %r2056, %p66;
	mov.u32 	%r2059, 0;
	mov.b64 	%fd5716, {%r2059, %r2058};
	bra.uni 	BB5_1311;

BB5_4269:
	and.b32  	%r6059, %r196, 2147483647;
	setp.ne.s32	%p4704, %r6059, 2146435072;
	@%p4704 bra 	BB5_4270;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6060, %temp}, %fd2780;
	}
	setp.ne.s32	%p4705, %r6060, 0;
	mov.f64 	%fd6235, %fd2820;
	@%p4705 bra 	BB5_4274;

	shr.s32 	%r6061, %r180, 31;
	and.b32  	%r6062, %r6061, -2146435072;
	add.s32 	%r6063, %r6062, 2146435072;
	or.b32  	%r6064, %r6063, -2147483648;
	selp.b32	%r6065, %r6064, %r6063, %p180;
	mov.u32 	%r6066, 0;
	mov.b64 	%fd6235, {%r6066, %r6065};
	bra.uni 	BB5_4274;

BB5_1461:
	and.b32  	%r2258, %r87, 2147483647;
	setp.ne.s32	%p1742, %r2258, 2146435072;
	@%p1742 bra 	BB5_1462;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2259, %temp}, %fd1041;
	}
	setp.ne.s32	%p1743, %r2259, 0;
	mov.f64 	%fd5743, %fd1081;
	@%p1743 bra 	BB5_1466;

	shr.s32 	%r2260, %r76, 31;
	and.b32  	%r2261, %r2260, -2146435072;
	add.s32 	%r2262, %r2261, 2146435072;
	or.b32  	%r2263, %r2262, -2147483648;
	selp.b32	%r2264, %r2263, %r2262, %p70;
	mov.u32 	%r2265, 0;
	mov.b64 	%fd5743, {%r2265, %r2264};
	bra.uni 	BB5_1466;

BB5_4132:
	and.b32  	%r5875, %r179, 2147483647;
	setp.ne.s32	%p4561, %r5875, 2146435072;
	@%p4561 bra 	BB5_4133;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5876, %temp}, %fd2623;
	}
	setp.ne.s32	%p4562, %r5876, 0;
	mov.f64 	%fd6211, %fd2738;
	@%p4562 bra 	BB5_4137;

	shr.s32 	%r5877, %r180, 31;
	and.b32  	%r5878, %r5877, -2146435072;
	add.s32 	%r5879, %r5878, 2146435072;
	or.b32  	%r5880, %r5879, -2147483648;
	selp.b32	%r5881, %r5880, %r5879, %p171;
	mov.u32 	%r5882, 0;
	mov.b64 	%fd6211, {%r5882, %r5881};
	bra.uni 	BB5_4137;

BB5_1323:
	and.b32  	%r2074, %r72, 2147483647;
	setp.ne.s32	%p1596, %r2074, 2146435072;
	@%p1596 bra 	BB5_1324;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2075, %temp}, %fd892;
	}
	setp.ne.s32	%p1597, %r2075, 0;
	mov.f64 	%fd5719, %fd997;
	@%p1597 bra 	BB5_1328;

	shr.s32 	%r2076, %r76, 31;
	and.b32  	%r2077, %r2076, -2146435072;
	add.s32 	%r2078, %r2077, 2146435072;
	or.b32  	%r2079, %r2078, -2147483648;
	selp.b32	%r2080, %r2079, %r2078, %p61;
	mov.u32 	%r2081, 0;
	mov.b64 	%fd5719, {%r2081, %r2080};
	bra.uni 	BB5_1328;

BB5_4286:
	and.b32  	%r6081, %r169, 2147483647;
	setp.ne.s32	%p4722, %r6081, 2146435072;
	@%p4722 bra 	BB5_4287;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6082, %temp}, %fd33;
	}
	setp.ne.s32	%p4723, %r6082, 0;
	mov.f64 	%fd6238, %fd6218;
	@%p4723 bra 	BB5_4291;

	shr.s32 	%r6083, %r168, 31;
	and.b32  	%r6084, %r6083, -2146435072;
	add.s32 	%r6085, %r6084, 2146435072;
	or.b32  	%r6086, %r6085, -2147483648;
	selp.b32	%r6087, %r6086, %r6085, %p157;
	mov.u32 	%r6088, 0;
	mov.b64 	%fd6238, {%r6088, %r6087};
	bra.uni 	BB5_4291;

BB5_1478:
	and.b32  	%r2280, %r79, 2147483647;
	setp.ne.s32	%p1760, %r2280, 2146435072;
	@%p1760 bra 	BB5_1479;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2281, %temp}, %fd33;
	}
	setp.ne.s32	%p1761, %r2281, 0;
	mov.f64 	%fd5746, %fd5726;
	@%p1761 bra 	BB5_1483;

	shr.s32 	%r2282, %r47, 31;
	and.b32  	%r2283, %r2282, -2146435072;
	add.s32 	%r2284, %r2283, 2146435072;
	or.b32  	%r2285, %r2284, -2147483648;
	selp.b32	%r2286, %r2285, %r2284, %p63;
	mov.u32 	%r2287, 0;
	mov.b64 	%fd5746, {%r2287, %r2286};
	bra.uni 	BB5_1483;

BB5_4149:
	and.b32  	%r5897, %r177, 2147483647;
	setp.ne.s32	%p4579, %r5897, 2146435072;
	@%p4579 bra 	BB5_4150;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5898, %temp}, %fd2611;
	}
	setp.ne.s32	%p4580, %r5898, 0;
	mov.f64 	%fd6214, %fd2747;
	@%p4580 bra 	BB5_4154;

	shr.s32 	%r5899, %r186, 31;
	and.b32  	%r5900, %r5899, -2146435072;
	add.s32 	%r5901, %r5900, 2146435072;
	or.b32  	%r5902, %r5901, -2147483648;
	selp.b32	%r5903, %r5902, %r5901, %p169;
	mov.u32 	%r5904, 0;
	mov.b64 	%fd6214, {%r5904, %r5903};
	bra.uni 	BB5_4154;

BB5_1340:
	and.b32  	%r2096, %r68, 2147483647;
	setp.ne.s32	%p1614, %r2096, 2146435072;
	@%p1614 bra 	BB5_1341;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2097, %temp}, %fd891;
	}
	setp.ne.s32	%p1615, %r2097, 0;
	mov.f64 	%fd5722, %fd1006;
	@%p1615 bra 	BB5_1345;

	shr.s32 	%r2098, %r74, 31;
	and.b32  	%r2099, %r2098, -2146435072;
	add.s32 	%r2100, %r2099, 2146435072;
	or.b32  	%r2101, %r2100, -2147483648;
	selp.b32	%r2102, %r2101, %r2100, %p59;
	mov.u32 	%r2103, 0;
	mov.b64 	%fd5722, {%r2103, %r2102};
	bra.uni 	BB5_1345;

BB5_4303:
	and.b32  	%r6103, %r172, 2147483647;
	setp.ne.s32	%p4740, %r6103, 2146435072;
	@%p4740 bra 	BB5_4304;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6104, %temp}, %fd88;
	}
	setp.ne.s32	%p4741, %r6104, 0;
	mov.f64 	%fd6223, %fd6221;
	@%p4741 bra 	BB5_4308;

	shr.s32 	%r6105, %r174, 31;
	and.b32  	%r6106, %r6105, -2146435072;
	add.s32 	%r6107, %r6106, 2146435072;
	or.b32  	%r6108, %r6107, -2147483648;
	selp.b32	%r6109, %r6108, %r6107, %p173;
	mov.u32 	%r6110, 0;
	mov.b64 	%fd6223, {%r6110, %r6109};
	bra.uni 	BB5_4308;

BB5_1495:
	and.b32  	%r2302, %r82, 2147483647;
	setp.ne.s32	%p1778, %r2302, 2146435072;
	@%p1778 bra 	BB5_1496;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2303, %temp}, %fd88;
	}
	setp.ne.s32	%p1779, %r2303, 0;
	mov.f64 	%fd5749, %fd5729;
	@%p1779 bra 	BB5_1500;

	shr.s32 	%r2304, %r81, 31;
	and.b32  	%r2305, %r2304, -2146435072;
	add.s32 	%r2306, %r2305, 2146435072;
	or.b32  	%r2307, %r2306, -2147483648;
	selp.b32	%r2308, %r2307, %r2306, %p64;
	mov.u32 	%r2309, 0;
	mov.b64 	%fd5749, {%r2309, %r2308};
	bra.uni 	BB5_1500;

BB5_4166:
	and.b32  	%r5919, %r179, 2147483647;
	setp.ne.s32	%p4594, %r5919, 2146435072;
	@%p4594 bra 	BB5_4167;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5920, %temp}, %fd2623;
	}
	setp.ne.s32	%p4595, %r5920, 0;
	mov.f64 	%fd6217, %fd2756;
	@%p4595 bra 	BB5_4171;

	shr.s32 	%r5921, %r183, 31;
	and.b32  	%r5922, %r5921, -2146435072;
	add.s32 	%r5923, %r5922, 2146435072;
	or.b32  	%r5924, %r5923, -2147483648;
	selp.b32	%r5925, %r5924, %r5923, %p167;
	mov.u32 	%r5926, 0;
	mov.b64 	%fd6217, {%r5926, %r5925};
	bra.uni 	BB5_4171;

BB5_1357:
	and.b32  	%r2118, %r72, 2147483647;
	setp.ne.s32	%p1629, %r2118, 2146435072;
	@%p1629 bra 	BB5_1358;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2119, %temp}, %fd892;
	}
	setp.ne.s32	%p1630, %r2119, 0;
	mov.f64 	%fd5725, %fd1015;
	@%p1630 bra 	BB5_1362;

	shr.s32 	%r2120, %r71, 31;
	and.b32  	%r2121, %r2120, -2146435072;
	add.s32 	%r2122, %r2121, 2146435072;
	or.b32  	%r2123, %r2122, -2147483648;
	selp.b32	%r2124, %r2123, %r2122, %p57;
	mov.u32 	%r2125, 0;
	mov.b64 	%fd5725, {%r2125, %r2124};
	bra.uni 	BB5_1362;

BB5_4183:
	and.b32  	%r5941, %r169, 2147483647;
	setp.ne.s32	%p4609, %r5941, 2146435072;
	@%p4609 bra 	BB5_4184;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5942, %temp}, %fd33;
	}
	setp.ne.s32	%p4610, %r5942, 0;
	mov.f64 	%fd6220, %fd6218;
	@%p4610 bra 	BB5_4188;

	shr.s32 	%r5943, %r168, 31;
	and.b32  	%r5944, %r5943, -2146435072;
	add.s32 	%r5945, %r5944, 2146435072;
	or.b32  	%r5946, %r5945, -2147483648;
	selp.b32	%r5947, %r5946, %r5945, %p157;
	mov.u32 	%r5948, 0;
	mov.b64 	%fd6220, {%r5948, %r5947};
	bra.uni 	BB5_4188;

BB5_1374:
	and.b32  	%r2140, %r79, 2147483647;
	setp.ne.s32	%p1644, %r2140, 2146435072;
	@%p1644 bra 	BB5_1375;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2141, %temp}, %fd33;
	}
	setp.ne.s32	%p1645, %r2141, 0;
	mov.f64 	%fd5728, %fd5726;
	@%p1645 bra 	BB5_1379;

	shr.s32 	%r2142, %r47, 31;
	and.b32  	%r2143, %r2142, -2146435072;
	add.s32 	%r2144, %r2143, 2146435072;
	or.b32  	%r2145, %r2144, -2147483648;
	selp.b32	%r2146, %r2145, %r2144, %p63;
	mov.u32 	%r2147, 0;
	mov.b64 	%fd5728, {%r2147, %r2146};
	bra.uni 	BB5_1379;

BB5_4200:
	and.b32  	%r5963, %r172, 2147483647;
	setp.ne.s32	%p4627, %r5963, 2146435072;
	@%p4627 bra 	BB5_4201;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5964, %temp}, %fd88;
	}
	setp.ne.s32	%p4628, %r5964, 0;
	mov.f64 	%fd6223, %fd6221;
	@%p4628 bra 	BB5_4205;

	shr.s32 	%r5965, %r174, 31;
	and.b32  	%r5966, %r5965, -2146435072;
	add.s32 	%r5967, %r5966, 2146435072;
	or.b32  	%r5968, %r5967, -2147483648;
	selp.b32	%r5969, %r5968, %r5967, %p173;
	mov.u32 	%r5970, 0;
	mov.b64 	%fd6223, {%r5970, %r5969};
	bra.uni 	BB5_4205;

BB5_1391:
	and.b32  	%r2162, %r82, 2147483647;
	setp.ne.s32	%p1662, %r2162, 2146435072;
	@%p1662 bra 	BB5_1392;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2163, %temp}, %fd88;
	}
	setp.ne.s32	%p1663, %r2163, 0;
	mov.f64 	%fd5731, %fd5729;
	@%p1663 bra 	BB5_1396;

	shr.s32 	%r2164, %r81, 31;
	and.b32  	%r2165, %r2164, -2146435072;
	add.s32 	%r2166, %r2165, 2146435072;
	or.b32  	%r2167, %r2166, -2147483648;
	selp.b32	%r2168, %r2167, %r2166, %p64;
	mov.u32 	%r2169, 0;
	mov.b64 	%fd5731, {%r2169, %r2168};
	bra.uni 	BB5_1396;

BB5_404:
	setp.gt.s32	%p619, %r33, -1;
	@%p619 bra 	BB5_407;

	cvt.rzi.f64.f64	%fd3401, %fd34;
	setp.neu.f64	%p620, %fd3401, %fd34;
	selp.f64	%fd409, 0dFFF8000000000000, %fd409, %p620;

BB5_407:
	add.f64 	%fd5554, %fd402, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r794}, %fd5554;
	}
	and.b32  	%r795, %r794, 2146435072;
	setp.ne.s32	%p623, %r795, 2146435072;
	@%p623 bra 	BB5_408;

	setp.gtu.f64	%p624, %fd403, 0d7FF0000000000000;
	@%p624 bra 	BB5_418;

	abs.f64 	%fd3402, %fd34;
	setp.gtu.f64	%p625, %fd3402, 0d7FF0000000000000;
	@%p625 bra 	BB5_418;

	and.b32  	%r796, %r26, 2147483647;
	setp.ne.s32	%p626, %r796, 2146435072;
	@%p626 bra 	BB5_413;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r797, %temp}, %fd34;
	}
	setp.eq.s32	%p627, %r797, 0;
	@%p627 bra 	BB5_417;
	bra.uni 	BB5_413;

BB5_417:
	setp.gt.f64	%p630, %fd403, 0d3FF0000000000000;
	selp.b32	%r806, 2146435072, 0, %p630;
	xor.b32  	%r807, %r806, 2146435072;
	setp.lt.s32	%p631, %r26, 0;
	selp.b32	%r808, %r807, %r806, %p631;
	setp.eq.f64	%p632, %fd402, 0dBFF0000000000000;
	selp.b32	%r809, 1072693248, %r808, %p632;
	mov.u32 	%r810, 0;
	mov.b64 	%fd5554, {%r810, %r809};
	bra.uni 	BB5_418;

BB5_396:
	mov.f64 	%fd6243, 0d0000000000000000;
	// Callseq Start 76
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd383;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd6243;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z4Dtt_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6245, [retval0+0];
	
	//{
	}// Callseq End 76

BB5_398:
	st.local.f64 	[%rd33], %fd109;
	// Callseq Start 78
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd109;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd382;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z3Tn_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6242, [retval0+0];
	
	//{
	}// Callseq End 78
	// Callseq Start 79
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd109;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd382;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z4Dnn_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6244, [retval0+0];
	
	//{
	}// Callseq End 79
	bra.uni 	BB5_1397;

BB5_2400:
	setp.gt.s32	%p2764, %r130, -1;
	@%p2764 bra 	BB5_2403;

	cvt.rzi.f64.f64	%fd3940, %fd45;
	setp.neu.f64	%p2765, %fd3940, %fd45;
	selp.f64	%fd5907, 0dFFF8000000000000, %fd5907, %p2765;

BB5_2403:
	add.f64 	%fd5962, %fd1698, %fd45;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3525}, %fd5962;
	}
	and.b32  	%r131, %r3525, 2146435072;
	setp.ne.s32	%p2768, %r131, 2146435072;
	@%p2768 bra 	BB5_2404;

	setp.gtu.f64	%p2769, %fd1700, 0d7FF0000000000000;
	mov.f64 	%fd5908, %fd5962;
	@%p2769 bra 	BB5_2414;

	abs.f64 	%fd3941, %fd45;
	setp.gtu.f64	%p2770, %fd3941, 0d7FF0000000000000;
	mov.f64 	%fd5908, %fd5962;
	@%p2770 bra 	BB5_2414;

	and.b32  	%r3526, %r89, 2147483647;
	setp.ne.s32	%p2771, %r3526, 2146435072;
	@%p2771 bra 	BB5_2409;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3527, %temp}, %fd45;
	}
	setp.eq.s32	%p2772, %r3527, 0;
	@%p2772 bra 	BB5_2413;
	bra.uni 	BB5_2409;

BB5_2413:
	setp.gt.f64	%p2775, %fd1700, 0d3FF0000000000000;
	selp.b32	%r3536, 2146435072, 0, %p2775;
	xor.b32  	%r3537, %r3536, 2146435072;
	setp.lt.s32	%p2776, %r89, 0;
	selp.b32	%r3538, %r3537, %r3536, %p2776;
	setp.eq.f64	%p2777, %fd1698, 0dBFF0000000000000;
	selp.b32	%r3539, 1072693248, %r3538, %p2777;
	mov.u32 	%r3540, 0;
	mov.b64 	%fd5908, {%r3540, %r3539};
	bra.uni 	BB5_2414;

BB5_390:
	mov.f64 	%fd6242, 0d0000000000000000;
	// Callseq Start 72
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd6242;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd382;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z4Dnn_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6244, [retval0+0];
	
	//{
	}// Callseq End 72

BB5_392:
	setp.neu.f64	%p613, %fd382, 0d0000000000000000;
	@%p613 bra 	BB5_394;
	bra.uni 	BB5_393;

BB5_394:
	// Callseq Start 75
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd383;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd382;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z3Tt_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3391, [retval0+0];
	
	//{
	}// Callseq End 75
	mul.f64 	%fd3392, %fd112, %fd3391;
	div.rn.f64 	%fd6243, %fd3392, %fd382;
	div.rn.f64 	%fd6245, %fd3391, %fd382;
	bra.uni 	BB5_1397;

BB5_1719:
	setp.gt.s32	%p2051, %r113, -1;
	@%p2051 bra 	BB5_1722;

	cvt.rzi.f64.f64	%fd3761, %fd34;
	setp.neu.f64	%p2052, %fd3761, %fd34;
	selp.f64	%fd1266, 0dFFF8000000000000, %fd1266, %p2052;

BB5_1722:
	add.f64 	%fd3762, %fd1259, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2627}, %fd3762;
	}
	and.b32  	%r114, %r2627, 2146435072;
	setp.ne.s32	%p2055, %r114, 2146435072;
	@%p2055 bra 	BB5_1723;

	setp.gtu.f64	%p2056, %fd1260, 0d7FF0000000000000;
	add.f64 	%fd5788, %fd1259, %fd34;
	@%p2056 bra 	BB5_1733;

	abs.f64 	%fd3763, %fd34;
	setp.gtu.f64	%p2057, %fd3763, 0d7FF0000000000000;
	@%p2057 bra 	BB5_1733;

	and.b32  	%r2628, %r99, 2147483647;
	setp.ne.s32	%p2058, %r2628, 2146435072;
	@%p2058 bra 	BB5_1728;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2629, %temp}, %fd34;
	}
	setp.eq.s32	%p2059, %r2629, 0;
	@%p2059 bra 	BB5_1732;
	bra.uni 	BB5_1728;

BB5_1732:
	setp.gt.f64	%p2062, %fd1260, 0d3FF0000000000000;
	selp.b32	%r2638, 2146435072, 0, %p2062;
	xor.b32  	%r2639, %r2638, 2146435072;
	setp.lt.s32	%p2063, %r99, 0;
	selp.b32	%r2640, %r2639, %r2638, %p2063;
	setp.eq.f64	%p2064, %fd1259, 0dBFF0000000000000;
	selp.b32	%r2641, 1072693248, %r2640, %p2064;
	mov.u32 	%r2642, 0;
	mov.b64 	%fd5788, {%r2642, %r2641};
	bra.uni 	BB5_1733;

BB5_408:
	mov.f64 	%fd5554, %fd409;

BB5_418:
	abs.f64 	%fd414, %fd401;
	// Callseq Start 82
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd414;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd42;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd420, [retval0+0];
	
	//{
	}// Callseq End 82
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r34}, %fd401;
	}
	setp.lt.s32	%p633, %r34, 0;
	and.pred  	%p24, %p633, %p509;
	@!%p24 bra 	BB5_420;
	bra.uni 	BB5_419;

BB5_419:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r811}, %fd420;
	}
	xor.b32  	%r812, %r811, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r813, %temp}, %fd420;
	}
	mov.b64 	%fd420, {%r813, %r812};

BB5_420:
	setp.eq.f64	%p635, %fd401, 0d0000000000000000;
	@%p635 bra 	BB5_423;
	bra.uni 	BB5_421;

BB5_423:
	selp.b32	%r814, %r34, 0, %p509;
	or.b32  	%r815, %r814, 2146435072;
	setp.lt.s32	%p639, %r31, 0;
	selp.b32	%r816, %r815, %r814, %p639;
	mov.u32 	%r817, 0;
	mov.b64 	%fd420, {%r817, %r816};
	bra.uni 	BB5_424;

BB5_2404:
	mov.f64 	%fd5908, %fd5907;

BB5_2414:
	setp.eq.f64	%p2778, %fd1698, 0d3FF0000000000000;
	or.pred  	%p106, %p2778, %p1830;
	abs.f64 	%fd1711, %fd1699;
	// Callseq Start 150
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1711;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd44;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1905, [retval0+0];
	
	//{
	}// Callseq End 150
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r132}, %fd1699;
	}
	setp.lt.s32	%p2780, %r132, 0;
	and.pred  	%p107, %p2780, %p1807;
	mov.f64 	%fd5910, %fd1905;
	@!%p107 bra 	BB5_2416;
	bra.uni 	BB5_2415;

BB5_2415:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3541}, %fd1905;
	}
	xor.b32  	%r3542, %r3541, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3543, %temp}, %fd1905;
	}
	mov.b64 	%fd5910, {%r3543, %r3542};

BB5_2416:
	setp.eq.f64	%p2782, %fd1699, 0d0000000000000000;
	@%p2782 bra 	BB5_2419;
	bra.uni 	BB5_2417;

BB5_2419:
	selp.b32	%r3544, %r132, 0, %p1807;
	or.b32  	%r3545, %r3544, 2146435072;
	setp.lt.s32	%p2786, %r91, 0;
	selp.b32	%r3546, %r3545, %r3544, %p2786;
	mov.u32 	%r3547, 0;
	mov.b64 	%fd5910, {%r3547, %r3546};
	bra.uni 	BB5_2420;

BB5_393:
	mov.f64 	%fd6243, 0d0000000000000000;
	// Callseq Start 74
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd383;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd6243;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z4Dtt_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6245, [retval0+0];
	
	//{
	}// Callseq End 74
	mov.f64 	%fd6246, %fd6243;
	mov.f64 	%fd6247, %fd6243;
	bra.uni 	BB5_4312;

BB5_1723:
	mov.f64 	%fd5788, %fd1266;

BB5_1733:
	abs.f64 	%fd1272, %fd1257;
	// Callseq Start 136
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1272;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd42;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5862, [retval0+0];
	
	//{
	}// Callseq End 136
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r115}, %fd1257;
	}
	setp.lt.s32	%p2065, %r115, 0;
	and.pred  	%p87, %p2065, %p1924;
	mov.f64 	%fd1278, %fd5862;
	@!%p87 bra 	BB5_1735;
	bra.uni 	BB5_1734;

BB5_1734:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2643}, %fd5862;
	}
	xor.b32  	%r2644, %r2643, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2645, %temp}, %fd5862;
	}
	mov.b64 	%fd1278, {%r2645, %r2644};

BB5_1735:
	setp.eq.f64	%p2067, %fd1257, 0d0000000000000000;
	@%p2067 bra 	BB5_1738;
	bra.uni 	BB5_1736;

BB5_1738:
	selp.b32	%r2646, %r115, 0, %p1924;
	or.b32  	%r2647, %r2646, 2146435072;
	setp.lt.s32	%p2071, %r103, 0;
	selp.b32	%r2648, %r2647, %r2646, %p2071;
	mov.u32 	%r2649, 0;
	mov.b64 	%fd1278, {%r2649, %r2648};
	bra.uni 	BB5_1739;

BB5_421:
	setp.gt.s32	%p636, %r34, -1;
	@%p636 bra 	BB5_424;

	cvt.rzi.f64.f64	%fd3403, %fd42;
	setp.neu.f64	%p637, %fd3403, %fd42;
	selp.f64	%fd420, 0dFFF8000000000000, %fd420, %p637;

BB5_424:
	add.f64 	%fd5557, %fd42, %fd401;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r818}, %fd5557;
	}
	and.b32  	%r819, %r818, 2146435072;
	setp.ne.s32	%p640, %r819, 2146435072;
	@%p640 bra 	BB5_425;

	setp.gtu.f64	%p641, %fd414, 0d7FF0000000000000;
	@%p641 bra 	BB5_435;

	abs.f64 	%fd3404, %fd42;
	setp.gtu.f64	%p642, %fd3404, 0d7FF0000000000000;
	@%p642 bra 	BB5_435;

	and.b32  	%r820, %r31, 2147483647;
	setp.ne.s32	%p643, %r820, 2146435072;
	@%p643 bra 	BB5_430;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r821, %temp}, %fd42;
	}
	setp.eq.s32	%p644, %r821, 0;
	@%p644 bra 	BB5_434;
	bra.uni 	BB5_430;

BB5_434:
	setp.gt.f64	%p647, %fd414, 0d3FF0000000000000;
	selp.b32	%r830, 2146435072, 0, %p647;
	xor.b32  	%r831, %r830, 2146435072;
	setp.lt.s32	%p648, %r31, 0;
	selp.b32	%r832, %r831, %r830, %p648;
	setp.eq.f64	%p649, %fd401, 0dBFF0000000000000;
	selp.b32	%r833, 1072693248, %r832, %p649;
	mov.u32 	%r834, 0;
	mov.b64 	%fd5557, {%r834, %r833};
	bra.uni 	BB5_435;

BB5_2417:
	setp.gt.s32	%p2783, %r132, -1;
	@%p2783 bra 	BB5_2420;

	cvt.rzi.f64.f64	%fd3942, %fd44;
	setp.neu.f64	%p2784, %fd3942, %fd44;
	selp.f64	%fd5910, 0dFFF8000000000000, %fd5910, %p2784;

BB5_2420:
	add.f64 	%fd5965, %fd44, %fd1699;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3548}, %fd5965;
	}
	and.b32  	%r133, %r3548, 2146435072;
	setp.ne.s32	%p2787, %r133, 2146435072;
	@%p2787 bra 	BB5_2421;

	setp.gtu.f64	%p2788, %fd1711, 0d7FF0000000000000;
	mov.f64 	%fd5911, %fd5965;
	@%p2788 bra 	BB5_2431;

	abs.f64 	%fd3943, %fd44;
	setp.gtu.f64	%p2789, %fd3943, 0d7FF0000000000000;
	mov.f64 	%fd5911, %fd5965;
	@%p2789 bra 	BB5_2431;

	and.b32  	%r3549, %r91, 2147483647;
	setp.ne.s32	%p2790, %r3549, 2146435072;
	@%p2790 bra 	BB5_2426;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3550, %temp}, %fd44;
	}
	setp.eq.s32	%p2791, %r3550, 0;
	@%p2791 bra 	BB5_2430;
	bra.uni 	BB5_2426;

BB5_2430:
	setp.gt.f64	%p2794, %fd1711, 0d3FF0000000000000;
	selp.b32	%r3559, 2146435072, 0, %p2794;
	xor.b32  	%r3560, %r3559, 2146435072;
	setp.lt.s32	%p2795, %r91, 0;
	selp.b32	%r3561, %r3560, %r3559, %p2795;
	setp.eq.f64	%p2796, %fd1699, 0dBFF0000000000000;
	selp.b32	%r3562, 1072693248, %r3561, %p2796;
	mov.u32 	%r3563, 0;
	mov.b64 	%fd5911, {%r3563, %r3562};
	bra.uni 	BB5_2431;

BB5_1736:
	setp.gt.s32	%p2068, %r115, -1;
	@%p2068 bra 	BB5_1739;

	cvt.rzi.f64.f64	%fd3764, %fd42;
	setp.neu.f64	%p2069, %fd3764, %fd42;
	selp.f64	%fd1278, 0dFFF8000000000000, %fd1278, %p2069;

BB5_1739:
	add.f64 	%fd3765, %fd42, %fd1257;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2650}, %fd3765;
	}
	and.b32  	%r116, %r2650, 2146435072;
	setp.ne.s32	%p2072, %r116, 2146435072;
	@%p2072 bra 	BB5_1740;

	setp.gtu.f64	%p2073, %fd1272, 0d7FF0000000000000;
	add.f64 	%fd5791, %fd42, %fd1257;
	@%p2073 bra 	BB5_1750;

	abs.f64 	%fd3766, %fd42;
	setp.gtu.f64	%p2074, %fd3766, 0d7FF0000000000000;
	@%p2074 bra 	BB5_1750;

	and.b32  	%r2651, %r103, 2147483647;
	setp.ne.s32	%p2075, %r2651, 2146435072;
	@%p2075 bra 	BB5_1745;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2652, %temp}, %fd42;
	}
	setp.eq.s32	%p2076, %r2652, 0;
	@%p2076 bra 	BB5_1749;
	bra.uni 	BB5_1745;

BB5_1749:
	setp.gt.f64	%p2079, %fd1272, 0d3FF0000000000000;
	selp.b32	%r2661, 2146435072, 0, %p2079;
	xor.b32  	%r2662, %r2661, 2146435072;
	setp.lt.s32	%p2080, %r103, 0;
	selp.b32	%r2663, %r2662, %r2661, %p2080;
	setp.eq.f64	%p2081, %fd1257, 0dBFF0000000000000;
	selp.b32	%r2664, 1072693248, %r2663, %p2081;
	mov.u32 	%r2665, 0;
	mov.b64 	%fd5791, {%r2665, %r2664};
	bra.uni 	BB5_1750;

BB5_425:
	mov.f64 	%fd5557, %fd420;

BB5_435:
	setp.eq.f64	%p650, %fd401, 0d3FF0000000000000;
	or.pred  	%p652, %p650, %p526;
	selp.f64	%fd3405, 0d3FF0000000000000, %fd5557, %p652;
	setp.eq.f64	%p654, %fd402, 0d3FF0000000000000;
	or.pred  	%p655, %p654, %p474;
	selp.f64	%fd3406, 0d3FF0000000000000, %fd5554, %p655;
	mul.f64 	%fd3407, %fd36, %fd3406;
	mul.f64 	%fd425, %fd3407, %fd3405;
	// Callseq Start 83
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd403;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd41;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd431, [retval0+0];
	
	//{
	}// Callseq End 83
	and.pred  	%p25, %p617, %p529;
	@!%p25 bra 	BB5_437;
	bra.uni 	BB5_436;

BB5_436:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r835}, %fd431;
	}
	xor.b32  	%r836, %r835, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r837, %temp}, %fd431;
	}
	mov.b64 	%fd431, {%r837, %r836};

BB5_437:
	@%p618 bra 	BB5_440;
	bra.uni 	BB5_438;

BB5_440:
	selp.b32	%r838, %r33, 0, %p529;
	or.b32  	%r839, %r838, 2146435072;
	setp.lt.s32	%p662, %r32, 0;
	selp.b32	%r840, %r839, %r838, %p662;
	mov.u32 	%r841, 0;
	mov.b64 	%fd431, {%r841, %r840};
	bra.uni 	BB5_441;

BB5_2421:
	mov.f64 	%fd5911, %fd5910;

BB5_2431:
	setp.eq.f64	%p2797, %fd1699, 0d3FF0000000000000;
	or.pred  	%p108, %p2797, %p1825;
	selp.f64	%fd3944, 0d3FF0000000000000, %fd5911, %p108;
	selp.f64	%fd3945, 0d3FF0000000000000, %fd5908, %p106;
	mul.f64 	%fd3946, %fd43, %fd3945;
	mul.f64 	%fd1722, %fd3946, %fd3944;
	// Callseq Start 151
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1700;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd46;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1914, [retval0+0];
	
	//{
	}// Callseq End 151
	and.pred  	%p109, %p2762, %p1826;
	mov.f64 	%fd5913, %fd1914;
	@!%p109 bra 	BB5_2433;
	bra.uni 	BB5_2432;

BB5_2432:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3564}, %fd1914;
	}
	xor.b32  	%r3565, %r3564, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3566, %temp}, %fd1914;
	}
	mov.b64 	%fd5913, {%r3566, %r3565};

BB5_2433:
	@%p2763 bra 	BB5_2436;
	bra.uni 	BB5_2434;

BB5_2436:
	selp.b32	%r3567, %r130, 0, %p1826;
	or.b32  	%r3568, %r3567, 2146435072;
	setp.lt.s32	%p2805, %r94, 0;
	selp.b32	%r3569, %r3568, %r3567, %p2805;
	mov.u32 	%r3570, 0;
	mov.b64 	%fd5913, {%r3570, %r3569};
	bra.uni 	BB5_2437;

BB5_1740:
	mov.f64 	%fd5791, %fd1278;

BB5_1750:
	setp.eq.f64	%p2082, %fd1257, 0d3FF0000000000000;
	or.pred  	%p2084, %p2082, %p1947;
	selp.f64	%fd3767, 0d3FF0000000000000, %fd5791, %p2084;
	setp.eq.f64	%p2086, %fd1259, 0d3FF0000000000000;
	or.pred  	%p2087, %p2086, %p1905;
	selp.f64	%fd3768, 0d3FF0000000000000, %fd5788, %p2087;
	mul.f64 	%fd3769, %fd36, %fd3768;
	mul.f64 	%fd1284, %fd3769, %fd3767;
	// Callseq Start 137
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1260;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd41;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5865, [retval0+0];
	
	//{
	}// Callseq End 137
	and.pred  	%p88, %p2049, %p1941;
	mov.f64 	%fd1290, %fd5865;
	@!%p88 bra 	BB5_1752;
	bra.uni 	BB5_1751;

BB5_1751:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2666}, %fd5865;
	}
	xor.b32  	%r2667, %r2666, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2668, %temp}, %fd5865;
	}
	mov.b64 	%fd1290, {%r2668, %r2667};

BB5_1752:
	@%p2050 bra 	BB5_1755;
	bra.uni 	BB5_1753;

BB5_1755:
	selp.b32	%r2669, %r113, 0, %p1941;
	or.b32  	%r2670, %r2669, 2146435072;
	setp.lt.s32	%p2094, %r105, 0;
	selp.b32	%r2671, %r2670, %r2669, %p2094;
	mov.u32 	%r2672, 0;
	mov.b64 	%fd1290, {%r2672, %r2671};
	bra.uni 	BB5_1756;

BB5_438:
	setp.gt.s32	%p659, %r33, -1;
	@%p659 bra 	BB5_441;

	cvt.rzi.f64.f64	%fd3408, %fd41;
	setp.neu.f64	%p660, %fd3408, %fd41;
	selp.f64	%fd431, 0dFFF8000000000000, %fd431, %p660;

BB5_441:
	add.f64 	%fd5560, %fd402, %fd41;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r842}, %fd5560;
	}
	and.b32  	%r843, %r842, 2146435072;
	setp.ne.s32	%p663, %r843, 2146435072;
	@%p663 bra 	BB5_442;

	setp.gtu.f64	%p664, %fd403, 0d7FF0000000000000;
	@%p664 bra 	BB5_452;

	abs.f64 	%fd3409, %fd41;
	setp.gtu.f64	%p665, %fd3409, 0d7FF0000000000000;
	@%p665 bra 	BB5_452;

	and.b32  	%r844, %r32, 2147483647;
	setp.ne.s32	%p666, %r844, 2146435072;
	@%p666 bra 	BB5_447;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r845, %temp}, %fd41;
	}
	setp.eq.s32	%p667, %r845, 0;
	@%p667 bra 	BB5_451;
	bra.uni 	BB5_447;

BB5_451:
	setp.gt.f64	%p670, %fd403, 0d3FF0000000000000;
	selp.b32	%r854, 2146435072, 0, %p670;
	xor.b32  	%r855, %r854, 2146435072;
	setp.lt.s32	%p671, %r32, 0;
	selp.b32	%r856, %r855, %r854, %p671;
	setp.eq.f64	%p672, %fd402, 0dBFF0000000000000;
	selp.b32	%r857, 1072693248, %r856, %p672;
	mov.u32 	%r858, 0;
	mov.b64 	%fd5560, {%r858, %r857};
	bra.uni 	BB5_452;

BB5_2434:
	setp.gt.s32	%p2802, %r130, -1;
	@%p2802 bra 	BB5_2437;

	cvt.rzi.f64.f64	%fd3947, %fd46;
	setp.neu.f64	%p2803, %fd3947, %fd46;
	selp.f64	%fd5913, 0dFFF8000000000000, %fd5913, %p2803;

BB5_2437:
	add.f64 	%fd5968, %fd1698, %fd46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3571}, %fd5968;
	}
	and.b32  	%r134, %r3571, 2146435072;
	setp.ne.s32	%p2806, %r134, 2146435072;
	@%p2806 bra 	BB5_2438;

	setp.gtu.f64	%p2807, %fd1700, 0d7FF0000000000000;
	mov.f64 	%fd5914, %fd5968;
	@%p2807 bra 	BB5_2448;

	abs.f64 	%fd3948, %fd46;
	setp.gtu.f64	%p2808, %fd3948, 0d7FF0000000000000;
	mov.f64 	%fd5914, %fd5968;
	@%p2808 bra 	BB5_2448;

	and.b32  	%r3572, %r94, 2147483647;
	setp.ne.s32	%p2809, %r3572, 2146435072;
	@%p2809 bra 	BB5_2443;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3573, %temp}, %fd46;
	}
	setp.eq.s32	%p2810, %r3573, 0;
	@%p2810 bra 	BB5_2447;
	bra.uni 	BB5_2443;

BB5_2447:
	setp.gt.f64	%p2813, %fd1700, 0d3FF0000000000000;
	selp.b32	%r3582, 2146435072, 0, %p2813;
	xor.b32  	%r3583, %r3582, 2146435072;
	setp.lt.s32	%p2814, %r94, 0;
	selp.b32	%r3584, %r3583, %r3582, %p2814;
	setp.eq.f64	%p2815, %fd1698, 0dBFF0000000000000;
	selp.b32	%r3585, 1072693248, %r3584, %p2815;
	mov.u32 	%r3586, 0;
	mov.b64 	%fd5914, {%r3586, %r3585};
	bra.uni 	BB5_2448;

BB5_1753:
	setp.gt.s32	%p2091, %r113, -1;
	@%p2091 bra 	BB5_1756;

	cvt.rzi.f64.f64	%fd3770, %fd41;
	setp.neu.f64	%p2092, %fd3770, %fd41;
	selp.f64	%fd1290, 0dFFF8000000000000, %fd1290, %p2092;

BB5_1756:
	add.f64 	%fd3771, %fd1259, %fd41;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2673}, %fd3771;
	}
	and.b32  	%r117, %r2673, 2146435072;
	setp.ne.s32	%p2095, %r117, 2146435072;
	@%p2095 bra 	BB5_1757;

	setp.gtu.f64	%p2096, %fd1260, 0d7FF0000000000000;
	add.f64 	%fd5794, %fd1259, %fd41;
	@%p2096 bra 	BB5_1767;

	abs.f64 	%fd3772, %fd41;
	setp.gtu.f64	%p2097, %fd3772, 0d7FF0000000000000;
	@%p2097 bra 	BB5_1767;

	and.b32  	%r2674, %r105, 2147483647;
	setp.ne.s32	%p2098, %r2674, 2146435072;
	@%p2098 bra 	BB5_1762;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2675, %temp}, %fd41;
	}
	setp.eq.s32	%p2099, %r2675, 0;
	@%p2099 bra 	BB5_1766;
	bra.uni 	BB5_1762;

BB5_1766:
	setp.gt.f64	%p2102, %fd1260, 0d3FF0000000000000;
	selp.b32	%r2684, 2146435072, 0, %p2102;
	xor.b32  	%r2685, %r2684, 2146435072;
	setp.lt.s32	%p2103, %r105, 0;
	selp.b32	%r2686, %r2685, %r2684, %p2103;
	setp.eq.f64	%p2104, %fd1259, 0dBFF0000000000000;
	selp.b32	%r2687, 1072693248, %r2686, %p2104;
	mov.u32 	%r2688, 0;
	mov.b64 	%fd5794, {%r2688, %r2687};
	bra.uni 	BB5_1767;

BB5_442:
	mov.f64 	%fd5560, %fd431;

BB5_452:
	or.pred  	%p675, %p654, %p546;
	selp.f64	%fd436, 0d3FF0000000000000, %fd5560, %p675;
	// Callseq Start 84
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd414;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd442, [retval0+0];
	
	//{
	}// Callseq End 84
	and.pred  	%p26, %p633, %p475;
	@!%p26 bra 	BB5_454;
	bra.uni 	BB5_453;

BB5_453:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r859}, %fd442;
	}
	xor.b32  	%r860, %r859, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r861, %temp}, %fd442;
	}
	mov.b64 	%fd442, {%r861, %r860};

BB5_454:
	@%p635 bra 	BB5_457;
	bra.uni 	BB5_455;

BB5_457:
	selp.b32	%r862, %r34, 0, %p475;
	or.b32  	%r863, %r862, 2146435072;
	setp.lt.s32	%p682, %r29, 0;
	selp.b32	%r864, %r863, %r862, %p682;
	mov.u32 	%r865, 0;
	mov.b64 	%fd442, {%r865, %r864};
	bra.uni 	BB5_458;

BB5_2438:
	mov.f64 	%fd5914, %fd5913;

BB5_2448:
	or.pred  	%p110, %p2778, %p1846;
	// Callseq Start 152
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1711;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd43;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1923, [retval0+0];
	
	//{
	}// Callseq End 152
	and.pred  	%p111, %p2780, %p1848;
	mov.f64 	%fd5916, %fd1923;
	@!%p111 bra 	BB5_2450;
	bra.uni 	BB5_2449;

BB5_2449:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3587}, %fd1923;
	}
	xor.b32  	%r3588, %r3587, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3589, %temp}, %fd1923;
	}
	mov.b64 	%fd5916, {%r3589, %r3588};

BB5_2450:
	@%p2782 bra 	BB5_2453;
	bra.uni 	BB5_2451;

BB5_2453:
	selp.b32	%r3590, %r132, 0, %p1848;
	or.b32  	%r3591, %r3590, 2146435072;
	setp.lt.s32	%p2824, %r96, 0;
	selp.b32	%r3592, %r3591, %r3590, %p2824;
	mov.u32 	%r3593, 0;
	mov.b64 	%fd5916, {%r3593, %r3592};
	bra.uni 	BB5_2454;

BB5_1757:
	mov.f64 	%fd5794, %fd1290;

BB5_1767:
	or.pred  	%p89, %p2086, %p1968;
	// Callseq Start 138
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1272;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5868, [retval0+0];
	
	//{
	}// Callseq End 138
	and.pred  	%p90, %p2065, %p1964;
	mov.f64 	%fd1301, %fd5868;
	@!%p90 bra 	BB5_1769;
	bra.uni 	BB5_1768;

BB5_1768:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2689}, %fd5868;
	}
	xor.b32  	%r2690, %r2689, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2691, %temp}, %fd5868;
	}
	mov.b64 	%fd1301, {%r2691, %r2690};

BB5_1769:
	@%p2067 bra 	BB5_1772;
	bra.uni 	BB5_1770;

BB5_1772:
	selp.b32	%r2692, %r115, 0, %p1964;
	or.b32  	%r2693, %r2692, 2146435072;
	setp.lt.s32	%p2113, %r101, 0;
	selp.b32	%r2694, %r2693, %r2692, %p2113;
	mov.u32 	%r2695, 0;
	mov.b64 	%fd1301, {%r2695, %r2694};
	bra.uni 	BB5_1773;

BB5_455:
	setp.gt.s32	%p679, %r34, -1;
	@%p679 bra 	BB5_458;

	cvt.rzi.f64.f64	%fd3410, %fd36;
	setp.neu.f64	%p680, %fd3410, %fd36;
	selp.f64	%fd442, 0dFFF8000000000000, %fd442, %p680;

BB5_458:
	add.f64 	%fd5563, %fd36, %fd401;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r866}, %fd5563;
	}
	and.b32  	%r867, %r866, 2146435072;
	setp.ne.s32	%p683, %r867, 2146435072;
	@%p683 bra 	BB5_459;

	setp.gtu.f64	%p684, %fd414, 0d7FF0000000000000;
	@%p684 bra 	BB5_469;

	abs.f64 	%fd3411, %fd36;
	setp.gtu.f64	%p685, %fd3411, 0d7FF0000000000000;
	@%p685 bra 	BB5_469;

	and.b32  	%r868, %r29, 2147483647;
	setp.ne.s32	%p686, %r868, 2146435072;
	@%p686 bra 	BB5_464;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r869, %temp}, %fd36;
	}
	setp.eq.s32	%p687, %r869, 0;
	@%p687 bra 	BB5_468;
	bra.uni 	BB5_464;

BB5_468:
	setp.gt.f64	%p690, %fd414, 0d3FF0000000000000;
	selp.b32	%r878, 2146435072, 0, %p690;
	xor.b32  	%r879, %r878, 2146435072;
	setp.lt.s32	%p691, %r29, 0;
	selp.b32	%r880, %r879, %r878, %p691;
	setp.eq.f64	%p692, %fd401, 0dBFF0000000000000;
	selp.b32	%r881, 1072693248, %r880, %p692;
	mov.u32 	%r882, 0;
	mov.b64 	%fd5563, {%r882, %r881};
	bra.uni 	BB5_469;

BB5_2451:
	setp.gt.s32	%p2821, %r132, -1;
	@%p2821 bra 	BB5_2454;

	cvt.rzi.f64.f64	%fd3949, %fd43;
	setp.neu.f64	%p2822, %fd3949, %fd43;
	selp.f64	%fd5916, 0dFFF8000000000000, %fd5916, %p2822;

BB5_2454:
	add.f64 	%fd5971, %fd43, %fd1699;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3594}, %fd5971;
	}
	and.b32  	%r135, %r3594, 2146435072;
	setp.ne.s32	%p2825, %r135, 2146435072;
	@%p2825 bra 	BB5_2455;

	setp.gtu.f64	%p2826, %fd1711, 0d7FF0000000000000;
	mov.f64 	%fd5917, %fd5971;
	@%p2826 bra 	BB5_2465;

	abs.f64 	%fd3950, %fd43;
	setp.gtu.f64	%p2827, %fd3950, 0d7FF0000000000000;
	mov.f64 	%fd5917, %fd5971;
	@%p2827 bra 	BB5_2465;

	and.b32  	%r3595, %r96, 2147483647;
	setp.ne.s32	%p2828, %r3595, 2146435072;
	@%p2828 bra 	BB5_2460;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3596, %temp}, %fd43;
	}
	setp.eq.s32	%p2829, %r3596, 0;
	@%p2829 bra 	BB5_2464;
	bra.uni 	BB5_2460;

BB5_2464:
	setp.gt.f64	%p2832, %fd1711, 0d3FF0000000000000;
	selp.b32	%r3605, 2146435072, 0, %p2832;
	xor.b32  	%r3606, %r3605, 2146435072;
	setp.lt.s32	%p2833, %r96, 0;
	selp.b32	%r3607, %r3606, %r3605, %p2833;
	setp.eq.f64	%p2834, %fd1699, 0dBFF0000000000000;
	selp.b32	%r3608, 1072693248, %r3607, %p2834;
	mov.u32 	%r3609, 0;
	mov.b64 	%fd5917, {%r3609, %r3608};
	bra.uni 	BB5_2465;

BB5_1770:
	setp.gt.s32	%p2110, %r115, -1;
	@%p2110 bra 	BB5_1773;

	cvt.rzi.f64.f64	%fd3773, %fd36;
	setp.neu.f64	%p2111, %fd3773, %fd36;
	selp.f64	%fd1301, 0dFFF8000000000000, %fd1301, %p2111;

BB5_1773:
	add.f64 	%fd3774, %fd36, %fd1257;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2696}, %fd3774;
	}
	and.b32  	%r118, %r2696, 2146435072;
	setp.ne.s32	%p2114, %r118, 2146435072;
	@%p2114 bra 	BB5_1774;

	setp.gtu.f64	%p2115, %fd1272, 0d7FF0000000000000;
	add.f64 	%fd5797, %fd36, %fd1257;
	@%p2115 bra 	BB5_1784;

	abs.f64 	%fd3775, %fd36;
	setp.gtu.f64	%p2116, %fd3775, 0d7FF0000000000000;
	@%p2116 bra 	BB5_1784;

	and.b32  	%r2697, %r101, 2147483647;
	setp.ne.s32	%p2117, %r2697, 2146435072;
	@%p2117 bra 	BB5_1779;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2698, %temp}, %fd36;
	}
	setp.eq.s32	%p2118, %r2698, 0;
	@%p2118 bra 	BB5_1783;
	bra.uni 	BB5_1779;

BB5_1783:
	setp.gt.f64	%p2121, %fd1272, 0d3FF0000000000000;
	selp.b32	%r2707, 2146435072, 0, %p2121;
	xor.b32  	%r2708, %r2707, 2146435072;
	setp.lt.s32	%p2122, %r101, 0;
	selp.b32	%r2709, %r2708, %r2707, %p2122;
	setp.eq.f64	%p2123, %fd1257, 0dBFF0000000000000;
	selp.b32	%r2710, 1072693248, %r2709, %p2123;
	mov.u32 	%r2711, 0;
	mov.b64 	%fd5797, {%r2711, %r2710};
	bra.uni 	BB5_1784;

BB5_459:
	mov.f64 	%fd5563, %fd442;

BB5_469:
	or.pred  	%p695, %p650, %p493;
	selp.f64	%fd3412, 0d3FF0000000000000, %fd5563, %p695;
	mul.f64 	%fd3413, %fd34, %fd436;
	mul.f64 	%fd3414, %fd3413, %fd3412;
	sub.f64 	%fd447, %fd425, %fd3414;
	sub.f64 	%fd448, %fd3213, %fd400;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd448;
	}
	abs.f64 	%fd449, %fd448;
	// Callseq Start 85
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd449;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd45;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd455, [retval0+0];
	
	//{
	}// Callseq End 85
	setp.lt.s32	%p696, %r35, 0;
	and.pred  	%p27, %p696, %p380;
	@!%p27 bra 	BB5_471;
	bra.uni 	BB5_470;

BB5_470:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r883}, %fd455;
	}
	xor.b32  	%r884, %r883, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r885, %temp}, %fd455;
	}
	mov.b64 	%fd455, {%r885, %r884};

BB5_471:
	setp.eq.f64	%p698, %fd448, 0d0000000000000000;
	@%p698 bra 	BB5_474;
	bra.uni 	BB5_472;

BB5_474:
	selp.b32	%r886, %r35, 0, %p380;
	or.b32  	%r887, %r886, 2146435072;
	setp.lt.s32	%p702, %r16, 0;
	selp.b32	%r888, %r887, %r886, %p702;
	mov.u32 	%r889, 0;
	mov.b64 	%fd455, {%r889, %r888};
	bra.uni 	BB5_475;

BB5_2455:
	mov.f64 	%fd5917, %fd5916;

BB5_2465:
	setp.eq.f64	%p4906, %fd43, 0d0000000000000000;
	or.pred  	%p112, %p2797, %p4906;
	selp.f64	%fd3951, 0d3FF0000000000000, %fd5917, %p112;
	selp.f64	%fd3952, 0d3FF0000000000000, %fd5914, %p110;
	mul.f64 	%fd3953, %fd45, %fd3952;
	mul.f64 	%fd3954, %fd3953, %fd3951;
	sub.f64 	%fd1743, %fd1722, %fd3954;
	// Callseq Start 153
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1157;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1751, [retval0+0];
	
	//{
	}// Callseq End 153
	@!%p78 bra 	BB5_2467;
	bra.uni 	BB5_2466;

BB5_2466:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3610}, %fd1751;
	}
	xor.b32  	%r3611, %r3610, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3612, %temp}, %fd1751;
	}
	mov.b64 	%fd1751, {%r3612, %r3611};

BB5_2467:
	@%p1869 bra 	BB5_2470;
	bra.uni 	BB5_2468;

BB5_2470:
	selp.b32	%r3613, %r98, 0, %p1867;
	or.b32  	%r3614, %r3613, 2146435072;
	setp.lt.s32	%p2843, %r99, 0;
	selp.b32	%r3615, %r3614, %r3613, %p2843;
	mov.u32 	%r3616, 0;
	mov.b64 	%fd1751, {%r3616, %r3615};
	bra.uni 	BB5_2471;

BB5_1774:
	mov.f64 	%fd5797, %fd1301;

BB5_1784:
	or.pred  	%p91, %p2082, %p1901;
	selp.f64	%fd3776, 0d3FF0000000000000, %fd5797, %p91;
	selp.f64	%fd3777, 0d3FF0000000000000, %fd5794, %p89;
	mul.f64 	%fd3778, %fd34, %fd3777;
	mul.f64 	%fd3779, %fd3778, %fd3776;
	sub.f64 	%fd1307, %fd1284, %fd3779;
	mov.f64 	%fd5799, %fd1230;
	@!%p1989 bra 	BB5_1786;
	bra.uni 	BB5_1785;

BB5_1785:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2712}, %fd1230;
	}
	xor.b32  	%r2713, %r2712, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2714, %temp}, %fd1230;
	}
	mov.b64 	%fd5799, {%r2714, %r2713};

BB5_1786:
	@%p1792 bra 	BB5_1789;
	bra.uni 	BB5_1787;

BB5_1789:
	selp.b32	%r2715, %r88, 0, %p1987;
	or.b32  	%r2716, %r2715, 2146435072;
	setp.lt.s32	%p2133, %r89, 0;
	selp.b32	%r2717, %r2716, %r2715, %p2133;
	mov.u32 	%r2718, 0;
	mov.b64 	%fd5799, {%r2718, %r2717};
	bra.uni 	BB5_1790;

BB5_472:
	setp.gt.s32	%p699, %r35, -1;
	@%p699 bra 	BB5_475;

	cvt.rzi.f64.f64	%fd3416, %fd45;
	setp.neu.f64	%p700, %fd3416, %fd45;
	selp.f64	%fd455, 0dFFF8000000000000, %fd455, %p700;

BB5_475:
	add.f64 	%fd5566, %fd448, %fd45;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r890}, %fd5566;
	}
	and.b32  	%r891, %r890, 2146435072;
	setp.ne.s32	%p703, %r891, 2146435072;
	@%p703 bra 	BB5_476;

	setp.gtu.f64	%p704, %fd449, 0d7FF0000000000000;
	@%p704 bra 	BB5_486;

	abs.f64 	%fd3417, %fd45;
	setp.gtu.f64	%p705, %fd3417, 0d7FF0000000000000;
	@%p705 bra 	BB5_486;

	and.b32  	%r892, %r16, 2147483647;
	setp.ne.s32	%p706, %r892, 2146435072;
	@%p706 bra 	BB5_481;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r893, %temp}, %fd45;
	}
	setp.eq.s32	%p707, %r893, 0;
	@%p707 bra 	BB5_485;
	bra.uni 	BB5_481;

BB5_485:
	setp.gt.f64	%p710, %fd449, 0d3FF0000000000000;
	selp.b32	%r902, 2146435072, 0, %p710;
	xor.b32  	%r903, %r902, 2146435072;
	setp.lt.s32	%p711, %r16, 0;
	selp.b32	%r904, %r903, %r902, %p711;
	setp.eq.f64	%p712, %fd448, 0dBFF0000000000000;
	selp.b32	%r905, 1072693248, %r904, %p712;
	mov.u32 	%r906, 0;
	mov.b64 	%fd5566, {%r906, %r905};
	bra.uni 	BB5_486;

BB5_2468:
	setp.gt.s32	%p2840, %r98, -1;
	@%p2840 bra 	BB5_2471;

	cvt.rzi.f64.f64	%fd3956, %fd34;
	setp.neu.f64	%p2841, %fd3956, %fd34;
	selp.f64	%fd1751, 0dFFF8000000000000, %fd1751, %p2841;

BB5_2471:
	add.f64 	%fd5920, %fd1156, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3617}, %fd5920;
	}
	and.b32  	%r3618, %r3617, 2146435072;
	setp.ne.s32	%p2844, %r3618, 2146435072;
	@%p2844 bra 	BB5_2472;

	setp.gtu.f64	%p2845, %fd1157, 0d7FF0000000000000;
	@%p2845 bra 	BB5_2482;

	abs.f64 	%fd3957, %fd34;
	setp.gtu.f64	%p2846, %fd3957, 0d7FF0000000000000;
	@%p2846 bra 	BB5_2482;

	and.b32  	%r3619, %r99, 2147483647;
	setp.ne.s32	%p2847, %r3619, 2146435072;
	@%p2847 bra 	BB5_2477;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3620, %temp}, %fd34;
	}
	setp.eq.s32	%p2848, %r3620, 0;
	@%p2848 bra 	BB5_2481;
	bra.uni 	BB5_2477;

BB5_2481:
	setp.gt.f64	%p2851, %fd1157, 0d3FF0000000000000;
	selp.b32	%r3629, 2146435072, 0, %p2851;
	xor.b32  	%r3630, %r3629, 2146435072;
	setp.lt.s32	%p2852, %r99, 0;
	selp.b32	%r3631, %r3630, %r3629, %p2852;
	setp.eq.f64	%p2853, %fd1156, 0dBFF0000000000000;
	selp.b32	%r3632, 1072693248, %r3631, %p2853;
	mov.u32 	%r3633, 0;
	mov.b64 	%fd5920, {%r3633, %r3632};
	bra.uni 	BB5_2482;

BB5_1787:
	setp.gt.s32	%p2130, %r88, -1;
	@%p2130 bra 	BB5_1790;

	cvt.rzi.f64.f64	%fd3780, %fd45;
	setp.neu.f64	%p2131, %fd3780, %fd45;
	selp.f64	%fd5799, 0dFFF8000000000000, %fd5799, %p2131;

BB5_1790:
	@%p1995 bra 	BB5_1791;

	setp.gtu.f64	%p2135, %fd1112, 0d7FF0000000000000;
	mov.f64 	%fd5800, %fd1236;
	@%p2135 bra 	BB5_1801;

	abs.f64 	%fd3781, %fd45;
	setp.gtu.f64	%p2136, %fd3781, 0d7FF0000000000000;
	mov.f64 	%fd5800, %fd1236;
	@%p2136 bra 	BB5_1801;

	and.b32  	%r2719, %r89, 2147483647;
	setp.ne.s32	%p2137, %r2719, 2146435072;
	@%p2137 bra 	BB5_1796;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2720, %temp}, %fd45;
	}
	setp.eq.s32	%p2138, %r2720, 0;
	@%p2138 bra 	BB5_1800;
	bra.uni 	BB5_1796;

BB5_1800:
	setp.gt.f64	%p2144, %fd1112, 0d3FF0000000000000;
	selp.b32	%r2729, 2146435072, 0, %p2144;
	xor.b32  	%r2730, %r2729, 2146435072;
	setp.lt.s32	%p2145, %r89, 0;
	selp.b32	%r2731, %r2730, %r2729, %p2145;
	setp.eq.f64	%p2146, %fd1110, 0dBFF0000000000000;
	selp.b32	%r2732, 1072693248, %r2731, %p2146;
	mov.u32 	%r2733, 0;
	mov.b64 	%fd5800, {%r2733, %r2732};
	bra.uni 	BB5_1801;

BB5_476:
	mov.f64 	%fd5566, %fd455;

BB5_486:
	setp.eq.f64	%p713, %fd448, 0d3FF0000000000000;
	or.pred  	%p715, %p713, %p398;
	selp.f64	%fd3418, 0d3FF0000000000000, %fd5566, %p715;
	mul.f64 	%fd460, %fd65, %fd3418;
	add.f64 	%fd461, %fd400, %fd96;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r36}, %fd461;
	}
	abs.f64 	%fd462, %fd461;
	// Callseq Start 86
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd462;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd43;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd468, [retval0+0];
	
	//{
	}// Callseq End 86
	setp.lt.s32	%p716, %r36, 0;
	and.pred  	%p28, %p716, %p437;
	@!%p28 bra 	BB5_488;
	bra.uni 	BB5_487;

BB5_487:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r907}, %fd468;
	}
	xor.b32  	%r908, %r907, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r909, %temp}, %fd468;
	}
	mov.b64 	%fd468, {%r909, %r908};

BB5_488:
	setp.eq.f64	%p718, %fd461, 0d0000000000000000;
	@%p718 bra 	BB5_491;
	bra.uni 	BB5_489;

BB5_491:
	selp.b32	%r910, %r36, 0, %p437;
	or.b32  	%r911, %r910, 2146435072;
	setp.lt.s32	%p722, %r23, 0;
	selp.b32	%r912, %r911, %r910, %p722;
	mov.u32 	%r913, 0;
	mov.b64 	%fd468, {%r913, %r912};
	bra.uni 	BB5_492;

BB5_2472:
	mov.f64 	%fd5920, %fd1751;

BB5_2482:
	// Callseq Start 154
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1171;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1763, [retval0+0];
	
	//{
	}// Callseq End 154
	@!%p79 bra 	BB5_2484;
	bra.uni 	BB5_2483;

BB5_2483:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3634}, %fd1763;
	}
	xor.b32  	%r3635, %r3634, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3636, %temp}, %fd1763;
	}
	mov.b64 	%fd1763, {%r3636, %r3635};

BB5_2484:
	@%p1886 bra 	BB5_2487;
	bra.uni 	BB5_2485;

BB5_2487:
	selp.b32	%r3637, %r100, 0, %p1884;
	or.b32  	%r3638, %r3637, 2146435072;
	setp.lt.s32	%p2860, %r101, 0;
	selp.b32	%r3639, %r3638, %r3637, %p2860;
	mov.u32 	%r3640, 0;
	mov.b64 	%fd1763, {%r3640, %r3639};
	bra.uni 	BB5_2488;

BB5_1791:
	mov.f64 	%fd5800, %fd5799;

BB5_1801:
	mov.f64 	%fd5802, %fd1243;
	@!%p84 bra 	BB5_1803;
	bra.uni 	BB5_1802;

BB5_1802:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2734}, %fd1243;
	}
	xor.b32  	%r2735, %r2734, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2736, %temp}, %fd1243;
	}
	mov.b64 	%fd5802, {%r2736, %r2735};

BB5_1803:
	@%p1809 bra 	BB5_1806;
	bra.uni 	BB5_1804;

BB5_1806:
	selp.b32	%r2737, %r92, 0, %p2008;
	or.b32  	%r2738, %r2737, 2146435072;
	setp.lt.s32	%p2151, %r96, 0;
	selp.b32	%r2739, %r2738, %r2737, %p2151;
	mov.u32 	%r2740, 0;
	mov.b64 	%fd5802, {%r2740, %r2739};
	bra.uni 	BB5_1807;

BB5_489:
	setp.gt.s32	%p719, %r36, -1;
	@%p719 bra 	BB5_492;

	cvt.rzi.f64.f64	%fd3419, %fd43;
	setp.neu.f64	%p720, %fd3419, %fd43;
	selp.f64	%fd468, 0dFFF8000000000000, %fd468, %p720;

BB5_492:
	add.f64 	%fd5569, %fd43, %fd461;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r914}, %fd5569;
	}
	and.b32  	%r915, %r914, 2146435072;
	setp.ne.s32	%p723, %r915, 2146435072;
	@%p723 bra 	BB5_493;

	setp.gtu.f64	%p724, %fd462, 0d7FF0000000000000;
	@%p724 bra 	BB5_503;

	abs.f64 	%fd3420, %fd43;
	setp.gtu.f64	%p725, %fd3420, 0d7FF0000000000000;
	@%p725 bra 	BB5_503;

	and.b32  	%r916, %r23, 2147483647;
	setp.ne.s32	%p726, %r916, 2146435072;
	@%p726 bra 	BB5_498;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r917, %temp}, %fd43;
	}
	setp.eq.s32	%p727, %r917, 0;
	@%p727 bra 	BB5_502;
	bra.uni 	BB5_498;

BB5_502:
	setp.gt.f64	%p730, %fd462, 0d3FF0000000000000;
	selp.b32	%r926, 2146435072, 0, %p730;
	xor.b32  	%r927, %r926, 2146435072;
	setp.lt.s32	%p731, %r23, 0;
	selp.b32	%r928, %r927, %r926, %p731;
	setp.eq.f64	%p732, %fd461, 0dBFF0000000000000;
	selp.b32	%r929, 1072693248, %r928, %p732;
	mov.u32 	%r930, 0;
	mov.b64 	%fd5569, {%r930, %r929};
	bra.uni 	BB5_503;

BB5_2485:
	setp.gt.s32	%p2857, %r100, -1;
	@%p2857 bra 	BB5_2488;

	cvt.rzi.f64.f64	%fd3958, %fd36;
	setp.neu.f64	%p2858, %fd3958, %fd36;
	selp.f64	%fd1763, 0dFFF8000000000000, %fd1763, %p2858;

BB5_2488:
	add.f64 	%fd5923, %fd36, %fd1170;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3641}, %fd5923;
	}
	and.b32  	%r3642, %r3641, 2146435072;
	setp.ne.s32	%p2861, %r3642, 2146435072;
	@%p2861 bra 	BB5_2489;

	setp.gtu.f64	%p2862, %fd1171, 0d7FF0000000000000;
	@%p2862 bra 	BB5_2499;

	abs.f64 	%fd3959, %fd36;
	setp.gtu.f64	%p2863, %fd3959, 0d7FF0000000000000;
	@%p2863 bra 	BB5_2499;

	and.b32  	%r3643, %r101, 2147483647;
	setp.ne.s32	%p2864, %r3643, 2146435072;
	@%p2864 bra 	BB5_2494;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3644, %temp}, %fd36;
	}
	setp.eq.s32	%p2865, %r3644, 0;
	@%p2865 bra 	BB5_2498;
	bra.uni 	BB5_2494;

BB5_2498:
	setp.gt.f64	%p2868, %fd1171, 0d3FF0000000000000;
	selp.b32	%r3653, 2146435072, 0, %p2868;
	xor.b32  	%r3654, %r3653, 2146435072;
	setp.lt.s32	%p2869, %r101, 0;
	selp.b32	%r3655, %r3654, %r3653, %p2869;
	setp.eq.f64	%p2870, %fd1170, 0dBFF0000000000000;
	selp.b32	%r3656, 1072693248, %r3655, %p2870;
	mov.u32 	%r3657, 0;
	mov.b64 	%fd5923, {%r3657, %r3656};
	bra.uni 	BB5_2499;

BB5_1804:
	setp.gt.s32	%p2148, %r92, -1;
	@%p2148 bra 	BB5_1807;

	cvt.rzi.f64.f64	%fd3782, %fd43;
	setp.neu.f64	%p2149, %fd3782, %fd43;
	selp.f64	%fd5802, 0dFFF8000000000000, %fd5802, %p2149;

BB5_1807:
	@%p2015 bra 	BB5_1808;

	setp.gtu.f64	%p2153, %fd1123, 0d7FF0000000000000;
	mov.f64 	%fd5803, %fd1249;
	@%p2153 bra 	BB5_1818;

	abs.f64 	%fd3783, %fd43;
	setp.gtu.f64	%p2154, %fd3783, 0d7FF0000000000000;
	mov.f64 	%fd5803, %fd1249;
	@%p2154 bra 	BB5_1818;

	and.b32  	%r2741, %r96, 2147483647;
	setp.ne.s32	%p2155, %r2741, 2146435072;
	@%p2155 bra 	BB5_1813;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2742, %temp}, %fd43;
	}
	setp.eq.s32	%p2156, %r2742, 0;
	@%p2156 bra 	BB5_1817;
	bra.uni 	BB5_1813;

BB5_1817:
	setp.gt.f64	%p2159, %fd1123, 0d3FF0000000000000;
	selp.b32	%r2751, 2146435072, 0, %p2159;
	xor.b32  	%r2752, %r2751, 2146435072;
	setp.lt.s32	%p2160, %r96, 0;
	selp.b32	%r2753, %r2752, %r2751, %p2160;
	setp.eq.f64	%p2161, %fd1111, 0dBFF0000000000000;
	selp.b32	%r2754, 1072693248, %r2753, %p2161;
	mov.u32 	%r2755, 0;
	mov.b64 	%fd5803, {%r2755, %r2754};
	bra.uni 	BB5_1818;

BB5_493:
	mov.f64 	%fd5569, %fd468;

BB5_503:
	setp.eq.f64	%p733, %fd461, 0d3FF0000000000000;
	or.pred  	%p735, %p733, %p454;
	selp.f64	%fd3421, 0d3FF0000000000000, %fd5569, %p735;
	fma.rn.f64 	%fd3422, %fd460, %fd3421, %fd380;
	mul.f64 	%fd3424, %fd3368, %fd447;
	mul.f64 	%fd3425, %fd3424, %fd3422;
	mul.f64 	%fd3426, %fd109, %fd3425;
	div.rn.f64 	%fd6242, %fd3426, %fd383;
	div.rn.f64 	%fd6244, %fd3425, %fd383;

BB5_504:
	st.local.f64 	[%rd23], %fd112;
	// Callseq Start 87
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd383;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd112;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z3Tt_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6243, [retval0+0];
	
	//{
	}// Callseq End 87
	// Callseq Start 88
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd383;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd112;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z4Dtt_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6245, [retval0+0];
	
	//{
	}// Callseq End 88

BB5_1397:
	mov.f64 	%fd6246, 0d0000000000000000;
	mov.f64 	%fd6247, %fd6246;
	bra.uni 	BB5_4312;

BB5_2489:
	mov.f64 	%fd5923, %fd1763;

BB5_2499:
	ld.const.f64 	%fd5452, [pMnt];
	selp.f64	%fd3960, 0d3FF0000000000000, %fd5923, %p1903;
	selp.f64	%fd3961, 0d3FF0000000000000, %fd5920, %p1906;
	mul.f64 	%fd3962, %fd1155, %fd3961;
	fma.rn.f64 	%fd3963, %fd3962, %fd3960, %fd5452;
	mul.f64 	%fd3964, %fd71, %fd1743;
	mul.f64 	%fd1768, %fd3964, %fd3963;
	// Callseq Start 155
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1157;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1934, [retval0+0];
	
	//{
	}// Callseq End 155
	mov.f64 	%fd5925, %fd1934;
	@!%p80 bra 	BB5_2501;
	bra.uni 	BB5_2500;

BB5_2500:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3658}, %fd1934;
	}
	xor.b32  	%r3659, %r3658, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3660, %temp}, %fd1934;
	}
	mov.b64 	%fd5925, {%r3660, %r3659};

BB5_2501:
	@%p1869 bra 	BB5_2504;
	bra.uni 	BB5_2502;

BB5_2504:
	selp.b32	%r3661, %r98, 0, %p1907;
	or.b32  	%r3662, %r3661, 2146435072;
	setp.lt.s32	%p2883, %r99, 0;
	selp.b32	%r3663, %r3662, %r3661, %p2883;
	mov.u32 	%r3664, 0;
	mov.b64 	%fd5925, {%r3664, %r3663};
	bra.uni 	BB5_2505;

BB5_1808:
	mov.f64 	%fd5803, %fd5802;

BB5_1818:
	ld.const.f64 	%fd5450, [pMtn];
	selp.f64	%fd3784, 0d3FF0000000000000, %fd5803, %p77;
	selp.f64	%fd3785, 0d3FF0000000000000, %fd5800, %p1831;
	mul.f64 	%fd3786, %fd65, %fd3785;
	fma.rn.f64 	%fd3787, %fd3786, %fd3784, %fd5450;
	mul.f64 	%fd3788, %fd3746, %fd1307;
	mul.f64 	%fd1324, %fd3788, %fd3787;
	div.rn.f64 	%fd3789, %fd1255, %fd64;
	sub.f64 	%fd1326, %fd3213, %fd3789;
	add.f64 	%fd1327, %fd3789, %fd96;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r119}, %fd1326;
	}
	abs.f64 	%fd1328, %fd1326;
	// Callseq Start 139
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1328;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd45;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5895, [retval0+0];
	
	//{
	}// Callseq End 139
	setp.lt.s32	%p2165, %r119, 0;
	and.pred  	%p92, %p2165, %p1790;
	mov.f64 	%fd1334, %fd5895;
	@!%p92 bra 	BB5_1820;
	bra.uni 	BB5_1819;

BB5_1819:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2756}, %fd5895;
	}
	xor.b32  	%r2757, %r2756, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2758, %temp}, %fd5895;
	}
	mov.b64 	%fd1334, {%r2758, %r2757};

BB5_1820:
	setp.eq.f64	%p2167, %fd1326, 0d0000000000000000;
	@%p2167 bra 	BB5_1823;
	bra.uni 	BB5_1821;

BB5_1823:
	selp.b32	%r2759, %r119, 0, %p1790;
	or.b32  	%r2760, %r2759, 2146435072;
	setp.lt.s32	%p2171, %r89, 0;
	selp.b32	%r2761, %r2760, %r2759, %p2171;
	mov.u32 	%r2762, 0;
	mov.b64 	%fd1334, {%r2762, %r2761};
	bra.uni 	BB5_1824;

BB5_2502:
	setp.gt.s32	%p2880, %r98, -1;
	@%p2880 bra 	BB5_2505;

	cvt.rzi.f64.f64	%fd3965, %fd34;
	setp.neu.f64	%p2881, %fd3965, %fd34;
	selp.f64	%fd5925, 0dFFF8000000000000, %fd5925, %p2881;

BB5_2505:
	add.f64 	%fd5974, %fd1156, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3665}, %fd5974;
	}
	and.b32  	%r138, %r3665, 2146435072;
	setp.ne.s32	%p2884, %r138, 2146435072;
	@%p2884 bra 	BB5_2506;

	setp.gtu.f64	%p2885, %fd1157, 0d7FF0000000000000;
	mov.f64 	%fd5926, %fd5974;
	@%p2885 bra 	BB5_2516;

	abs.f64 	%fd3966, %fd34;
	setp.gtu.f64	%p2886, %fd3966, 0d7FF0000000000000;
	mov.f64 	%fd5926, %fd5974;
	@%p2886 bra 	BB5_2516;

	and.b32  	%r3666, %r99, 2147483647;
	setp.ne.s32	%p2887, %r3666, 2146435072;
	@%p2887 bra 	BB5_2511;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3667, %temp}, %fd34;
	}
	setp.eq.s32	%p2888, %r3667, 0;
	@%p2888 bra 	BB5_2515;
	bra.uni 	BB5_2511;

BB5_2515:
	setp.gt.f64	%p2891, %fd1157, 0d3FF0000000000000;
	selp.b32	%r3676, 2146435072, 0, %p2891;
	xor.b32  	%r3677, %r3676, 2146435072;
	setp.lt.s32	%p2892, %r99, 0;
	selp.b32	%r3678, %r3677, %r3676, %p2892;
	setp.eq.f64	%p2893, %fd1156, 0dBFF0000000000000;
	selp.b32	%r3679, 1072693248, %r3678, %p2893;
	mov.u32 	%r3680, 0;
	mov.b64 	%fd5926, {%r3680, %r3679};
	bra.uni 	BB5_2516;

BB5_1821:
	setp.gt.s32	%p2168, %r119, -1;
	@%p2168 bra 	BB5_1824;

	cvt.rzi.f64.f64	%fd3791, %fd45;
	setp.neu.f64	%p2169, %fd3791, %fd45;
	selp.f64	%fd1334, 0dFFF8000000000000, %fd1334, %p2169;

BB5_1824:
	add.f64 	%fd3792, %fd1326, %fd45;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2763}, %fd3792;
	}
	and.b32  	%r120, %r2763, 2146435072;
	setp.ne.s32	%p2172, %r120, 2146435072;
	@%p2172 bra 	BB5_1825;

	setp.gtu.f64	%p2173, %fd1328, 0d7FF0000000000000;
	add.f64 	%fd5806, %fd1326, %fd45;
	@%p2173 bra 	BB5_1835;

	abs.f64 	%fd3793, %fd45;
	setp.gtu.f64	%p2174, %fd3793, 0d7FF0000000000000;
	@%p2174 bra 	BB5_1835;

	and.b32  	%r2764, %r89, 2147483647;
	setp.ne.s32	%p2175, %r2764, 2146435072;
	@%p2175 bra 	BB5_1830;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2765, %temp}, %fd45;
	}
	setp.eq.s32	%p2176, %r2765, 0;
	@%p2176 bra 	BB5_1834;
	bra.uni 	BB5_1830;

BB5_1834:
	setp.gt.f64	%p2179, %fd1328, 0d3FF0000000000000;
	selp.b32	%r2774, 2146435072, 0, %p2179;
	xor.b32  	%r2775, %r2774, 2146435072;
	setp.lt.s32	%p2180, %r89, 0;
	selp.b32	%r2776, %r2775, %r2774, %p2180;
	setp.eq.f64	%p2181, %fd1326, 0dBFF0000000000000;
	selp.b32	%r2777, 1072693248, %r2776, %p2181;
	mov.u32 	%r2778, 0;
	mov.b64 	%fd5806, {%r2778, %r2777};
	bra.uni 	BB5_1835;

BB5_2506:
	mov.f64 	%fd5926, %fd5925;

BB5_2516:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r140}, %fd37;
	}
	bfe.u32 	%r3681, %r140, 20, 11;
	add.s32 	%r3682, %r3681, -1012;
	mov.b64 	 %rd775, %fd37;
	shl.b64 	%rd79, %rd775, %r3682;
	setp.eq.s64	%p2896, %rd79, -9223372036854775808;
	// Callseq Start 156
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1171;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1786, [retval0+0];
	
	//{
	}// Callseq End 156
	and.pred  	%p117, %p1885, %p2896;
	@!%p117 bra 	BB5_2518;
	bra.uni 	BB5_2517;

BB5_2517:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3683}, %fd1786;
	}
	xor.b32  	%r3684, %r3683, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3685, %temp}, %fd1786;
	}
	mov.b64 	%fd1786, {%r3685, %r3684};

BB5_2518:
	@%p1886 bra 	BB5_2521;
	bra.uni 	BB5_2519;

BB5_2521:
	selp.b32	%r3686, %r100, 0, %p2896;
	or.b32  	%r3687, %r3686, 2146435072;
	setp.lt.s32	%p2902, %r140, 0;
	selp.b32	%r3688, %r3687, %r3686, %p2902;
	mov.u32 	%r3689, 0;
	mov.b64 	%fd1786, {%r3689, %r3688};
	bra.uni 	BB5_2522;

BB5_1825:
	mov.f64 	%fd5806, %fd1334;

BB5_1835:
	abs.f64 	%fd1340, %fd1327;
	// Callseq Start 140
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1340;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd44;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5898, [retval0+0];
	
	//{
	}// Callseq End 140
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r121}, %fd1327;
	}
	setp.lt.s32	%p2182, %r121, 0;
	and.pred  	%p93, %p2182, %p1807;
	mov.f64 	%fd1346, %fd5898;
	@!%p93 bra 	BB5_1837;
	bra.uni 	BB5_1836;

BB5_1836:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2779}, %fd5898;
	}
	xor.b32  	%r2780, %r2779, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2781, %temp}, %fd5898;
	}
	mov.b64 	%fd1346, {%r2781, %r2780};

BB5_1837:
	setp.eq.f64	%p2184, %fd1327, 0d0000000000000000;
	@%p2184 bra 	BB5_1840;
	bra.uni 	BB5_1838;

BB5_1840:
	selp.b32	%r2782, %r121, 0, %p1807;
	or.b32  	%r2783, %r2782, 2146435072;
	setp.lt.s32	%p2188, %r91, 0;
	selp.b32	%r2784, %r2783, %r2782, %p2188;
	mov.u32 	%r2785, 0;
	mov.b64 	%fd1346, {%r2785, %r2784};
	bra.uni 	BB5_1841;

BB5_2519:
	setp.gt.s32	%p2899, %r100, -1;
	@%p2899 bra 	BB5_2522;

	cvt.rzi.f64.f64	%fd3967, %fd37;
	setp.neu.f64	%p2900, %fd3967, %fd37;
	selp.f64	%fd1786, 0dFFF8000000000000, %fd1786, %p2900;

BB5_2522:
	add.f64 	%fd5929, %fd37, %fd1170;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3690}, %fd5929;
	}
	and.b32  	%r3691, %r3690, 2146435072;
	setp.ne.s32	%p2903, %r3691, 2146435072;
	@%p2903 bra 	BB5_2523;

	setp.gtu.f64	%p2904, %fd1171, 0d7FF0000000000000;
	@%p2904 bra 	BB5_2533;

	abs.f64 	%fd3968, %fd37;
	setp.gtu.f64	%p2905, %fd3968, 0d7FF0000000000000;
	@%p2905 bra 	BB5_2533;

	and.b32  	%r3692, %r140, 2147483647;
	setp.ne.s32	%p2906, %r3692, 2146435072;
	@%p2906 bra 	BB5_2528;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3693, %temp}, %fd37;
	}
	setp.eq.s32	%p2907, %r3693, 0;
	@%p2907 bra 	BB5_2532;
	bra.uni 	BB5_2528;

BB5_2532:
	setp.gt.f64	%p2910, %fd1171, 0d3FF0000000000000;
	selp.b32	%r3702, 2146435072, 0, %p2910;
	xor.b32  	%r3703, %r3702, 2146435072;
	setp.lt.s32	%p2911, %r140, 0;
	selp.b32	%r3704, %r3703, %r3702, %p2911;
	setp.eq.f64	%p2912, %fd1170, 0dBFF0000000000000;
	selp.b32	%r3705, 1072693248, %r3704, %p2912;
	mov.u32 	%r3706, 0;
	mov.b64 	%fd5929, {%r3706, %r3705};
	bra.uni 	BB5_2533;

BB5_1838:
	setp.gt.s32	%p2185, %r121, -1;
	@%p2185 bra 	BB5_1841;

	cvt.rzi.f64.f64	%fd3794, %fd44;
	setp.neu.f64	%p2186, %fd3794, %fd44;
	selp.f64	%fd1346, 0dFFF8000000000000, %fd1346, %p2186;

BB5_1841:
	add.f64 	%fd3795, %fd44, %fd1327;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2786}, %fd3795;
	}
	and.b32  	%r122, %r2786, 2146435072;
	setp.ne.s32	%p2189, %r122, 2146435072;
	@%p2189 bra 	BB5_1842;

	setp.gtu.f64	%p2190, %fd1340, 0d7FF0000000000000;
	add.f64 	%fd5809, %fd44, %fd1327;
	@%p2190 bra 	BB5_1852;

	abs.f64 	%fd3796, %fd44;
	setp.gtu.f64	%p2191, %fd3796, 0d7FF0000000000000;
	@%p2191 bra 	BB5_1852;

	and.b32  	%r2787, %r91, 2147483647;
	setp.ne.s32	%p2192, %r2787, 2146435072;
	@%p2192 bra 	BB5_1847;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2788, %temp}, %fd44;
	}
	setp.eq.s32	%p2193, %r2788, 0;
	@%p2193 bra 	BB5_1851;
	bra.uni 	BB5_1847;

BB5_1851:
	setp.gt.f64	%p2196, %fd1340, 0d3FF0000000000000;
	selp.b32	%r2797, 2146435072, 0, %p2196;
	xor.b32  	%r2798, %r2797, 2146435072;
	setp.lt.s32	%p2197, %r91, 0;
	selp.b32	%r2799, %r2798, %r2797, %p2197;
	setp.eq.f64	%p2198, %fd1327, 0dBFF0000000000000;
	selp.b32	%r2800, 1072693248, %r2799, %p2198;
	mov.u32 	%r2801, 0;
	mov.b64 	%fd5809, {%r2801, %r2800};
	bra.uni 	BB5_1852;

BB5_2523:
	mov.f64 	%fd5929, %fd1786;

BB5_2533:
	setp.eq.f64	%p2914, %fd37, 0d0000000000000000;
	or.pred  	%p2915, %p1902, %p2914;
	selp.f64	%fd3969, 0d3FF0000000000000, %fd5929, %p2915;
	selp.f64	%fd3970, 0d3FF0000000000000, %fd5926, %p1906;
	mul.f64 	%fd3971, %fd92, %fd3970;
	mul.f64 	%fd1791, %fd3971, %fd3969;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r141}, %fd39;
	}
	bfe.u32 	%r3707, %r141, 20, 11;
	add.s32 	%r3708, %r3707, -1012;
	mov.b64 	 %rd776, %fd39;
	shl.b64 	%rd80, %rd776, %r3708;
	setp.eq.s64	%p2916, %rd80, -9223372036854775808;
	// Callseq Start 157
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1157;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd39;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1797, [retval0+0];
	
	//{
	}// Callseq End 157
	and.pred  	%p118, %p1868, %p2916;
	@!%p118 bra 	BB5_2535;
	bra.uni 	BB5_2534;

BB5_2534:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3709}, %fd1797;
	}
	xor.b32  	%r3710, %r3709, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3711, %temp}, %fd1797;
	}
	mov.b64 	%fd1797, {%r3711, %r3710};

BB5_2535:
	@%p1869 bra 	BB5_2538;
	bra.uni 	BB5_2536;

BB5_2538:
	selp.b32	%r3712, %r98, 0, %p2916;
	or.b32  	%r3713, %r3712, 2146435072;
	setp.lt.s32	%p2922, %r141, 0;
	selp.b32	%r3714, %r3713, %r3712, %p2922;
	mov.u32 	%r3715, 0;
	mov.b64 	%fd1797, {%r3715, %r3714};
	bra.uni 	BB5_2539;

BB5_1842:
	mov.f64 	%fd5809, %fd1346;

BB5_1852:
	setp.eq.f64	%p2199, %fd1327, 0d3FF0000000000000;
	or.pred  	%p2201, %p2199, %p1825;
	selp.f64	%fd3797, 0d3FF0000000000000, %fd5809, %p2201;
	setp.eq.f64	%p2203, %fd1326, 0d3FF0000000000000;
	or.pred  	%p2204, %p2203, %p1830;
	selp.f64	%fd3798, 0d3FF0000000000000, %fd5806, %p2204;
	mul.f64 	%fd3799, %fd43, %fd3798;
	mul.f64 	%fd1352, %fd3799, %fd3797;
	// Callseq Start 141
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1328;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd46;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5901, [retval0+0];
	
	//{
	}// Callseq End 141
	and.pred  	%p94, %p2165, %p1826;
	mov.f64 	%fd1358, %fd5901;
	@!%p94 bra 	BB5_1854;
	bra.uni 	BB5_1853;

BB5_1853:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2802}, %fd5901;
	}
	xor.b32  	%r2803, %r2802, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2804, %temp}, %fd5901;
	}
	mov.b64 	%fd1358, {%r2804, %r2803};

BB5_1854:
	@%p2167 bra 	BB5_1857;
	bra.uni 	BB5_1855;

BB5_1857:
	selp.b32	%r2805, %r119, 0, %p1826;
	or.b32  	%r2806, %r2805, 2146435072;
	setp.lt.s32	%p2211, %r94, 0;
	selp.b32	%r2807, %r2806, %r2805, %p2211;
	mov.u32 	%r2808, 0;
	mov.b64 	%fd1358, {%r2808, %r2807};
	bra.uni 	BB5_1858;

BB5_2536:
	setp.gt.s32	%p2919, %r98, -1;
	@%p2919 bra 	BB5_2539;

	cvt.rzi.f64.f64	%fd3972, %fd39;
	setp.neu.f64	%p2920, %fd3972, %fd39;
	selp.f64	%fd1797, 0dFFF8000000000000, %fd1797, %p2920;

BB5_2539:
	add.f64 	%fd5932, %fd1156, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3716}, %fd5932;
	}
	and.b32  	%r3717, %r3716, 2146435072;
	setp.ne.s32	%p2923, %r3717, 2146435072;
	@%p2923 bra 	BB5_2540;

	setp.gtu.f64	%p2924, %fd1157, 0d7FF0000000000000;
	@%p2924 bra 	BB5_2550;

	abs.f64 	%fd3973, %fd39;
	setp.gtu.f64	%p2925, %fd3973, 0d7FF0000000000000;
	@%p2925 bra 	BB5_2550;

	and.b32  	%r3718, %r141, 2147483647;
	setp.ne.s32	%p2926, %r3718, 2146435072;
	@%p2926 bra 	BB5_2545;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3719, %temp}, %fd39;
	}
	setp.eq.s32	%p2927, %r3719, 0;
	@%p2927 bra 	BB5_2549;
	bra.uni 	BB5_2545;

BB5_2549:
	setp.gt.f64	%p2930, %fd1157, 0d3FF0000000000000;
	selp.b32	%r3728, 2146435072, 0, %p2930;
	xor.b32  	%r3729, %r3728, 2146435072;
	setp.lt.s32	%p2931, %r141, 0;
	selp.b32	%r3730, %r3729, %r3728, %p2931;
	setp.eq.f64	%p2932, %fd1156, 0dBFF0000000000000;
	selp.b32	%r3731, 1072693248, %r3730, %p2932;
	mov.u32 	%r3732, 0;
	mov.b64 	%fd5932, {%r3732, %r3731};
	bra.uni 	BB5_2550;

BB5_1855:
	setp.gt.s32	%p2208, %r119, -1;
	@%p2208 bra 	BB5_1858;

	cvt.rzi.f64.f64	%fd3800, %fd46;
	setp.neu.f64	%p2209, %fd3800, %fd46;
	selp.f64	%fd1358, 0dFFF8000000000000, %fd1358, %p2209;

BB5_1858:
	add.f64 	%fd3801, %fd1326, %fd46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2809}, %fd3801;
	}
	and.b32  	%r123, %r2809, 2146435072;
	setp.ne.s32	%p2212, %r123, 2146435072;
	@%p2212 bra 	BB5_1859;

	setp.gtu.f64	%p2213, %fd1328, 0d7FF0000000000000;
	add.f64 	%fd5812, %fd1326, %fd46;
	@%p2213 bra 	BB5_1869;

	abs.f64 	%fd3802, %fd46;
	setp.gtu.f64	%p2214, %fd3802, 0d7FF0000000000000;
	@%p2214 bra 	BB5_1869;

	and.b32  	%r2810, %r94, 2147483647;
	setp.ne.s32	%p2215, %r2810, 2146435072;
	@%p2215 bra 	BB5_1864;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2811, %temp}, %fd46;
	}
	setp.eq.s32	%p2216, %r2811, 0;
	@%p2216 bra 	BB5_1868;
	bra.uni 	BB5_1864;

BB5_1868:
	setp.gt.f64	%p2219, %fd1328, 0d3FF0000000000000;
	selp.b32	%r2820, 2146435072, 0, %p2219;
	xor.b32  	%r2821, %r2820, 2146435072;
	setp.lt.s32	%p2220, %r94, 0;
	selp.b32	%r2822, %r2821, %r2820, %p2220;
	setp.eq.f64	%p2221, %fd1326, 0dBFF0000000000000;
	selp.b32	%r2823, 1072693248, %r2822, %p2221;
	mov.u32 	%r2824, 0;
	mov.b64 	%fd5812, {%r2824, %r2823};
	bra.uni 	BB5_1869;

BB5_2540:
	mov.f64 	%fd5932, %fd1797;

BB5_2550:
	// Callseq Start 158
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1171;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1961, [retval0+0];
	
	//{
	}// Callseq End 158
	mov.f64 	%fd5934, %fd1961;
	@!%p83 bra 	BB5_2552;
	bra.uni 	BB5_2551;

BB5_2551:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3733}, %fd1961;
	}
	xor.b32  	%r3734, %r3733, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3735, %temp}, %fd1961;
	}
	mov.b64 	%fd5934, {%r3735, %r3734};

BB5_2552:
	@%p1886 bra 	BB5_2555;
	bra.uni 	BB5_2553;

BB5_2555:
	selp.b32	%r3736, %r100, 0, %p1964;
	or.b32  	%r3737, %r3736, 2146435072;
	setp.lt.s32	%p2939, %r101, 0;
	selp.b32	%r3738, %r3737, %r3736, %p2939;
	mov.u32 	%r3739, 0;
	mov.b64 	%fd5934, {%r3739, %r3738};
	bra.uni 	BB5_2556;

BB5_1859:
	mov.f64 	%fd5812, %fd1358;

BB5_1869:
	setp.lt.s32	%p4909, %r121, 0;
	setp.eq.f64	%p4908, %fd1326, 0d3FF0000000000000;
	setp.eq.f64	%p4907, %fd46, 0d0000000000000000;
	or.pred  	%p95, %p4908, %p4907;
	// Callseq Start 142
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1340;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd43;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5904, [retval0+0];
	
	//{
	}// Callseq End 142
	and.pred  	%p96, %p4909, %p1848;
	mov.f64 	%fd1369, %fd5904;
	@!%p96 bra 	BB5_1871;
	bra.uni 	BB5_1870;

BB5_1870:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2825}, %fd5904;
	}
	xor.b32  	%r2826, %r2825, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2827, %temp}, %fd5904;
	}
	mov.b64 	%fd1369, {%r2827, %r2826};

BB5_1871:
	@%p2184 bra 	BB5_1874;
	bra.uni 	BB5_1872;

BB5_1874:
	selp.b32	%r2828, %r121, 0, %p1848;
	or.b32  	%r2829, %r2828, 2146435072;
	setp.lt.s32	%p2230, %r96, 0;
	selp.b32	%r2830, %r2829, %r2828, %p2230;
	mov.u32 	%r2831, 0;
	mov.b64 	%fd1369, {%r2831, %r2830};
	bra.uni 	BB5_1875;

BB5_2553:
	setp.gt.s32	%p2936, %r100, -1;
	@%p2936 bra 	BB5_2556;

	cvt.rzi.f64.f64	%fd3974, %fd36;
	setp.neu.f64	%p2937, %fd3974, %fd36;
	selp.f64	%fd5934, 0dFFF8000000000000, %fd5934, %p2937;

BB5_2556:
	add.f64 	%fd5983, %fd36, %fd1170;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3740}, %fd5983;
	}
	and.b32  	%r142, %r3740, 2146435072;
	setp.ne.s32	%p2940, %r142, 2146435072;
	@%p2940 bra 	BB5_2557;

	setp.gtu.f64	%p2941, %fd1171, 0d7FF0000000000000;
	mov.f64 	%fd5935, %fd5983;
	@%p2941 bra 	BB5_2567;

	abs.f64 	%fd3975, %fd36;
	setp.gtu.f64	%p2942, %fd3975, 0d7FF0000000000000;
	mov.f64 	%fd5935, %fd5983;
	@%p2942 bra 	BB5_2567;

	and.b32  	%r3741, %r101, 2147483647;
	setp.ne.s32	%p2943, %r3741, 2146435072;
	@%p2943 bra 	BB5_2562;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3742, %temp}, %fd36;
	}
	setp.eq.s32	%p2944, %r3742, 0;
	@%p2944 bra 	BB5_2566;
	bra.uni 	BB5_2562;

BB5_2566:
	setp.gt.f64	%p2947, %fd1171, 0d3FF0000000000000;
	selp.b32	%r3751, 2146435072, 0, %p2947;
	xor.b32  	%r3752, %r3751, 2146435072;
	setp.lt.s32	%p2948, %r101, 0;
	selp.b32	%r3753, %r3752, %r3751, %p2948;
	setp.eq.f64	%p2949, %fd1170, 0dBFF0000000000000;
	selp.b32	%r3754, 1072693248, %r3753, %p2949;
	mov.u32 	%r3755, 0;
	mov.b64 	%fd5935, {%r3755, %r3754};
	bra.uni 	BB5_2567;

BB5_1872:
	setp.gt.s32	%p2227, %r121, -1;
	@%p2227 bra 	BB5_1875;

	cvt.rzi.f64.f64	%fd3803, %fd43;
	setp.neu.f64	%p2228, %fd3803, %fd43;
	selp.f64	%fd1369, 0dFFF8000000000000, %fd1369, %p2228;

BB5_1875:
	add.f64 	%fd3804, %fd43, %fd1327;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2832}, %fd3804;
	}
	and.b32  	%r124, %r2832, 2146435072;
	setp.ne.s32	%p2231, %r124, 2146435072;
	@%p2231 bra 	BB5_1876;

	setp.gtu.f64	%p2232, %fd1340, 0d7FF0000000000000;
	add.f64 	%fd5815, %fd43, %fd1327;
	@%p2232 bra 	BB5_1886;

	abs.f64 	%fd3805, %fd43;
	setp.gtu.f64	%p2233, %fd3805, 0d7FF0000000000000;
	@%p2233 bra 	BB5_1886;

	and.b32  	%r2833, %r96, 2147483647;
	setp.ne.s32	%p2234, %r2833, 2146435072;
	@%p2234 bra 	BB5_1881;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2834, %temp}, %fd43;
	}
	setp.eq.s32	%p2235, %r2834, 0;
	@%p2235 bra 	BB5_1885;
	bra.uni 	BB5_1881;

BB5_1885:
	setp.gt.f64	%p2238, %fd1340, 0d3FF0000000000000;
	selp.b32	%r2843, 2146435072, 0, %p2238;
	xor.b32  	%r2844, %r2843, 2146435072;
	setp.lt.s32	%p2239, %r96, 0;
	selp.b32	%r2845, %r2844, %r2843, %p2239;
	setp.eq.f64	%p2240, %fd1327, 0dBFF0000000000000;
	selp.b32	%r2846, 1072693248, %r2845, %p2240;
	mov.u32 	%r2847, 0;
	mov.b64 	%fd5815, {%r2847, %r2846};
	bra.uni 	BB5_1886;

BB5_2557:
	mov.f64 	%fd5935, %fd5934;

BB5_2567:
	selp.f64	%fd3976, 0d3FF0000000000000, %fd5935, %p1903;
	setp.eq.f64	%p2953, %fd39, 0d0000000000000000;
	or.pred  	%p2954, %p1904, %p2953;
	selp.f64	%fd3977, 0d3FF0000000000000, %fd5932, %p2954;
	mul.f64 	%fd3978, %fd38, %fd3977;
	mul.f64 	%fd1812, %fd3978, %fd3976;
	// Callseq Start 159
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1157;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd41;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1952, [retval0+0];
	
	//{
	}// Callseq End 159
	mov.f64 	%fd5937, %fd1952;
	@!%p82 bra 	BB5_2569;
	bra.uni 	BB5_2568;

BB5_2568:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3756}, %fd1952;
	}
	xor.b32  	%r3757, %r3756, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3758, %temp}, %fd1952;
	}
	mov.b64 	%fd5937, {%r3758, %r3757};

BB5_2569:
	@%p1869 bra 	BB5_2572;
	bra.uni 	BB5_2570;

BB5_2572:
	selp.b32	%r3759, %r98, 0, %p1941;
	or.b32  	%r3760, %r3759, 2146435072;
	setp.lt.s32	%p2961, %r105, 0;
	selp.b32	%r3761, %r3760, %r3759, %p2961;
	mov.u32 	%r3762, 0;
	mov.b64 	%fd5937, {%r3762, %r3761};
	bra.uni 	BB5_2573;

BB5_1876:
	mov.f64 	%fd5815, %fd1369;

BB5_1886:
	setp.eq.f64	%p4905, %fd1327, 0d3FF0000000000000;
	setp.eq.f64	%p4904, %fd43, 0d0000000000000000;
	or.pred  	%p97, %p4905, %p4904;
	selp.f64	%fd3806, 0d3FF0000000000000, %fd5815, %p97;
	selp.f64	%fd3807, 0d3FF0000000000000, %fd5812, %p95;
	mul.f64 	%fd3808, %fd45, %fd3807;
	mul.f64 	%fd3809, %fd3808, %fd3806;
	sub.f64 	%fd1375, %fd1352, %fd3809;
	// Callseq Start 143
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1157;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1508, [retval0+0];
	
	//{
	}// Callseq End 143
	mov.f64 	%fd1383, %fd1508;
	@!%p78 bra 	BB5_1888;
	bra.uni 	BB5_1887;

BB5_1887:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2848}, %fd1508;
	}
	xor.b32  	%r2849, %r2848, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2850, %temp}, %fd1508;
	}
	mov.b64 	%fd1383, {%r2850, %r2849};

BB5_1888:
	@%p1869 bra 	BB5_1891;
	bra.uni 	BB5_1889;

BB5_1891:
	selp.b32	%r2851, %r98, 0, %p1867;
	or.b32  	%r2852, %r2851, 2146435072;
	setp.lt.s32	%p2249, %r99, 0;
	selp.b32	%r2853, %r2852, %r2851, %p2249;
	mov.u32 	%r2854, 0;
	mov.b64 	%fd1383, {%r2854, %r2853};
	bra.uni 	BB5_1892;

BB5_2570:
	setp.gt.s32	%p2958, %r98, -1;
	@%p2958 bra 	BB5_2573;

	cvt.rzi.f64.f64	%fd3979, %fd41;
	setp.neu.f64	%p2959, %fd3979, %fd41;
	selp.f64	%fd5937, 0dFFF8000000000000, %fd5937, %p2959;

BB5_2573:
	add.f64 	%fd5980, %fd1156, %fd41;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3763}, %fd5980;
	}
	and.b32  	%r143, %r3763, 2146435072;
	setp.ne.s32	%p2962, %r143, 2146435072;
	@%p2962 bra 	BB5_2574;

	setp.gtu.f64	%p2963, %fd1157, 0d7FF0000000000000;
	mov.f64 	%fd5938, %fd5980;
	@%p2963 bra 	BB5_2584;

	abs.f64 	%fd3980, %fd41;
	setp.gtu.f64	%p2964, %fd3980, 0d7FF0000000000000;
	mov.f64 	%fd5938, %fd5980;
	@%p2964 bra 	BB5_2584;

	and.b32  	%r3764, %r105, 2147483647;
	setp.ne.s32	%p2965, %r3764, 2146435072;
	@%p2965 bra 	BB5_2579;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3765, %temp}, %fd41;
	}
	setp.eq.s32	%p2966, %r3765, 0;
	@%p2966 bra 	BB5_2583;
	bra.uni 	BB5_2579;

BB5_2583:
	setp.gt.f64	%p2969, %fd1157, 0d3FF0000000000000;
	selp.b32	%r3774, 2146435072, 0, %p2969;
	xor.b32  	%r3775, %r3774, 2146435072;
	setp.lt.s32	%p2970, %r105, 0;
	selp.b32	%r3776, %r3775, %r3774, %p2970;
	setp.eq.f64	%p2971, %fd1156, 0dBFF0000000000000;
	selp.b32	%r3777, 1072693248, %r3776, %p2971;
	mov.u32 	%r3778, 0;
	mov.b64 	%fd5938, {%r3778, %r3777};
	bra.uni 	BB5_2584;

BB5_1889:
	setp.gt.s32	%p2246, %r98, -1;
	@%p2246 bra 	BB5_1892;

	cvt.rzi.f64.f64	%fd3811, %fd34;
	setp.neu.f64	%p2247, %fd3811, %fd34;
	selp.f64	%fd1383, 0dFFF8000000000000, %fd1383, %p2247;

BB5_1892:
	add.f64 	%fd3812, %fd1156, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2855}, %fd3812;
	}
	and.b32  	%r126, %r2855, 2146435072;
	setp.ne.s32	%p2250, %r126, 2146435072;
	@%p2250 bra 	BB5_1893;

	setp.gtu.f64	%p2251, %fd1157, 0d7FF0000000000000;
	add.f64 	%fd5818, %fd1156, %fd34;
	@%p2251 bra 	BB5_1903;

	abs.f64 	%fd3813, %fd34;
	setp.gtu.f64	%p2252, %fd3813, 0d7FF0000000000000;
	@%p2252 bra 	BB5_1903;

	and.b32  	%r2856, %r99, 2147483647;
	setp.ne.s32	%p2253, %r2856, 2146435072;
	@%p2253 bra 	BB5_1898;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2857, %temp}, %fd34;
	}
	setp.eq.s32	%p2254, %r2857, 0;
	@%p2254 bra 	BB5_1902;
	bra.uni 	BB5_1898;

BB5_1902:
	setp.gt.f64	%p2257, %fd1157, 0d3FF0000000000000;
	selp.b32	%r2866, 2146435072, 0, %p2257;
	xor.b32  	%r2867, %r2866, 2146435072;
	setp.lt.s32	%p2258, %r99, 0;
	selp.b32	%r2868, %r2867, %r2866, %p2258;
	setp.eq.f64	%p2259, %fd1156, 0dBFF0000000000000;
	selp.b32	%r2869, 1072693248, %r2868, %p2259;
	mov.u32 	%r2870, 0;
	mov.b64 	%fd5818, {%r2870, %r2869};
	bra.uni 	BB5_1903;

BB5_2574:
	mov.f64 	%fd5938, %fd5937;

BB5_2584:
	// Callseq Start 160
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1171;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd42;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1943, [retval0+0];
	
	//{
	}// Callseq End 160
	mov.f64 	%fd5940, %fd1943;
	@!%p81 bra 	BB5_2586;
	bra.uni 	BB5_2585;

BB5_2585:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3779}, %fd1943;
	}
	xor.b32  	%r3780, %r3779, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3781, %temp}, %fd1943;
	}
	mov.b64 	%fd5940, {%r3781, %r3780};

BB5_2586:
	@%p1886 bra 	BB5_2589;
	bra.uni 	BB5_2587;

BB5_2589:
	selp.b32	%r3782, %r100, 0, %p1924;
	or.b32  	%r3783, %r3782, 2146435072;
	setp.lt.s32	%p2980, %r103, 0;
	selp.b32	%r3784, %r3783, %r3782, %p2980;
	mov.u32 	%r3785, 0;
	mov.b64 	%fd5940, {%r3785, %r3784};
	bra.uni 	BB5_2590;

BB5_1893:
	mov.f64 	%fd5818, %fd1383;

BB5_1903:
	// Callseq Start 144
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1171;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1518, [retval0+0];
	
	//{
	}// Callseq End 144
	mov.f64 	%fd1396, %fd1518;
	@!%p79 bra 	BB5_1905;
	bra.uni 	BB5_1904;

BB5_1904:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2871}, %fd1518;
	}
	xor.b32  	%r2872, %r2871, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2873, %temp}, %fd1518;
	}
	mov.b64 	%fd1396, {%r2873, %r2872};

BB5_1905:
	@%p1886 bra 	BB5_1908;
	bra.uni 	BB5_1906;

BB5_1908:
	selp.b32	%r2874, %r100, 0, %p1884;
	or.b32  	%r2875, %r2874, 2146435072;
	setp.lt.s32	%p2266, %r101, 0;
	selp.b32	%r2876, %r2875, %r2874, %p2266;
	mov.u32 	%r2877, 0;
	mov.b64 	%fd1396, {%r2877, %r2876};
	bra.uni 	BB5_1909;

BB5_2587:
	setp.gt.s32	%p2977, %r100, -1;
	@%p2977 bra 	BB5_2590;

	cvt.rzi.f64.f64	%fd3981, %fd42;
	setp.neu.f64	%p2978, %fd3981, %fd42;
	selp.f64	%fd5940, 0dFFF8000000000000, %fd5940, %p2978;

BB5_2590:
	add.f64 	%fd5977, %fd42, %fd1170;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3786}, %fd5977;
	}
	and.b32  	%r144, %r3786, 2146435072;
	setp.ne.s32	%p2981, %r144, 2146435072;
	@%p2981 bra 	BB5_2591;

	setp.gtu.f64	%p2982, %fd1171, 0d7FF0000000000000;
	mov.f64 	%fd5941, %fd5977;
	@%p2982 bra 	BB5_2601;

	abs.f64 	%fd3982, %fd42;
	setp.gtu.f64	%p2983, %fd3982, 0d7FF0000000000000;
	mov.f64 	%fd5941, %fd5977;
	@%p2983 bra 	BB5_2601;

	and.b32  	%r3787, %r103, 2147483647;
	setp.ne.s32	%p2984, %r3787, 2146435072;
	@%p2984 bra 	BB5_2596;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3788, %temp}, %fd42;
	}
	setp.eq.s32	%p2985, %r3788, 0;
	@%p2985 bra 	BB5_2600;
	bra.uni 	BB5_2596;

BB5_2600:
	setp.gt.f64	%p2988, %fd1171, 0d3FF0000000000000;
	selp.b32	%r3797, 2146435072, 0, %p2988;
	xor.b32  	%r3798, %r3797, 2146435072;
	setp.lt.s32	%p2989, %r103, 0;
	selp.b32	%r3799, %r3798, %r3797, %p2989;
	setp.eq.f64	%p2990, %fd1170, 0dBFF0000000000000;
	selp.b32	%r3800, 1072693248, %r3799, %p2990;
	mov.u32 	%r3801, 0;
	mov.b64 	%fd5941, {%r3801, %r3800};
	bra.uni 	BB5_2601;

BB5_1906:
	setp.gt.s32	%p2263, %r100, -1;
	@%p2263 bra 	BB5_1909;

	cvt.rzi.f64.f64	%fd3814, %fd36;
	setp.neu.f64	%p2264, %fd3814, %fd36;
	selp.f64	%fd1396, 0dFFF8000000000000, %fd1396, %p2264;

BB5_1909:
	add.f64 	%fd3815, %fd36, %fd1170;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2878}, %fd3815;
	}
	and.b32  	%r128, %r2878, 2146435072;
	setp.ne.s32	%p2267, %r128, 2146435072;
	@%p2267 bra 	BB5_1910;

	setp.gtu.f64	%p2268, %fd1171, 0d7FF0000000000000;
	add.f64 	%fd5821, %fd36, %fd1170;
	@%p2268 bra 	BB5_1920;

	abs.f64 	%fd3816, %fd36;
	setp.gtu.f64	%p2269, %fd3816, 0d7FF0000000000000;
	@%p2269 bra 	BB5_1920;

	and.b32  	%r2879, %r101, 2147483647;
	setp.ne.s32	%p2270, %r2879, 2146435072;
	@%p2270 bra 	BB5_1915;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2880, %temp}, %fd36;
	}
	setp.eq.s32	%p2271, %r2880, 0;
	@%p2271 bra 	BB5_1919;
	bra.uni 	BB5_1915;

BB5_1919:
	setp.gt.f64	%p2274, %fd1171, 0d3FF0000000000000;
	selp.b32	%r2889, 2146435072, 0, %p2274;
	xor.b32  	%r2890, %r2889, 2146435072;
	setp.lt.s32	%p2275, %r101, 0;
	selp.b32	%r2891, %r2890, %r2889, %p2275;
	setp.eq.f64	%p2276, %fd1170, 0dBFF0000000000000;
	selp.b32	%r2892, 1072693248, %r2891, %p2276;
	mov.u32 	%r2893, 0;
	mov.b64 	%fd5821, {%r2893, %r2892};
	bra.uni 	BB5_1920;

BB5_2591:
	mov.f64 	%fd5941, %fd5940;

BB5_2601:
	selp.f64	%fd3983, 0d3FF0000000000000, %fd5941, %p1949;
	selp.f64	%fd3984, 0d3FF0000000000000, %fd5938, %p1969;
	mul.f64 	%fd3985, %fd40, %fd3984;
	mul.f64 	%fd1833, %fd3985, %fd3983;
	// Callseq Start 161
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1700;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd45;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1839, [retval0+0];
	
	//{
	}// Callseq End 161
	and.pred  	%p125, %p2762, %p1987;
	@!%p125 bra 	BB5_2603;
	bra.uni 	BB5_2602;

BB5_2602:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3802}, %fd1839;
	}
	xor.b32  	%r3803, %r3802, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3804, %temp}, %fd1839;
	}
	mov.b64 	%fd1839, {%r3804, %r3803};

BB5_2603:
	@%p2763 bra 	BB5_2606;
	bra.uni 	BB5_2604;

BB5_2606:
	selp.b32	%r3805, %r130, 0, %p1987;
	or.b32  	%r3806, %r3805, 2146435072;
	setp.lt.s32	%p2999, %r89, 0;
	selp.b32	%r3807, %r3806, %r3805, %p2999;
	mov.u32 	%r3808, 0;
	mov.b64 	%fd1839, {%r3808, %r3807};
	bra.uni 	BB5_2607;

BB5_1910:
	mov.f64 	%fd5821, %fd1396;

BB5_1920:
	ld.const.f64 	%fd5451, [pMnt];
	selp.f64	%fd3817, 0d3FF0000000000000, %fd5821, %p1903;
	selp.f64	%fd3818, 0d3FF0000000000000, %fd5818, %p1906;
	mul.f64 	%fd3819, %fd1155, %fd3818;
	fma.rn.f64 	%fd3820, %fd3819, %fd3817, %fd5451;
	mul.f64 	%fd3821, %fd71, %fd1375;
	mul.f64 	%fd1402, %fd3821, %fd3820;
	mov.f64 	%fd1407, %fd5859;
	@!%p86 bra 	BB5_1922;
	bra.uni 	BB5_1921;

BB5_1921:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2894}, %fd5859;
	}
	xor.b32  	%r2895, %r2894, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2896, %temp}, %fd5859;
	}
	mov.b64 	%fd1407, {%r2896, %r2895};

BB5_1922:
	@%p2050 bra 	BB5_1925;
	bra.uni 	BB5_1923;

BB5_1925:
	selp.b32	%r2897, %r113, 0, %p1907;
	or.b32  	%r2898, %r2897, 2146435072;
	setp.lt.s32	%p2286, %r99, 0;
	selp.b32	%r2899, %r2898, %r2897, %p2286;
	mov.u32 	%r2900, 0;
	mov.b64 	%fd1407, {%r2900, %r2899};
	bra.uni 	BB5_1926;

BB5_2604:
	setp.gt.s32	%p2996, %r130, -1;
	@%p2996 bra 	BB5_2607;

	cvt.rzi.f64.f64	%fd3986, %fd45;
	setp.neu.f64	%p2997, %fd3986, %fd45;
	selp.f64	%fd1839, 0dFFF8000000000000, %fd1839, %p2997;

BB5_2607:
	add.f64 	%fd5944, %fd1698, %fd45;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3809}, %fd5944;
	}
	and.b32  	%r3810, %r3809, 2146435072;
	setp.ne.s32	%p3000, %r3810, 2146435072;
	@%p3000 bra 	BB5_2608;

	setp.gtu.f64	%p3001, %fd1700, 0d7FF0000000000000;
	@%p3001 bra 	BB5_2618;

	abs.f64 	%fd3987, %fd45;
	setp.gtu.f64	%p3002, %fd3987, 0d7FF0000000000000;
	@%p3002 bra 	BB5_2618;

	and.b32  	%r3811, %r89, 2147483647;
	setp.ne.s32	%p3003, %r3811, 2146435072;
	@%p3003 bra 	BB5_2613;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3812, %temp}, %fd45;
	}
	setp.eq.s32	%p3004, %r3812, 0;
	@%p3004 bra 	BB5_2617;
	bra.uni 	BB5_2613;

BB5_2617:
	setp.gt.f64	%p3007, %fd1700, 0d3FF0000000000000;
	selp.b32	%r3821, 2146435072, 0, %p3007;
	xor.b32  	%r3822, %r3821, 2146435072;
	setp.lt.s32	%p3008, %r89, 0;
	selp.b32	%r3823, %r3822, %r3821, %p3008;
	setp.eq.f64	%p3009, %fd1698, 0dBFF0000000000000;
	selp.b32	%r3824, 1072693248, %r3823, %p3009;
	mov.u32 	%r3825, 0;
	mov.b64 	%fd5944, {%r3825, %r3824};
	bra.uni 	BB5_2618;

BB5_1923:
	setp.gt.s32	%p2283, %r113, -1;
	@%p2283 bra 	BB5_1926;

	cvt.rzi.f64.f64	%fd3822, %fd34;
	setp.neu.f64	%p2284, %fd3822, %fd34;
	selp.f64	%fd1407, 0dFFF8000000000000, %fd1407, %p2284;

BB5_1926:
	@%p2055 bra 	BB5_1927;

	setp.gtu.f64	%p2288, %fd1260, 0d7FF0000000000000;
	add.f64 	%fd5824, %fd1259, %fd34;
	@%p2288 bra 	BB5_1937;

	abs.f64 	%fd3823, %fd34;
	setp.gtu.f64	%p2289, %fd3823, 0d7FF0000000000000;
	@%p2289 bra 	BB5_1937;

	and.b32  	%r2901, %r99, 2147483647;
	setp.ne.s32	%p2290, %r2901, 2146435072;
	@%p2290 bra 	BB5_1932;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2902, %temp}, %fd34;
	}
	setp.eq.s32	%p2291, %r2902, 0;
	@%p2291 bra 	BB5_1936;
	bra.uni 	BB5_1932;

BB5_1936:
	setp.gt.f64	%p2294, %fd1260, 0d3FF0000000000000;
	selp.b32	%r2911, 2146435072, 0, %p2294;
	xor.b32  	%r2912, %r2911, 2146435072;
	setp.lt.s32	%p2295, %r99, 0;
	selp.b32	%r2913, %r2912, %r2911, %p2295;
	setp.eq.f64	%p2296, %fd1259, 0dBFF0000000000000;
	selp.b32	%r2914, 1072693248, %r2913, %p2296;
	mov.u32 	%r2915, 0;
	mov.b64 	%fd5824, {%r2915, %r2914};
	bra.uni 	BB5_1937;

BB5_2608:
	mov.f64 	%fd5944, %fd1839;

BB5_2618:
	// Callseq Start 162
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1711;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd43;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1851, [retval0+0];
	
	//{
	}// Callseq End 162
	and.pred  	%p126, %p2780, %p2008;
	@!%p126 bra 	BB5_2620;
	bra.uni 	BB5_2619;

BB5_2619:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3826}, %fd1851;
	}
	xor.b32  	%r3827, %r3826, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3828, %temp}, %fd1851;
	}
	mov.b64 	%fd1851, {%r3828, %r3827};

BB5_2620:
	@%p2782 bra 	BB5_2623;
	bra.uni 	BB5_2621;

BB5_2623:
	selp.b32	%r3829, %r132, 0, %p2008;
	or.b32  	%r3830, %r3829, 2146435072;
	setp.lt.s32	%p3016, %r96, 0;
	selp.b32	%r3831, %r3830, %r3829, %p3016;
	mov.u32 	%r3832, 0;
	mov.b64 	%fd1851, {%r3832, %r3831};
	bra.uni 	BB5_2624;

BB5_1927:
	mov.f64 	%fd5824, %fd1407;

BB5_1937:
	mov.f64 	%fd1417, %fd5862;
	@!%p87 bra 	BB5_1939;
	bra.uni 	BB5_1938;

BB5_1938:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2916}, %fd5862;
	}
	xor.b32  	%r2917, %r2916, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2918, %temp}, %fd5862;
	}
	mov.b64 	%fd1417, {%r2918, %r2917};

BB5_1939:
	@%p2067 bra 	BB5_1942;
	bra.uni 	BB5_1940;

BB5_1942:
	selp.b32	%r2919, %r115, 0, %p1924;
	or.b32  	%r2920, %r2919, 2146435072;
	setp.lt.s32	%p2301, %r103, 0;
	selp.b32	%r2921, %r2920, %r2919, %p2301;
	mov.u32 	%r2922, 0;
	mov.b64 	%fd1417, {%r2922, %r2921};
	bra.uni 	BB5_1943;

BB5_2621:
	setp.gt.s32	%p3013, %r132, -1;
	@%p3013 bra 	BB5_2624;

	cvt.rzi.f64.f64	%fd3988, %fd43;
	setp.neu.f64	%p3014, %fd3988, %fd43;
	selp.f64	%fd1851, 0dFFF8000000000000, %fd1851, %p3014;

BB5_2624:
	add.f64 	%fd5947, %fd43, %fd1699;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3833}, %fd5947;
	}
	and.b32  	%r3834, %r3833, 2146435072;
	setp.ne.s32	%p3017, %r3834, 2146435072;
	@%p3017 bra 	BB5_2625;

	setp.gtu.f64	%p3018, %fd1711, 0d7FF0000000000000;
	@%p3018 bra 	BB5_2635;

	abs.f64 	%fd3989, %fd43;
	setp.gtu.f64	%p3019, %fd3989, 0d7FF0000000000000;
	@%p3019 bra 	BB5_2635;

	and.b32  	%r3835, %r96, 2147483647;
	setp.ne.s32	%p3020, %r3835, 2146435072;
	@%p3020 bra 	BB5_2630;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3836, %temp}, %fd43;
	}
	setp.eq.s32	%p3021, %r3836, 0;
	@%p3021 bra 	BB5_2634;
	bra.uni 	BB5_2630;

BB5_2634:
	setp.gt.f64	%p3024, %fd1711, 0d3FF0000000000000;
	selp.b32	%r3845, 2146435072, 0, %p3024;
	xor.b32  	%r3846, %r3845, 2146435072;
	setp.lt.s32	%p3025, %r96, 0;
	selp.b32	%r3847, %r3846, %r3845, %p3025;
	setp.eq.f64	%p3026, %fd1699, 0dBFF0000000000000;
	selp.b32	%r3848, 1072693248, %r3847, %p3026;
	mov.u32 	%r3849, 0;
	mov.b64 	%fd5947, {%r3849, %r3848};
	bra.uni 	BB5_2635;

BB5_1940:
	setp.gt.s32	%p2298, %r115, -1;
	@%p2298 bra 	BB5_1943;

	cvt.rzi.f64.f64	%fd3824, %fd42;
	setp.neu.f64	%p2299, %fd3824, %fd42;
	selp.f64	%fd1417, 0dFFF8000000000000, %fd1417, %p2299;

BB5_1943:
	@%p2072 bra 	BB5_1944;

	setp.gtu.f64	%p2303, %fd1272, 0d7FF0000000000000;
	add.f64 	%fd5827, %fd42, %fd1257;
	@%p2303 bra 	BB5_1954;

	abs.f64 	%fd3825, %fd42;
	setp.gtu.f64	%p2304, %fd3825, 0d7FF0000000000000;
	@%p2304 bra 	BB5_1954;

	and.b32  	%r2923, %r103, 2147483647;
	setp.ne.s32	%p2305, %r2923, 2146435072;
	@%p2305 bra 	BB5_1949;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2924, %temp}, %fd42;
	}
	setp.eq.s32	%p2306, %r2924, 0;
	@%p2306 bra 	BB5_1953;
	bra.uni 	BB5_1949;

BB5_1953:
	setp.gt.f64	%p2309, %fd1272, 0d3FF0000000000000;
	selp.b32	%r2933, 2146435072, 0, %p2309;
	xor.b32  	%r2934, %r2933, 2146435072;
	setp.lt.s32	%p2310, %r103, 0;
	selp.b32	%r2935, %r2934, %r2933, %p2310;
	setp.eq.f64	%p2311, %fd1257, 0dBFF0000000000000;
	selp.b32	%r2936, 1072693248, %r2935, %p2311;
	mov.u32 	%r2937, 0;
	mov.b64 	%fd5827, {%r2937, %r2936};
	bra.uni 	BB5_1954;

BB5_2625:
	mov.f64 	%fd5947, %fd1851;

BB5_2635:
	ld.const.f64 	%fd5453, [pMtn];
	selp.f64	%fd3990, 0d3FF0000000000000, %fd5947, %p112;
	selp.f64	%fd3991, 0d3FF0000000000000, %fd5944, %p106;
	mul.f64 	%fd3992, %fd65, %fd3991;
	fma.rn.f64 	%fd3993, %fd3992, %fd3990, %fd5453;
	add.f64 	%fd3994, %fd1791, %fd1812;
	sub.f64 	%fd3995, %fd3994, %fd1833;
	div.rn.f64 	%fd3997, %fd1155, %fd91;
	mul.f64 	%fd3998, %fd3997, %fd3995;
	mul.f64 	%fd6244, %fd3998, %fd3993;
	mul.f64 	%fd3999, %fd31, %fd64;
	mul.f64 	%fd4000, %fd1155, %fd65;
	div.rn.f64 	%fd1857, %fd4000, %fd3999;
	mov.f64 	%fd5949, %fd1934;
	@!%p80 bra 	BB5_2637;
	bra.uni 	BB5_2636;

BB5_2636:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3850}, %fd1934;
	}
	xor.b32  	%r3851, %r3850, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3852, %temp}, %fd1934;
	}
	mov.b64 	%fd5949, {%r3852, %r3851};

BB5_2637:
	@%p1869 bra 	BB5_2640;
	bra.uni 	BB5_2638;

BB5_2640:
	selp.b32	%r3853, %r98, 0, %p1907;
	or.b32  	%r3854, %r3853, 2146435072;
	setp.lt.s32	%p3037, %r99, 0;
	selp.b32	%r3855, %r3854, %r3853, %p3037;
	mov.u32 	%r3856, 0;
	mov.b64 	%fd5949, {%r3856, %r3855};
	bra.uni 	BB5_2641;

BB5_1944:
	mov.f64 	%fd5827, %fd1417;

BB5_1954:
	selp.f64	%fd3826, 0d3FF0000000000000, %fd5827, %p2084;
	selp.f64	%fd3827, 0d3FF0000000000000, %fd5824, %p2087;
	mul.f64 	%fd3828, %fd36, %fd3827;
	mul.f64 	%fd1423, %fd3828, %fd3826;
	mov.f64 	%fd1428, %fd5865;
	@!%p88 bra 	BB5_1956;
	bra.uni 	BB5_1955;

BB5_1955:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2938}, %fd5865;
	}
	xor.b32  	%r2939, %r2938, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2940, %temp}, %fd5865;
	}
	mov.b64 	%fd1428, {%r2940, %r2939};

BB5_1956:
	@%p2050 bra 	BB5_1959;
	bra.uni 	BB5_1957;

BB5_1959:
	selp.b32	%r2941, %r113, 0, %p1941;
	or.b32  	%r2942, %r2941, 2146435072;
	setp.lt.s32	%p2322, %r105, 0;
	selp.b32	%r2943, %r2942, %r2941, %p2322;
	mov.u32 	%r2944, 0;
	mov.b64 	%fd1428, {%r2944, %r2943};
	bra.uni 	BB5_1960;

BB5_2638:
	setp.gt.s32	%p3034, %r98, -1;
	@%p3034 bra 	BB5_2641;

	cvt.rzi.f64.f64	%fd4001, %fd34;
	setp.neu.f64	%p3035, %fd4001, %fd34;
	selp.f64	%fd5949, 0dFFF8000000000000, %fd5949, %p3035;

BB5_2641:
	@%p2884 bra 	BB5_2642;

	setp.gtu.f64	%p3039, %fd1157, 0d7FF0000000000000;
	mov.f64 	%fd5950, %fd5974;
	@%p3039 bra 	BB5_2652;

	abs.f64 	%fd4002, %fd34;
	setp.gtu.f64	%p3040, %fd4002, 0d7FF0000000000000;
	mov.f64 	%fd5950, %fd5974;
	@%p3040 bra 	BB5_2652;

	and.b32  	%r3857, %r99, 2147483647;
	setp.ne.s32	%p3041, %r3857, 2146435072;
	@%p3041 bra 	BB5_2647;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3858, %temp}, %fd34;
	}
	setp.eq.s32	%p3042, %r3858, 0;
	@%p3042 bra 	BB5_2651;
	bra.uni 	BB5_2647;

BB5_2651:
	setp.gt.f64	%p3045, %fd1157, 0d3FF0000000000000;
	selp.b32	%r3867, 2146435072, 0, %p3045;
	xor.b32  	%r3868, %r3867, 2146435072;
	setp.lt.s32	%p3046, %r99, 0;
	selp.b32	%r3869, %r3868, %r3867, %p3046;
	setp.eq.f64	%p3047, %fd1156, 0dBFF0000000000000;
	selp.b32	%r3870, 1072693248, %r3869, %p3047;
	mov.u32 	%r3871, 0;
	mov.b64 	%fd5950, {%r3871, %r3870};
	bra.uni 	BB5_2652;

BB5_1957:
	setp.gt.s32	%p2319, %r113, -1;
	@%p2319 bra 	BB5_1960;

	cvt.rzi.f64.f64	%fd3829, %fd41;
	setp.neu.f64	%p2320, %fd3829, %fd41;
	selp.f64	%fd1428, 0dFFF8000000000000, %fd1428, %p2320;

BB5_1960:
	@%p2095 bra 	BB5_1961;

	setp.gtu.f64	%p2324, %fd1260, 0d7FF0000000000000;
	add.f64 	%fd5830, %fd1259, %fd41;
	@%p2324 bra 	BB5_1971;

	abs.f64 	%fd3830, %fd41;
	setp.gtu.f64	%p2325, %fd3830, 0d7FF0000000000000;
	@%p2325 bra 	BB5_1971;

	and.b32  	%r2945, %r105, 2147483647;
	setp.ne.s32	%p2326, %r2945, 2146435072;
	@%p2326 bra 	BB5_1966;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2946, %temp}, %fd41;
	}
	setp.eq.s32	%p2327, %r2946, 0;
	@%p2327 bra 	BB5_1970;
	bra.uni 	BB5_1966;

BB5_1970:
	setp.gt.f64	%p2330, %fd1260, 0d3FF0000000000000;
	selp.b32	%r2955, 2146435072, 0, %p2330;
	xor.b32  	%r2956, %r2955, 2146435072;
	setp.lt.s32	%p2331, %r105, 0;
	selp.b32	%r2957, %r2956, %r2955, %p2331;
	setp.eq.f64	%p2332, %fd1259, 0dBFF0000000000000;
	selp.b32	%r2958, 1072693248, %r2957, %p2332;
	mov.u32 	%r2959, 0;
	mov.b64 	%fd5830, {%r2959, %r2958};
	bra.uni 	BB5_1971;

BB5_2642:
	mov.f64 	%fd5950, %fd5949;

BB5_2652:
	mov.f64 	%fd5952, %fd1943;
	@!%p81 bra 	BB5_2654;
	bra.uni 	BB5_2653;

BB5_2653:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3872}, %fd1943;
	}
	xor.b32  	%r3873, %r3872, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3874, %temp}, %fd1943;
	}
	mov.b64 	%fd5952, {%r3874, %r3873};

BB5_2654:
	@%p1886 bra 	BB5_2657;
	bra.uni 	BB5_2655;

BB5_2657:
	selp.b32	%r3875, %r100, 0, %p1924;
	or.b32  	%r3876, %r3875, 2146435072;
	setp.lt.s32	%p3052, %r103, 0;
	selp.b32	%r3877, %r3876, %r3875, %p3052;
	mov.u32 	%r3878, 0;
	mov.b64 	%fd5952, {%r3878, %r3877};
	bra.uni 	BB5_2658;

BB5_1961:
	mov.f64 	%fd5830, %fd1428;

BB5_1971:
	mov.f64 	%fd1438, %fd5868;
	@!%p90 bra 	BB5_1973;
	bra.uni 	BB5_1972;

BB5_1972:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2960}, %fd5868;
	}
	xor.b32  	%r2961, %r2960, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2962, %temp}, %fd5868;
	}
	mov.b64 	%fd1438, {%r2962, %r2961};

BB5_1973:
	@%p2067 bra 	BB5_1976;
	bra.uni 	BB5_1974;

BB5_1976:
	selp.b32	%r2963, %r115, 0, %p1964;
	or.b32  	%r2964, %r2963, 2146435072;
	setp.lt.s32	%p2337, %r101, 0;
	selp.b32	%r2965, %r2964, %r2963, %p2337;
	mov.u32 	%r2966, 0;
	mov.b64 	%fd1438, {%r2966, %r2965};
	bra.uni 	BB5_1977;

BB5_2655:
	setp.gt.s32	%p3049, %r100, -1;
	@%p3049 bra 	BB5_2658;

	cvt.rzi.f64.f64	%fd4003, %fd42;
	setp.neu.f64	%p3050, %fd4003, %fd42;
	selp.f64	%fd5952, 0dFFF8000000000000, %fd5952, %p3050;

BB5_2658:
	@%p2981 bra 	BB5_2659;

	setp.gtu.f64	%p3054, %fd1171, 0d7FF0000000000000;
	mov.f64 	%fd5953, %fd5977;
	@%p3054 bra 	BB5_2669;

	abs.f64 	%fd4004, %fd42;
	setp.gtu.f64	%p3055, %fd4004, 0d7FF0000000000000;
	mov.f64 	%fd5953, %fd5977;
	@%p3055 bra 	BB5_2669;

	and.b32  	%r3879, %r103, 2147483647;
	setp.ne.s32	%p3056, %r3879, 2146435072;
	@%p3056 bra 	BB5_2664;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3880, %temp}, %fd42;
	}
	setp.eq.s32	%p3057, %r3880, 0;
	@%p3057 bra 	BB5_2668;
	bra.uni 	BB5_2664;

BB5_2668:
	setp.gt.f64	%p3060, %fd1171, 0d3FF0000000000000;
	selp.b32	%r3889, 2146435072, 0, %p3060;
	xor.b32  	%r3890, %r3889, 2146435072;
	setp.lt.s32	%p3061, %r103, 0;
	selp.b32	%r3891, %r3890, %r3889, %p3061;
	setp.eq.f64	%p3062, %fd1170, 0dBFF0000000000000;
	selp.b32	%r3892, 1072693248, %r3891, %p3062;
	mov.u32 	%r3893, 0;
	mov.b64 	%fd5953, {%r3893, %r3892};
	bra.uni 	BB5_2669;

BB5_1974:
	setp.gt.s32	%p2334, %r115, -1;
	@%p2334 bra 	BB5_1977;

	cvt.rzi.f64.f64	%fd3831, %fd36;
	setp.neu.f64	%p2335, %fd3831, %fd36;
	selp.f64	%fd1438, 0dFFF8000000000000, %fd1438, %p2335;

BB5_1977:
	@%p2114 bra 	BB5_1978;

	setp.gtu.f64	%p2339, %fd1272, 0d7FF0000000000000;
	add.f64 	%fd5833, %fd36, %fd1257;
	@%p2339 bra 	BB5_1988;

	abs.f64 	%fd3832, %fd36;
	setp.gtu.f64	%p2340, %fd3832, 0d7FF0000000000000;
	@%p2340 bra 	BB5_1988;

	and.b32  	%r2967, %r101, 2147483647;
	setp.ne.s32	%p2341, %r2967, 2146435072;
	@%p2341 bra 	BB5_1983;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2968, %temp}, %fd36;
	}
	setp.eq.s32	%p2342, %r2968, 0;
	@%p2342 bra 	BB5_1987;
	bra.uni 	BB5_1983;

BB5_1987:
	setp.gt.f64	%p2345, %fd1272, 0d3FF0000000000000;
	selp.b32	%r2977, 2146435072, 0, %p2345;
	xor.b32  	%r2978, %r2977, 2146435072;
	setp.lt.s32	%p2346, %r101, 0;
	selp.b32	%r2979, %r2978, %r2977, %p2346;
	setp.eq.f64	%p2347, %fd1257, 0dBFF0000000000000;
	selp.b32	%r2980, 1072693248, %r2979, %p2347;
	mov.u32 	%r2981, 0;
	mov.b64 	%fd5833, {%r2981, %r2980};
	bra.uni 	BB5_1988;

BB5_2659:
	mov.f64 	%fd5953, %fd5952;

BB5_2669:
	selp.f64	%fd4005, 0d3FF0000000000000, %fd5953, %p1949;
	selp.f64	%fd4006, 0d3FF0000000000000, %fd5950, %p1906;
	mul.f64 	%fd4007, %fd36, %fd4006;
	mul.f64 	%fd1874, %fd4007, %fd4005;
	mov.f64 	%fd5955, %fd1952;
	@!%p82 bra 	BB5_2671;
	bra.uni 	BB5_2670;

BB5_2670:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3894}, %fd1952;
	}
	xor.b32  	%r3895, %r3894, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3896, %temp}, %fd1952;
	}
	mov.b64 	%fd5955, {%r3896, %r3895};

BB5_2671:
	@%p1869 bra 	BB5_2674;
	bra.uni 	BB5_2672;

BB5_2674:
	selp.b32	%r3897, %r98, 0, %p1941;
	or.b32  	%r3898, %r3897, 2146435072;
	setp.lt.s32	%p3067, %r105, 0;
	selp.b32	%r3899, %r3898, %r3897, %p3067;
	mov.u32 	%r3900, 0;
	mov.b64 	%fd5955, {%r3900, %r3899};
	bra.uni 	BB5_2675;

BB5_1978:
	mov.f64 	%fd5833, %fd1438;

BB5_1988:
	selp.f64	%fd3833, 0d3FF0000000000000, %fd5833, %p91;
	selp.f64	%fd3834, 0d3FF0000000000000, %fd5830, %p89;
	mul.f64 	%fd3835, %fd34, %fd3834;
	mul.f64 	%fd3836, %fd3835, %fd3833;
	sub.f64 	%fd1444, %fd1423, %fd3836;
	@!%p1989 bra 	BB5_1990;
	bra.uni 	BB5_1989;

BB5_1989:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2982}, %fd1230;
	}
	xor.b32  	%r2983, %r2982, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2984, %temp}, %fd1230;
	}
	mov.b64 	%fd1230, {%r2984, %r2983};

BB5_1990:
	@%p1792 bra 	BB5_1993;
	bra.uni 	BB5_1991;

BB5_1993:
	selp.b32	%r2985, %r88, 0, %p1987;
	or.b32  	%r2986, %r2985, 2146435072;
	setp.lt.s32	%p2355, %r89, 0;
	selp.b32	%r2987, %r2986, %r2985, %p2355;
	mov.u32 	%r2988, 0;
	mov.b64 	%fd1230, {%r2988, %r2987};
	bra.uni 	BB5_1994;

BB5_2672:
	setp.gt.s32	%p3064, %r98, -1;
	@%p3064 bra 	BB5_2675;

	cvt.rzi.f64.f64	%fd4008, %fd41;
	setp.neu.f64	%p3065, %fd4008, %fd41;
	selp.f64	%fd5955, 0dFFF8000000000000, %fd5955, %p3065;

BB5_2675:
	@%p2962 bra 	BB5_2676;

	setp.gtu.f64	%p3069, %fd1157, 0d7FF0000000000000;
	mov.f64 	%fd5956, %fd5980;
	@%p3069 bra 	BB5_2686;

	abs.f64 	%fd4009, %fd41;
	setp.gtu.f64	%p3070, %fd4009, 0d7FF0000000000000;
	mov.f64 	%fd5956, %fd5980;
	@%p3070 bra 	BB5_2686;

	and.b32  	%r3901, %r105, 2147483647;
	setp.ne.s32	%p3071, %r3901, 2146435072;
	@%p3071 bra 	BB5_2681;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3902, %temp}, %fd41;
	}
	setp.eq.s32	%p3072, %r3902, 0;
	@%p3072 bra 	BB5_2685;
	bra.uni 	BB5_2681;

BB5_2685:
	setp.gt.f64	%p3075, %fd1157, 0d3FF0000000000000;
	selp.b32	%r3911, 2146435072, 0, %p3075;
	xor.b32  	%r3912, %r3911, 2146435072;
	setp.lt.s32	%p3076, %r105, 0;
	selp.b32	%r3913, %r3912, %r3911, %p3076;
	setp.eq.f64	%p3077, %fd1156, 0dBFF0000000000000;
	selp.b32	%r3914, 1072693248, %r3913, %p3077;
	mov.u32 	%r3915, 0;
	mov.b64 	%fd5956, {%r3915, %r3914};
	bra.uni 	BB5_2686;

BB5_1991:
	setp.gt.s32	%p2352, %r88, -1;
	@%p2352 bra 	BB5_1994;

	cvt.rzi.f64.f64	%fd3837, %fd45;
	setp.neu.f64	%p2353, %fd3837, %fd45;
	selp.f64	%fd1230, 0dFFF8000000000000, %fd1230, %p2353;

BB5_1994:
	@%p1995 bra 	BB5_1995;

	setp.gtu.f64	%p2357, %fd1112, 0d7FF0000000000000;
	@%p2357 bra 	BB5_2005;

	abs.f64 	%fd3838, %fd45;
	setp.gtu.f64	%p2358, %fd3838, 0d7FF0000000000000;
	@%p2358 bra 	BB5_2005;

	and.b32  	%r2989, %r89, 2147483647;
	setp.ne.s32	%p2359, %r2989, 2146435072;
	@%p2359 bra 	BB5_2000;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2990, %temp}, %fd45;
	}
	setp.eq.s32	%p2360, %r2990, 0;
	@%p2360 bra 	BB5_2004;
	bra.uni 	BB5_2000;

BB5_2004:
	setp.gt.f64	%p2366, %fd1112, 0d3FF0000000000000;
	selp.b32	%r2999, 2146435072, 0, %p2366;
	xor.b32  	%r3000, %r2999, 2146435072;
	setp.lt.s32	%p2367, %r89, 0;
	selp.b32	%r3001, %r3000, %r2999, %p2367;
	setp.eq.f64	%p2368, %fd1110, 0dBFF0000000000000;
	selp.b32	%r3002, 1072693248, %r3001, %p2368;
	mov.u32 	%r3003, 0;
	mov.b64 	%fd1236, {%r3003, %r3002};
	bra.uni 	BB5_2005;

BB5_2676:
	mov.f64 	%fd5956, %fd5955;

BB5_2686:
	mov.f64 	%fd5958, %fd1961;
	@!%p83 bra 	BB5_2688;
	bra.uni 	BB5_2687;

BB5_2687:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3916}, %fd1961;
	}
	xor.b32  	%r3917, %r3916, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3918, %temp}, %fd1961;
	}
	mov.b64 	%fd5958, {%r3918, %r3917};

BB5_2688:
	@%p1886 bra 	BB5_2691;
	bra.uni 	BB5_2689;

BB5_2691:
	selp.b32	%r3919, %r100, 0, %p1964;
	or.b32  	%r3920, %r3919, 2146435072;
	setp.lt.s32	%p3082, %r101, 0;
	selp.b32	%r3921, %r3920, %r3919, %p3082;
	mov.u32 	%r3922, 0;
	mov.b64 	%fd5958, {%r3922, %r3921};
	bra.uni 	BB5_2692;

BB5_1995:
	mov.f64 	%fd1236, %fd1230;

BB5_2005:
	@!%p84 bra 	BB5_2007;
	bra.uni 	BB5_2006;

BB5_2006:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3004}, %fd1243;
	}
	xor.b32  	%r3005, %r3004, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3006, %temp}, %fd1243;
	}
	mov.b64 	%fd1243, {%r3006, %r3005};

BB5_2007:
	@%p1809 bra 	BB5_2010;
	bra.uni 	BB5_2008;

BB5_2010:
	selp.b32	%r3007, %r92, 0, %p2008;
	or.b32  	%r3008, %r3007, 2146435072;
	setp.lt.s32	%p2373, %r96, 0;
	selp.b32	%r3009, %r3008, %r3007, %p2373;
	mov.u32 	%r3010, 0;
	mov.b64 	%fd1243, {%r3010, %r3009};
	bra.uni 	BB5_2011;

BB5_2689:
	setp.gt.s32	%p3079, %r100, -1;
	@%p3079 bra 	BB5_2692;

	cvt.rzi.f64.f64	%fd4010, %fd36;
	setp.neu.f64	%p3080, %fd4010, %fd36;
	selp.f64	%fd5958, 0dFFF8000000000000, %fd5958, %p3080;

BB5_2692:
	@%p2940 bra 	BB5_2693;

	setp.gtu.f64	%p3084, %fd1171, 0d7FF0000000000000;
	mov.f64 	%fd5959, %fd5983;
	@%p3084 bra 	BB5_2703;

	abs.f64 	%fd4011, %fd36;
	setp.gtu.f64	%p3085, %fd4011, 0d7FF0000000000000;
	mov.f64 	%fd5959, %fd5983;
	@%p3085 bra 	BB5_2703;

	and.b32  	%r3923, %r101, 2147483647;
	setp.ne.s32	%p3086, %r3923, 2146435072;
	@%p3086 bra 	BB5_2698;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3924, %temp}, %fd36;
	}
	setp.eq.s32	%p3087, %r3924, 0;
	@%p3087 bra 	BB5_2702;
	bra.uni 	BB5_2698;

BB5_2702:
	setp.gt.f64	%p3090, %fd1171, 0d3FF0000000000000;
	selp.b32	%r3933, 2146435072, 0, %p3090;
	xor.b32  	%r3934, %r3933, 2146435072;
	setp.lt.s32	%p3091, %r101, 0;
	selp.b32	%r3935, %r3934, %r3933, %p3091;
	setp.eq.f64	%p3092, %fd1170, 0dBFF0000000000000;
	selp.b32	%r3936, 1072693248, %r3935, %p3092;
	mov.u32 	%r3937, 0;
	mov.b64 	%fd5959, {%r3937, %r3936};
	bra.uni 	BB5_2703;

BB5_2008:
	setp.gt.s32	%p2370, %r92, -1;
	@%p2370 bra 	BB5_2011;

	cvt.rzi.f64.f64	%fd3839, %fd43;
	setp.neu.f64	%p2371, %fd3839, %fd43;
	selp.f64	%fd1243, 0dFFF8000000000000, %fd1243, %p2371;

BB5_2011:
	@%p2015 bra 	BB5_2012;

	setp.gtu.f64	%p2375, %fd1123, 0d7FF0000000000000;
	@%p2375 bra 	BB5_2022;

	abs.f64 	%fd3840, %fd43;
	setp.gtu.f64	%p2376, %fd3840, 0d7FF0000000000000;
	@%p2376 bra 	BB5_2022;

	and.b32  	%r3011, %r96, 2147483647;
	setp.ne.s32	%p2377, %r3011, 2146435072;
	@%p2377 bra 	BB5_2017;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3012, %temp}, %fd43;
	}
	setp.eq.s32	%p2378, %r3012, 0;
	@%p2378 bra 	BB5_2021;
	bra.uni 	BB5_2017;

BB5_2021:
	setp.gt.f64	%p2381, %fd1123, 0d3FF0000000000000;
	selp.b32	%r3021, 2146435072, 0, %p2381;
	xor.b32  	%r3022, %r3021, 2146435072;
	setp.lt.s32	%p2382, %r96, 0;
	selp.b32	%r3023, %r3022, %r3021, %p2382;
	setp.eq.f64	%p2383, %fd1111, 0dBFF0000000000000;
	selp.b32	%r3024, 1072693248, %r3023, %p2383;
	mov.u32 	%r3025, 0;
	mov.b64 	%fd1249, {%r3025, %r3024};
	bra.uni 	BB5_2022;

BB5_2693:
	mov.f64 	%fd5959, %fd5958;

BB5_2703:
	selp.f64	%fd4012, 0d3FF0000000000000, %fd5959, %p1903;
	selp.f64	%fd4013, 0d3FF0000000000000, %fd5956, %p1969;
	mul.f64 	%fd4014, %fd34, %fd4013;
	mul.f64 	%fd1891, %fd4014, %fd4012;
	@!%p105 bra 	BB5_2705;
	bra.uni 	BB5_2704;

BB5_2704:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3938}, %fd1896;
	}
	xor.b32  	%r3939, %r3938, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3940, %temp}, %fd1896;
	}
	mov.b64 	%fd1896, {%r3940, %r3939};

BB5_2705:
	@%p2763 bra 	BB5_2708;
	bra.uni 	BB5_2706;

BB5_2708:
	selp.b32	%r3941, %r130, 0, %p1790;
	or.b32  	%r3942, %r3941, 2146435072;
	setp.lt.s32	%p3097, %r89, 0;
	selp.b32	%r3943, %r3942, %r3941, %p3097;
	mov.u32 	%r3944, 0;
	mov.b64 	%fd1896, {%r3944, %r3943};
	bra.uni 	BB5_2709;

BB5_2012:
	mov.f64 	%fd1249, %fd1243;

BB5_2022:
	ld.const.f64 	%fd5437, [pMtn];
	selp.f64	%fd3841, 0d3FF0000000000000, %fd1249, %p77;
	selp.f64	%fd3842, 0d3FF0000000000000, %fd1236, %p1831;
	mul.f64 	%fd3843, %fd65, %fd3842;
	fma.rn.f64 	%fd3844, %fd3843, %fd3841, %fd5437;
	mul.f64 	%fd3845, %fd3746, %fd1444;
	mul.f64 	%fd1461, %fd3845, %fd3844;
	mov.f64 	%fd1466, %fd5895;
	@!%p92 bra 	BB5_2024;
	bra.uni 	BB5_2023;

BB5_2023:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3026}, %fd5895;
	}
	xor.b32  	%r3027, %r3026, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3028, %temp}, %fd5895;
	}
	mov.b64 	%fd1466, {%r3028, %r3027};

BB5_2024:
	@%p2167 bra 	BB5_2027;
	bra.uni 	BB5_2025;

BB5_2027:
	selp.b32	%r3029, %r119, 0, %p1790;
	or.b32  	%r3030, %r3029, 2146435072;
	setp.lt.s32	%p2391, %r89, 0;
	selp.b32	%r3031, %r3030, %r3029, %p2391;
	mov.u32 	%r3032, 0;
	mov.b64 	%fd1466, {%r3032, %r3031};
	bra.uni 	BB5_2028;

BB5_2706:
	setp.gt.s32	%p3094, %r130, -1;
	@%p3094 bra 	BB5_2709;

	cvt.rzi.f64.f64	%fd4015, %fd45;
	setp.neu.f64	%p3095, %fd4015, %fd45;
	selp.f64	%fd1896, 0dFFF8000000000000, %fd1896, %p3095;

BB5_2709:
	@%p2768 bra 	BB5_2710;

	setp.gtu.f64	%p3099, %fd1700, 0d7FF0000000000000;
	@%p3099 bra 	BB5_2720;

	abs.f64 	%fd4016, %fd45;
	setp.gtu.f64	%p3100, %fd4016, 0d7FF0000000000000;
	@%p3100 bra 	BB5_2720;

	and.b32  	%r3945, %r89, 2147483647;
	setp.ne.s32	%p3101, %r3945, 2146435072;
	@%p3101 bra 	BB5_2715;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3946, %temp}, %fd45;
	}
	setp.eq.s32	%p3102, %r3946, 0;
	@%p3102 bra 	BB5_2719;
	bra.uni 	BB5_2715;

BB5_2719:
	setp.gt.f64	%p3105, %fd1700, 0d3FF0000000000000;
	selp.b32	%r3955, 2146435072, 0, %p3105;
	xor.b32  	%r3956, %r3955, 2146435072;
	setp.lt.s32	%p3106, %r89, 0;
	selp.b32	%r3957, %r3956, %r3955, %p3106;
	setp.eq.f64	%p3107, %fd1698, 0dBFF0000000000000;
	selp.b32	%r3958, 1072693248, %r3957, %p3107;
	mov.u32 	%r3959, 0;
	mov.b64 	%fd5962, {%r3959, %r3958};
	bra.uni 	BB5_2720;

BB5_2025:
	setp.gt.s32	%p2388, %r119, -1;
	@%p2388 bra 	BB5_2028;

	cvt.rzi.f64.f64	%fd3846, %fd45;
	setp.neu.f64	%p2389, %fd3846, %fd45;
	selp.f64	%fd1466, 0dFFF8000000000000, %fd1466, %p2389;

BB5_2028:
	@%p2172 bra 	BB5_2029;

	setp.gtu.f64	%p2393, %fd1328, 0d7FF0000000000000;
	add.f64 	%fd5842, %fd1326, %fd45;
	@%p2393 bra 	BB5_2039;

	abs.f64 	%fd3847, %fd45;
	setp.gtu.f64	%p2394, %fd3847, 0d7FF0000000000000;
	@%p2394 bra 	BB5_2039;

	and.b32  	%r3033, %r89, 2147483647;
	setp.ne.s32	%p2395, %r3033, 2146435072;
	@%p2395 bra 	BB5_2034;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3034, %temp}, %fd45;
	}
	setp.eq.s32	%p2396, %r3034, 0;
	@%p2396 bra 	BB5_2038;
	bra.uni 	BB5_2034;

BB5_2038:
	setp.gt.f64	%p2399, %fd1328, 0d3FF0000000000000;
	selp.b32	%r3043, 2146435072, 0, %p2399;
	xor.b32  	%r3044, %r3043, 2146435072;
	setp.lt.s32	%p2400, %r89, 0;
	selp.b32	%r3045, %r3044, %r3043, %p2400;
	setp.eq.f64	%p2401, %fd1326, 0dBFF0000000000000;
	selp.b32	%r3046, 1072693248, %r3045, %p2401;
	mov.u32 	%r3047, 0;
	mov.b64 	%fd5842, {%r3047, %r3046};
	bra.uni 	BB5_2039;

BB5_2710:
	mov.f64 	%fd5962, %fd1896;

BB5_2720:
	selp.f64	%fd1900, 0d3FF0000000000000, %fd5962, %p106;
	@!%p107 bra 	BB5_2722;
	bra.uni 	BB5_2721;

BB5_2721:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3960}, %fd1905;
	}
	xor.b32  	%r3961, %r3960, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3962, %temp}, %fd1905;
	}
	mov.b64 	%fd1905, {%r3962, %r3961};

BB5_2722:
	@%p2782 bra 	BB5_2725;
	bra.uni 	BB5_2723;

BB5_2725:
	selp.b32	%r3963, %r132, 0, %p1807;
	or.b32  	%r3964, %r3963, 2146435072;
	setp.lt.s32	%p3112, %r91, 0;
	selp.b32	%r3965, %r3964, %r3963, %p3112;
	mov.u32 	%r3966, 0;
	mov.b64 	%fd1905, {%r3966, %r3965};
	bra.uni 	BB5_2726;

BB5_2029:
	mov.f64 	%fd5842, %fd1466;

BB5_2039:
	mov.f64 	%fd1476, %fd5898;
	@!%p93 bra 	BB5_2041;
	bra.uni 	BB5_2040;

BB5_2040:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3048}, %fd5898;
	}
	xor.b32  	%r3049, %r3048, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3050, %temp}, %fd5898;
	}
	mov.b64 	%fd1476, {%r3050, %r3049};

BB5_2041:
	@%p2184 bra 	BB5_2044;
	bra.uni 	BB5_2042;

BB5_2044:
	selp.b32	%r3051, %r121, 0, %p1807;
	or.b32  	%r3052, %r3051, 2146435072;
	setp.lt.s32	%p2406, %r91, 0;
	selp.b32	%r3053, %r3052, %r3051, %p2406;
	mov.u32 	%r3054, 0;
	mov.b64 	%fd1476, {%r3054, %r3053};
	bra.uni 	BB5_2045;

BB5_2723:
	setp.gt.s32	%p3109, %r132, -1;
	@%p3109 bra 	BB5_2726;

	cvt.rzi.f64.f64	%fd4017, %fd44;
	setp.neu.f64	%p3110, %fd4017, %fd44;
	selp.f64	%fd1905, 0dFFF8000000000000, %fd1905, %p3110;

BB5_2726:
	@%p2787 bra 	BB5_2727;

	setp.gtu.f64	%p3114, %fd1711, 0d7FF0000000000000;
	@%p3114 bra 	BB5_2737;

	abs.f64 	%fd4018, %fd44;
	setp.gtu.f64	%p3115, %fd4018, 0d7FF0000000000000;
	@%p3115 bra 	BB5_2737;

	and.b32  	%r3967, %r91, 2147483647;
	setp.ne.s32	%p3116, %r3967, 2146435072;
	@%p3116 bra 	BB5_2732;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3968, %temp}, %fd44;
	}
	setp.eq.s32	%p3117, %r3968, 0;
	@%p3117 bra 	BB5_2736;
	bra.uni 	BB5_2732;

BB5_2736:
	setp.gt.f64	%p3120, %fd1711, 0d3FF0000000000000;
	selp.b32	%r3977, 2146435072, 0, %p3120;
	xor.b32  	%r3978, %r3977, 2146435072;
	setp.lt.s32	%p3121, %r91, 0;
	selp.b32	%r3979, %r3978, %r3977, %p3121;
	setp.eq.f64	%p3122, %fd1699, 0dBFF0000000000000;
	selp.b32	%r3980, 1072693248, %r3979, %p3122;
	mov.u32 	%r3981, 0;
	mov.b64 	%fd5965, {%r3981, %r3980};
	bra.uni 	BB5_2737;

BB5_2042:
	setp.gt.s32	%p2403, %r121, -1;
	@%p2403 bra 	BB5_2045;

	cvt.rzi.f64.f64	%fd3848, %fd44;
	setp.neu.f64	%p2404, %fd3848, %fd44;
	selp.f64	%fd1476, 0dFFF8000000000000, %fd1476, %p2404;

BB5_2045:
	@%p2189 bra 	BB5_2046;

	setp.gtu.f64	%p2408, %fd1340, 0d7FF0000000000000;
	add.f64 	%fd5845, %fd44, %fd1327;
	@%p2408 bra 	BB5_2056;

	abs.f64 	%fd3849, %fd44;
	setp.gtu.f64	%p2409, %fd3849, 0d7FF0000000000000;
	@%p2409 bra 	BB5_2056;

	and.b32  	%r3055, %r91, 2147483647;
	setp.ne.s32	%p2410, %r3055, 2146435072;
	@%p2410 bra 	BB5_2051;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3056, %temp}, %fd44;
	}
	setp.eq.s32	%p2411, %r3056, 0;
	@%p2411 bra 	BB5_2055;
	bra.uni 	BB5_2051;

BB5_2055:
	setp.gt.f64	%p2414, %fd1340, 0d3FF0000000000000;
	selp.b32	%r3065, 2146435072, 0, %p2414;
	xor.b32  	%r3066, %r3065, 2146435072;
	setp.lt.s32	%p2415, %r91, 0;
	selp.b32	%r3067, %r3066, %r3065, %p2415;
	setp.eq.f64	%p2416, %fd1327, 0dBFF0000000000000;
	selp.b32	%r3068, 1072693248, %r3067, %p2416;
	mov.u32 	%r3069, 0;
	mov.b64 	%fd5845, {%r3069, %r3068};
	bra.uni 	BB5_2056;

BB5_2727:
	mov.f64 	%fd5965, %fd1905;

BB5_2737:
	selp.f64	%fd4019, 0d3FF0000000000000, %fd5965, %p108;
	mul.f64 	%fd4020, %fd43, %fd1900;
	mul.f64 	%fd1909, %fd4020, %fd4019;
	@!%p109 bra 	BB5_2739;
	bra.uni 	BB5_2738;

BB5_2738:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3982}, %fd1914;
	}
	xor.b32  	%r3983, %r3982, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3984, %temp}, %fd1914;
	}
	mov.b64 	%fd1914, {%r3984, %r3983};

BB5_2739:
	@%p2763 bra 	BB5_2742;
	bra.uni 	BB5_2740;

BB5_2742:
	selp.b32	%r3985, %r130, 0, %p1826;
	or.b32  	%r3986, %r3985, 2146435072;
	setp.lt.s32	%p3127, %r94, 0;
	selp.b32	%r3987, %r3986, %r3985, %p3127;
	mov.u32 	%r3988, 0;
	mov.b64 	%fd1914, {%r3988, %r3987};
	bra.uni 	BB5_2743;

BB5_2046:
	mov.f64 	%fd5845, %fd1476;

BB5_2056:
	selp.f64	%fd3850, 0d3FF0000000000000, %fd5845, %p2201;
	selp.f64	%fd3851, 0d3FF0000000000000, %fd5842, %p2204;
	mul.f64 	%fd3852, %fd43, %fd3851;
	mul.f64 	%fd1482, %fd3852, %fd3850;
	mov.f64 	%fd1487, %fd5901;
	@!%p94 bra 	BB5_2058;
	bra.uni 	BB5_2057;

BB5_2057:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3070}, %fd5901;
	}
	xor.b32  	%r3071, %r3070, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3072, %temp}, %fd5901;
	}
	mov.b64 	%fd1487, {%r3072, %r3071};

BB5_2058:
	@%p2167 bra 	BB5_2061;
	bra.uni 	BB5_2059;

BB5_2061:
	selp.b32	%r3073, %r119, 0, %p1826;
	or.b32  	%r3074, %r3073, 2146435072;
	setp.lt.s32	%p2427, %r94, 0;
	selp.b32	%r3075, %r3074, %r3073, %p2427;
	mov.u32 	%r3076, 0;
	mov.b64 	%fd1487, {%r3076, %r3075};
	bra.uni 	BB5_2062;

BB5_2740:
	setp.gt.s32	%p3124, %r130, -1;
	@%p3124 bra 	BB5_2743;

	cvt.rzi.f64.f64	%fd4021, %fd46;
	setp.neu.f64	%p3125, %fd4021, %fd46;
	selp.f64	%fd1914, 0dFFF8000000000000, %fd1914, %p3125;

BB5_2743:
	@%p2806 bra 	BB5_2744;

	setp.gtu.f64	%p3129, %fd1700, 0d7FF0000000000000;
	@%p3129 bra 	BB5_2754;

	abs.f64 	%fd4022, %fd46;
	setp.gtu.f64	%p3130, %fd4022, 0d7FF0000000000000;
	@%p3130 bra 	BB5_2754;

	and.b32  	%r3989, %r94, 2147483647;
	setp.ne.s32	%p3131, %r3989, 2146435072;
	@%p3131 bra 	BB5_2749;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3990, %temp}, %fd46;
	}
	setp.eq.s32	%p3132, %r3990, 0;
	@%p3132 bra 	BB5_2753;
	bra.uni 	BB5_2749;

BB5_2753:
	setp.gt.f64	%p3135, %fd1700, 0d3FF0000000000000;
	selp.b32	%r3999, 2146435072, 0, %p3135;
	xor.b32  	%r4000, %r3999, 2146435072;
	setp.lt.s32	%p3136, %r94, 0;
	selp.b32	%r4001, %r4000, %r3999, %p3136;
	setp.eq.f64	%p3137, %fd1698, 0dBFF0000000000000;
	selp.b32	%r4002, 1072693248, %r4001, %p3137;
	mov.u32 	%r4003, 0;
	mov.b64 	%fd5968, {%r4003, %r4002};
	bra.uni 	BB5_2754;

BB5_2059:
	setp.gt.s32	%p2424, %r119, -1;
	@%p2424 bra 	BB5_2062;

	cvt.rzi.f64.f64	%fd3853, %fd46;
	setp.neu.f64	%p2425, %fd3853, %fd46;
	selp.f64	%fd1487, 0dFFF8000000000000, %fd1487, %p2425;

BB5_2062:
	@%p2212 bra 	BB5_2063;

	setp.gtu.f64	%p2429, %fd1328, 0d7FF0000000000000;
	add.f64 	%fd5848, %fd1326, %fd46;
	@%p2429 bra 	BB5_2073;

	abs.f64 	%fd3854, %fd46;
	setp.gtu.f64	%p2430, %fd3854, 0d7FF0000000000000;
	@%p2430 bra 	BB5_2073;

	and.b32  	%r3077, %r94, 2147483647;
	setp.ne.s32	%p2431, %r3077, 2146435072;
	@%p2431 bra 	BB5_2068;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3078, %temp}, %fd46;
	}
	setp.eq.s32	%p2432, %r3078, 0;
	@%p2432 bra 	BB5_2072;
	bra.uni 	BB5_2068;

BB5_2072:
	setp.gt.f64	%p2435, %fd1328, 0d3FF0000000000000;
	selp.b32	%r3087, 2146435072, 0, %p2435;
	xor.b32  	%r3088, %r3087, 2146435072;
	setp.lt.s32	%p2436, %r94, 0;
	selp.b32	%r3089, %r3088, %r3087, %p2436;
	setp.eq.f64	%p2437, %fd1326, 0dBFF0000000000000;
	selp.b32	%r3090, 1072693248, %r3089, %p2437;
	mov.u32 	%r3091, 0;
	mov.b64 	%fd5848, {%r3091, %r3090};
	bra.uni 	BB5_2073;

BB5_2744:
	mov.f64 	%fd5968, %fd1914;

BB5_2754:
	selp.f64	%fd1918, 0d3FF0000000000000, %fd5968, %p110;
	@!%p111 bra 	BB5_2756;
	bra.uni 	BB5_2755;

BB5_2755:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4004}, %fd1923;
	}
	xor.b32  	%r4005, %r4004, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4006, %temp}, %fd1923;
	}
	mov.b64 	%fd1923, {%r4006, %r4005};

BB5_2756:
	@%p2782 bra 	BB5_2759;
	bra.uni 	BB5_2757;

BB5_2759:
	selp.b32	%r4007, %r132, 0, %p1848;
	or.b32  	%r4008, %r4007, 2146435072;
	setp.lt.s32	%p3142, %r96, 0;
	selp.b32	%r4009, %r4008, %r4007, %p3142;
	mov.u32 	%r4010, 0;
	mov.b64 	%fd1923, {%r4010, %r4009};
	bra.uni 	BB5_2760;

BB5_2063:
	mov.f64 	%fd5848, %fd1487;

BB5_2073:
	mov.f64 	%fd1497, %fd5904;
	@!%p96 bra 	BB5_2075;
	bra.uni 	BB5_2074;

BB5_2074:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3092}, %fd5904;
	}
	xor.b32  	%r3093, %r3092, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3094, %temp}, %fd5904;
	}
	mov.b64 	%fd1497, {%r3094, %r3093};

BB5_2075:
	@%p2184 bra 	BB5_2078;
	bra.uni 	BB5_2076;

BB5_2078:
	selp.b32	%r3095, %r121, 0, %p1848;
	or.b32  	%r3096, %r3095, 2146435072;
	setp.lt.s32	%p2442, %r96, 0;
	selp.b32	%r3097, %r3096, %r3095, %p2442;
	mov.u32 	%r3098, 0;
	mov.b64 	%fd1497, {%r3098, %r3097};
	bra.uni 	BB5_2079;

BB5_2757:
	setp.gt.s32	%p3139, %r132, -1;
	@%p3139 bra 	BB5_2760;

	cvt.rzi.f64.f64	%fd4023, %fd43;
	setp.neu.f64	%p3140, %fd4023, %fd43;
	selp.f64	%fd1923, 0dFFF8000000000000, %fd1923, %p3140;

BB5_2760:
	@%p2825 bra 	BB5_2761;

	setp.gtu.f64	%p3144, %fd1711, 0d7FF0000000000000;
	@%p3144 bra 	BB5_2771;

	abs.f64 	%fd4024, %fd43;
	setp.gtu.f64	%p3145, %fd4024, 0d7FF0000000000000;
	@%p3145 bra 	BB5_2771;

	and.b32  	%r4011, %r96, 2147483647;
	setp.ne.s32	%p3146, %r4011, 2146435072;
	@%p3146 bra 	BB5_2766;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4012, %temp}, %fd43;
	}
	setp.eq.s32	%p3147, %r4012, 0;
	@%p3147 bra 	BB5_2770;
	bra.uni 	BB5_2766;

BB5_2770:
	setp.gt.f64	%p3150, %fd1711, 0d3FF0000000000000;
	selp.b32	%r4021, 2146435072, 0, %p3150;
	xor.b32  	%r4022, %r4021, 2146435072;
	setp.lt.s32	%p3151, %r96, 0;
	selp.b32	%r4023, %r4022, %r4021, %p3151;
	setp.eq.f64	%p3152, %fd1699, 0dBFF0000000000000;
	selp.b32	%r4024, 1072693248, %r4023, %p3152;
	mov.u32 	%r4025, 0;
	mov.b64 	%fd5971, {%r4025, %r4024};
	bra.uni 	BB5_2771;

BB5_2076:
	setp.gt.s32	%p2439, %r121, -1;
	@%p2439 bra 	BB5_2079;

	cvt.rzi.f64.f64	%fd3855, %fd43;
	setp.neu.f64	%p2440, %fd3855, %fd43;
	selp.f64	%fd1497, 0dFFF8000000000000, %fd1497, %p2440;

BB5_2079:
	@%p2231 bra 	BB5_2080;

	setp.gtu.f64	%p2444, %fd1340, 0d7FF0000000000000;
	add.f64 	%fd5851, %fd43, %fd1327;
	@%p2444 bra 	BB5_2090;

	abs.f64 	%fd3856, %fd43;
	setp.gtu.f64	%p2445, %fd3856, 0d7FF0000000000000;
	@%p2445 bra 	BB5_2090;

	and.b32  	%r3099, %r96, 2147483647;
	setp.ne.s32	%p2446, %r3099, 2146435072;
	@%p2446 bra 	BB5_2085;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3100, %temp}, %fd43;
	}
	setp.eq.s32	%p2447, %r3100, 0;
	@%p2447 bra 	BB5_2089;
	bra.uni 	BB5_2085;

BB5_2089:
	setp.gt.f64	%p2450, %fd1340, 0d3FF0000000000000;
	selp.b32	%r3109, 2146435072, 0, %p2450;
	xor.b32  	%r3110, %r3109, 2146435072;
	setp.lt.s32	%p2451, %r96, 0;
	selp.b32	%r3111, %r3110, %r3109, %p2451;
	setp.eq.f64	%p2452, %fd1327, 0dBFF0000000000000;
	selp.b32	%r3112, 1072693248, %r3111, %p2452;
	mov.u32 	%r3113, 0;
	mov.b64 	%fd5851, {%r3113, %r3112};
	bra.uni 	BB5_2090;

BB5_2761:
	mov.f64 	%fd5971, %fd1923;

BB5_2771:
	selp.f64	%fd4025, 0d3FF0000000000000, %fd5971, %p112;
	mul.f64 	%fd4026, %fd45, %fd1918;
	mul.f64 	%fd4027, %fd4026, %fd4025;
	sub.f64 	%fd4028, %fd1874, %fd1891;
	mul.f64 	%fd4029, %fd1857, %fd4028;
	sub.f64 	%fd4030, %fd1909, %fd4027;
	mul.f64 	%fd4031, %fd4029, %fd4030;
	mul.f64 	%fd4032, %fd112, %fd4031;
	div.rn.f64 	%fd1927, %fd4032, %fd1255;
	mul.f64 	%fd4033, %fd112, %fd1768;
	div.rn.f64 	%fd6243, %fd4033, %fd1255;
	div.rn.f64 	%fd6245, %fd1768, %fd1255;
	@!%p80 bra 	BB5_2773;
	bra.uni 	BB5_2772;

BB5_2772:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4026}, %fd1934;
	}
	xor.b32  	%r4027, %r4026, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4028, %temp}, %fd1934;
	}
	mov.b64 	%fd1934, {%r4028, %r4027};

BB5_2773:
	@%p1869 bra 	BB5_2776;
	bra.uni 	BB5_2774;

BB5_2776:
	selp.b32	%r4029, %r98, 0, %p1907;
	or.b32  	%r4030, %r4029, 2146435072;
	setp.lt.s32	%p3157, %r99, 0;
	selp.b32	%r4031, %r4030, %r4029, %p3157;
	mov.u32 	%r4032, 0;
	mov.b64 	%fd1934, {%r4032, %r4031};
	bra.uni 	BB5_2777;

BB5_2080:
	mov.f64 	%fd5851, %fd1497;

BB5_2090:
	selp.f64	%fd3857, 0d3FF0000000000000, %fd5851, %p97;
	selp.f64	%fd3858, 0d3FF0000000000000, %fd5848, %p95;
	mul.f64 	%fd3859, %fd45, %fd3858;
	mul.f64 	%fd3860, %fd3859, %fd3857;
	sub.f64 	%fd1503, %fd1482, %fd3860;
	@!%p78 bra 	BB5_2092;
	bra.uni 	BB5_2091;

BB5_2091:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3114}, %fd1508;
	}
	xor.b32  	%r3115, %r3114, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3116, %temp}, %fd1508;
	}
	mov.b64 	%fd1508, {%r3116, %r3115};

BB5_2092:
	@%p1869 bra 	BB5_2095;
	bra.uni 	BB5_2093;

BB5_2095:
	selp.b32	%r3117, %r98, 0, %p1867;
	or.b32  	%r3118, %r3117, 2146435072;
	setp.lt.s32	%p2457, %r99, 0;
	selp.b32	%r3119, %r3118, %r3117, %p2457;
	mov.u32 	%r3120, 0;
	mov.b64 	%fd1508, {%r3120, %r3119};
	bra.uni 	BB5_2096;

BB5_2774:
	setp.gt.s32	%p3154, %r98, -1;
	@%p3154 bra 	BB5_2777;

	cvt.rzi.f64.f64	%fd4034, %fd34;
	setp.neu.f64	%p3155, %fd4034, %fd34;
	selp.f64	%fd1934, 0dFFF8000000000000, %fd1934, %p3155;

BB5_2777:
	@%p2884 bra 	BB5_2778;

	setp.gtu.f64	%p3159, %fd1157, 0d7FF0000000000000;
	@%p3159 bra 	BB5_2788;

	abs.f64 	%fd4035, %fd34;
	setp.gtu.f64	%p3160, %fd4035, 0d7FF0000000000000;
	@%p3160 bra 	BB5_2788;

	and.b32  	%r4033, %r99, 2147483647;
	setp.ne.s32	%p3161, %r4033, 2146435072;
	@%p3161 bra 	BB5_2783;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4034, %temp}, %fd34;
	}
	setp.eq.s32	%p3162, %r4034, 0;
	@%p3162 bra 	BB5_2787;
	bra.uni 	BB5_2783;

BB5_2787:
	setp.gt.f64	%p3165, %fd1157, 0d3FF0000000000000;
	selp.b32	%r4043, 2146435072, 0, %p3165;
	xor.b32  	%r4044, %r4043, 2146435072;
	setp.lt.s32	%p3166, %r99, 0;
	selp.b32	%r4045, %r4044, %r4043, %p3166;
	setp.eq.f64	%p3167, %fd1156, 0dBFF0000000000000;
	selp.b32	%r4046, 1072693248, %r4045, %p3167;
	mov.u32 	%r4047, 0;
	mov.b64 	%fd5974, {%r4047, %r4046};
	bra.uni 	BB5_2788;

BB5_2093:
	setp.gt.s32	%p2454, %r98, -1;
	@%p2454 bra 	BB5_2096;

	cvt.rzi.f64.f64	%fd3861, %fd34;
	setp.neu.f64	%p2455, %fd3861, %fd34;
	selp.f64	%fd1508, 0dFFF8000000000000, %fd1508, %p2455;

BB5_2096:
	@%p2250 bra 	BB5_2097;

	setp.gtu.f64	%p2459, %fd1157, 0d7FF0000000000000;
	add.f64 	%fd5854, %fd1156, %fd34;
	@%p2459 bra 	BB5_2107;

	abs.f64 	%fd3862, %fd34;
	setp.gtu.f64	%p2460, %fd3862, 0d7FF0000000000000;
	@%p2460 bra 	BB5_2107;

	and.b32  	%r3121, %r99, 2147483647;
	setp.ne.s32	%p2461, %r3121, 2146435072;
	@%p2461 bra 	BB5_2102;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3122, %temp}, %fd34;
	}
	setp.eq.s32	%p2462, %r3122, 0;
	@%p2462 bra 	BB5_2106;
	bra.uni 	BB5_2102;

BB5_2106:
	setp.gt.f64	%p2465, %fd1157, 0d3FF0000000000000;
	selp.b32	%r3131, 2146435072, 0, %p2465;
	xor.b32  	%r3132, %r3131, 2146435072;
	setp.lt.s32	%p2466, %r99, 0;
	selp.b32	%r3133, %r3132, %r3131, %p2466;
	setp.eq.f64	%p2467, %fd1156, 0dBFF0000000000000;
	selp.b32	%r3134, 1072693248, %r3133, %p2467;
	mov.u32 	%r3135, 0;
	mov.b64 	%fd5854, {%r3135, %r3134};
	bra.uni 	BB5_2107;

BB5_2778:
	mov.f64 	%fd5974, %fd1934;

BB5_2788:
	selp.f64	%fd1938, 0d3FF0000000000000, %fd5974, %p1906;
	@!%p81 bra 	BB5_2790;
	bra.uni 	BB5_2789;

BB5_2789:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4048}, %fd1943;
	}
	xor.b32  	%r4049, %r4048, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4050, %temp}, %fd1943;
	}
	mov.b64 	%fd1943, {%r4050, %r4049};

BB5_2790:
	@%p1886 bra 	BB5_2793;
	bra.uni 	BB5_2791;

BB5_2793:
	selp.b32	%r4051, %r100, 0, %p1924;
	or.b32  	%r4052, %r4051, 2146435072;
	setp.lt.s32	%p3172, %r103, 0;
	selp.b32	%r4053, %r4052, %r4051, %p3172;
	mov.u32 	%r4054, 0;
	mov.b64 	%fd1943, {%r4054, %r4053};
	bra.uni 	BB5_2794;

BB5_2097:
	mov.f64 	%fd5854, %fd1508;

BB5_2107:
	@!%p79 bra 	BB5_2109;
	bra.uni 	BB5_2108;

BB5_2108:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3136}, %fd1518;
	}
	xor.b32  	%r3137, %r3136, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3138, %temp}, %fd1518;
	}
	mov.b64 	%fd1518, {%r3138, %r3137};

BB5_2109:
	@%p1886 bra 	BB5_2112;
	bra.uni 	BB5_2110;

BB5_2112:
	selp.b32	%r3139, %r100, 0, %p1884;
	or.b32  	%r3140, %r3139, 2146435072;
	setp.lt.s32	%p2472, %r101, 0;
	selp.b32	%r3141, %r3140, %r3139, %p2472;
	mov.u32 	%r3142, 0;
	mov.b64 	%fd1518, {%r3142, %r3141};
	bra.uni 	BB5_2113;

BB5_2791:
	setp.gt.s32	%p3169, %r100, -1;
	@%p3169 bra 	BB5_2794;

	cvt.rzi.f64.f64	%fd4036, %fd42;
	setp.neu.f64	%p3170, %fd4036, %fd42;
	selp.f64	%fd1943, 0dFFF8000000000000, %fd1943, %p3170;

BB5_2794:
	@%p2981 bra 	BB5_2795;

	setp.gtu.f64	%p3174, %fd1171, 0d7FF0000000000000;
	@%p3174 bra 	BB5_2805;

	abs.f64 	%fd4037, %fd42;
	setp.gtu.f64	%p3175, %fd4037, 0d7FF0000000000000;
	@%p3175 bra 	BB5_2805;

	and.b32  	%r4055, %r103, 2147483647;
	setp.ne.s32	%p3176, %r4055, 2146435072;
	@%p3176 bra 	BB5_2800;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4056, %temp}, %fd42;
	}
	setp.eq.s32	%p3177, %r4056, 0;
	@%p3177 bra 	BB5_2804;
	bra.uni 	BB5_2800;

BB5_2804:
	setp.gt.f64	%p3180, %fd1171, 0d3FF0000000000000;
	selp.b32	%r4065, 2146435072, 0, %p3180;
	xor.b32  	%r4066, %r4065, 2146435072;
	setp.lt.s32	%p3181, %r103, 0;
	selp.b32	%r4067, %r4066, %r4065, %p3181;
	setp.eq.f64	%p3182, %fd1170, 0dBFF0000000000000;
	selp.b32	%r4068, 1072693248, %r4067, %p3182;
	mov.u32 	%r4069, 0;
	mov.b64 	%fd5977, {%r4069, %r4068};
	bra.uni 	BB5_2805;

BB5_2110:
	setp.gt.s32	%p2469, %r100, -1;
	@%p2469 bra 	BB5_2113;

	cvt.rzi.f64.f64	%fd3863, %fd36;
	setp.neu.f64	%p2470, %fd3863, %fd36;
	selp.f64	%fd1518, 0dFFF8000000000000, %fd1518, %p2470;

BB5_2113:
	@%p2267 bra 	BB5_2114;

	setp.gtu.f64	%p2474, %fd1171, 0d7FF0000000000000;
	add.f64 	%fd5857, %fd36, %fd1170;
	@%p2474 bra 	BB5_2124;

	abs.f64 	%fd3864, %fd36;
	setp.gtu.f64	%p2475, %fd3864, 0d7FF0000000000000;
	@%p2475 bra 	BB5_2124;

	and.b32  	%r3143, %r101, 2147483647;
	setp.ne.s32	%p2476, %r3143, 2146435072;
	@%p2476 bra 	BB5_2119;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3144, %temp}, %fd36;
	}
	setp.eq.s32	%p2477, %r3144, 0;
	@%p2477 bra 	BB5_2123;
	bra.uni 	BB5_2119;

BB5_2123:
	setp.gt.f64	%p2480, %fd1171, 0d3FF0000000000000;
	selp.b32	%r3153, 2146435072, 0, %p2480;
	xor.b32  	%r3154, %r3153, 2146435072;
	setp.lt.s32	%p2481, %r101, 0;
	selp.b32	%r3155, %r3154, %r3153, %p2481;
	setp.eq.f64	%p2482, %fd1170, 0dBFF0000000000000;
	selp.b32	%r3156, 1072693248, %r3155, %p2482;
	mov.u32 	%r3157, 0;
	mov.b64 	%fd5857, {%r3157, %r3156};
	bra.uni 	BB5_2124;

BB5_2795:
	mov.f64 	%fd5977, %fd1943;

BB5_2805:
	selp.f64	%fd4038, 0d3FF0000000000000, %fd5977, %p1949;
	mul.f64 	%fd4039, %fd36, %fd1938;
	mul.f64 	%fd1947, %fd4039, %fd4038;
	@!%p82 bra 	BB5_2807;
	bra.uni 	BB5_2806;

BB5_2806:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4070}, %fd1952;
	}
	xor.b32  	%r4071, %r4070, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4072, %temp}, %fd1952;
	}
	mov.b64 	%fd1952, {%r4072, %r4071};

BB5_2807:
	@%p1869 bra 	BB5_2810;
	bra.uni 	BB5_2808;

BB5_2810:
	selp.b32	%r4073, %r98, 0, %p1941;
	or.b32  	%r4074, %r4073, 2146435072;
	setp.lt.s32	%p3187, %r105, 0;
	selp.b32	%r4075, %r4074, %r4073, %p3187;
	mov.u32 	%r4076, 0;
	mov.b64 	%fd1952, {%r4076, %r4075};
	bra.uni 	BB5_2811;

BB5_2114:
	mov.f64 	%fd5857, %fd1518;

BB5_2124:
	ld.const.f64 	%fd5438, [pMnt];
	selp.f64	%fd3865, 0d3FF0000000000000, %fd5857, %p1903;
	selp.f64	%fd3866, 0d3FF0000000000000, %fd5854, %p1906;
	mul.f64 	%fd3867, %fd1155, %fd3866;
	fma.rn.f64 	%fd3868, %fd3867, %fd3865, %fd5438;
	mul.f64 	%fd3869, %fd71, %fd1503;
	mul.f64 	%fd1524, %fd3869, %fd3868;
	mul.f64 	%fd3870, %fd31, %fd64;
	mul.f64 	%fd3871, %fd1155, %fd65;
	div.rn.f64 	%fd1525, %fd3871, %fd3870;
	@!%p86 bra 	BB5_2126;
	bra.uni 	BB5_2125;

BB5_2125:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3158}, %fd5859;
	}
	xor.b32  	%r3159, %r3158, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3160, %temp}, %fd5859;
	}
	mov.b64 	%fd5859, {%r3160, %r3159};

BB5_2126:
	@%p2050 bra 	BB5_2129;
	bra.uni 	BB5_2127;

BB5_2129:
	selp.b32	%r3161, %r113, 0, %p1907;
	or.b32  	%r3162, %r3161, 2146435072;
	setp.lt.s32	%p2490, %r99, 0;
	selp.b32	%r3163, %r3162, %r3161, %p2490;
	mov.u32 	%r3164, 0;
	mov.b64 	%fd5859, {%r3164, %r3163};
	bra.uni 	BB5_2130;

BB5_2808:
	setp.gt.s32	%p3184, %r98, -1;
	@%p3184 bra 	BB5_2811;

	cvt.rzi.f64.f64	%fd4040, %fd41;
	setp.neu.f64	%p3185, %fd4040, %fd41;
	selp.f64	%fd1952, 0dFFF8000000000000, %fd1952, %p3185;

BB5_2811:
	@%p2962 bra 	BB5_2812;

	setp.gtu.f64	%p3189, %fd1157, 0d7FF0000000000000;
	@%p3189 bra 	BB5_2822;

	abs.f64 	%fd4041, %fd41;
	setp.gtu.f64	%p3190, %fd4041, 0d7FF0000000000000;
	@%p3190 bra 	BB5_2822;

	and.b32  	%r4077, %r105, 2147483647;
	setp.ne.s32	%p3191, %r4077, 2146435072;
	@%p3191 bra 	BB5_2817;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4078, %temp}, %fd41;
	}
	setp.eq.s32	%p3192, %r4078, 0;
	@%p3192 bra 	BB5_2821;
	bra.uni 	BB5_2817;

BB5_2821:
	setp.gt.f64	%p3195, %fd1157, 0d3FF0000000000000;
	selp.b32	%r4087, 2146435072, 0, %p3195;
	xor.b32  	%r4088, %r4087, 2146435072;
	setp.lt.s32	%p3196, %r105, 0;
	selp.b32	%r4089, %r4088, %r4087, %p3196;
	setp.eq.f64	%p3197, %fd1156, 0dBFF0000000000000;
	selp.b32	%r4090, 1072693248, %r4089, %p3197;
	mov.u32 	%r4091, 0;
	mov.b64 	%fd5980, {%r4091, %r4090};
	bra.uni 	BB5_2822;

BB5_2127:
	setp.gt.s32	%p2487, %r113, -1;
	@%p2487 bra 	BB5_2130;

	cvt.rzi.f64.f64	%fd3872, %fd34;
	setp.neu.f64	%p2488, %fd3872, %fd34;
	selp.f64	%fd5859, 0dFFF8000000000000, %fd5859, %p2488;

BB5_2130:
	@%p2055 bra 	BB5_2131;

	add.f64 	%fd5860, %fd1259, %fd34;
	setp.gtu.f64	%p2492, %fd1260, 0d7FF0000000000000;
	@%p2492 bra 	BB5_2141;

	add.f64 	%fd5860, %fd1259, %fd34;
	abs.f64 	%fd3873, %fd34;
	setp.gtu.f64	%p2493, %fd3873, 0d7FF0000000000000;
	@%p2493 bra 	BB5_2141;

	and.b32  	%r3165, %r99, 2147483647;
	setp.ne.s32	%p2494, %r3165, 2146435072;
	@%p2494 bra 	BB5_2136;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3166, %temp}, %fd34;
	}
	setp.eq.s32	%p2495, %r3166, 0;
	@%p2495 bra 	BB5_2140;
	bra.uni 	BB5_2136;

BB5_2140:
	setp.gt.f64	%p2498, %fd1260, 0d3FF0000000000000;
	selp.b32	%r3175, 2146435072, 0, %p2498;
	xor.b32  	%r3176, %r3175, 2146435072;
	setp.lt.s32	%p2499, %r99, 0;
	selp.b32	%r3177, %r3176, %r3175, %p2499;
	setp.eq.f64	%p2500, %fd1259, 0dBFF0000000000000;
	selp.b32	%r3178, 1072693248, %r3177, %p2500;
	mov.u32 	%r3179, 0;
	mov.b64 	%fd5860, {%r3179, %r3178};
	bra.uni 	BB5_2141;

BB5_2812:
	mov.f64 	%fd5980, %fd1952;

BB5_2822:
	selp.f64	%fd1956, 0d3FF0000000000000, %fd5980, %p1969;
	@!%p83 bra 	BB5_2824;
	bra.uni 	BB5_2823;

BB5_2823:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4092}, %fd1961;
	}
	xor.b32  	%r4093, %r4092, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4094, %temp}, %fd1961;
	}
	mov.b64 	%fd1961, {%r4094, %r4093};

BB5_2824:
	@%p1886 bra 	BB5_2827;
	bra.uni 	BB5_2825;

BB5_2827:
	selp.b32	%r4095, %r100, 0, %p1964;
	or.b32  	%r4096, %r4095, 2146435072;
	setp.lt.s32	%p3202, %r101, 0;
	selp.b32	%r4097, %r4096, %r4095, %p3202;
	mov.u32 	%r4098, 0;
	mov.b64 	%fd1961, {%r4098, %r4097};
	bra.uni 	BB5_2828;

BB5_2131:
	mov.f64 	%fd5860, %fd5859;

BB5_2141:
	@!%p87 bra 	BB5_2143;
	bra.uni 	BB5_2142;

BB5_2142:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3180}, %fd5862;
	}
	xor.b32  	%r3181, %r3180, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3182, %temp}, %fd5862;
	}
	mov.b64 	%fd5862, {%r3182, %r3181};

BB5_2143:
	@%p2067 bra 	BB5_2146;
	bra.uni 	BB5_2144;

BB5_2146:
	selp.b32	%r3183, %r115, 0, %p1924;
	or.b32  	%r3184, %r3183, 2146435072;
	setp.lt.s32	%p2505, %r103, 0;
	selp.b32	%r3185, %r3184, %r3183, %p2505;
	mov.u32 	%r3186, 0;
	mov.b64 	%fd5862, {%r3186, %r3185};
	bra.uni 	BB5_2147;

BB5_2825:
	setp.gt.s32	%p3199, %r100, -1;
	@%p3199 bra 	BB5_2828;

	cvt.rzi.f64.f64	%fd4042, %fd36;
	setp.neu.f64	%p3200, %fd4042, %fd36;
	selp.f64	%fd1961, 0dFFF8000000000000, %fd1961, %p3200;

BB5_2828:
	@%p2940 bra 	BB5_2829;

	setp.gtu.f64	%p3204, %fd1171, 0d7FF0000000000000;
	@%p3204 bra 	BB5_2839;

	abs.f64 	%fd4043, %fd36;
	setp.gtu.f64	%p3205, %fd4043, 0d7FF0000000000000;
	@%p3205 bra 	BB5_2839;

	and.b32  	%r4099, %r101, 2147483647;
	setp.ne.s32	%p3206, %r4099, 2146435072;
	@%p3206 bra 	BB5_2834;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4100, %temp}, %fd36;
	}
	setp.eq.s32	%p3207, %r4100, 0;
	@%p3207 bra 	BB5_2838;
	bra.uni 	BB5_2834;

BB5_2838:
	setp.gt.f64	%p3210, %fd1171, 0d3FF0000000000000;
	selp.b32	%r4109, 2146435072, 0, %p3210;
	xor.b32  	%r4110, %r4109, 2146435072;
	setp.lt.s32	%p3211, %r101, 0;
	selp.b32	%r4111, %r4110, %r4109, %p3211;
	setp.eq.f64	%p3212, %fd1170, 0dBFF0000000000000;
	selp.b32	%r4112, 1072693248, %r4111, %p3212;
	mov.u32 	%r4113, 0;
	mov.b64 	%fd5983, {%r4113, %r4112};
	bra.uni 	BB5_2839;

BB5_2144:
	setp.gt.s32	%p2502, %r115, -1;
	@%p2502 bra 	BB5_2147;

	cvt.rzi.f64.f64	%fd3874, %fd42;
	setp.neu.f64	%p2503, %fd3874, %fd42;
	selp.f64	%fd5862, 0dFFF8000000000000, %fd5862, %p2503;

BB5_2147:
	@%p2072 bra 	BB5_2148;

	add.f64 	%fd5863, %fd42, %fd1257;
	setp.gtu.f64	%p2507, %fd1272, 0d7FF0000000000000;
	@%p2507 bra 	BB5_2158;

	add.f64 	%fd5863, %fd42, %fd1257;
	abs.f64 	%fd3875, %fd42;
	setp.gtu.f64	%p2508, %fd3875, 0d7FF0000000000000;
	@%p2508 bra 	BB5_2158;

	and.b32  	%r3187, %r103, 2147483647;
	setp.ne.s32	%p2509, %r3187, 2146435072;
	@%p2509 bra 	BB5_2153;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3188, %temp}, %fd42;
	}
	setp.eq.s32	%p2510, %r3188, 0;
	@%p2510 bra 	BB5_2157;
	bra.uni 	BB5_2153;

BB5_2157:
	setp.gt.f64	%p2513, %fd1272, 0d3FF0000000000000;
	selp.b32	%r3197, 2146435072, 0, %p2513;
	xor.b32  	%r3198, %r3197, 2146435072;
	setp.lt.s32	%p2514, %r103, 0;
	selp.b32	%r3199, %r3198, %r3197, %p2514;
	setp.eq.f64	%p2515, %fd1257, 0dBFF0000000000000;
	selp.b32	%r3200, 1072693248, %r3199, %p2515;
	mov.u32 	%r3201, 0;
	mov.b64 	%fd5863, {%r3201, %r3200};
	bra.uni 	BB5_2158;

BB5_2829:
	mov.f64 	%fd5983, %fd1961;

BB5_2839:
	selp.f64	%fd4044, 0d3FF0000000000000, %fd5983, %p1903;
	mul.f64 	%fd4045, %fd34, %fd1956;
	mul.f64 	%fd1965, %fd4045, %fd4044;
	@!%p71 bra 	BB5_2841;
	bra.uni 	BB5_2840;

BB5_2840:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4114}, %fd1113;
	}
	xor.b32  	%r4115, %r4114, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4116, %temp}, %fd1113;
	}
	mov.b64 	%fd1113, {%r4116, %r4115};

BB5_2841:
	@%p1792 bra 	BB5_2844;
	bra.uni 	BB5_2842;

BB5_2844:
	selp.b32	%r4117, %r88, 0, %p1790;
	or.b32  	%r4118, %r4117, 2146435072;
	setp.lt.s32	%p3217, %r89, 0;
	selp.b32	%r4119, %r4118, %r4117, %p3217;
	mov.u32 	%r4120, 0;
	mov.b64 	%fd1113, {%r4120, %r4119};
	bra.uni 	BB5_2845;

BB5_2148:
	mov.f64 	%fd5863, %fd5862;

BB5_2158:
	selp.f64	%fd3876, 0d3FF0000000000000, %fd5863, %p2084;
	selp.f64	%fd3877, 0d3FF0000000000000, %fd5860, %p2087;
	mul.f64 	%fd3878, %fd36, %fd3877;
	mul.f64 	%fd1546, %fd3878, %fd3876;
	@!%p88 bra 	BB5_2160;
	bra.uni 	BB5_2159;

BB5_2159:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3202}, %fd5865;
	}
	xor.b32  	%r3203, %r3202, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3204, %temp}, %fd5865;
	}
	mov.b64 	%fd5865, {%r3204, %r3203};

BB5_2160:
	@%p2050 bra 	BB5_2163;
	bra.uni 	BB5_2161;

BB5_2163:
	selp.b32	%r3205, %r113, 0, %p1941;
	or.b32  	%r3206, %r3205, 2146435072;
	setp.lt.s32	%p2526, %r105, 0;
	selp.b32	%r3207, %r3206, %r3205, %p2526;
	mov.u32 	%r3208, 0;
	mov.b64 	%fd5865, {%r3208, %r3207};
	bra.uni 	BB5_2164;

BB5_2842:
	setp.gt.s32	%p3214, %r88, -1;
	@%p3214 bra 	BB5_2845;

	cvt.rzi.f64.f64	%fd4046, %fd45;
	setp.neu.f64	%p3215, %fd4046, %fd45;
	selp.f64	%fd1113, 0dFFF8000000000000, %fd1113, %p3215;

BB5_2845:
	@%p1797 bra 	BB5_2846;

	setp.gtu.f64	%p3219, %fd1112, 0d7FF0000000000000;
	@%p3219 bra 	BB5_2856;

	abs.f64 	%fd4047, %fd45;
	setp.gtu.f64	%p3220, %fd4047, 0d7FF0000000000000;
	@%p3220 bra 	BB5_2856;

	and.b32  	%r4121, %r89, 2147483647;
	setp.ne.s32	%p3221, %r4121, 2146435072;
	@%p3221 bra 	BB5_2851;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4122, %temp}, %fd45;
	}
	setp.eq.s32	%p3222, %r4122, 0;
	@%p3222 bra 	BB5_2855;
	bra.uni 	BB5_2851;

BB5_2855:
	setp.gt.f64	%p3225, %fd1112, 0d3FF0000000000000;
	selp.b32	%r4131, 2146435072, 0, %p3225;
	xor.b32  	%r4132, %r4131, 2146435072;
	setp.lt.s32	%p3226, %r89, 0;
	selp.b32	%r4133, %r4132, %r4131, %p3226;
	setp.eq.f64	%p3227, %fd1110, 0dBFF0000000000000;
	selp.b32	%r4134, 1072693248, %r4133, %p3227;
	mov.u32 	%r4135, 0;
	mov.b64 	%fd1119, {%r4135, %r4134};
	bra.uni 	BB5_2856;

BB5_2161:
	setp.gt.s32	%p2523, %r113, -1;
	@%p2523 bra 	BB5_2164;

	cvt.rzi.f64.f64	%fd3879, %fd41;
	setp.neu.f64	%p2524, %fd3879, %fd41;
	selp.f64	%fd5865, 0dFFF8000000000000, %fd5865, %p2524;

BB5_2164:
	@%p2095 bra 	BB5_2165;

	add.f64 	%fd5866, %fd1259, %fd41;
	setp.gtu.f64	%p2528, %fd1260, 0d7FF0000000000000;
	@%p2528 bra 	BB5_2175;

	add.f64 	%fd5866, %fd1259, %fd41;
	abs.f64 	%fd3880, %fd41;
	setp.gtu.f64	%p2529, %fd3880, 0d7FF0000000000000;
	@%p2529 bra 	BB5_2175;

	and.b32  	%r3209, %r105, 2147483647;
	setp.ne.s32	%p2530, %r3209, 2146435072;
	@%p2530 bra 	BB5_2170;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3210, %temp}, %fd41;
	}
	setp.eq.s32	%p2531, %r3210, 0;
	@%p2531 bra 	BB5_2174;
	bra.uni 	BB5_2170;

BB5_2174:
	setp.gt.f64	%p2534, %fd1260, 0d3FF0000000000000;
	selp.b32	%r3219, 2146435072, 0, %p2534;
	xor.b32  	%r3220, %r3219, 2146435072;
	setp.lt.s32	%p2535, %r105, 0;
	selp.b32	%r3221, %r3220, %r3219, %p2535;
	setp.eq.f64	%p2536, %fd1259, 0dBFF0000000000000;
	selp.b32	%r3222, 1072693248, %r3221, %p2536;
	mov.u32 	%r3223, 0;
	mov.b64 	%fd5866, {%r3223, %r3222};
	bra.uni 	BB5_2175;

BB5_2846:
	mov.f64 	%fd1119, %fd1113;

BB5_2856:
	@!%p72 bra 	BB5_2858;
	bra.uni 	BB5_2857;

BB5_2857:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4136}, %fd1124;
	}
	xor.b32  	%r4137, %r4136, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4138, %temp}, %fd1124;
	}
	mov.b64 	%fd1124, {%r4138, %r4137};

BB5_2858:
	@%p1809 bra 	BB5_2861;
	bra.uni 	BB5_2859;

BB5_2861:
	selp.b32	%r4139, %r92, 0, %p1807;
	or.b32  	%r4140, %r4139, 2146435072;
	setp.lt.s32	%p3232, %r91, 0;
	selp.b32	%r4141, %r4140, %r4139, %p3232;
	mov.u32 	%r4142, 0;
	mov.b64 	%fd1124, {%r4142, %r4141};
	bra.uni 	BB5_2862;

BB5_2165:
	mov.f64 	%fd5866, %fd5865;

BB5_2175:
	selp.f64	%fd1557, 0d3FF0000000000000, %fd5866, %p89;
	@!%p90 bra 	BB5_2177;
	bra.uni 	BB5_2176;

BB5_2176:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3224}, %fd5868;
	}
	xor.b32  	%r3225, %r3224, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3226, %temp}, %fd5868;
	}
	mov.b64 	%fd5868, {%r3226, %r3225};

BB5_2177:
	@%p2067 bra 	BB5_2180;
	bra.uni 	BB5_2178;

BB5_2180:
	selp.b32	%r3227, %r115, 0, %p1964;
	or.b32  	%r3228, %r3227, 2146435072;
	setp.lt.s32	%p2541, %r101, 0;
	selp.b32	%r3229, %r3228, %r3227, %p2541;
	mov.u32 	%r3230, 0;
	mov.b64 	%fd5868, {%r3230, %r3229};
	bra.uni 	BB5_2181;

BB5_2859:
	setp.gt.s32	%p3229, %r92, -1;
	@%p3229 bra 	BB5_2862;

	cvt.rzi.f64.f64	%fd4048, %fd44;
	setp.neu.f64	%p3230, %fd4048, %fd44;
	selp.f64	%fd1124, 0dFFF8000000000000, %fd1124, %p3230;

BB5_2862:
	@%p1814 bra 	BB5_2863;

	setp.gtu.f64	%p3234, %fd1123, 0d7FF0000000000000;
	@%p3234 bra 	BB5_2873;

	abs.f64 	%fd4049, %fd44;
	setp.gtu.f64	%p3235, %fd4049, 0d7FF0000000000000;
	@%p3235 bra 	BB5_2873;

	and.b32  	%r4143, %r91, 2147483647;
	setp.ne.s32	%p3236, %r4143, 2146435072;
	@%p3236 bra 	BB5_2868;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4144, %temp}, %fd44;
	}
	setp.eq.s32	%p3237, %r4144, 0;
	@%p3237 bra 	BB5_2872;
	bra.uni 	BB5_2868;

BB5_2872:
	setp.gt.f64	%p3240, %fd1123, 0d3FF0000000000000;
	selp.b32	%r4153, 2146435072, 0, %p3240;
	xor.b32  	%r4154, %r4153, 2146435072;
	setp.lt.s32	%p3241, %r91, 0;
	selp.b32	%r4155, %r4154, %r4153, %p3241;
	setp.eq.f64	%p3242, %fd1111, 0dBFF0000000000000;
	selp.b32	%r4156, 1072693248, %r4155, %p3242;
	mov.u32 	%r4157, 0;
	mov.b64 	%fd1130, {%r4157, %r4156};
	bra.uni 	BB5_2873;

BB5_2178:
	setp.gt.s32	%p2538, %r115, -1;
	@%p2538 bra 	BB5_2181;

	cvt.rzi.f64.f64	%fd3881, %fd36;
	setp.neu.f64	%p2539, %fd3881, %fd36;
	selp.f64	%fd5868, 0dFFF8000000000000, %fd5868, %p2539;

BB5_2181:
	@%p2114 bra 	BB5_2182;

	add.f64 	%fd5869, %fd36, %fd1257;
	setp.gtu.f64	%p2543, %fd1272, 0d7FF0000000000000;
	@%p2543 bra 	BB5_2192;

	add.f64 	%fd5869, %fd36, %fd1257;
	abs.f64 	%fd3882, %fd36;
	setp.gtu.f64	%p2544, %fd3882, 0d7FF0000000000000;
	@%p2544 bra 	BB5_2192;

	and.b32  	%r3231, %r101, 2147483647;
	setp.ne.s32	%p2545, %r3231, 2146435072;
	@%p2545 bra 	BB5_2187;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3232, %temp}, %fd36;
	}
	setp.eq.s32	%p2546, %r3232, 0;
	@%p2546 bra 	BB5_2191;
	bra.uni 	BB5_2187;

BB5_2191:
	setp.gt.f64	%p2549, %fd1272, 0d3FF0000000000000;
	selp.b32	%r3241, 2146435072, 0, %p2549;
	xor.b32  	%r3242, %r3241, 2146435072;
	setp.lt.s32	%p2550, %r101, 0;
	selp.b32	%r3243, %r3242, %r3241, %p2550;
	setp.eq.f64	%p2551, %fd1257, 0dBFF0000000000000;
	selp.b32	%r3244, 1072693248, %r3243, %p2551;
	mov.u32 	%r3245, 0;
	mov.b64 	%fd5869, {%r3245, %r3244};
	bra.uni 	BB5_2192;

BB5_2863:
	mov.f64 	%fd1130, %fd1124;

BB5_2873:
	selp.f64	%fd4050, 0d3FF0000000000000, %fd1130, %p73;
	selp.f64	%fd4051, 0d3FF0000000000000, %fd1119, %p1831;
	mul.f64 	%fd4052, %fd43, %fd4051;
	mul.f64 	%fd1982, %fd4052, %fd4050;
	@!%p74 bra 	BB5_2875;
	bra.uni 	BB5_2874;

BB5_2874:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4158}, %fd1134;
	}
	xor.b32  	%r4159, %r4158, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4160, %temp}, %fd1134;
	}
	mov.b64 	%fd1134, {%r4160, %r4159};

BB5_2875:
	@%p1792 bra 	BB5_2878;
	bra.uni 	BB5_2876;

BB5_2878:
	selp.b32	%r4161, %r88, 0, %p1826;
	or.b32  	%r4162, %r4161, 2146435072;
	setp.lt.s32	%p3250, %r94, 0;
	selp.b32	%r4163, %r4162, %r4161, %p3250;
	mov.u32 	%r4164, 0;
	mov.b64 	%fd1134, {%r4164, %r4163};
	bra.uni 	BB5_2879;

BB5_2182:
	mov.f64 	%fd5869, %fd5868;

BB5_2192:
	selp.f64	%fd3883, 0d3FF0000000000000, %fd5869, %p91;
	mul.f64 	%fd3884, %fd34, %fd1557;
	mul.f64 	%fd1568, %fd3884, %fd3883;
	@!%p71 bra 	BB5_2194;
	bra.uni 	BB5_2193;

BB5_2193:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3246}, %fd1113;
	}
	xor.b32  	%r3247, %r3246, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3248, %temp}, %fd1113;
	}
	mov.b64 	%fd1113, {%r3248, %r3247};

BB5_2194:
	@%p1792 bra 	BB5_2197;
	bra.uni 	BB5_2195;

BB5_2197:
	selp.b32	%r3249, %r88, 0, %p1790;
	or.b32  	%r3250, %r3249, 2146435072;
	setp.lt.s32	%p2556, %r89, 0;
	selp.b32	%r3251, %r3250, %r3249, %p2556;
	mov.u32 	%r3252, 0;
	mov.b64 	%fd1113, {%r3252, %r3251};
	bra.uni 	BB5_2198;

BB5_2876:
	setp.gt.s32	%p3247, %r88, -1;
	@%p3247 bra 	BB5_2879;

	cvt.rzi.f64.f64	%fd4053, %fd46;
	setp.neu.f64	%p3248, %fd4053, %fd46;
	selp.f64	%fd1134, 0dFFF8000000000000, %fd1134, %p3248;

BB5_2879:
	@%p1836 bra 	BB5_2880;

	setp.gtu.f64	%p3252, %fd1112, 0d7FF0000000000000;
	@%p3252 bra 	BB5_2890;

	abs.f64 	%fd4054, %fd46;
	setp.gtu.f64	%p3253, %fd4054, 0d7FF0000000000000;
	@%p3253 bra 	BB5_2890;

	and.b32  	%r4165, %r94, 2147483647;
	setp.ne.s32	%p3254, %r4165, 2146435072;
	@%p3254 bra 	BB5_2885;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4166, %temp}, %fd46;
	}
	setp.eq.s32	%p3255, %r4166, 0;
	@%p3255 bra 	BB5_2889;
	bra.uni 	BB5_2885;

BB5_2889:
	setp.gt.f64	%p3258, %fd1112, 0d3FF0000000000000;
	selp.b32	%r4175, 2146435072, 0, %p3258;
	xor.b32  	%r4176, %r4175, 2146435072;
	setp.lt.s32	%p3259, %r94, 0;
	selp.b32	%r4177, %r4176, %r4175, %p3259;
	setp.eq.f64	%p3260, %fd1110, 0dBFF0000000000000;
	selp.b32	%r4178, 1072693248, %r4177, %p3260;
	mov.u32 	%r4179, 0;
	mov.b64 	%fd1141, {%r4179, %r4178};
	bra.uni 	BB5_2890;

BB5_2195:
	setp.gt.s32	%p2553, %r88, -1;
	@%p2553 bra 	BB5_2198;

	cvt.rzi.f64.f64	%fd3885, %fd45;
	setp.neu.f64	%p2554, %fd3885, %fd45;
	selp.f64	%fd1113, 0dFFF8000000000000, %fd1113, %p2554;

BB5_2198:
	@%p1797 bra 	BB5_2199;

	setp.gtu.f64	%p2558, %fd1112, 0d7FF0000000000000;
	@%p2558 bra 	BB5_2209;

	abs.f64 	%fd3886, %fd45;
	setp.gtu.f64	%p2559, %fd3886, 0d7FF0000000000000;
	@%p2559 bra 	BB5_2209;

	and.b32  	%r3253, %r89, 2147483647;
	setp.ne.s32	%p2560, %r3253, 2146435072;
	@%p2560 bra 	BB5_2204;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3254, %temp}, %fd45;
	}
	setp.eq.s32	%p2561, %r3254, 0;
	@%p2561 bra 	BB5_2208;
	bra.uni 	BB5_2204;

BB5_2208:
	setp.gt.f64	%p2564, %fd1112, 0d3FF0000000000000;
	selp.b32	%r3263, 2146435072, 0, %p2564;
	xor.b32  	%r3264, %r3263, 2146435072;
	setp.lt.s32	%p2565, %r89, 0;
	selp.b32	%r3265, %r3264, %r3263, %p2565;
	setp.eq.f64	%p2566, %fd1110, 0dBFF0000000000000;
	selp.b32	%r3266, 1072693248, %r3265, %p2566;
	mov.u32 	%r3267, 0;
	mov.b64 	%fd1119, {%r3267, %r3266};
	bra.uni 	BB5_2209;

BB5_2880:
	mov.f64 	%fd1141, %fd1134;

BB5_2890:
	selp.f64	%fd1991, 0d3FF0000000000000, %fd1141, %p75;
	@!%p76 bra 	BB5_2892;
	bra.uni 	BB5_2891;

BB5_2891:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4180}, %fd1145;
	}
	xor.b32  	%r4181, %r4180, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4182, %temp}, %fd1145;
	}
	mov.b64 	%fd1145, {%r4182, %r4181};

BB5_2892:
	@%p1809 bra 	BB5_2895;
	bra.uni 	BB5_2893;

BB5_2895:
	selp.b32	%r4183, %r92, 0, %p1848;
	or.b32  	%r4184, %r4183, 2146435072;
	setp.lt.s32	%p3265, %r96, 0;
	selp.b32	%r4185, %r4184, %r4183, %p3265;
	mov.u32 	%r4186, 0;
	mov.b64 	%fd1145, {%r4186, %r4185};
	bra.uni 	BB5_2896;

BB5_2199:
	mov.f64 	%fd1119, %fd1113;

BB5_2209:
	@!%p72 bra 	BB5_2211;
	bra.uni 	BB5_2210;

BB5_2210:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3268}, %fd1124;
	}
	xor.b32  	%r3269, %r3268, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3270, %temp}, %fd1124;
	}
	mov.b64 	%fd1124, {%r3270, %r3269};

BB5_2211:
	@%p1809 bra 	BB5_2214;
	bra.uni 	BB5_2212;

BB5_2214:
	selp.b32	%r3271, %r92, 0, %p1807;
	or.b32  	%r3272, %r3271, 2146435072;
	setp.lt.s32	%p2571, %r91, 0;
	selp.b32	%r3273, %r3272, %r3271, %p2571;
	mov.u32 	%r3274, 0;
	mov.b64 	%fd1124, {%r3274, %r3273};
	bra.uni 	BB5_2215;

BB5_2893:
	setp.gt.s32	%p3262, %r92, -1;
	@%p3262 bra 	BB5_2896;

	cvt.rzi.f64.f64	%fd4055, %fd43;
	setp.neu.f64	%p3263, %fd4055, %fd43;
	selp.f64	%fd1145, 0dFFF8000000000000, %fd1145, %p3263;

BB5_2896:
	@%p1855 bra 	BB5_2897;

	setp.gtu.f64	%p3267, %fd1123, 0d7FF0000000000000;
	@%p3267 bra 	BB5_2907;

	abs.f64 	%fd4056, %fd43;
	setp.gtu.f64	%p3268, %fd4056, 0d7FF0000000000000;
	@%p3268 bra 	BB5_2907;

	and.b32  	%r4187, %r96, 2147483647;
	setp.ne.s32	%p3269, %r4187, 2146435072;
	@%p3269 bra 	BB5_2902;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4188, %temp}, %fd43;
	}
	setp.eq.s32	%p3270, %r4188, 0;
	@%p3270 bra 	BB5_2906;
	bra.uni 	BB5_2902;

BB5_2906:
	setp.gt.f64	%p3273, %fd1123, 0d3FF0000000000000;
	selp.b32	%r4197, 2146435072, 0, %p3273;
	xor.b32  	%r4198, %r4197, 2146435072;
	setp.lt.s32	%p3274, %r96, 0;
	selp.b32	%r4199, %r4198, %r4197, %p3274;
	setp.eq.f64	%p3275, %fd1111, 0dBFF0000000000000;
	selp.b32	%r4200, 1072693248, %r4199, %p3275;
	mov.u32 	%r4201, 0;
	mov.b64 	%fd1151, {%r4201, %r4200};
	bra.uni 	BB5_2907;

BB5_2212:
	setp.gt.s32	%p2568, %r92, -1;
	@%p2568 bra 	BB5_2215;

	cvt.rzi.f64.f64	%fd3887, %fd44;
	setp.neu.f64	%p2569, %fd3887, %fd44;
	selp.f64	%fd1124, 0dFFF8000000000000, %fd1124, %p2569;

BB5_2215:
	@%p1814 bra 	BB5_2216;

	setp.gtu.f64	%p2573, %fd1123, 0d7FF0000000000000;
	@%p2573 bra 	BB5_2226;

	abs.f64 	%fd3888, %fd44;
	setp.gtu.f64	%p2574, %fd3888, 0d7FF0000000000000;
	@%p2574 bra 	BB5_2226;

	and.b32  	%r3275, %r91, 2147483647;
	setp.ne.s32	%p2575, %r3275, 2146435072;
	@%p2575 bra 	BB5_2221;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3276, %temp}, %fd44;
	}
	setp.eq.s32	%p2576, %r3276, 0;
	@%p2576 bra 	BB5_2225;
	bra.uni 	BB5_2221;

BB5_2225:
	setp.gt.f64	%p2579, %fd1123, 0d3FF0000000000000;
	selp.b32	%r3285, 2146435072, 0, %p2579;
	xor.b32  	%r3286, %r3285, 2146435072;
	setp.lt.s32	%p2580, %r91, 0;
	selp.b32	%r3287, %r3286, %r3285, %p2580;
	setp.eq.f64	%p2581, %fd1111, 0dBFF0000000000000;
	selp.b32	%r3288, 1072693248, %r3287, %p2581;
	mov.u32 	%r3289, 0;
	mov.b64 	%fd1130, {%r3289, %r3288};
	bra.uni 	BB5_2226;

BB5_2897:
	mov.f64 	%fd1151, %fd1145;

BB5_2907:
	selp.f64	%fd4057, 0d3FF0000000000000, %fd1151, %p77;
	mul.f64 	%fd4058, %fd45, %fd1991;
	mul.f64 	%fd4059, %fd4058, %fd4057;
	sub.f64 	%fd4060, %fd1947, %fd1965;
	mul.f64 	%fd4061, %fd1857, %fd4060;
	sub.f64 	%fd4062, %fd1982, %fd4059;
	fma.rn.f64 	%fd2000, %fd4061, %fd4062, %fd1927;
	mul.f64 	%fd6246, %fd2000, 0d3FE0000000000000;
	mov.f64 	%fd6247, %fd6246;
	bra.uni 	BB5_4312;

BB5_2216:
	mov.f64 	%fd1130, %fd1124;

BB5_2226:
	selp.f64	%fd3889, 0d3FF0000000000000, %fd1130, %p73;
	selp.f64	%fd3890, 0d3FF0000000000000, %fd1119, %p1831;
	mul.f64 	%fd3891, %fd43, %fd3890;
	mul.f64 	%fd1585, %fd3891, %fd3889;
	@!%p74 bra 	BB5_2228;
	bra.uni 	BB5_2227;

BB5_2227:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3290}, %fd1134;
	}
	xor.b32  	%r3291, %r3290, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3292, %temp}, %fd1134;
	}
	mov.b64 	%fd1134, {%r3292, %r3291};

BB5_2228:
	@%p1792 bra 	BB5_2231;
	bra.uni 	BB5_2229;

BB5_2231:
	selp.b32	%r3293, %r88, 0, %p1826;
	or.b32  	%r3294, %r3293, 2146435072;
	setp.lt.s32	%p2589, %r94, 0;
	selp.b32	%r3295, %r3294, %r3293, %p2589;
	mov.u32 	%r3296, 0;
	mov.b64 	%fd1134, {%r3296, %r3295};
	bra.uni 	BB5_2232;

BB5_2229:
	setp.gt.s32	%p2586, %r88, -1;
	@%p2586 bra 	BB5_2232;

	cvt.rzi.f64.f64	%fd3892, %fd46;
	setp.neu.f64	%p2587, %fd3892, %fd46;
	selp.f64	%fd1134, 0dFFF8000000000000, %fd1134, %p2587;

BB5_2232:
	@%p1836 bra 	BB5_2233;

	setp.gtu.f64	%p2591, %fd1112, 0d7FF0000000000000;
	@%p2591 bra 	BB5_2243;

	abs.f64 	%fd3893, %fd46;
	setp.gtu.f64	%p2592, %fd3893, 0d7FF0000000000000;
	@%p2592 bra 	BB5_2243;

	and.b32  	%r3297, %r94, 2147483647;
	setp.ne.s32	%p2593, %r3297, 2146435072;
	@%p2593 bra 	BB5_2238;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3298, %temp}, %fd46;
	}
	setp.eq.s32	%p2594, %r3298, 0;
	@%p2594 bra 	BB5_2242;
	bra.uni 	BB5_2238;

BB5_2242:
	setp.gt.f64	%p2597, %fd1112, 0d3FF0000000000000;
	selp.b32	%r3307, 2146435072, 0, %p2597;
	xor.b32  	%r3308, %r3307, 2146435072;
	setp.lt.s32	%p2598, %r94, 0;
	selp.b32	%r3309, %r3308, %r3307, %p2598;
	setp.eq.f64	%p2599, %fd1110, 0dBFF0000000000000;
	selp.b32	%r3310, 1072693248, %r3309, %p2599;
	mov.u32 	%r3311, 0;
	mov.b64 	%fd1141, {%r3311, %r3310};
	bra.uni 	BB5_2243;

BB5_2233:
	mov.f64 	%fd1141, %fd1134;

BB5_2243:
	selp.f64	%fd1594, 0d3FF0000000000000, %fd1141, %p75;
	@!%p76 bra 	BB5_2245;
	bra.uni 	BB5_2244;

BB5_2244:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3312}, %fd1145;
	}
	xor.b32  	%r3313, %r3312, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3314, %temp}, %fd1145;
	}
	mov.b64 	%fd1145, {%r3314, %r3313};

BB5_2245:
	@%p1809 bra 	BB5_2248;
	bra.uni 	BB5_2246;

BB5_2248:
	selp.b32	%r3315, %r92, 0, %p1848;
	or.b32  	%r3316, %r3315, 2146435072;
	setp.lt.s32	%p2604, %r96, 0;
	selp.b32	%r3317, %r3316, %r3315, %p2604;
	mov.u32 	%r3318, 0;
	mov.b64 	%fd1145, {%r3318, %r3317};
	bra.uni 	BB5_2249;

BB5_2246:
	setp.gt.s32	%p2601, %r92, -1;
	@%p2601 bra 	BB5_2249;

	cvt.rzi.f64.f64	%fd3894, %fd43;
	setp.neu.f64	%p2602, %fd3894, %fd43;
	selp.f64	%fd1145, 0dFFF8000000000000, %fd1145, %p2602;

BB5_2249:
	@%p1855 bra 	BB5_2250;

	setp.gtu.f64	%p2606, %fd1123, 0d7FF0000000000000;
	@%p2606 bra 	BB5_2260;

	abs.f64 	%fd3895, %fd43;
	setp.gtu.f64	%p2607, %fd3895, 0d7FF0000000000000;
	@%p2607 bra 	BB5_2260;

	and.b32  	%r3319, %r96, 2147483647;
	setp.ne.s32	%p2608, %r3319, 2146435072;
	@%p2608 bra 	BB5_2255;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3320, %temp}, %fd43;
	}
	setp.eq.s32	%p2609, %r3320, 0;
	@%p2609 bra 	BB5_2259;
	bra.uni 	BB5_2255;

BB5_2259:
	setp.gt.f64	%p2612, %fd1123, 0d3FF0000000000000;
	selp.b32	%r3329, 2146435072, 0, %p2612;
	xor.b32  	%r3330, %r3329, 2146435072;
	setp.lt.s32	%p2613, %r96, 0;
	selp.b32	%r3331, %r3330, %r3329, %p2613;
	setp.eq.f64	%p2614, %fd1111, 0dBFF0000000000000;
	selp.b32	%r3332, 1072693248, %r3331, %p2614;
	mov.u32 	%r3333, 0;
	mov.b64 	%fd1151, {%r3333, %r3332};
	bra.uni 	BB5_2260;

BB5_2250:
	mov.f64 	%fd1151, %fd1145;

BB5_2260:
	selp.f64	%fd3896, 0d3FF0000000000000, %fd1151, %p77;
	mul.f64 	%fd3897, %fd45, %fd1594;
	mul.f64 	%fd3898, %fd3897, %fd3896;
	sub.f64 	%fd3899, %fd1546, %fd1568;
	mul.f64 	%fd3900, %fd1525, %fd3899;
	sub.f64 	%fd3901, %fd1585, %fd3898;
	mul.f64 	%fd3902, %fd3900, %fd3901;
	mul.f64 	%fd3903, %fd109, %fd3902;
	div.rn.f64 	%fd1603, %fd3903, %fd1256;
	// Callseq Start 145
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1157;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5883, [retval0+0];
	
	//{
	}// Callseq End 145
	div.rn.f64 	%fd6244, %fd1461, %fd1256;
	mul.f64 	%fd3904, %fd109, %fd1324;
	div.rn.f64 	%fd6242, %fd3904, %fd1256;
	@!%p80 bra 	BB5_2262;
	bra.uni 	BB5_2261;

BB5_2261:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3334}, %fd5883;
	}
	xor.b32  	%r3335, %r3334, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3336, %temp}, %fd5883;
	}
	mov.b64 	%fd5883, {%r3336, %r3335};

BB5_2262:
	@%p1869 bra 	BB5_2265;
	bra.uni 	BB5_2263;

BB5_2265:
	selp.b32	%r3337, %r98, 0, %p1907;
	or.b32  	%r3338, %r3337, 2146435072;
	setp.lt.s32	%p2621, %r99, 0;
	selp.b32	%r3339, %r3338, %r3337, %p2621;
	mov.u32 	%r3340, 0;
	mov.b64 	%fd5883, {%r3340, %r3339};
	bra.uni 	BB5_2266;

BB5_2263:
	setp.gt.s32	%p2618, %r98, -1;
	@%p2618 bra 	BB5_2266;

	cvt.rzi.f64.f64	%fd3905, %fd34;
	setp.neu.f64	%p2619, %fd3905, %fd34;
	selp.f64	%fd5883, 0dFFF8000000000000, %fd5883, %p2619;

BB5_2266:
	@%p2250 bra 	BB5_2267;

	add.f64 	%fd5884, %fd1156, %fd34;
	setp.gtu.f64	%p2623, %fd1157, 0d7FF0000000000000;
	@%p2623 bra 	BB5_2277;

	add.f64 	%fd5884, %fd1156, %fd34;
	abs.f64 	%fd3906, %fd34;
	setp.gtu.f64	%p2624, %fd3906, 0d7FF0000000000000;
	@%p2624 bra 	BB5_2277;

	and.b32  	%r3343, %r99, 2147483647;
	setp.ne.s32	%p2625, %r3343, 2146435072;
	@%p2625 bra 	BB5_2272;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3344, %temp}, %fd34;
	}
	setp.eq.s32	%p2626, %r3344, 0;
	@%p2626 bra 	BB5_2276;
	bra.uni 	BB5_2272;

BB5_2276:
	setp.gt.f64	%p2629, %fd1157, 0d3FF0000000000000;
	selp.b32	%r3353, 2146435072, 0, %p2629;
	xor.b32  	%r3354, %r3353, 2146435072;
	setp.lt.s32	%p2630, %r99, 0;
	selp.b32	%r3355, %r3354, %r3353, %p2630;
	setp.eq.f64	%p2631, %fd1156, 0dBFF0000000000000;
	selp.b32	%r3356, 1072693248, %r3355, %p2631;
	mov.u32 	%r3357, 0;
	mov.b64 	%fd5884, {%r3357, %r3356};
	bra.uni 	BB5_2277;

BB5_2267:
	mov.f64 	%fd5884, %fd5883;

BB5_2277:
	// Callseq Start 146
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1171;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd42;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1623, [retval0+0];
	
	//{
	}// Callseq End 146
	@!%p81 bra 	BB5_2279;
	bra.uni 	BB5_2278;

BB5_2278:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3358}, %fd1623;
	}
	xor.b32  	%r3359, %r3358, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3360, %temp}, %fd1623;
	}
	mov.b64 	%fd1623, {%r3360, %r3359};

BB5_2279:
	@%p1886 bra 	BB5_2282;
	bra.uni 	BB5_2280;

BB5_2282:
	selp.b32	%r3361, %r100, 0, %p1924;
	or.b32  	%r3362, %r3361, 2146435072;
	setp.lt.s32	%p2638, %r103, 0;
	selp.b32	%r3363, %r3362, %r3361, %p2638;
	mov.u32 	%r3364, 0;
	mov.b64 	%fd1623, {%r3364, %r3363};
	bra.uni 	BB5_2283;

BB5_2280:
	setp.gt.s32	%p2635, %r100, -1;
	@%p2635 bra 	BB5_2283;

	cvt.rzi.f64.f64	%fd3907, %fd42;
	setp.neu.f64	%p2636, %fd3907, %fd42;
	selp.f64	%fd1623, 0dFFF8000000000000, %fd1623, %p2636;

BB5_2283:
	add.f64 	%fd5887, %fd42, %fd1170;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3365}, %fd5887;
	}
	and.b32  	%r3366, %r3365, 2146435072;
	setp.ne.s32	%p2639, %r3366, 2146435072;
	@%p2639 bra 	BB5_2284;

	setp.gtu.f64	%p2640, %fd1171, 0d7FF0000000000000;
	@%p2640 bra 	BB5_2294;

	abs.f64 	%fd3908, %fd42;
	setp.gtu.f64	%p2641, %fd3908, 0d7FF0000000000000;
	@%p2641 bra 	BB5_2294;

	and.b32  	%r3367, %r103, 2147483647;
	setp.ne.s32	%p2642, %r3367, 2146435072;
	@%p2642 bra 	BB5_2289;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3368, %temp}, %fd42;
	}
	setp.eq.s32	%p2643, %r3368, 0;
	@%p2643 bra 	BB5_2293;
	bra.uni 	BB5_2289;

BB5_2293:
	setp.gt.f64	%p2646, %fd1171, 0d3FF0000000000000;
	selp.b32	%r3377, 2146435072, 0, %p2646;
	xor.b32  	%r3378, %r3377, 2146435072;
	setp.lt.s32	%p2647, %r103, 0;
	selp.b32	%r3379, %r3378, %r3377, %p2647;
	setp.eq.f64	%p2648, %fd1170, 0dBFF0000000000000;
	selp.b32	%r3380, 1072693248, %r3379, %p2648;
	mov.u32 	%r3381, 0;
	mov.b64 	%fd5887, {%r3381, %r3380};
	bra.uni 	BB5_2294;

BB5_2284:
	mov.f64 	%fd5887, %fd1623;

BB5_2294:
	selp.f64	%fd3909, 0d3FF0000000000000, %fd5887, %p1949;
	selp.f64	%fd3910, 0d3FF0000000000000, %fd5884, %p1906;
	mul.f64 	%fd3911, %fd36, %fd3910;
	mul.f64 	%fd1628, %fd3911, %fd3909;
	// Callseq Start 147
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1157;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd41;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1634, [retval0+0];
	
	//{
	}// Callseq End 147
	@!%p82 bra 	BB5_2296;
	bra.uni 	BB5_2295;

BB5_2295:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3382}, %fd1634;
	}
	xor.b32  	%r3383, %r3382, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3384, %temp}, %fd1634;
	}
	mov.b64 	%fd1634, {%r3384, %r3383};

BB5_2296:
	@%p1869 bra 	BB5_2299;
	bra.uni 	BB5_2297;

BB5_2299:
	selp.b32	%r3385, %r98, 0, %p1941;
	or.b32  	%r3386, %r3385, 2146435072;
	setp.lt.s32	%p2661, %r105, 0;
	selp.b32	%r3387, %r3386, %r3385, %p2661;
	mov.u32 	%r3388, 0;
	mov.b64 	%fd1634, {%r3388, %r3387};
	bra.uni 	BB5_2300;

BB5_2297:
	setp.gt.s32	%p2658, %r98, -1;
	@%p2658 bra 	BB5_2300;

	cvt.rzi.f64.f64	%fd3912, %fd41;
	setp.neu.f64	%p2659, %fd3912, %fd41;
	selp.f64	%fd1634, 0dFFF8000000000000, %fd1634, %p2659;

BB5_2300:
	add.f64 	%fd5890, %fd1156, %fd41;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3389}, %fd5890;
	}
	and.b32  	%r3390, %r3389, 2146435072;
	setp.ne.s32	%p2662, %r3390, 2146435072;
	@%p2662 bra 	BB5_2301;

	setp.gtu.f64	%p2663, %fd1157, 0d7FF0000000000000;
	@%p2663 bra 	BB5_2311;

	abs.f64 	%fd3913, %fd41;
	setp.gtu.f64	%p2664, %fd3913, 0d7FF0000000000000;
	@%p2664 bra 	BB5_2311;

	and.b32  	%r3391, %r105, 2147483647;
	setp.ne.s32	%p2665, %r3391, 2146435072;
	@%p2665 bra 	BB5_2306;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3392, %temp}, %fd41;
	}
	setp.eq.s32	%p2666, %r3392, 0;
	@%p2666 bra 	BB5_2310;
	bra.uni 	BB5_2306;

BB5_2310:
	setp.gt.f64	%p2669, %fd1157, 0d3FF0000000000000;
	selp.b32	%r3401, 2146435072, 0, %p2669;
	xor.b32  	%r3402, %r3401, 2146435072;
	setp.lt.s32	%p2670, %r105, 0;
	selp.b32	%r3403, %r3402, %r3401, %p2670;
	setp.eq.f64	%p2671, %fd1156, 0dBFF0000000000000;
	selp.b32	%r3404, 1072693248, %r3403, %p2671;
	mov.u32 	%r3405, 0;
	mov.b64 	%fd5890, {%r3405, %r3404};
	bra.uni 	BB5_2311;

BB5_2301:
	mov.f64 	%fd5890, %fd1634;

BB5_2311:
	selp.f64	%fd1639, 0d3FF0000000000000, %fd5890, %p1969;
	// Callseq Start 148
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1171;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5892, [retval0+0];
	
	//{
	}// Callseq End 148
	@!%p83 bra 	BB5_2313;
	bra.uni 	BB5_2312;

BB5_2312:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3406}, %fd5892;
	}
	xor.b32  	%r3407, %r3406, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3408, %temp}, %fd5892;
	}
	mov.b64 	%fd5892, {%r3408, %r3407};

BB5_2313:
	@%p1886 bra 	BB5_2316;
	bra.uni 	BB5_2314;

BB5_2316:
	selp.b32	%r3409, %r100, 0, %p1964;
	or.b32  	%r3410, %r3409, 2146435072;
	setp.lt.s32	%p2681, %r101, 0;
	selp.b32	%r3411, %r3410, %r3409, %p2681;
	mov.u32 	%r3412, 0;
	mov.b64 	%fd5892, {%r3412, %r3411};
	bra.uni 	BB5_2317;

BB5_2314:
	setp.gt.s32	%p2678, %r100, -1;
	@%p2678 bra 	BB5_2317;

	cvt.rzi.f64.f64	%fd3914, %fd36;
	setp.neu.f64	%p2679, %fd3914, %fd36;
	selp.f64	%fd5892, 0dFFF8000000000000, %fd5892, %p2679;

BB5_2317:
	@%p2267 bra 	BB5_2318;

	add.f64 	%fd5893, %fd36, %fd1170;
	setp.gtu.f64	%p2683, %fd1171, 0d7FF0000000000000;
	@%p2683 bra 	BB5_2328;

	add.f64 	%fd5893, %fd36, %fd1170;
	abs.f64 	%fd3915, %fd36;
	setp.gtu.f64	%p2684, %fd3915, 0d7FF0000000000000;
	@%p2684 bra 	BB5_2328;

	and.b32  	%r3415, %r101, 2147483647;
	setp.ne.s32	%p2685, %r3415, 2146435072;
	@%p2685 bra 	BB5_2323;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3416, %temp}, %fd36;
	}
	setp.eq.s32	%p2686, %r3416, 0;
	@%p2686 bra 	BB5_2327;
	bra.uni 	BB5_2323;

BB5_2327:
	setp.gt.f64	%p2689, %fd1171, 0d3FF0000000000000;
	selp.b32	%r3425, 2146435072, 0, %p2689;
	xor.b32  	%r3426, %r3425, 2146435072;
	setp.lt.s32	%p2690, %r101, 0;
	selp.b32	%r3427, %r3426, %r3425, %p2690;
	setp.eq.f64	%p2691, %fd1170, 0dBFF0000000000000;
	selp.b32	%r3428, 1072693248, %r3427, %p2691;
	mov.u32 	%r3429, 0;
	mov.b64 	%fd5893, {%r3429, %r3428};
	bra.uni 	BB5_2328;

BB5_2318:
	mov.f64 	%fd5893, %fd5892;

BB5_2328:
	selp.f64	%fd3916, 0d3FF0000000000000, %fd5893, %p1903;
	mul.f64 	%fd3917, %fd34, %fd1639;
	mul.f64 	%fd1650, %fd3917, %fd3916;
	@!%p92 bra 	BB5_2330;
	bra.uni 	BB5_2329;

BB5_2329:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3430}, %fd5895;
	}
	xor.b32  	%r3431, %r3430, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3432, %temp}, %fd5895;
	}
	mov.b64 	%fd5895, {%r3432, %r3431};

BB5_2330:
	@%p2167 bra 	BB5_2333;
	bra.uni 	BB5_2331;

BB5_2333:
	selp.b32	%r3433, %r119, 0, %p1790;
	or.b32  	%r3434, %r3433, 2146435072;
	setp.lt.s32	%p2699, %r89, 0;
	selp.b32	%r3435, %r3434, %r3433, %p2699;
	mov.u32 	%r3436, 0;
	mov.b64 	%fd5895, {%r3436, %r3435};
	bra.uni 	BB5_2334;

BB5_2331:
	setp.gt.s32	%p2696, %r119, -1;
	@%p2696 bra 	BB5_2334;

	cvt.rzi.f64.f64	%fd3918, %fd45;
	setp.neu.f64	%p2697, %fd3918, %fd45;
	selp.f64	%fd5895, 0dFFF8000000000000, %fd5895, %p2697;

BB5_2334:
	@%p2172 bra 	BB5_2335;

	add.f64 	%fd5896, %fd1326, %fd45;
	setp.gtu.f64	%p2701, %fd1328, 0d7FF0000000000000;
	@%p2701 bra 	BB5_2345;

	add.f64 	%fd5896, %fd1326, %fd45;
	abs.f64 	%fd3919, %fd45;
	setp.gtu.f64	%p2702, %fd3919, 0d7FF0000000000000;
	@%p2702 bra 	BB5_2345;

	and.b32  	%r3437, %r89, 2147483647;
	setp.ne.s32	%p2703, %r3437, 2146435072;
	@%p2703 bra 	BB5_2340;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3438, %temp}, %fd45;
	}
	setp.eq.s32	%p2704, %r3438, 0;
	@%p2704 bra 	BB5_2344;
	bra.uni 	BB5_2340;

BB5_2344:
	setp.gt.f64	%p2707, %fd1328, 0d3FF0000000000000;
	selp.b32	%r3447, 2146435072, 0, %p2707;
	xor.b32  	%r3448, %r3447, 2146435072;
	setp.lt.s32	%p2708, %r89, 0;
	selp.b32	%r3449, %r3448, %r3447, %p2708;
	setp.eq.f64	%p2709, %fd1326, 0dBFF0000000000000;
	selp.b32	%r3450, 1072693248, %r3449, %p2709;
	mov.u32 	%r3451, 0;
	mov.b64 	%fd5896, {%r3451, %r3450};
	bra.uni 	BB5_2345;

BB5_2335:
	mov.f64 	%fd5896, %fd5895;

BB5_2345:
	@!%p93 bra 	BB5_2347;
	bra.uni 	BB5_2346;

BB5_2346:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3452}, %fd5898;
	}
	xor.b32  	%r3453, %r3452, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3454, %temp}, %fd5898;
	}
	mov.b64 	%fd5898, {%r3454, %r3453};

BB5_2347:
	@%p2184 bra 	BB5_2350;
	bra.uni 	BB5_2348;

BB5_2350:
	selp.b32	%r3455, %r121, 0, %p1807;
	or.b32  	%r3456, %r3455, 2146435072;
	setp.lt.s32	%p2714, %r91, 0;
	selp.b32	%r3457, %r3456, %r3455, %p2714;
	mov.u32 	%r3458, 0;
	mov.b64 	%fd5898, {%r3458, %r3457};
	bra.uni 	BB5_2351;

BB5_2348:
	setp.gt.s32	%p2711, %r121, -1;
	@%p2711 bra 	BB5_2351;

	cvt.rzi.f64.f64	%fd3920, %fd44;
	setp.neu.f64	%p2712, %fd3920, %fd44;
	selp.f64	%fd5898, 0dFFF8000000000000, %fd5898, %p2712;

BB5_2351:
	@%p2189 bra 	BB5_2352;

	add.f64 	%fd5899, %fd44, %fd1327;
	setp.gtu.f64	%p2716, %fd1340, 0d7FF0000000000000;
	@%p2716 bra 	BB5_2362;

	add.f64 	%fd5899, %fd44, %fd1327;
	abs.f64 	%fd3921, %fd44;
	setp.gtu.f64	%p2717, %fd3921, 0d7FF0000000000000;
	@%p2717 bra 	BB5_2362;

	and.b32  	%r3459, %r91, 2147483647;
	setp.ne.s32	%p2718, %r3459, 2146435072;
	@%p2718 bra 	BB5_2357;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3460, %temp}, %fd44;
	}
	setp.eq.s32	%p2719, %r3460, 0;
	@%p2719 bra 	BB5_2361;
	bra.uni 	BB5_2357;

BB5_2361:
	setp.gt.f64	%p2722, %fd1340, 0d3FF0000000000000;
	selp.b32	%r3469, 2146435072, 0, %p2722;
	xor.b32  	%r3470, %r3469, 2146435072;
	setp.lt.s32	%p2723, %r91, 0;
	selp.b32	%r3471, %r3470, %r3469, %p2723;
	setp.eq.f64	%p2724, %fd1327, 0dBFF0000000000000;
	selp.b32	%r3472, 1072693248, %r3471, %p2724;
	mov.u32 	%r3473, 0;
	mov.b64 	%fd5899, {%r3473, %r3472};
	bra.uni 	BB5_2362;

BB5_2352:
	mov.f64 	%fd5899, %fd5898;

BB5_2362:
	selp.f64	%fd3922, 0d3FF0000000000000, %fd5899, %p2201;
	selp.f64	%fd3923, 0d3FF0000000000000, %fd5896, %p2204;
	mul.f64 	%fd3924, %fd43, %fd3923;
	mul.f64 	%fd1671, %fd3924, %fd3922;
	@!%p94 bra 	BB5_2364;
	bra.uni 	BB5_2363;

BB5_2363:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3474}, %fd5901;
	}
	xor.b32  	%r3475, %r3474, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3476, %temp}, %fd5901;
	}
	mov.b64 	%fd5901, {%r3476, %r3475};

BB5_2364:
	@%p2167 bra 	BB5_2367;
	bra.uni 	BB5_2365;

BB5_2367:
	selp.b32	%r3477, %r119, 0, %p1826;
	or.b32  	%r3478, %r3477, 2146435072;
	setp.lt.s32	%p2735, %r94, 0;
	selp.b32	%r3479, %r3478, %r3477, %p2735;
	mov.u32 	%r3480, 0;
	mov.b64 	%fd5901, {%r3480, %r3479};
	bra.uni 	BB5_2368;

BB5_2365:
	setp.gt.s32	%p2732, %r119, -1;
	@%p2732 bra 	BB5_2368;

	cvt.rzi.f64.f64	%fd3925, %fd46;
	setp.neu.f64	%p2733, %fd3925, %fd46;
	selp.f64	%fd5901, 0dFFF8000000000000, %fd5901, %p2733;

BB5_2368:
	@%p2212 bra 	BB5_2369;

	add.f64 	%fd5902, %fd1326, %fd46;
	setp.gtu.f64	%p2737, %fd1328, 0d7FF0000000000000;
	@%p2737 bra 	BB5_2379;

	add.f64 	%fd5902, %fd1326, %fd46;
	abs.f64 	%fd3926, %fd46;
	setp.gtu.f64	%p2738, %fd3926, 0d7FF0000000000000;
	@%p2738 bra 	BB5_2379;

	and.b32  	%r3481, %r94, 2147483647;
	setp.ne.s32	%p2739, %r3481, 2146435072;
	@%p2739 bra 	BB5_2374;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3482, %temp}, %fd46;
	}
	setp.eq.s32	%p2740, %r3482, 0;
	@%p2740 bra 	BB5_2378;
	bra.uni 	BB5_2374;

BB5_2378:
	setp.gt.f64	%p2743, %fd1328, 0d3FF0000000000000;
	selp.b32	%r3491, 2146435072, 0, %p2743;
	xor.b32  	%r3492, %r3491, 2146435072;
	setp.lt.s32	%p2744, %r94, 0;
	selp.b32	%r3493, %r3492, %r3491, %p2744;
	setp.eq.f64	%p2745, %fd1326, 0dBFF0000000000000;
	selp.b32	%r3494, 1072693248, %r3493, %p2745;
	mov.u32 	%r3495, 0;
	mov.b64 	%fd5902, {%r3495, %r3494};
	bra.uni 	BB5_2379;

BB5_2369:
	mov.f64 	%fd5902, %fd5901;

BB5_2379:
	selp.f64	%fd1682, 0d3FF0000000000000, %fd5902, %p95;
	@!%p96 bra 	BB5_2381;
	bra.uni 	BB5_2380;

BB5_2380:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3496}, %fd5904;
	}
	xor.b32  	%r3497, %r3496, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3498, %temp}, %fd5904;
	}
	mov.b64 	%fd5904, {%r3498, %r3497};

BB5_2381:
	@%p2184 bra 	BB5_2384;
	bra.uni 	BB5_2382;

BB5_2384:
	selp.b32	%r3499, %r121, 0, %p1848;
	or.b32  	%r3500, %r3499, 2146435072;
	setp.lt.s32	%p2750, %r96, 0;
	selp.b32	%r3501, %r3500, %r3499, %p2750;
	mov.u32 	%r3502, 0;
	mov.b64 	%fd5904, {%r3502, %r3501};
	bra.uni 	BB5_2385;

BB5_2382:
	setp.gt.s32	%p2747, %r121, -1;
	@%p2747 bra 	BB5_2385;

	cvt.rzi.f64.f64	%fd3927, %fd43;
	setp.neu.f64	%p2748, %fd3927, %fd43;
	selp.f64	%fd5904, 0dFFF8000000000000, %fd5904, %p2748;

BB5_2385:
	@%p2231 bra 	BB5_2386;

	add.f64 	%fd5905, %fd43, %fd1327;
	setp.gtu.f64	%p2752, %fd1340, 0d7FF0000000000000;
	@%p2752 bra 	BB5_2396;

	add.f64 	%fd5905, %fd43, %fd1327;
	abs.f64 	%fd3928, %fd43;
	setp.gtu.f64	%p2753, %fd3928, 0d7FF0000000000000;
	@%p2753 bra 	BB5_2396;

	and.b32  	%r3503, %r96, 2147483647;
	setp.ne.s32	%p2754, %r3503, 2146435072;
	@%p2754 bra 	BB5_2391;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3504, %temp}, %fd43;
	}
	setp.eq.s32	%p2755, %r3504, 0;
	@%p2755 bra 	BB5_2395;
	bra.uni 	BB5_2391;

BB5_2395:
	setp.gt.f64	%p2758, %fd1340, 0d3FF0000000000000;
	selp.b32	%r3513, 2146435072, 0, %p2758;
	xor.b32  	%r3514, %r3513, 2146435072;
	setp.lt.s32	%p2759, %r96, 0;
	selp.b32	%r3515, %r3514, %r3513, %p2759;
	setp.eq.f64	%p2760, %fd1327, 0dBFF0000000000000;
	selp.b32	%r3516, 1072693248, %r3515, %p2760;
	mov.u32 	%r3517, 0;
	mov.b64 	%fd5905, {%r3517, %r3516};
	bra.uni 	BB5_2396;

BB5_2386:
	mov.f64 	%fd5905, %fd5904;

BB5_2396:
	selp.f64	%fd3929, 0d3FF0000000000000, %fd5905, %p97;
	mul.f64 	%fd3930, %fd45, %fd1682;
	mul.f64 	%fd3931, %fd3930, %fd3929;
	sub.f64 	%fd3932, %fd1628, %fd1650;
	mul.f64 	%fd3933, %fd1525, %fd3932;
	sub.f64 	%fd3934, %fd1671, %fd3931;
	mul.f64 	%fd3935, %fd3933, %fd3934;
	mul.f64 	%fd3936, %fd112, %fd3935;
	div.rn.f64 	%fd3937, %fd3936, %fd1255;
	add.f64 	%fd1693, %fd1603, %fd3937;
	div.rn.f64 	%fd6245, %fd1524, %fd1255;
	mul.f64 	%fd3938, %fd112, %fd1402;
	div.rn.f64 	%fd6243, %fd3938, %fd1255;
	mul.f64 	%fd6246, %fd1693, 0d3FE0000000000000;
	mov.f64 	%fd6247, %fd6246;
	bra.uni 	BB5_4312;

BB5_517:
	and.b32  	%r941, %r25, 2147483647;
	setp.ne.s32	%p748, %r941, 2146435072;
	@%p748 bra 	BB5_518;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r942, %temp}, %fd298;
	}
	setp.ne.s32	%p749, %r942, 0;
	mov.f64 	%fd5574, %fd5573;
	@%p749 bra 	BB5_522;

	shr.s32 	%r943, %r26, 31;
	and.b32  	%r944, %r943, -2146435072;
	add.s32 	%r945, %r944, 2146435072;
	or.b32  	%r946, %r945, -2147483648;
	selp.b32	%r947, %r946, %r945, %p17;
	mov.u32 	%r948, 0;
	mov.b64 	%fd5574, {%r948, %r947};
	bra.uni 	BB5_522;

BB5_3431:
	and.b32  	%r4896, %r98, 2147483647;
	setp.ne.s32	%p3812, %r4896, 2146435072;
	@%p3812 bra 	BB5_3432;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4897, %temp}, %fd1156;
	}
	setp.ne.s32	%p3813, %r4897, 0;
	mov.f64 	%fd6088, %fd6087;
	@%p3813 bra 	BB5_3436;

	shr.s32 	%r4898, %r99, 31;
	and.b32  	%r4899, %r4898, -2146435072;
	add.s32 	%r4900, %r4899, 2146435072;
	or.b32  	%r4901, %r4900, -2147483648;
	selp.b32	%r4902, %r4901, %r4900, %p80;
	mov.u32 	%r4903, 0;
	mov.b64 	%fd6088, {%r4903, %r4902};
	bra.uni 	BB5_3436;

BB5_534:
	and.b32  	%r967, %r28, 2147483647;
	setp.ne.s32	%p767, %r967, 2146435072;
	@%p767 bra 	BB5_535;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r968, %temp}, %fd310;
	}
	setp.ne.s32	%p768, %r968, 0;
	mov.f64 	%fd5577, %fd499;
	@%p768 bra 	BB5_539;

	shr.s32 	%r969, %r40, 31;
	and.b32  	%r970, %r969, -2146435072;
	add.s32 	%r971, %r970, 2146435072;
	or.b32  	%r972, %r971, -2147483648;
	selp.b32	%r973, %r972, %r971, %p31;
	mov.u32 	%r974, 0;
	mov.b64 	%fd5577, {%r974, %r973};
	bra.uni 	BB5_539;

BB5_3448:
	and.b32  	%r4922, %r100, 2147483647;
	setp.ne.s32	%p3831, %r4922, 2146435072;
	@%p3831 bra 	BB5_3449;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4923, %temp}, %fd1170;
	}
	setp.ne.s32	%p3832, %r4923, 0;
	mov.f64 	%fd6091, %fd2325;
	@%p3832 bra 	BB5_3453;

	shr.s32 	%r4924, %r160, 31;
	and.b32  	%r4925, %r4924, -2146435072;
	add.s32 	%r4926, %r4925, 2146435072;
	or.b32  	%r4927, %r4926, -2147483648;
	selp.b32	%r4928, %r4927, %r4926, %p145;
	mov.u32 	%r4929, 0;
	mov.b64 	%fd6091, {%r4929, %r4928};
	bra.uni 	BB5_3453;

BB5_551:
	and.b32  	%r993, %r25, 2147483647;
	setp.ne.s32	%p787, %r993, 2146435072;
	@%p787 bra 	BB5_552;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r994, %temp}, %fd298;
	}
	setp.ne.s32	%p788, %r994, 0;
	mov.f64 	%fd5580, %fd510;
	@%p788 bra 	BB5_556;

	shr.s32 	%r995, %r41, 31;
	and.b32  	%r996, %r995, -2146435072;
	add.s32 	%r997, %r996, 2146435072;
	or.b32  	%r998, %r997, -2147483648;
	selp.b32	%r999, %r998, %r997, %p32;
	mov.u32 	%r1000, 0;
	mov.b64 	%fd5580, {%r1000, %r999};
	bra.uni 	BB5_556;

BB5_3465:
	and.b32  	%r4948, %r98, 2147483647;
	setp.ne.s32	%p3851, %r4948, 2146435072;
	@%p3851 bra 	BB5_3466;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4949, %temp}, %fd1156;
	}
	setp.ne.s32	%p3852, %r4949, 0;
	mov.f64 	%fd6094, %fd2336;
	@%p3852 bra 	BB5_3470;

	shr.s32 	%r4950, %r161, 31;
	and.b32  	%r4951, %r4950, -2146435072;
	add.s32 	%r4952, %r4951, 2146435072;
	or.b32  	%r4953, %r4952, -2147483648;
	selp.b32	%r4954, %r4953, %r4952, %p146;
	mov.u32 	%r4955, 0;
	mov.b64 	%fd6094, {%r4955, %r4954};
	bra.uni 	BB5_3470;

BB5_568:
	and.b32  	%r1016, %r28, 2147483647;
	setp.ne.s32	%p804, %r1016, 2146435072;
	@%p804 bra 	BB5_569;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1017, %temp}, %fd310;
	}
	setp.ne.s32	%p805, %r1017, 0;
	mov.f64 	%fd5583, %fd5582;
	@%p805 bra 	BB5_573;

	shr.s32 	%r1018, %r29, 31;
	and.b32  	%r1019, %r1018, -2146435072;
	add.s32 	%r1020, %r1019, 2146435072;
	or.b32  	%r1021, %r1020, -2147483648;
	selp.b32	%r1022, %r1021, %r1020, %p19;
	mov.u32 	%r1023, 0;
	mov.b64 	%fd5583, {%r1023, %r1022};
	bra.uni 	BB5_573;

BB5_3482:
	and.b32  	%r4971, %r100, 2147483647;
	setp.ne.s32	%p3868, %r4971, 2146435072;
	@%p3868 bra 	BB5_3483;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4972, %temp}, %fd1170;
	}
	setp.ne.s32	%p3869, %r4972, 0;
	mov.f64 	%fd6097, %fd6096;
	@%p3869 bra 	BB5_3487;

	shr.s32 	%r4973, %r101, 31;
	and.b32  	%r4974, %r4973, -2146435072;
	add.s32 	%r4975, %r4974, 2146435072;
	or.b32  	%r4976, %r4975, -2147483648;
	selp.b32	%r4977, %r4976, %r4975, %p83;
	mov.u32 	%r4978, 0;
	mov.b64 	%fd6097, {%r4978, %r4977};
	bra.uni 	BB5_3487;

BB5_585:
	and.b32  	%r1039, %r25, 2147483647;
	setp.ne.s32	%p826, %r1039, 2146435072;
	@%p826 bra 	BB5_586;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1040, %temp}, %fd298;
	}
	setp.ne.s32	%p827, %r1040, 0;
	mov.f64 	%fd5586, %fd5585;
	@%p827 bra 	BB5_590;

	shr.s32 	%r1041, %r32, 31;
	and.b32  	%r1042, %r1041, -2146435072;
	add.s32 	%r1043, %r1042, 2146435072;
	or.b32  	%r1044, %r1043, -2147483648;
	selp.b32	%r1045, %r1044, %r1043, %p22;
	mov.u32 	%r1046, 0;
	mov.b64 	%fd5586, {%r1046, %r1045};
	bra.uni 	BB5_590;

BB5_3499:
	and.b32  	%r4994, %r98, 2147483647;
	setp.ne.s32	%p3890, %r4994, 2146435072;
	@%p3890 bra 	BB5_3500;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4995, %temp}, %fd1156;
	}
	setp.ne.s32	%p3891, %r4995, 0;
	mov.f64 	%fd6100, %fd6099;
	@%p3891 bra 	BB5_3504;

	shr.s32 	%r4996, %r105, 31;
	and.b32  	%r4997, %r4996, -2146435072;
	add.s32 	%r4998, %r4997, 2146435072;
	or.b32  	%r4999, %r4998, -2147483648;
	selp.b32	%r5000, %r4999, %r4998, %p82;
	mov.u32 	%r5001, 0;
	mov.b64 	%fd6100, {%r5001, %r5000};
	bra.uni 	BB5_3504;

BB5_602:
	and.b32  	%r1062, %r28, 2147483647;
	setp.ne.s32	%p845, %r1062, 2146435072;
	@%p845 bra 	BB5_603;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1063, %temp}, %fd310;
	}
	setp.ne.s32	%p846, %r1063, 0;
	mov.f64 	%fd5589, %fd5588;
	@%p846 bra 	BB5_607;

	shr.s32 	%r1064, %r31, 31;
	and.b32  	%r1065, %r1064, -2146435072;
	add.s32 	%r1066, %r1065, 2146435072;
	or.b32  	%r1067, %r1066, -2147483648;
	selp.b32	%r1068, %r1067, %r1066, %p21;
	mov.u32 	%r1069, 0;
	mov.b64 	%fd5589, {%r1069, %r1068};
	bra.uni 	BB5_607;

BB5_3516:
	and.b32  	%r5017, %r100, 2147483647;
	setp.ne.s32	%p3909, %r5017, 2146435072;
	@%p3909 bra 	BB5_3517;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5018, %temp}, %fd1170;
	}
	setp.ne.s32	%p3910, %r5018, 0;
	mov.f64 	%fd6103, %fd6102;
	@%p3910 bra 	BB5_3521;

	shr.s32 	%r5019, %r103, 31;
	and.b32  	%r5020, %r5019, -2146435072;
	add.s32 	%r5021, %r5020, 2146435072;
	or.b32  	%r5022, %r5021, -2147483648;
	selp.b32	%r5023, %r5022, %r5021, %p81;
	mov.u32 	%r5024, 0;
	mov.b64 	%fd6103, {%r5024, %r5023};
	bra.uni 	BB5_3521;

BB5_619:
	and.b32  	%r1084, %r15, 2147483647;
	setp.ne.s32	%p862, %r1084, 2146435072;
	@%p862 bra 	BB5_620;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1085, %temp}, %fd249;
	}
	setp.ne.s32	%p863, %r1085, 0;
	mov.f64 	%fd5592, %fd5591;
	@%p863 bra 	BB5_624;

	shr.s32 	%r1086, %r16, 31;
	and.b32  	%r1087, %r1086, -2146435072;
	add.s32 	%r1088, %r1087, 2146435072;
	or.b32  	%r1089, %r1088, -2147483648;
	selp.b32	%r1090, %r1089, %r1088, %p9;
	mov.u32 	%r1091, 0;
	mov.b64 	%fd5592, {%r1091, %r1090};
	bra.uni 	BB5_624;

BB5_3533:
	and.b32  	%r5039, %r88, 2147483647;
	setp.ne.s32	%p3929, %r5039, 2146435072;
	@%p3929 bra 	BB5_3534;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5040, %temp}, %fd1110;
	}
	setp.ne.s32	%p3930, %r5040, 0;
	mov.f64 	%fd1236, %fd1230;
	@%p3930 bra 	BB5_3538;

	shr.s32 	%r5041, %r89, 31;
	and.b32  	%r5042, %r5041, -2146435072;
	add.s32 	%r5043, %r5042, 2146435072;
	or.b32  	%r5044, %r5043, -2147483648;
	selp.b32	%r5045, %r5044, %r5043, %p1989;
	mov.u32 	%r5046, 0;
	mov.b64 	%fd1236, {%r5046, %r5045};
	bra.uni 	BB5_3538;

BB5_636:
	and.b32  	%r1106, %r19, 2147483647;
	setp.ne.s32	%p877, %r1106, 2146435072;
	@%p877 bra 	BB5_637;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1107, %temp}, %fd250;
	}
	setp.ne.s32	%p878, %r1107, 0;
	mov.f64 	%fd5595, %fd5594;
	@%p878 bra 	BB5_641;

	shr.s32 	%r1108, %r23, 31;
	and.b32  	%r1109, %r1108, -2146435072;
	add.s32 	%r1110, %r1109, 2146435072;
	or.b32  	%r1111, %r1110, -2147483648;
	selp.b32	%r1112, %r1111, %r1110, %p15;
	mov.u32 	%r1113, 0;
	mov.b64 	%fd5595, {%r1113, %r1112};
	bra.uni 	BB5_641;

BB5_3550:
	and.b32  	%r5061, %r92, 2147483647;
	setp.ne.s32	%p3947, %r5061, 2146435072;
	@%p3947 bra 	BB5_3551;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5062, %temp}, %fd1111;
	}
	setp.ne.s32	%p3948, %r5062, 0;
	mov.f64 	%fd1249, %fd1243;
	@%p3948 bra 	BB5_3555;

	shr.s32 	%r5063, %r96, 31;
	and.b32  	%r5064, %r5063, -2146435072;
	add.s32 	%r5065, %r5064, 2146435072;
	or.b32  	%r5066, %r5065, -2147483648;
	selp.b32	%r5067, %r5066, %r5065, %p84;
	mov.u32 	%r5068, 0;
	mov.b64 	%fd1249, {%r5068, %r5067};
	bra.uni 	BB5_3555;

BB5_653:
	and.b32  	%r1128, %r25, 2147483647;
	setp.ne.s32	%p892, %r1128, 2146435072;
	@%p892 bra 	BB5_654;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1129, %temp}, %fd298;
	}
	setp.ne.s32	%p893, %r1129, 0;
	mov.f64 	%fd5598, %fd5597;
	@%p893 bra 	BB5_658;

	shr.s32 	%r1130, %r26, 31;
	and.b32  	%r1131, %r1130, -2146435072;
	add.s32 	%r1132, %r1131, 2146435072;
	or.b32  	%r1133, %r1132, -2147483648;
	selp.b32	%r1134, %r1133, %r1132, %p17;
	mov.u32 	%r1135, 0;
	mov.b64 	%fd5598, {%r1135, %r1134};
	bra.uni 	BB5_658;

BB5_3567:
	and.b32  	%r5083, %r98, 2147483647;
	setp.ne.s32	%p3965, %r5083, 2146435072;
	@%p3965 bra 	BB5_3568;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5084, %temp}, %fd1156;
	}
	setp.ne.s32	%p3966, %r5084, 0;
	mov.f64 	%fd6112, %fd2394;
	@%p3966 bra 	BB5_3572;

	shr.s32 	%r5085, %r99, 31;
	and.b32  	%r5086, %r5085, -2146435072;
	add.s32 	%r5087, %r5086, 2146435072;
	or.b32  	%r5088, %r5087, -2147483648;
	selp.b32	%r5089, %r5088, %r5087, %p80;
	mov.u32 	%r5090, 0;
	mov.b64 	%fd6112, {%r5090, %r5089};
	bra.uni 	BB5_3572;

BB5_670:
	and.b32  	%r1150, %r28, 2147483647;
	setp.ne.s32	%p907, %r1150, 2146435072;
	@%p907 bra 	BB5_671;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1151, %temp}, %fd310;
	}
	setp.ne.s32	%p908, %r1151, 0;
	mov.f64 	%fd5601, %fd576;
	@%p908 bra 	BB5_675;

	shr.s32 	%r1152, %r31, 31;
	and.b32  	%r1153, %r1152, -2146435072;
	add.s32 	%r1154, %r1153, 2146435072;
	or.b32  	%r1155, %r1154, -2147483648;
	selp.b32	%r1156, %r1155, %r1154, %p21;
	mov.u32 	%r1157, 0;
	mov.b64 	%fd5601, {%r1157, %r1156};
	bra.uni 	BB5_675;

BB5_3584:
	and.b32  	%r5105, %r100, 2147483647;
	setp.ne.s32	%p3980, %r5105, 2146435072;
	@%p3980 bra 	BB5_3585;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5106, %temp}, %fd1170;
	}
	setp.ne.s32	%p3981, %r5106, 0;
	mov.f64 	%fd6115, %fd2403;
	@%p3981 bra 	BB5_3589;

	shr.s32 	%r5107, %r103, 31;
	and.b32  	%r5108, %r5107, -2146435072;
	add.s32 	%r5109, %r5108, 2146435072;
	or.b32  	%r5110, %r5109, -2147483648;
	selp.b32	%r5111, %r5110, %r5109, %p81;
	mov.u32 	%r5112, 0;
	mov.b64 	%fd6115, {%r5112, %r5111};
	bra.uni 	BB5_3589;

BB5_687:
	and.b32  	%r1172, %r25, 2147483647;
	setp.ne.s32	%p922, %r1172, 2146435072;
	@%p922 bra 	BB5_688;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1173, %temp}, %fd298;
	}
	setp.ne.s32	%p923, %r1173, 0;
	mov.f64 	%fd5604, %fd585;
	@%p923 bra 	BB5_692;

	shr.s32 	%r1174, %r32, 31;
	and.b32  	%r1175, %r1174, -2146435072;
	add.s32 	%r1176, %r1175, 2146435072;
	or.b32  	%r1177, %r1176, -2147483648;
	selp.b32	%r1178, %r1177, %r1176, %p22;
	mov.u32 	%r1179, 0;
	mov.b64 	%fd5604, {%r1179, %r1178};
	bra.uni 	BB5_692;

BB5_3601:
	and.b32  	%r5127, %r98, 2147483647;
	setp.ne.s32	%p3995, %r5127, 2146435072;
	@%p3995 bra 	BB5_3602;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5128, %temp}, %fd1156;
	}
	setp.ne.s32	%p3996, %r5128, 0;
	mov.f64 	%fd6118, %fd2412;
	@%p3996 bra 	BB5_3606;

	shr.s32 	%r5129, %r105, 31;
	and.b32  	%r5130, %r5129, -2146435072;
	add.s32 	%r5131, %r5130, 2146435072;
	or.b32  	%r5132, %r5131, -2147483648;
	selp.b32	%r5133, %r5132, %r5131, %p82;
	mov.u32 	%r5134, 0;
	mov.b64 	%fd6118, {%r5134, %r5133};
	bra.uni 	BB5_3606;

BB5_704:
	and.b32  	%r1194, %r28, 2147483647;
	setp.ne.s32	%p937, %r1194, 2146435072;
	@%p937 bra 	BB5_705;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1195, %temp}, %fd310;
	}
	setp.ne.s32	%p938, %r1195, 0;
	mov.f64 	%fd5607, %fd5606;
	@%p938 bra 	BB5_709;

	shr.s32 	%r1196, %r29, 31;
	and.b32  	%r1197, %r1196, -2146435072;
	add.s32 	%r1198, %r1197, 2146435072;
	or.b32  	%r1199, %r1198, -2147483648;
	selp.b32	%r1200, %r1199, %r1198, %p19;
	mov.u32 	%r1201, 0;
	mov.b64 	%fd5607, {%r1201, %r1200};
	bra.uni 	BB5_709;

BB5_3618:
	and.b32  	%r5149, %r100, 2147483647;
	setp.ne.s32	%p4010, %r5149, 2146435072;
	@%p4010 bra 	BB5_3619;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5150, %temp}, %fd1170;
	}
	setp.ne.s32	%p4011, %r5150, 0;
	mov.f64 	%fd6121, %fd2421;
	@%p4011 bra 	BB5_3623;

	shr.s32 	%r5151, %r101, 31;
	and.b32  	%r5152, %r5151, -2146435072;
	add.s32 	%r5153, %r5152, 2146435072;
	or.b32  	%r5154, %r5153, -2147483648;
	selp.b32	%r5155, %r5154, %r5153, %p83;
	mov.u32 	%r5156, 0;
	mov.b64 	%fd6121, {%r5156, %r5155};
	bra.uni 	BB5_3623;

BB5_721:
	and.b32  	%r1216, %r15, 2147483647;
	setp.ne.s32	%p952, %r1216, 2146435072;
	@%p952 bra 	BB5_722;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1217, %temp}, %fd249;
	}
	setp.ne.s32	%p953, %r1217, 0;
	mov.f64 	%fd5610, %fd5609;
	@%p953 bra 	BB5_726;

	shr.s32 	%r1218, %r16, 31;
	and.b32  	%r1219, %r1218, -2146435072;
	add.s32 	%r1220, %r1219, 2146435072;
	or.b32  	%r1221, %r1220, -2147483648;
	selp.b32	%r1222, %r1221, %r1220, %p9;
	mov.u32 	%r1223, 0;
	mov.b64 	%fd5610, {%r1223, %r1222};
	bra.uni 	BB5_726;

BB5_3635:
	and.b32  	%r5171, %r88, 2147483647;
	setp.ne.s32	%p4025, %r5171, 2146435072;
	@%p4025 bra 	BB5_3636;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5172, %temp}, %fd1110;
	}
	setp.ne.s32	%p4026, %r5172, 0;
	mov.f64 	%fd6124, %fd6123;
	@%p4026 bra 	BB5_3640;

	shr.s32 	%r5173, %r89, 31;
	and.b32  	%r5174, %r5173, -2146435072;
	add.s32 	%r5175, %r5174, 2146435072;
	or.b32  	%r5176, %r5175, -2147483648;
	selp.b32	%r5177, %r5176, %r5175, %p71;
	mov.u32 	%r5178, 0;
	mov.b64 	%fd6124, {%r5178, %r5177};
	bra.uni 	BB5_3640;

BB5_738:
	and.b32  	%r1238, %r19, 2147483647;
	setp.ne.s32	%p967, %r1238, 2146435072;
	@%p967 bra 	BB5_739;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1239, %temp}, %fd250;
	}
	setp.ne.s32	%p968, %r1239, 0;
	mov.f64 	%fd5613, %fd5612;
	@%p968 bra 	BB5_743;

	shr.s32 	%r1240, %r18, 31;
	and.b32  	%r1241, %r1240, -2146435072;
	add.s32 	%r1242, %r1241, 2146435072;
	or.b32  	%r1243, %r1242, -2147483648;
	selp.b32	%r1244, %r1243, %r1242, %p11;
	mov.u32 	%r1245, 0;
	mov.b64 	%fd5613, {%r1245, %r1244};
	bra.uni 	BB5_743;

BB5_3652:
	and.b32  	%r5193, %r92, 2147483647;
	setp.ne.s32	%p4040, %r5193, 2146435072;
	@%p4040 bra 	BB5_3653;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5194, %temp}, %fd1111;
	}
	setp.ne.s32	%p4041, %r5194, 0;
	mov.f64 	%fd6127, %fd6126;
	@%p4041 bra 	BB5_3657;

	shr.s32 	%r5195, %r91, 31;
	and.b32  	%r5196, %r5195, -2146435072;
	add.s32 	%r5197, %r5196, 2146435072;
	or.b32  	%r5198, %r5197, -2147483648;
	selp.b32	%r5199, %r5198, %r5197, %p72;
	mov.u32 	%r5200, 0;
	mov.b64 	%fd6127, {%r5200, %r5199};
	bra.uni 	BB5_3657;

BB5_755:
	and.b32  	%r1260, %r15, 2147483647;
	setp.ne.s32	%p982, %r1260, 2146435072;
	@%p982 bra 	BB5_756;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1261, %temp}, %fd249;
	}
	setp.ne.s32	%p983, %r1261, 0;
	mov.f64 	%fd5616, %fd5615;
	@%p983 bra 	BB5_760;

	shr.s32 	%r1262, %r21, 31;
	and.b32  	%r1263, %r1262, -2146435072;
	add.s32 	%r1264, %r1263, 2146435072;
	or.b32  	%r1265, %r1264, -2147483648;
	selp.b32	%r1266, %r1265, %r1264, %p13;
	mov.u32 	%r1267, 0;
	mov.b64 	%fd5616, {%r1267, %r1266};
	bra.uni 	BB5_760;

BB5_3669:
	and.b32  	%r5215, %r88, 2147483647;
	setp.ne.s32	%p4058, %r5215, 2146435072;
	@%p4058 bra 	BB5_3670;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5216, %temp}, %fd1110;
	}
	setp.ne.s32	%p4059, %r5216, 0;
	mov.f64 	%fd6130, %fd6129;
	@%p4059 bra 	BB5_3674;

	shr.s32 	%r5217, %r94, 31;
	and.b32  	%r5218, %r5217, -2146435072;
	add.s32 	%r5219, %r5218, 2146435072;
	or.b32  	%r5220, %r5219, -2147483648;
	selp.b32	%r5221, %r5220, %r5219, %p74;
	mov.u32 	%r5222, 0;
	mov.b64 	%fd6130, {%r5222, %r5221};
	bra.uni 	BB5_3674;

BB5_772:
	and.b32  	%r1282, %r19, 2147483647;
	setp.ne.s32	%p997, %r1282, 2146435072;
	@%p997 bra 	BB5_773;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1283, %temp}, %fd250;
	}
	setp.ne.s32	%p998, %r1283, 0;
	mov.f64 	%fd5619, %fd5618;
	@%p998 bra 	BB5_777;

	shr.s32 	%r1284, %r23, 31;
	and.b32  	%r1285, %r1284, -2146435072;
	add.s32 	%r1286, %r1285, 2146435072;
	or.b32  	%r1287, %r1286, -2147483648;
	selp.b32	%r1288, %r1287, %r1286, %p15;
	mov.u32 	%r1289, 0;
	mov.b64 	%fd5619, {%r1289, %r1288};
	bra.uni 	BB5_777;

BB5_3686:
	and.b32  	%r5237, %r92, 2147483647;
	setp.ne.s32	%p4073, %r5237, 2146435072;
	@%p4073 bra 	BB5_3687;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5238, %temp}, %fd1111;
	}
	setp.ne.s32	%p4074, %r5238, 0;
	mov.f64 	%fd6133, %fd6132;
	@%p4074 bra 	BB5_3691;

	shr.s32 	%r5239, %r96, 31;
	and.b32  	%r5240, %r5239, -2146435072;
	add.s32 	%r5241, %r5240, 2146435072;
	or.b32  	%r5242, %r5241, -2147483648;
	selp.b32	%r5243, %r5242, %r5241, %p76;
	mov.u32 	%r5244, 0;
	mov.b64 	%fd6133, {%r5244, %r5243};
	bra.uni 	BB5_3691;

BB5_789:
	and.b32  	%r1304, %r15, 2147483647;
	setp.ne.s32	%p1012, %r1304, 2146435072;
	@%p1012 bra 	BB5_790;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1305, %temp}, %fd249;
	}
	setp.ne.s32	%p1013, %r1305, 0;
	mov.f64 	%fd5622, %fd638;
	@%p1013 bra 	BB5_794;

	shr.s32 	%r1306, %r16, 31;
	and.b32  	%r1307, %r1306, -2146435072;
	add.s32 	%r1308, %r1307, 2146435072;
	or.b32  	%r1309, %r1308, -2147483648;
	selp.b32	%r1310, %r1309, %r1308, %p9;
	mov.u32 	%r1311, 0;
	mov.b64 	%fd5622, {%r1311, %r1310};
	bra.uni 	BB5_794;

BB5_3703:
	and.b32  	%r5259, %r88, 2147483647;
	setp.ne.s32	%p4088, %r5259, 2146435072;
	@%p4088 bra 	BB5_3704;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5260, %temp}, %fd1110;
	}
	setp.ne.s32	%p4089, %r5260, 0;
	mov.f64 	%fd1119, %fd1113;
	@%p4089 bra 	BB5_3708;

	shr.s32 	%r5261, %r89, 31;
	and.b32  	%r5262, %r5261, -2146435072;
	add.s32 	%r5263, %r5262, 2146435072;
	or.b32  	%r5264, %r5263, -2147483648;
	selp.b32	%r5265, %r5264, %r5263, %p71;
	mov.u32 	%r5266, 0;
	mov.b64 	%fd1119, {%r5266, %r5265};
	bra.uni 	BB5_3708;

BB5_806:
	and.b32  	%r1330, %r19, 2147483647;
	setp.ne.s32	%p1029, %r1330, 2146435072;
	@%p1029 bra 	BB5_807;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1331, %temp}, %fd250;
	}
	setp.ne.s32	%p1030, %r1331, 0;
	mov.f64 	%fd5625, %fd648;
	@%p1030 bra 	BB5_811;

	shr.s32 	%r1332, %r45, 31;
	and.b32  	%r1333, %r1332, -2146435072;
	add.s32 	%r1334, %r1333, 2146435072;
	or.b32  	%r1335, %r1334, -2147483648;
	selp.b32	%r1336, %r1335, %r1334, %p39;
	mov.u32 	%r1337, 0;
	mov.b64 	%fd5625, {%r1337, %r1336};
	bra.uni 	BB5_811;

BB5_3720:
	and.b32  	%r5285, %r92, 2147483647;
	setp.ne.s32	%p4105, %r5285, 2146435072;
	@%p4105 bra 	BB5_3721;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5286, %temp}, %fd1111;
	}
	setp.ne.s32	%p4106, %r5286, 0;
	mov.f64 	%fd6139, %fd2473;
	@%p4106 bra 	BB5_3725;

	shr.s32 	%r5287, %r165, 31;
	and.b32  	%r5288, %r5287, -2146435072;
	add.s32 	%r5289, %r5288, 2146435072;
	or.b32  	%r5290, %r5289, -2147483648;
	selp.b32	%r5291, %r5290, %r5289, %p153;
	mov.u32 	%r5292, 0;
	mov.b64 	%fd6139, {%r5292, %r5291};
	bra.uni 	BB5_3725;

BB5_823:
	and.b32  	%r1356, %r15, 2147483647;
	setp.ne.s32	%p1049, %r1356, 2146435072;
	@%p1049 bra 	BB5_824;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1357, %temp}, %fd249;
	}
	setp.ne.s32	%p1050, %r1357, 0;
	mov.f64 	%fd5628, %fd659;
	@%p1050 bra 	BB5_828;

	shr.s32 	%r1358, %r46, 31;
	and.b32  	%r1359, %r1358, -2146435072;
	add.s32 	%r1360, %r1359, 2146435072;
	or.b32  	%r1361, %r1360, -2147483648;
	selp.b32	%r1362, %r1361, %r1360, %p40;
	mov.u32 	%r1363, 0;
	mov.b64 	%fd5628, {%r1363, %r1362};
	bra.uni 	BB5_828;

BB5_3737:
	and.b32  	%r5311, %r88, 2147483647;
	setp.ne.s32	%p4128, %r5311, 2146435072;
	@%p4128 bra 	BB5_3738;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5312, %temp}, %fd1110;
	}
	setp.ne.s32	%p4129, %r5312, 0;
	mov.f64 	%fd6142, %fd2484;
	@%p4129 bra 	BB5_3742;

	shr.s32 	%r5313, %r166, 31;
	and.b32  	%r5314, %r5313, -2146435072;
	add.s32 	%r5315, %r5314, 2146435072;
	or.b32  	%r5316, %r5315, -2147483648;
	selp.b32	%r5317, %r5316, %r5315, %p154;
	mov.u32 	%r5318, 0;
	mov.b64 	%fd6142, {%r5318, %r5317};
	bra.uni 	BB5_3742;

BB5_840:
	and.b32  	%r1378, %r19, 2147483647;
	setp.ne.s32	%p1064, %r1378, 2146435072;
	@%p1064 bra 	BB5_841;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1379, %temp}, %fd250;
	}
	setp.ne.s32	%p1065, %r1379, 0;
	mov.f64 	%fd5631, %fd668;
	@%p1065 bra 	BB5_845;

	shr.s32 	%r1380, %r23, 31;
	and.b32  	%r1381, %r1380, -2146435072;
	add.s32 	%r1382, %r1381, 2146435072;
	or.b32  	%r1383, %r1382, -2147483648;
	selp.b32	%r1384, %r1383, %r1382, %p15;
	mov.u32 	%r1385, 0;
	mov.b64 	%fd5631, {%r1385, %r1384};
	bra.uni 	BB5_845;

BB5_3754:
	and.b32  	%r5333, %r92, 2147483647;
	setp.ne.s32	%p4143, %r5333, 2146435072;
	@%p4143 bra 	BB5_3755;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5334, %temp}, %fd1111;
	}
	setp.ne.s32	%p4144, %r5334, 0;
	mov.f64 	%fd1151, %fd1145;
	@%p4144 bra 	BB5_3759;

	shr.s32 	%r5335, %r96, 31;
	and.b32  	%r5336, %r5335, -2146435072;
	add.s32 	%r5337, %r5336, 2146435072;
	or.b32  	%r5338, %r5337, -2147483648;
	selp.b32	%r5339, %r5338, %r5337, %p76;
	mov.u32 	%r5340, 0;
	mov.b64 	%fd1151, {%r5340, %r5339};
	bra.uni 	BB5_3759;

BB5_857:
	and.b32  	%r1400, %r15, 2147483647;
	setp.ne.s32	%p1082, %r1400, 2146435072;
	@%p1082 bra 	BB5_858;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1401, %temp}, %fd249;
	}
	setp.ne.s32	%p1083, %r1401, 0;
	mov.f64 	%fd5634, %fd677;
	@%p1083 bra 	BB5_862;

	shr.s32 	%r1402, %r21, 31;
	and.b32  	%r1403, %r1402, -2146435072;
	add.s32 	%r1404, %r1403, 2146435072;
	or.b32  	%r1405, %r1404, -2147483648;
	selp.b32	%r1406, %r1405, %r1404, %p13;
	mov.u32 	%r1407, 0;
	mov.b64 	%fd5634, {%r1407, %r1406};
	bra.uni 	BB5_862;

BB5_3771:
	and.b32  	%r5355, %r88, 2147483647;
	setp.ne.s32	%p4161, %r5355, 2146435072;
	@%p4161 bra 	BB5_3772;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5356, %temp}, %fd1110;
	}
	setp.ne.s32	%p4162, %r5356, 0;
	mov.f64 	%fd1141, %fd1134;
	@%p4162 bra 	BB5_3776;

	shr.s32 	%r5357, %r94, 31;
	and.b32  	%r5358, %r5357, -2146435072;
	add.s32 	%r5359, %r5358, 2146435072;
	or.b32  	%r5360, %r5359, -2147483648;
	selp.b32	%r5361, %r5360, %r5359, %p74;
	mov.u32 	%r5362, 0;
	mov.b64 	%fd1141, {%r5362, %r5361};
	bra.uni 	BB5_3776;

BB5_874:
	and.b32  	%r1422, %r19, 2147483647;
	setp.ne.s32	%p1097, %r1422, 2146435072;
	@%p1097 bra 	BB5_875;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1423, %temp}, %fd250;
	}
	setp.ne.s32	%p1098, %r1423, 0;
	mov.f64 	%fd5637, %fd686;
	@%p1098 bra 	BB5_879;

	shr.s32 	%r1424, %r18, 31;
	and.b32  	%r1425, %r1424, -2146435072;
	add.s32 	%r1426, %r1425, 2146435072;
	or.b32  	%r1427, %r1426, -2147483648;
	selp.b32	%r1428, %r1427, %r1426, %p11;
	mov.u32 	%r1429, 0;
	mov.b64 	%fd5637, {%r1429, %r1428};
	bra.uni 	BB5_879;

BB5_3788:
	and.b32  	%r5377, %r92, 2147483647;
	setp.ne.s32	%p4176, %r5377, 2146435072;
	@%p4176 bra 	BB5_3789;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5378, %temp}, %fd1111;
	}
	setp.ne.s32	%p4177, %r5378, 0;
	mov.f64 	%fd1130, %fd1124;
	@%p4177 bra 	BB5_3793;

	shr.s32 	%r5379, %r91, 31;
	and.b32  	%r5380, %r5379, -2146435072;
	add.s32 	%r5381, %r5380, 2146435072;
	or.b32  	%r5382, %r5381, -2147483648;
	selp.b32	%r5383, %r5382, %r5381, %p72;
	mov.u32 	%r5384, 0;
	mov.b64 	%fd1130, {%r5384, %r5383};
	bra.uni 	BB5_3793;

BB5_891:
	and.b32  	%r1444, %r25, 2147483647;
	setp.ne.s32	%p1112, %r1444, 2146435072;
	@%p1112 bra 	BB5_892;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1445, %temp}, %fd298;
	}
	setp.ne.s32	%p1113, %r1445, 0;
	mov.f64 	%fd5640, %fd695;
	@%p1113 bra 	BB5_896;

	shr.s32 	%r1446, %r26, 31;
	and.b32  	%r1447, %r1446, -2146435072;
	add.s32 	%r1448, %r1447, 2146435072;
	or.b32  	%r1449, %r1448, -2147483648;
	selp.b32	%r1450, %r1449, %r1448, %p17;
	mov.u32 	%r1451, 0;
	mov.b64 	%fd5640, {%r1451, %r1450};
	bra.uni 	BB5_896;

BB5_3805:
	and.b32  	%r5401, %r98, 2147483647;
	setp.ne.s32	%p4193, %r5401, 2146435072;
	@%p4193 bra 	BB5_3806;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5402, %temp}, %fd1156;
	}
	setp.ne.s32	%p4194, %r5402, 0;
	mov.f64 	%fd6154, %fd2521;
	@%p4194 bra 	BB5_3810;

	shr.s32 	%r5403, %r99, 31;
	and.b32  	%r5404, %r5403, -2146435072;
	add.s32 	%r5405, %r5404, 2146435072;
	or.b32  	%r5406, %r5405, -2147483648;
	selp.b32	%r5407, %r5406, %r5405, %p78;
	mov.u32 	%r5408, 0;
	mov.b64 	%fd6154, {%r5408, %r5407};
	bra.uni 	BB5_3810;

BB5_908:
	and.b32  	%r1466, %r28, 2147483647;
	setp.ne.s32	%p1127, %r1466, 2146435072;
	@%p1127 bra 	BB5_909;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1467, %temp}, %fd310;
	}
	setp.ne.s32	%p1128, %r1467, 0;
	mov.f64 	%fd5643, %fd704;
	@%p1128 bra 	BB5_913;

	shr.s32 	%r1468, %r29, 31;
	and.b32  	%r1469, %r1468, -2146435072;
	add.s32 	%r1470, %r1469, 2146435072;
	or.b32  	%r1471, %r1470, -2147483648;
	selp.b32	%r1472, %r1471, %r1470, %p19;
	mov.u32 	%r1473, 0;
	mov.b64 	%fd5643, {%r1473, %r1472};
	bra.uni 	BB5_913;

BB5_3822:
	and.b32  	%r5425, %r100, 2147483647;
	setp.ne.s32	%p4213, %r5425, 2146435072;
	@%p4213 bra 	BB5_3823;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5426, %temp}, %fd1170;
	}
	setp.ne.s32	%p4214, %r5426, 0;
	mov.f64 	%fd6157, %fd2534;
	@%p4214 bra 	BB5_3827;

	shr.s32 	%r5427, %r101, 31;
	and.b32  	%r5428, %r5427, -2146435072;
	add.s32 	%r5429, %r5428, 2146435072;
	or.b32  	%r5430, %r5429, -2147483648;
	selp.b32	%r5431, %r5430, %r5429, %p79;
	mov.u32 	%r5432, 0;
	mov.b64 	%fd6157, {%r5432, %r5431};
	bra.uni 	BB5_3827;

BB5_4219:
	mov.f64 	%fd6226, %fd2787;
	bra.uni 	BB5_4223;

BB5_1411:
	mov.f64 	%fd5734, %fd1048;
	bra.uni 	BB5_1415;

BB5_4082:
	mov.f64 	%fd6202, %fd2708;
	bra.uni 	BB5_4086;

BB5_1273:
	mov.f64 	%fd5710, %fd967;
	bra.uni 	BB5_1277;

BB5_4236:
	mov.f64 	%fd6229, %fd2798;
	bra.uni 	BB5_4240;

BB5_1428:
	mov.f64 	%fd5737, %fd1059;
	bra.uni 	BB5_1432;

BB5_4099:
	mov.f64 	%fd6205, %fd2718;
	bra.uni 	BB5_4103;

BB5_1290:
	mov.f64 	%fd5713, %fd977;
	bra.uni 	BB5_1294;

BB5_4253:
	mov.f64 	%fd6232, %fd2809;
	bra.uni 	BB5_4257;

BB5_1445:
	mov.f64 	%fd5740, %fd1070;
	bra.uni 	BB5_1449;

BB5_4116:
	mov.f64 	%fd6208, %fd2729;
	bra.uni 	BB5_4120;

BB5_1307:
	mov.f64 	%fd5716, %fd988;
	bra.uni 	BB5_1311;

BB5_4270:
	mov.f64 	%fd6235, %fd2820;
	bra.uni 	BB5_4274;

BB5_1462:
	mov.f64 	%fd5743, %fd1081;
	bra.uni 	BB5_1466;

BB5_4133:
	mov.f64 	%fd6211, %fd2738;
	bra.uni 	BB5_4137;

BB5_1324:
	mov.f64 	%fd5719, %fd997;
	bra.uni 	BB5_1328;

BB5_4287:
	mov.f64 	%fd6238, %fd6218;
	bra.uni 	BB5_4291;

BB5_1479:
	mov.f64 	%fd5746, %fd5726;
	bra.uni 	BB5_1483;

BB5_4150:
	mov.f64 	%fd6214, %fd2747;
	bra.uni 	BB5_4154;

BB5_1341:
	mov.f64 	%fd5722, %fd1006;
	bra.uni 	BB5_1345;

BB5_4304:
	mov.f64 	%fd6223, %fd6221;
	bra.uni 	BB5_4308;

BB5_1496:
	mov.f64 	%fd5749, %fd5729;
	bra.uni 	BB5_1500;

BB5_4167:
	mov.f64 	%fd6217, %fd2756;
	bra.uni 	BB5_4171;

BB5_1358:
	mov.f64 	%fd5725, %fd1015;
	bra.uni 	BB5_1362;

BB5_4184:
	mov.f64 	%fd6220, %fd6218;
	bra.uni 	BB5_4188;

BB5_1375:
	mov.f64 	%fd5728, %fd5726;
	bra.uni 	BB5_1379;

BB5_4201:
	mov.f64 	%fd6223, %fd6221;
	bra.uni 	BB5_4205;

BB5_1392:
	mov.f64 	%fd5731, %fd5729;
	bra.uni 	BB5_1396;

BB5_2920:
	and.b32  	%r4212, %r146, 2147483647;
	setp.ne.s32	%p3288, %r4212, 2146435072;
	@%p3288 bra 	BB5_2921;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4213, %temp}, %fd2003;
	}
	setp.ne.s32	%p3289, %r4213, 0;
	mov.f64 	%fd5998, %fd5997;
	@%p3289 bra 	BB5_2925;

	shr.s32 	%r4214, %r99, 31;
	and.b32  	%r4215, %r4214, -2146435072;
	add.s32 	%r4216, %r4215, 2146435072;
	or.b32  	%r4217, %r4216, -2147483648;
	selp.b32	%r4218, %r4217, %r4216, %p127;
	mov.u32 	%r4219, 0;
	mov.b64 	%fd5998, {%r4219, %r4218};
	bra.uni 	BB5_2925;

BB5_32:
	and.b32  	%r302, %r3, 2147483647;
	setp.ne.s32	%p221, %r302, 2146435072;
	@%p221 bra 	BB5_33;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r303, %temp}, %fd122;
	}
	setp.ne.s32	%p222, %r303, 0;
	mov.f64 	%fd5490, %fd132;
	@%p222 bra 	BB5_37;

	shr.s32 	%r304, %r4, 31;
	and.b32  	%r305, %r304, -2146435072;
	add.s32 	%r306, %r305, 2146435072;
	or.b32  	%r307, %r306, -2147483648;
	selp.b32	%r308, %r307, %r306, %p1;
	mov.u32 	%r309, 0;
	mov.b64 	%fd5490, {%r309, %r308};
	bra.uni 	BB5_37;

BB5_2937:
	and.b32  	%r4235, %r148, 2147483647;
	setp.ne.s32	%p3307, %r4235, 2146435072;
	@%p3307 bra 	BB5_2938;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4236, %temp}, %fd2002;
	}
	setp.ne.s32	%p3308, %r4236, 0;
	mov.f64 	%fd6001, %fd6000;
	@%p3308 bra 	BB5_2942;

	shr.s32 	%r4237, %r103, 31;
	and.b32  	%r4238, %r4237, -2146435072;
	add.s32 	%r4239, %r4238, 2146435072;
	or.b32  	%r4240, %r4239, -2147483648;
	selp.b32	%r4241, %r4240, %r4239, %p129;
	mov.u32 	%r4242, 0;
	mov.b64 	%fd6001, {%r4242, %r4241};
	bra.uni 	BB5_2942;

BB5_49:
	and.b32  	%r328, %r5, 2147483647;
	setp.ne.s32	%p238, %r328, 2146435072;
	@%p238 bra 	BB5_50;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r329, %temp}, %fd137;
	}
	setp.ne.s32	%p239, %r329, 0;
	mov.f64 	%fd5493, %fd144;
	@%p239 bra 	BB5_54;

	shr.s32 	%r330, %r6, 31;
	and.b32  	%r331, %r330, -2146435072;
	add.s32 	%r332, %r331, 2146435072;
	or.b32  	%r333, %r332, -2147483648;
	selp.b32	%r334, %r333, %r332, %p2;
	mov.u32 	%r335, 0;
	mov.b64 	%fd5493, {%r335, %r334};
	bra.uni 	BB5_54;

BB5_2954:
	and.b32  	%r4258, %r146, 2147483647;
	setp.ne.s32	%p3326, %r4258, 2146435072;
	@%p3326 bra 	BB5_2955;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4259, %temp}, %fd2003;
	}
	setp.ne.s32	%p3327, %r4259, 0;
	mov.f64 	%fd6004, %fd6003;
	@%p3327 bra 	BB5_2959;

	shr.s32 	%r4260, %r105, 31;
	and.b32  	%r4261, %r4260, -2146435072;
	add.s32 	%r4262, %r4261, 2146435072;
	or.b32  	%r4263, %r4262, -2147483648;
	selp.b32	%r4264, %r4263, %r4262, %p131;
	mov.u32 	%r4265, 0;
	mov.b64 	%fd6004, {%r4265, %r4264};
	bra.uni 	BB5_2959;

BB5_66:
	and.b32  	%r354, %r3, 2147483647;
	setp.ne.s32	%p261, %r354, 2146435072;
	@%p261 bra 	BB5_67;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r355, %temp}, %fd122;
	}
	setp.ne.s32	%p262, %r355, 0;
	mov.f64 	%fd5496, %fd155;
	@%p262 bra 	BB5_71;

	shr.s32 	%r356, %r7, 31;
	and.b32  	%r357, %r356, -2146435072;
	add.s32 	%r358, %r357, 2146435072;
	or.b32  	%r359, %r358, -2147483648;
	selp.b32	%r360, %r359, %r358, %p3;
	mov.u32 	%r361, 0;
	mov.b64 	%fd5496, {%r361, %r360};
	bra.uni 	BB5_71;

BB5_2971:
	and.b32  	%r4281, %r148, 2147483647;
	setp.ne.s32	%p3345, %r4281, 2146435072;
	@%p3345 bra 	BB5_2972;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4282, %temp}, %fd2002;
	}
	setp.ne.s32	%p3346, %r4282, 0;
	mov.f64 	%fd6007, %fd6006;
	@%p3346 bra 	BB5_2976;

	shr.s32 	%r4283, %r101, 31;
	and.b32  	%r4284, %r4283, -2146435072;
	add.s32 	%r4285, %r4284, 2146435072;
	or.b32  	%r4286, %r4285, -2147483648;
	selp.b32	%r4287, %r4286, %r4285, %p133;
	mov.u32 	%r4288, 0;
	mov.b64 	%fd6007, {%r4288, %r4287};
	bra.uni 	BB5_2976;

BB5_83:
	and.b32  	%r380, %r5, 2147483647;
	setp.ne.s32	%p281, %r380, 2146435072;
	@%p281 bra 	BB5_84;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r381, %temp}, %fd137;
	}
	setp.ne.s32	%p282, %r381, 0;
	mov.f64 	%fd5499, %fd166;
	@%p282 bra 	BB5_88;

	shr.s32 	%r382, %r8, 31;
	and.b32  	%r383, %r382, -2146435072;
	add.s32 	%r384, %r383, 2146435072;
	or.b32  	%r385, %r384, -2147483648;
	selp.b32	%r386, %r385, %r384, %p4;
	mov.u32 	%r387, 0;
	mov.b64 	%fd5499, {%r387, %r386};
	bra.uni 	BB5_88;

BB5_2988:
	and.b32  	%r4303, %r88, 2147483647;
	setp.ne.s32	%p3365, %r4303, 2146435072;
	@%p3365 bra 	BB5_2989;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4304, %temp}, %fd1110;
	}
	setp.ne.s32	%p3366, %r4304, 0;
	mov.f64 	%fd1236, %fd1230;
	@%p3366 bra 	BB5_2993;

	shr.s32 	%r4305, %r89, 31;
	and.b32  	%r4306, %r4305, -2146435072;
	add.s32 	%r4307, %r4306, 2146435072;
	or.b32  	%r4308, %r4307, -2147483648;
	selp.b32	%r4309, %r4308, %r4307, %p1989;
	mov.u32 	%r4310, 0;
	mov.b64 	%fd1236, {%r4310, %r4309};
	bra.uni 	BB5_2993;

BB5_100:
	and.b32  	%r406, %r9, 2147483647;
	setp.ne.s32	%p301, %r406, 2146435072;
	@%p301 bra 	BB5_101;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r407, %temp}, %fd173;
	}
	setp.ne.s32	%p302, %r407, 0;
	mov.f64 	%fd5502, %fd183;
	@%p302 bra 	BB5_105;

	shr.s32 	%r408, %r10, 31;
	and.b32  	%r409, %r408, -2146435072;
	add.s32 	%r410, %r409, 2146435072;
	or.b32  	%r411, %r410, -2147483648;
	selp.b32	%r412, %r411, %r410, %p5;
	mov.u32 	%r413, 0;
	mov.b64 	%fd5502, {%r413, %r412};
	bra.uni 	BB5_105;

BB5_3005:
	and.b32  	%r4325, %r92, 2147483647;
	setp.ne.s32	%p3383, %r4325, 2146435072;
	@%p3383 bra 	BB5_3006;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4326, %temp}, %fd1111;
	}
	setp.ne.s32	%p3384, %r4326, 0;
	mov.f64 	%fd1249, %fd1243;
	@%p3384 bra 	BB5_3010;

	shr.s32 	%r4327, %r96, 31;
	and.b32  	%r4328, %r4327, -2146435072;
	add.s32 	%r4329, %r4328, 2146435072;
	or.b32  	%r4330, %r4329, -2147483648;
	selp.b32	%r4331, %r4330, %r4329, %p84;
	mov.u32 	%r4332, 0;
	mov.b64 	%fd1249, {%r4332, %r4331};
	bra.uni 	BB5_3010;

BB5_117:
	and.b32  	%r432, %r11, 2147483647;
	setp.ne.s32	%p318, %r432, 2146435072;
	@%p318 bra 	BB5_118;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r433, %temp}, %fd188;
	}
	setp.ne.s32	%p319, %r433, 0;
	mov.f64 	%fd5505, %fd195;
	@%p319 bra 	BB5_122;

	shr.s32 	%r434, %r12, 31;
	and.b32  	%r435, %r434, -2146435072;
	add.s32 	%r436, %r435, 2146435072;
	or.b32  	%r437, %r436, -2147483648;
	selp.b32	%r438, %r437, %r436, %p6;
	mov.u32 	%r439, 0;
	mov.b64 	%fd5505, {%r439, %r438};
	bra.uni 	BB5_122;

BB5_3022:
	and.b32  	%r4347, %r88, 2147483647;
	setp.ne.s32	%p3401, %r4347, 2146435072;
	@%p3401 bra 	BB5_3023;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4348, %temp}, %fd1110;
	}
	setp.ne.s32	%p3402, %r4348, 0;
	mov.f64 	%fd6016, %fd6015;
	@%p3402 bra 	BB5_3027;

	shr.s32 	%r4349, %r89, 31;
	and.b32  	%r4350, %r4349, -2146435072;
	add.s32 	%r4351, %r4350, 2146435072;
	or.b32  	%r4352, %r4351, -2147483648;
	selp.b32	%r4353, %r4352, %r4351, %p71;
	mov.u32 	%r4354, 0;
	mov.b64 	%fd6016, {%r4354, %r4353};
	bra.uni 	BB5_3027;

BB5_134:
	and.b32  	%r458, %r9, 2147483647;
	setp.ne.s32	%p341, %r458, 2146435072;
	@%p341 bra 	BB5_135;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r459, %temp}, %fd173;
	}
	setp.ne.s32	%p342, %r459, 0;
	mov.f64 	%fd5508, %fd206;
	@%p342 bra 	BB5_139;

	shr.s32 	%r460, %r13, 31;
	and.b32  	%r461, %r460, -2146435072;
	add.s32 	%r462, %r461, 2146435072;
	or.b32  	%r463, %r462, -2147483648;
	selp.b32	%r464, %r463, %r462, %p7;
	mov.u32 	%r465, 0;
	mov.b64 	%fd5508, {%r465, %r464};
	bra.uni 	BB5_139;

BB5_3039:
	and.b32  	%r4373, %r92, 2147483647;
	setp.ne.s32	%p3418, %r4373, 2146435072;
	@%p3418 bra 	BB5_3040;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4374, %temp}, %fd1111;
	}
	setp.ne.s32	%p3419, %r4374, 0;
	mov.f64 	%fd6019, %fd2078;
	@%p3419 bra 	BB5_3044;

	shr.s32 	%r4375, %r152, 31;
	and.b32  	%r4376, %r4375, -2146435072;
	add.s32 	%r4377, %r4376, 2146435072;
	or.b32  	%r4378, %r4377, -2147483648;
	selp.b32	%r4379, %r4378, %r4377, %p135;
	mov.u32 	%r4380, 0;
	mov.b64 	%fd6019, {%r4380, %r4379};
	bra.uni 	BB5_3044;

BB5_151:
	and.b32  	%r484, %r11, 2147483647;
	setp.ne.s32	%p361, %r484, 2146435072;
	@%p361 bra 	BB5_152;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r485, %temp}, %fd188;
	}
	setp.ne.s32	%p362, %r485, 0;
	mov.f64 	%fd5511, %fd217;
	@%p362 bra 	BB5_156;

	shr.s32 	%r486, %r14, 31;
	and.b32  	%r487, %r486, -2146435072;
	add.s32 	%r488, %r487, 2146435072;
	or.b32  	%r489, %r488, -2147483648;
	selp.b32	%r490, %r489, %r488, %p8;
	mov.u32 	%r491, 0;
	mov.b64 	%fd5511, {%r491, %r490};
	bra.uni 	BB5_156;

BB5_3056:
	and.b32  	%r4399, %r88, 2147483647;
	setp.ne.s32	%p3441, %r4399, 2146435072;
	@%p3441 bra 	BB5_3057;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4400, %temp}, %fd1110;
	}
	setp.ne.s32	%p3442, %r4400, 0;
	mov.f64 	%fd6022, %fd2089;
	@%p3442 bra 	BB5_3061;

	shr.s32 	%r4401, %r153, 31;
	and.b32  	%r4402, %r4401, -2146435072;
	add.s32 	%r4403, %r4402, 2146435072;
	or.b32  	%r4404, %r4403, -2147483648;
	selp.b32	%r4405, %r4404, %r4403, %p136;
	mov.u32 	%r4406, 0;
	mov.b64 	%fd6022, {%r4406, %r4405};
	bra.uni 	BB5_3061;

BB5_3073:
	and.b32  	%r4421, %r92, 2147483647;
	setp.ne.s32	%p3456, %r4421, 2146435072;
	@%p3456 bra 	BB5_3074;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4422, %temp}, %fd1111;
	}
	setp.ne.s32	%p3457, %r4422, 0;
	mov.f64 	%fd6025, %fd6024;
	@%p3457 bra 	BB5_3078;

	shr.s32 	%r4423, %r96, 31;
	and.b32  	%r4424, %r4423, -2146435072;
	add.s32 	%r4425, %r4424, 2146435072;
	or.b32  	%r4426, %r4425, -2147483648;
	selp.b32	%r4427, %r4426, %r4425, %p76;
	mov.u32 	%r4428, 0;
	mov.b64 	%fd6025, {%r4428, %r4427};
	bra.uni 	BB5_3078;

BB5_3090:
	and.b32  	%r4443, %r88, 2147483647;
	setp.ne.s32	%p3474, %r4443, 2146435072;
	@%p3474 bra 	BB5_3091;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4444, %temp}, %fd1110;
	}
	setp.ne.s32	%p3475, %r4444, 0;
	mov.f64 	%fd6028, %fd6027;
	@%p3475 bra 	BB5_3095;

	shr.s32 	%r4445, %r94, 31;
	and.b32  	%r4446, %r4445, -2146435072;
	add.s32 	%r4447, %r4446, 2146435072;
	or.b32  	%r4448, %r4447, -2147483648;
	selp.b32	%r4449, %r4448, %r4447, %p74;
	mov.u32 	%r4450, 0;
	mov.b64 	%fd6028, {%r4450, %r4449};
	bra.uni 	BB5_3095;

BB5_3107:
	and.b32  	%r4465, %r92, 2147483647;
	setp.ne.s32	%p3489, %r4465, 2146435072;
	@%p3489 bra 	BB5_3108;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4466, %temp}, %fd1111;
	}
	setp.ne.s32	%p3490, %r4466, 0;
	mov.f64 	%fd6031, %fd6030;
	@%p3490 bra 	BB5_3112;

	shr.s32 	%r4467, %r91, 31;
	and.b32  	%r4468, %r4467, -2146435072;
	add.s32 	%r4469, %r4468, 2146435072;
	or.b32  	%r4470, %r4469, -2147483648;
	selp.b32	%r4471, %r4470, %r4469, %p72;
	mov.u32 	%r4472, 0;
	mov.b64 	%fd6031, {%r4472, %r4471};
	bra.uni 	BB5_3112;

BB5_3124:
	and.b32  	%r4489, %r146, 2147483647;
	setp.ne.s32	%p3506, %r4489, 2146435072;
	@%p3506 bra 	BB5_3125;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4490, %temp}, %fd2003;
	}
	setp.ne.s32	%p3507, %r4490, 0;
	mov.f64 	%fd6034, %fd2125;
	@%p3507 bra 	BB5_3129;

	shr.s32 	%r4491, %r99, 31;
	and.b32  	%r4492, %r4491, -2146435072;
	add.s32 	%r4493, %r4492, 2146435072;
	or.b32  	%r4494, %r4493, -2147483648;
	selp.b32	%r4495, %r4494, %r4493, %p137;
	mov.u32 	%r4496, 0;
	mov.b64 	%fd6034, {%r4496, %r4495};
	bra.uni 	BB5_3129;

BB5_3141:
	and.b32  	%r4513, %r148, 2147483647;
	setp.ne.s32	%p3523, %r4513, 2146435072;
	@%p3523 bra 	BB5_3142;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4514, %temp}, %fd2002;
	}
	setp.ne.s32	%p3524, %r4514, 0;
	mov.f64 	%fd6037, %fd2137;
	@%p3524 bra 	BB5_3146;

	shr.s32 	%r4515, %r101, 31;
	and.b32  	%r4516, %r4515, -2146435072;
	add.s32 	%r4517, %r4516, 2146435072;
	or.b32  	%r4518, %r4517, -2147483648;
	selp.b32	%r4519, %r4518, %r4517, %p138;
	mov.u32 	%r4520, 0;
	mov.b64 	%fd6037, {%r4520, %r4519};
	bra.uni 	BB5_3146;

BB5_3158:
	and.b32  	%r4535, %r146, 2147483647;
	setp.ne.s32	%p3544, %r4535, 2146435072;
	@%p3544 bra 	BB5_3159;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4536, %temp}, %fd2003;
	}
	setp.ne.s32	%p3545, %r4536, 0;
	mov.f64 	%fd6040, %fd2148;
	@%p3545 bra 	BB5_3163;

	shr.s32 	%r4537, %r99, 31;
	and.b32  	%r4538, %r4537, -2146435072;
	add.s32 	%r4539, %r4538, 2146435072;
	or.b32  	%r4540, %r4539, -2147483648;
	selp.b32	%r4541, %r4540, %r4539, %p127;
	mov.u32 	%r4542, 0;
	mov.b64 	%fd6040, {%r4542, %r4541};
	bra.uni 	BB5_3163;

BB5_3175:
	and.b32  	%r4557, %r148, 2147483647;
	setp.ne.s32	%p3559, %r4557, 2146435072;
	@%p3559 bra 	BB5_3176;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4558, %temp}, %fd2002;
	}
	setp.ne.s32	%p3560, %r4558, 0;
	mov.f64 	%fd6043, %fd2157;
	@%p3560 bra 	BB5_3180;

	shr.s32 	%r4559, %r103, 31;
	and.b32  	%r4560, %r4559, -2146435072;
	add.s32 	%r4561, %r4560, 2146435072;
	or.b32  	%r4562, %r4561, -2147483648;
	selp.b32	%r4563, %r4562, %r4561, %p129;
	mov.u32 	%r4564, 0;
	mov.b64 	%fd6043, {%r4564, %r4563};
	bra.uni 	BB5_3180;

BB5_3192:
	and.b32  	%r4579, %r146, 2147483647;
	setp.ne.s32	%p3574, %r4579, 2146435072;
	@%p3574 bra 	BB5_3193;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4580, %temp}, %fd2003;
	}
	setp.ne.s32	%p3575, %r4580, 0;
	mov.f64 	%fd6046, %fd2166;
	@%p3575 bra 	BB5_3197;

	shr.s32 	%r4581, %r105, 31;
	and.b32  	%r4582, %r4581, -2146435072;
	add.s32 	%r4583, %r4582, 2146435072;
	or.b32  	%r4584, %r4583, -2147483648;
	selp.b32	%r4585, %r4584, %r4583, %p131;
	mov.u32 	%r4586, 0;
	mov.b64 	%fd6046, {%r4586, %r4585};
	bra.uni 	BB5_3197;

BB5_3209:
	and.b32  	%r4601, %r148, 2147483647;
	setp.ne.s32	%p3589, %r4601, 2146435072;
	@%p3589 bra 	BB5_3210;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4602, %temp}, %fd2002;
	}
	setp.ne.s32	%p3590, %r4602, 0;
	mov.f64 	%fd6049, %fd2175;
	@%p3590 bra 	BB5_3214;

	shr.s32 	%r4603, %r101, 31;
	and.b32  	%r4604, %r4603, -2146435072;
	add.s32 	%r4605, %r4604, 2146435072;
	or.b32  	%r4606, %r4605, -2147483648;
	selp.b32	%r4607, %r4606, %r4605, %p133;
	mov.u32 	%r4608, 0;
	mov.b64 	%fd6049, {%r4608, %r4607};
	bra.uni 	BB5_3214;

BB5_3226:
	and.b32  	%r4623, %r88, 2147483647;
	setp.ne.s32	%p3604, %r4623, 2146435072;
	@%p3604 bra 	BB5_3227;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4624, %temp}, %fd1110;
	}
	setp.ne.s32	%p3605, %r4624, 0;
	mov.f64 	%fd6052, %fd6051;
	@%p3605 bra 	BB5_3231;

	shr.s32 	%r4625, %r89, 31;
	and.b32  	%r4626, %r4625, -2146435072;
	add.s32 	%r4627, %r4626, 2146435072;
	or.b32  	%r4628, %r4627, -2147483648;
	selp.b32	%r4629, %r4628, %r4627, %p71;
	mov.u32 	%r4630, 0;
	mov.b64 	%fd6052, {%r4630, %r4629};
	bra.uni 	BB5_3231;

BB5_3243:
	and.b32  	%r4645, %r92, 2147483647;
	setp.ne.s32	%p3619, %r4645, 2146435072;
	@%p3619 bra 	BB5_3244;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4646, %temp}, %fd1111;
	}
	setp.ne.s32	%p3620, %r4646, 0;
	mov.f64 	%fd6055, %fd6054;
	@%p3620 bra 	BB5_3248;

	shr.s32 	%r4647, %r91, 31;
	and.b32  	%r4648, %r4647, -2146435072;
	add.s32 	%r4649, %r4648, 2146435072;
	or.b32  	%r4650, %r4649, -2147483648;
	selp.b32	%r4651, %r4650, %r4649, %p72;
	mov.u32 	%r4652, 0;
	mov.b64 	%fd6055, {%r4652, %r4651};
	bra.uni 	BB5_3248;

BB5_3260:
	and.b32  	%r4667, %r88, 2147483647;
	setp.ne.s32	%p3637, %r4667, 2146435072;
	@%p3637 bra 	BB5_3261;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4668, %temp}, %fd1110;
	}
	setp.ne.s32	%p3638, %r4668, 0;
	mov.f64 	%fd6058, %fd6057;
	@%p3638 bra 	BB5_3265;

	shr.s32 	%r4669, %r94, 31;
	and.b32  	%r4670, %r4669, -2146435072;
	add.s32 	%r4671, %r4670, 2146435072;
	or.b32  	%r4672, %r4671, -2147483648;
	selp.b32	%r4673, %r4672, %r4671, %p74;
	mov.u32 	%r4674, 0;
	mov.b64 	%fd6058, {%r4674, %r4673};
	bra.uni 	BB5_3265;

BB5_3277:
	and.b32  	%r4689, %r92, 2147483647;
	setp.ne.s32	%p3652, %r4689, 2146435072;
	@%p3652 bra 	BB5_3278;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4690, %temp}, %fd1111;
	}
	setp.ne.s32	%p3653, %r4690, 0;
	mov.f64 	%fd6061, %fd6060;
	@%p3653 bra 	BB5_3282;

	shr.s32 	%r4691, %r96, 31;
	and.b32  	%r4692, %r4691, -2146435072;
	add.s32 	%r4693, %r4692, 2146435072;
	or.b32  	%r4694, %r4693, -2147483648;
	selp.b32	%r4695, %r4694, %r4693, %p76;
	mov.u32 	%r4696, 0;
	mov.b64 	%fd6061, {%r4696, %r4695};
	bra.uni 	BB5_3282;

BB5_3294:
	and.b32  	%r4713, %r98, 2147483647;
	setp.ne.s32	%p3669, %r4713, 2146435072;
	@%p3669 bra 	BB5_3295;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4714, %temp}, %fd1156;
	}
	setp.ne.s32	%p3670, %r4714, 0;
	mov.f64 	%fd6064, %fd2224;
	@%p3670 bra 	BB5_3299;

	shr.s32 	%r4715, %r99, 31;
	and.b32  	%r4716, %r4715, -2146435072;
	add.s32 	%r4717, %r4716, 2146435072;
	or.b32  	%r4718, %r4717, -2147483648;
	selp.b32	%r4719, %r4718, %r4717, %p80;
	mov.u32 	%r4720, 0;
	mov.b64 	%fd6064, {%r4720, %r4719};
	bra.uni 	BB5_3299;

BB5_3311:
	and.b32  	%r4737, %r100, 2147483647;
	setp.ne.s32	%p3686, %r4737, 2146435072;
	@%p3686 bra 	BB5_3312;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4738, %temp}, %fd1170;
	}
	setp.ne.s32	%p3687, %r4738, 0;
	mov.f64 	%fd6067, %fd2236;
	@%p3687 bra 	BB5_3316;

	shr.s32 	%r4739, %r103, 31;
	and.b32  	%r4740, %r4739, -2146435072;
	add.s32 	%r4741, %r4740, 2146435072;
	or.b32  	%r4742, %r4741, -2147483648;
	selp.b32	%r4743, %r4742, %r4741, %p81;
	mov.u32 	%r4744, 0;
	mov.b64 	%fd6067, {%r4744, %r4743};
	bra.uni 	BB5_3316;

BB5_3328:
	and.b32  	%r4761, %r98, 2147483647;
	setp.ne.s32	%p3709, %r4761, 2146435072;
	@%p3709 bra 	BB5_3329;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4762, %temp}, %fd1156;
	}
	setp.ne.s32	%p3710, %r4762, 0;
	mov.f64 	%fd6070, %fd2247;
	@%p3710 bra 	BB5_3333;

	shr.s32 	%r4763, %r105, 31;
	and.b32  	%r4764, %r4763, -2146435072;
	add.s32 	%r4765, %r4764, 2146435072;
	or.b32  	%r4766, %r4765, -2147483648;
	selp.b32	%r4767, %r4766, %r4765, %p82;
	mov.u32 	%r4768, 0;
	mov.b64 	%fd6070, {%r4768, %r4767};
	bra.uni 	BB5_3333;

BB5_3345:
	and.b32  	%r4785, %r100, 2147483647;
	setp.ne.s32	%p3729, %r4785, 2146435072;
	@%p3729 bra 	BB5_3346;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4786, %temp}, %fd1170;
	}
	setp.ne.s32	%p3730, %r4786, 0;
	mov.f64 	%fd6073, %fd2258;
	@%p3730 bra 	BB5_3350;

	shr.s32 	%r4787, %r101, 31;
	and.b32  	%r4788, %r4787, -2146435072;
	add.s32 	%r4789, %r4788, 2146435072;
	or.b32  	%r4790, %r4789, -2147483648;
	selp.b32	%r4791, %r4790, %r4789, %p83;
	mov.u32 	%r4792, 0;
	mov.b64 	%fd6073, {%r4792, %r4791};
	bra.uni 	BB5_3350;

BB5_3362:
	and.b32  	%r4807, %r88, 2147483647;
	setp.ne.s32	%p3747, %r4807, 2146435072;
	@%p3747 bra 	BB5_3363;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4808, %temp}, %fd1110;
	}
	setp.ne.s32	%p3748, %r4808, 0;
	mov.f64 	%fd1119, %fd1113;
	@%p3748 bra 	BB5_3367;

	shr.s32 	%r4809, %r89, 31;
	and.b32  	%r4810, %r4809, -2146435072;
	add.s32 	%r4811, %r4810, 2146435072;
	or.b32  	%r4812, %r4811, -2147483648;
	selp.b32	%r4813, %r4812, %r4811, %p71;
	mov.u32 	%r4814, 0;
	mov.b64 	%fd1119, {%r4814, %r4813};
	bra.uni 	BB5_3367;

BB5_3379:
	and.b32  	%r4829, %r92, 2147483647;
	setp.ne.s32	%p3762, %r4829, 2146435072;
	@%p3762 bra 	BB5_3380;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4830, %temp}, %fd1111;
	}
	setp.ne.s32	%p3763, %r4830, 0;
	mov.f64 	%fd1130, %fd1124;
	@%p3763 bra 	BB5_3384;

	shr.s32 	%r4831, %r91, 31;
	and.b32  	%r4832, %r4831, -2146435072;
	add.s32 	%r4833, %r4832, 2146435072;
	or.b32  	%r4834, %r4833, -2147483648;
	selp.b32	%r4835, %r4834, %r4833, %p72;
	mov.u32 	%r4836, 0;
	mov.b64 	%fd1130, {%r4836, %r4835};
	bra.uni 	BB5_3384;

BB5_3396:
	and.b32  	%r4851, %r88, 2147483647;
	setp.ne.s32	%p3780, %r4851, 2146435072;
	@%p3780 bra 	BB5_3397;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4852, %temp}, %fd1110;
	}
	setp.ne.s32	%p3781, %r4852, 0;
	mov.f64 	%fd1141, %fd1134;
	@%p3781 bra 	BB5_3401;

	shr.s32 	%r4853, %r94, 31;
	and.b32  	%r4854, %r4853, -2146435072;
	add.s32 	%r4855, %r4854, 2146435072;
	or.b32  	%r4856, %r4855, -2147483648;
	selp.b32	%r4857, %r4856, %r4855, %p74;
	mov.u32 	%r4858, 0;
	mov.b64 	%fd1141, {%r4858, %r4857};
	bra.uni 	BB5_3401;

BB5_3413:
	and.b32  	%r4873, %r92, 2147483647;
	setp.ne.s32	%p3795, %r4873, 2146435072;
	@%p3795 bra 	BB5_3414;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4874, %temp}, %fd1111;
	}
	setp.ne.s32	%p3796, %r4874, 0;
	mov.f64 	%fd1151, %fd1145;
	@%p3796 bra 	BB5_3418;

	shr.s32 	%r4875, %r96, 31;
	and.b32  	%r4876, %r4875, -2146435072;
	add.s32 	%r4877, %r4876, 2146435072;
	or.b32  	%r4878, %r4877, -2147483648;
	selp.b32	%r4879, %r4878, %r4877, %p76;
	mov.u32 	%r4880, 0;
	mov.b64 	%fd1151, {%r4880, %r4879};
	bra.uni 	BB5_3418;

BB5_518:
	mov.f64 	%fd5574, %fd5573;
	bra.uni 	BB5_522;

BB5_3432:
	mov.f64 	%fd6088, %fd6087;
	bra.uni 	BB5_3436;

BB5_535:
	mov.f64 	%fd5577, %fd499;
	bra.uni 	BB5_539;

BB5_3449:
	mov.f64 	%fd6091, %fd2325;
	bra.uni 	BB5_3453;

BB5_552:
	mov.f64 	%fd5580, %fd510;
	bra.uni 	BB5_556;

BB5_3466:
	mov.f64 	%fd6094, %fd2336;
	bra.uni 	BB5_3470;

BB5_569:
	mov.f64 	%fd5583, %fd5582;
	bra.uni 	BB5_573;

BB5_3483:
	mov.f64 	%fd6097, %fd6096;
	bra.uni 	BB5_3487;

BB5_586:
	mov.f64 	%fd5586, %fd5585;
	bra.uni 	BB5_590;

BB5_3500:
	mov.f64 	%fd6100, %fd6099;
	bra.uni 	BB5_3504;

BB5_603:
	mov.f64 	%fd5589, %fd5588;
	bra.uni 	BB5_607;

BB5_3517:
	mov.f64 	%fd6103, %fd6102;
	bra.uni 	BB5_3521;

BB5_620:
	mov.f64 	%fd5592, %fd5591;
	bra.uni 	BB5_624;

BB5_3534:
	mov.f64 	%fd1236, %fd1230;
	bra.uni 	BB5_3538;

BB5_637:
	mov.f64 	%fd5595, %fd5594;
	bra.uni 	BB5_641;

BB5_3551:
	mov.f64 	%fd1249, %fd1243;
	bra.uni 	BB5_3555;

BB5_654:
	mov.f64 	%fd5598, %fd5597;
	bra.uni 	BB5_658;

BB5_3568:
	mov.f64 	%fd6112, %fd2394;
	bra.uni 	BB5_3572;

BB5_671:
	mov.f64 	%fd5601, %fd576;
	bra.uni 	BB5_675;

BB5_3585:
	mov.f64 	%fd6115, %fd2403;
	bra.uni 	BB5_3589;

BB5_688:
	mov.f64 	%fd5604, %fd585;
	bra.uni 	BB5_692;

BB5_3602:
	mov.f64 	%fd6118, %fd2412;
	bra.uni 	BB5_3606;

BB5_705:
	mov.f64 	%fd5607, %fd5606;
	bra.uni 	BB5_709;

BB5_3619:
	mov.f64 	%fd6121, %fd2421;
	bra.uni 	BB5_3623;

BB5_722:
	mov.f64 	%fd5610, %fd5609;
	bra.uni 	BB5_726;

BB5_3636:
	mov.f64 	%fd6124, %fd6123;
	bra.uni 	BB5_3640;

BB5_739:
	mov.f64 	%fd5613, %fd5612;
	bra.uni 	BB5_743;

BB5_3653:
	mov.f64 	%fd6127, %fd6126;
	bra.uni 	BB5_3657;

BB5_756:
	mov.f64 	%fd5616, %fd5615;
	bra.uni 	BB5_760;

BB5_3670:
	mov.f64 	%fd6130, %fd6129;
	bra.uni 	BB5_3674;

BB5_773:
	mov.f64 	%fd5619, %fd5618;
	bra.uni 	BB5_777;

BB5_3687:
	mov.f64 	%fd6133, %fd6132;
	bra.uni 	BB5_3691;

BB5_790:
	mov.f64 	%fd5622, %fd638;
	bra.uni 	BB5_794;

BB5_3704:
	mov.f64 	%fd1119, %fd1113;
	bra.uni 	BB5_3708;

BB5_807:
	mov.f64 	%fd5625, %fd648;
	bra.uni 	BB5_811;

BB5_3721:
	mov.f64 	%fd6139, %fd2473;
	bra.uni 	BB5_3725;

BB5_824:
	mov.f64 	%fd5628, %fd659;
	bra.uni 	BB5_828;

BB5_3738:
	mov.f64 	%fd6142, %fd2484;
	bra.uni 	BB5_3742;

BB5_841:
	mov.f64 	%fd5631, %fd668;
	bra.uni 	BB5_845;

BB5_3755:
	mov.f64 	%fd1151, %fd1145;
	bra.uni 	BB5_3759;

BB5_858:
	mov.f64 	%fd5634, %fd677;
	bra.uni 	BB5_862;

BB5_3772:
	mov.f64 	%fd1141, %fd1134;
	bra.uni 	BB5_3776;

BB5_875:
	mov.f64 	%fd5637, %fd686;
	bra.uni 	BB5_879;

BB5_3789:
	mov.f64 	%fd1130, %fd1124;
	bra.uni 	BB5_3793;

BB5_892:
	mov.f64 	%fd5640, %fd695;
	bra.uni 	BB5_896;

BB5_3806:
	mov.f64 	%fd6154, %fd2521;
	bra.uni 	BB5_3810;

BB5_909:
	mov.f64 	%fd5643, %fd704;
	bra.uni 	BB5_913;

BB5_3823:
	mov.f64 	%fd6157, %fd2534;
	bra.uni 	BB5_3827;

BB5_413:
	and.b32  	%r798, %r33, 2147483647;
	setp.ne.s32	%p628, %r798, 2146435072;
	@%p628 bra 	BB5_414;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r799, %temp}, %fd402;
	}
	setp.ne.s32	%p629, %r799, 0;
	mov.f64 	%fd5554, %fd409;
	@%p629 bra 	BB5_418;

	shr.s32 	%r800, %r26, 31;
	and.b32  	%r801, %r800, -2146435072;
	add.s32 	%r802, %r801, 2146435072;
	or.b32  	%r803, %r802, -2147483648;
	selp.b32	%r804, %r803, %r802, %p23;
	mov.u32 	%r805, 0;
	mov.b64 	%fd5554, {%r805, %r804};
	bra.uni 	BB5_418;

BB5_2409:
	and.b32  	%r3528, %r130, 2147483647;
	setp.ne.s32	%p2773, %r3528, 2146435072;
	@%p2773 bra 	BB5_2410;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3529, %temp}, %fd1698;
	}
	setp.ne.s32	%p2774, %r3529, 0;
	mov.f64 	%fd5908, %fd5907;
	@%p2774 bra 	BB5_2414;

	shr.s32 	%r3530, %r89, 31;
	and.b32  	%r3531, %r3530, -2146435072;
	add.s32 	%r3532, %r3531, 2146435072;
	or.b32  	%r3533, %r3532, -2147483648;
	selp.b32	%r3534, %r3533, %r3532, %p105;
	mov.u32 	%r3535, 0;
	mov.b64 	%fd5908, {%r3535, %r3534};
	bra.uni 	BB5_2414;

BB5_1728:
	and.b32  	%r2630, %r113, 2147483647;
	setp.ne.s32	%p2060, %r2630, 2146435072;
	@%p2060 bra 	BB5_1729;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2631, %temp}, %fd1259;
	}
	setp.ne.s32	%p2061, %r2631, 0;
	mov.f64 	%fd5788, %fd1266;
	@%p2061 bra 	BB5_1733;

	shr.s32 	%r2632, %r99, 31;
	and.b32  	%r2633, %r2632, -2146435072;
	add.s32 	%r2634, %r2633, 2146435072;
	or.b32  	%r2635, %r2634, -2147483648;
	selp.b32	%r2636, %r2635, %r2634, %p86;
	mov.u32 	%r2637, 0;
	mov.b64 	%fd5788, {%r2637, %r2636};
	bra.uni 	BB5_1733;

BB5_430:
	and.b32  	%r822, %r34, 2147483647;
	setp.ne.s32	%p645, %r822, 2146435072;
	@%p645 bra 	BB5_431;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r823, %temp}, %fd401;
	}
	setp.ne.s32	%p646, %r823, 0;
	mov.f64 	%fd5557, %fd420;
	@%p646 bra 	BB5_435;

	shr.s32 	%r824, %r31, 31;
	and.b32  	%r825, %r824, -2146435072;
	add.s32 	%r826, %r825, 2146435072;
	or.b32  	%r827, %r826, -2147483648;
	selp.b32	%r828, %r827, %r826, %p24;
	mov.u32 	%r829, 0;
	mov.b64 	%fd5557, {%r829, %r828};
	bra.uni 	BB5_435;

BB5_2426:
	and.b32  	%r3551, %r132, 2147483647;
	setp.ne.s32	%p2792, %r3551, 2146435072;
	@%p2792 bra 	BB5_2427;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3552, %temp}, %fd1699;
	}
	setp.ne.s32	%p2793, %r3552, 0;
	mov.f64 	%fd5911, %fd5910;
	@%p2793 bra 	BB5_2431;

	shr.s32 	%r3553, %r91, 31;
	and.b32  	%r3554, %r3553, -2146435072;
	add.s32 	%r3555, %r3554, 2146435072;
	or.b32  	%r3556, %r3555, -2147483648;
	selp.b32	%r3557, %r3556, %r3555, %p107;
	mov.u32 	%r3558, 0;
	mov.b64 	%fd5911, {%r3558, %r3557};
	bra.uni 	BB5_2431;

BB5_1745:
	and.b32  	%r2653, %r115, 2147483647;
	setp.ne.s32	%p2077, %r2653, 2146435072;
	@%p2077 bra 	BB5_1746;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2654, %temp}, %fd1257;
	}
	setp.ne.s32	%p2078, %r2654, 0;
	mov.f64 	%fd5791, %fd1278;
	@%p2078 bra 	BB5_1750;

	shr.s32 	%r2655, %r103, 31;
	and.b32  	%r2656, %r2655, -2146435072;
	add.s32 	%r2657, %r2656, 2146435072;
	or.b32  	%r2658, %r2657, -2147483648;
	selp.b32	%r2659, %r2658, %r2657, %p87;
	mov.u32 	%r2660, 0;
	mov.b64 	%fd5791, {%r2660, %r2659};
	bra.uni 	BB5_1750;

BB5_447:
	and.b32  	%r846, %r33, 2147483647;
	setp.ne.s32	%p668, %r846, 2146435072;
	@%p668 bra 	BB5_448;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r847, %temp}, %fd402;
	}
	setp.ne.s32	%p669, %r847, 0;
	mov.f64 	%fd5560, %fd431;
	@%p669 bra 	BB5_452;

	shr.s32 	%r848, %r32, 31;
	and.b32  	%r849, %r848, -2146435072;
	add.s32 	%r850, %r849, 2146435072;
	or.b32  	%r851, %r850, -2147483648;
	selp.b32	%r852, %r851, %r850, %p25;
	mov.u32 	%r853, 0;
	mov.b64 	%fd5560, {%r853, %r852};
	bra.uni 	BB5_452;

BB5_2443:
	and.b32  	%r3574, %r130, 2147483647;
	setp.ne.s32	%p2811, %r3574, 2146435072;
	@%p2811 bra 	BB5_2444;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3575, %temp}, %fd1698;
	}
	setp.ne.s32	%p2812, %r3575, 0;
	mov.f64 	%fd5914, %fd5913;
	@%p2812 bra 	BB5_2448;

	shr.s32 	%r3576, %r94, 31;
	and.b32  	%r3577, %r3576, -2146435072;
	add.s32 	%r3578, %r3577, 2146435072;
	or.b32  	%r3579, %r3578, -2147483648;
	selp.b32	%r3580, %r3579, %r3578, %p109;
	mov.u32 	%r3581, 0;
	mov.b64 	%fd5914, {%r3581, %r3580};
	bra.uni 	BB5_2448;

BB5_1762:
	and.b32  	%r2676, %r113, 2147483647;
	setp.ne.s32	%p2100, %r2676, 2146435072;
	@%p2100 bra 	BB5_1763;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2677, %temp}, %fd1259;
	}
	setp.ne.s32	%p2101, %r2677, 0;
	mov.f64 	%fd5794, %fd1290;
	@%p2101 bra 	BB5_1767;

	shr.s32 	%r2678, %r105, 31;
	and.b32  	%r2679, %r2678, -2146435072;
	add.s32 	%r2680, %r2679, 2146435072;
	or.b32  	%r2681, %r2680, -2147483648;
	selp.b32	%r2682, %r2681, %r2680, %p88;
	mov.u32 	%r2683, 0;
	mov.b64 	%fd5794, {%r2683, %r2682};
	bra.uni 	BB5_1767;

BB5_464:
	and.b32  	%r870, %r34, 2147483647;
	setp.ne.s32	%p688, %r870, 2146435072;
	@%p688 bra 	BB5_465;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r871, %temp}, %fd401;
	}
	setp.ne.s32	%p689, %r871, 0;
	mov.f64 	%fd5563, %fd442;
	@%p689 bra 	BB5_469;

	shr.s32 	%r872, %r29, 31;
	and.b32  	%r873, %r872, -2146435072;
	add.s32 	%r874, %r873, 2146435072;
	or.b32  	%r875, %r874, -2147483648;
	selp.b32	%r876, %r875, %r874, %p26;
	mov.u32 	%r877, 0;
	mov.b64 	%fd5563, {%r877, %r876};
	bra.uni 	BB5_469;

BB5_2460:
	and.b32  	%r3597, %r132, 2147483647;
	setp.ne.s32	%p2830, %r3597, 2146435072;
	@%p2830 bra 	BB5_2461;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3598, %temp}, %fd1699;
	}
	setp.ne.s32	%p2831, %r3598, 0;
	mov.f64 	%fd5917, %fd5916;
	@%p2831 bra 	BB5_2465;

	shr.s32 	%r3599, %r96, 31;
	and.b32  	%r3600, %r3599, -2146435072;
	add.s32 	%r3601, %r3600, 2146435072;
	or.b32  	%r3602, %r3601, -2147483648;
	selp.b32	%r3603, %r3602, %r3601, %p111;
	mov.u32 	%r3604, 0;
	mov.b64 	%fd5917, {%r3604, %r3603};
	bra.uni 	BB5_2465;

BB5_1779:
	and.b32  	%r2699, %r115, 2147483647;
	setp.ne.s32	%p2119, %r2699, 2146435072;
	@%p2119 bra 	BB5_1780;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2700, %temp}, %fd1257;
	}
	setp.ne.s32	%p2120, %r2700, 0;
	mov.f64 	%fd5797, %fd1301;
	@%p2120 bra 	BB5_1784;

	shr.s32 	%r2701, %r101, 31;
	and.b32  	%r2702, %r2701, -2146435072;
	add.s32 	%r2703, %r2702, 2146435072;
	or.b32  	%r2704, %r2703, -2147483648;
	selp.b32	%r2705, %r2704, %r2703, %p90;
	mov.u32 	%r2706, 0;
	mov.b64 	%fd5797, {%r2706, %r2705};
	bra.uni 	BB5_1784;

BB5_481:
	and.b32  	%r894, %r35, 2147483647;
	setp.ne.s32	%p708, %r894, 2146435072;
	@%p708 bra 	BB5_482;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r895, %temp}, %fd448;
	}
	setp.ne.s32	%p709, %r895, 0;
	mov.f64 	%fd5566, %fd455;
	@%p709 bra 	BB5_486;

	shr.s32 	%r896, %r16, 31;
	and.b32  	%r897, %r896, -2146435072;
	add.s32 	%r898, %r897, 2146435072;
	or.b32  	%r899, %r898, -2147483648;
	selp.b32	%r900, %r899, %r898, %p27;
	mov.u32 	%r901, 0;
	mov.b64 	%fd5566, {%r901, %r900};
	bra.uni 	BB5_486;

BB5_2477:
	and.b32  	%r3621, %r98, 2147483647;
	setp.ne.s32	%p2849, %r3621, 2146435072;
	@%p2849 bra 	BB5_2478;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3622, %temp}, %fd1156;
	}
	setp.ne.s32	%p2850, %r3622, 0;
	mov.f64 	%fd5920, %fd1751;
	@%p2850 bra 	BB5_2482;

	shr.s32 	%r3623, %r99, 31;
	and.b32  	%r3624, %r3623, -2146435072;
	add.s32 	%r3625, %r3624, 2146435072;
	or.b32  	%r3626, %r3625, -2147483648;
	selp.b32	%r3627, %r3626, %r3625, %p78;
	mov.u32 	%r3628, 0;
	mov.b64 	%fd5920, {%r3628, %r3627};
	bra.uni 	BB5_2482;

BB5_1796:
	and.b32  	%r2721, %r88, 2147483647;
	setp.ne.s32	%p2139, %r2721, 2146435072;
	@%p2139 bra 	BB5_1797;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2722, %temp}, %fd1110;
	}
	setp.ne.s32	%p2140, %r2722, 0;
	mov.f64 	%fd5800, %fd5799;
	@%p2140 bra 	BB5_1801;

	shr.s32 	%r2723, %r89, 31;
	and.b32  	%r2724, %r2723, -2146435072;
	add.s32 	%r2725, %r2724, 2146435072;
	or.b32  	%r2726, %r2725, -2147483648;
	selp.b32	%r2727, %r2726, %r2725, %p1989;
	mov.u32 	%r2728, 0;
	mov.b64 	%fd5800, {%r2728, %r2727};
	bra.uni 	BB5_1801;

BB5_498:
	and.b32  	%r918, %r36, 2147483647;
	setp.ne.s32	%p728, %r918, 2146435072;
	@%p728 bra 	BB5_499;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r919, %temp}, %fd461;
	}
	setp.ne.s32	%p729, %r919, 0;
	mov.f64 	%fd5569, %fd468;
	@%p729 bra 	BB5_503;

	shr.s32 	%r920, %r23, 31;
	and.b32  	%r921, %r920, -2146435072;
	add.s32 	%r922, %r921, 2146435072;
	or.b32  	%r923, %r922, -2147483648;
	selp.b32	%r924, %r923, %r922, %p28;
	mov.u32 	%r925, 0;
	mov.b64 	%fd5569, {%r925, %r924};
	bra.uni 	BB5_503;

BB5_2494:
	and.b32  	%r3645, %r100, 2147483647;
	setp.ne.s32	%p2866, %r3645, 2146435072;
	@%p2866 bra 	BB5_2495;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3646, %temp}, %fd1170;
	}
	setp.ne.s32	%p2867, %r3646, 0;
	mov.f64 	%fd5923, %fd1763;
	@%p2867 bra 	BB5_2499;

	shr.s32 	%r3647, %r101, 31;
	and.b32  	%r3648, %r3647, -2146435072;
	add.s32 	%r3649, %r3648, 2146435072;
	or.b32  	%r3650, %r3649, -2147483648;
	selp.b32	%r3651, %r3650, %r3649, %p79;
	mov.u32 	%r3652, 0;
	mov.b64 	%fd5923, {%r3652, %r3651};
	bra.uni 	BB5_2499;

BB5_1813:
	and.b32  	%r2743, %r92, 2147483647;
	setp.ne.s32	%p2157, %r2743, 2146435072;
	@%p2157 bra 	BB5_1814;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2744, %temp}, %fd1111;
	}
	setp.ne.s32	%p2158, %r2744, 0;
	mov.f64 	%fd5803, %fd5802;
	@%p2158 bra 	BB5_1818;

	shr.s32 	%r2745, %r96, 31;
	and.b32  	%r2746, %r2745, -2146435072;
	add.s32 	%r2747, %r2746, 2146435072;
	or.b32  	%r2748, %r2747, -2147483648;
	selp.b32	%r2749, %r2748, %r2747, %p84;
	mov.u32 	%r2750, 0;
	mov.b64 	%fd5803, {%r2750, %r2749};
	bra.uni 	BB5_1818;

BB5_2511:
	and.b32  	%r3668, %r98, 2147483647;
	setp.ne.s32	%p2889, %r3668, 2146435072;
	@%p2889 bra 	BB5_2512;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3669, %temp}, %fd1156;
	}
	setp.ne.s32	%p2890, %r3669, 0;
	mov.f64 	%fd5926, %fd5925;
	@%p2890 bra 	BB5_2516;

	shr.s32 	%r3670, %r99, 31;
	and.b32  	%r3671, %r3670, -2146435072;
	add.s32 	%r3672, %r3671, 2146435072;
	or.b32  	%r3673, %r3672, -2147483648;
	selp.b32	%r3674, %r3673, %r3672, %p80;
	mov.u32 	%r3675, 0;
	mov.b64 	%fd5926, {%r3675, %r3674};
	bra.uni 	BB5_2516;

BB5_1830:
	and.b32  	%r2766, %r119, 2147483647;
	setp.ne.s32	%p2177, %r2766, 2146435072;
	@%p2177 bra 	BB5_1831;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2767, %temp}, %fd1326;
	}
	setp.ne.s32	%p2178, %r2767, 0;
	mov.f64 	%fd5806, %fd1334;
	@%p2178 bra 	BB5_1835;

	shr.s32 	%r2768, %r89, 31;
	and.b32  	%r2769, %r2768, -2146435072;
	add.s32 	%r2770, %r2769, 2146435072;
	or.b32  	%r2771, %r2770, -2147483648;
	selp.b32	%r2772, %r2771, %r2770, %p92;
	mov.u32 	%r2773, 0;
	mov.b64 	%fd5806, {%r2773, %r2772};
	bra.uni 	BB5_1835;

BB5_2528:
	and.b32  	%r3694, %r100, 2147483647;
	setp.ne.s32	%p2908, %r3694, 2146435072;
	@%p2908 bra 	BB5_2529;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3695, %temp}, %fd1170;
	}
	setp.ne.s32	%p2909, %r3695, 0;
	mov.f64 	%fd5929, %fd1786;
	@%p2909 bra 	BB5_2533;

	shr.s32 	%r3696, %r140, 31;
	and.b32  	%r3697, %r3696, -2146435072;
	add.s32 	%r3698, %r3697, 2146435072;
	or.b32  	%r3699, %r3698, -2147483648;
	selp.b32	%r3700, %r3699, %r3698, %p117;
	mov.u32 	%r3701, 0;
	mov.b64 	%fd5929, {%r3701, %r3700};
	bra.uni 	BB5_2533;

BB5_1847:
	and.b32  	%r2789, %r121, 2147483647;
	setp.ne.s32	%p2194, %r2789, 2146435072;
	@%p2194 bra 	BB5_1848;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2790, %temp}, %fd1327;
	}
	setp.ne.s32	%p2195, %r2790, 0;
	mov.f64 	%fd5809, %fd1346;
	@%p2195 bra 	BB5_1852;

	shr.s32 	%r2791, %r91, 31;
	and.b32  	%r2792, %r2791, -2146435072;
	add.s32 	%r2793, %r2792, 2146435072;
	or.b32  	%r2794, %r2793, -2147483648;
	selp.b32	%r2795, %r2794, %r2793, %p93;
	mov.u32 	%r2796, 0;
	mov.b64 	%fd5809, {%r2796, %r2795};
	bra.uni 	BB5_1852;

BB5_2545:
	and.b32  	%r3720, %r98, 2147483647;
	setp.ne.s32	%p2928, %r3720, 2146435072;
	@%p2928 bra 	BB5_2546;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3721, %temp}, %fd1156;
	}
	setp.ne.s32	%p2929, %r3721, 0;
	mov.f64 	%fd5932, %fd1797;
	@%p2929 bra 	BB5_2550;

	shr.s32 	%r3722, %r141, 31;
	and.b32  	%r3723, %r3722, -2146435072;
	add.s32 	%r3724, %r3723, 2146435072;
	or.b32  	%r3725, %r3724, -2147483648;
	selp.b32	%r3726, %r3725, %r3724, %p118;
	mov.u32 	%r3727, 0;
	mov.b64 	%fd5932, {%r3727, %r3726};
	bra.uni 	BB5_2550;

BB5_1864:
	and.b32  	%r2812, %r119, 2147483647;
	setp.ne.s32	%p2217, %r2812, 2146435072;
	@%p2217 bra 	BB5_1865;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2813, %temp}, %fd1326;
	}
	setp.ne.s32	%p2218, %r2813, 0;
	mov.f64 	%fd5812, %fd1358;
	@%p2218 bra 	BB5_1869;

	shr.s32 	%r2814, %r94, 31;
	and.b32  	%r2815, %r2814, -2146435072;
	add.s32 	%r2816, %r2815, 2146435072;
	or.b32  	%r2817, %r2816, -2147483648;
	selp.b32	%r2818, %r2817, %r2816, %p94;
	mov.u32 	%r2819, 0;
	mov.b64 	%fd5812, {%r2819, %r2818};
	bra.uni 	BB5_1869;

BB5_2562:
	and.b32  	%r3743, %r100, 2147483647;
	setp.ne.s32	%p2945, %r3743, 2146435072;
	@%p2945 bra 	BB5_2563;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3744, %temp}, %fd1170;
	}
	setp.ne.s32	%p2946, %r3744, 0;
	mov.f64 	%fd5935, %fd5934;
	@%p2946 bra 	BB5_2567;

	shr.s32 	%r3745, %r101, 31;
	and.b32  	%r3746, %r3745, -2146435072;
	add.s32 	%r3747, %r3746, 2146435072;
	or.b32  	%r3748, %r3747, -2147483648;
	selp.b32	%r3749, %r3748, %r3747, %p83;
	mov.u32 	%r3750, 0;
	mov.b64 	%fd5935, {%r3750, %r3749};
	bra.uni 	BB5_2567;

BB5_1881:
	and.b32  	%r2835, %r121, 2147483647;
	setp.ne.s32	%p2236, %r2835, 2146435072;
	@%p2236 bra 	BB5_1882;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2836, %temp}, %fd1327;
	}
	setp.ne.s32	%p2237, %r2836, 0;
	mov.f64 	%fd5815, %fd1369;
	@%p2237 bra 	BB5_1886;

	shr.s32 	%r2837, %r96, 31;
	and.b32  	%r2838, %r2837, -2146435072;
	add.s32 	%r2839, %r2838, 2146435072;
	or.b32  	%r2840, %r2839, -2147483648;
	selp.b32	%r2841, %r2840, %r2839, %p96;
	mov.u32 	%r2842, 0;
	mov.b64 	%fd5815, {%r2842, %r2841};
	bra.uni 	BB5_1886;

BB5_2579:
	and.b32  	%r3766, %r98, 2147483647;
	setp.ne.s32	%p2967, %r3766, 2146435072;
	@%p2967 bra 	BB5_2580;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3767, %temp}, %fd1156;
	}
	setp.ne.s32	%p2968, %r3767, 0;
	mov.f64 	%fd5938, %fd5937;
	@%p2968 bra 	BB5_2584;

	shr.s32 	%r3768, %r105, 31;
	and.b32  	%r3769, %r3768, -2146435072;
	add.s32 	%r3770, %r3769, 2146435072;
	or.b32  	%r3771, %r3770, -2147483648;
	selp.b32	%r3772, %r3771, %r3770, %p82;
	mov.u32 	%r3773, 0;
	mov.b64 	%fd5938, {%r3773, %r3772};
	bra.uni 	BB5_2584;

BB5_1898:
	and.b32  	%r2858, %r98, 2147483647;
	setp.ne.s32	%p2255, %r2858, 2146435072;
	@%p2255 bra 	BB5_1899;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2859, %temp}, %fd1156;
	}
	setp.ne.s32	%p2256, %r2859, 0;
	mov.f64 	%fd5818, %fd1383;
	@%p2256 bra 	BB5_1903;

	shr.s32 	%r2860, %r99, 31;
	and.b32  	%r2861, %r2860, -2146435072;
	add.s32 	%r2862, %r2861, 2146435072;
	or.b32  	%r2863, %r2862, -2147483648;
	selp.b32	%r2864, %r2863, %r2862, %p78;
	mov.u32 	%r2865, 0;
	mov.b64 	%fd5818, {%r2865, %r2864};
	bra.uni 	BB5_1903;

BB5_2596:
	and.b32  	%r3789, %r100, 2147483647;
	setp.ne.s32	%p2986, %r3789, 2146435072;
	@%p2986 bra 	BB5_2597;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3790, %temp}, %fd1170;
	}
	setp.ne.s32	%p2987, %r3790, 0;
	mov.f64 	%fd5941, %fd5940;
	@%p2987 bra 	BB5_2601;

	shr.s32 	%r3791, %r103, 31;
	and.b32  	%r3792, %r3791, -2146435072;
	add.s32 	%r3793, %r3792, 2146435072;
	or.b32  	%r3794, %r3793, -2147483648;
	selp.b32	%r3795, %r3794, %r3793, %p81;
	mov.u32 	%r3796, 0;
	mov.b64 	%fd5941, {%r3796, %r3795};
	bra.uni 	BB5_2601;

BB5_1915:
	and.b32  	%r2881, %r100, 2147483647;
	setp.ne.s32	%p2272, %r2881, 2146435072;
	@%p2272 bra 	BB5_1916;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2882, %temp}, %fd1170;
	}
	setp.ne.s32	%p2273, %r2882, 0;
	mov.f64 	%fd5821, %fd1396;
	@%p2273 bra 	BB5_1920;

	shr.s32 	%r2883, %r101, 31;
	and.b32  	%r2884, %r2883, -2146435072;
	add.s32 	%r2885, %r2884, 2146435072;
	or.b32  	%r2886, %r2885, -2147483648;
	selp.b32	%r2887, %r2886, %r2885, %p79;
	mov.u32 	%r2888, 0;
	mov.b64 	%fd5821, {%r2888, %r2887};
	bra.uni 	BB5_1920;

BB5_2613:
	and.b32  	%r3813, %r130, 2147483647;
	setp.ne.s32	%p3005, %r3813, 2146435072;
	@%p3005 bra 	BB5_2614;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3814, %temp}, %fd1698;
	}
	setp.ne.s32	%p3006, %r3814, 0;
	mov.f64 	%fd5944, %fd1839;
	@%p3006 bra 	BB5_2618;

	shr.s32 	%r3815, %r89, 31;
	and.b32  	%r3816, %r3815, -2146435072;
	add.s32 	%r3817, %r3816, 2146435072;
	or.b32  	%r3818, %r3817, -2147483648;
	selp.b32	%r3819, %r3818, %r3817, %p125;
	mov.u32 	%r3820, 0;
	mov.b64 	%fd5944, {%r3820, %r3819};
	bra.uni 	BB5_2618;

BB5_1932:
	and.b32  	%r2903, %r113, 2147483647;
	setp.ne.s32	%p2292, %r2903, 2146435072;
	@%p2292 bra 	BB5_1933;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2904, %temp}, %fd1259;
	}
	setp.ne.s32	%p2293, %r2904, 0;
	mov.f64 	%fd5824, %fd1407;
	@%p2293 bra 	BB5_1937;

	shr.s32 	%r2905, %r99, 31;
	and.b32  	%r2906, %r2905, -2146435072;
	add.s32 	%r2907, %r2906, 2146435072;
	or.b32  	%r2908, %r2907, -2147483648;
	selp.b32	%r2909, %r2908, %r2907, %p86;
	mov.u32 	%r2910, 0;
	mov.b64 	%fd5824, {%r2910, %r2909};
	bra.uni 	BB5_1937;

BB5_2630:
	and.b32  	%r3837, %r132, 2147483647;
	setp.ne.s32	%p3022, %r3837, 2146435072;
	@%p3022 bra 	BB5_2631;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3838, %temp}, %fd1699;
	}
	setp.ne.s32	%p3023, %r3838, 0;
	mov.f64 	%fd5947, %fd1851;
	@%p3023 bra 	BB5_2635;

	shr.s32 	%r3839, %r96, 31;
	and.b32  	%r3840, %r3839, -2146435072;
	add.s32 	%r3841, %r3840, 2146435072;
	or.b32  	%r3842, %r3841, -2147483648;
	selp.b32	%r3843, %r3842, %r3841, %p126;
	mov.u32 	%r3844, 0;
	mov.b64 	%fd5947, {%r3844, %r3843};
	bra.uni 	BB5_2635;

BB5_1949:
	and.b32  	%r2925, %r115, 2147483647;
	setp.ne.s32	%p2307, %r2925, 2146435072;
	@%p2307 bra 	BB5_1950;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2926, %temp}, %fd1257;
	}
	setp.ne.s32	%p2308, %r2926, 0;
	mov.f64 	%fd5827, %fd1417;
	@%p2308 bra 	BB5_1954;

	shr.s32 	%r2927, %r103, 31;
	and.b32  	%r2928, %r2927, -2146435072;
	add.s32 	%r2929, %r2928, 2146435072;
	or.b32  	%r2930, %r2929, -2147483648;
	selp.b32	%r2931, %r2930, %r2929, %p87;
	mov.u32 	%r2932, 0;
	mov.b64 	%fd5827, {%r2932, %r2931};
	bra.uni 	BB5_1954;

BB5_2647:
	and.b32  	%r3859, %r98, 2147483647;
	setp.ne.s32	%p3043, %r3859, 2146435072;
	@%p3043 bra 	BB5_2648;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3860, %temp}, %fd1156;
	}
	setp.ne.s32	%p3044, %r3860, 0;
	mov.f64 	%fd5950, %fd5949;
	@%p3044 bra 	BB5_2652;

	shr.s32 	%r3861, %r99, 31;
	and.b32  	%r3862, %r3861, -2146435072;
	add.s32 	%r3863, %r3862, 2146435072;
	or.b32  	%r3864, %r3863, -2147483648;
	selp.b32	%r3865, %r3864, %r3863, %p80;
	mov.u32 	%r3866, 0;
	mov.b64 	%fd5950, {%r3866, %r3865};
	bra.uni 	BB5_2652;

BB5_1966:
	and.b32  	%r2947, %r113, 2147483647;
	setp.ne.s32	%p2328, %r2947, 2146435072;
	@%p2328 bra 	BB5_1967;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2948, %temp}, %fd1259;
	}
	setp.ne.s32	%p2329, %r2948, 0;
	mov.f64 	%fd5830, %fd1428;
	@%p2329 bra 	BB5_1971;

	shr.s32 	%r2949, %r105, 31;
	and.b32  	%r2950, %r2949, -2146435072;
	add.s32 	%r2951, %r2950, 2146435072;
	or.b32  	%r2952, %r2951, -2147483648;
	selp.b32	%r2953, %r2952, %r2951, %p88;
	mov.u32 	%r2954, 0;
	mov.b64 	%fd5830, {%r2954, %r2953};
	bra.uni 	BB5_1971;

BB5_2664:
	and.b32  	%r3881, %r100, 2147483647;
	setp.ne.s32	%p3058, %r3881, 2146435072;
	@%p3058 bra 	BB5_2665;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3882, %temp}, %fd1170;
	}
	setp.ne.s32	%p3059, %r3882, 0;
	mov.f64 	%fd5953, %fd5952;
	@%p3059 bra 	BB5_2669;

	shr.s32 	%r3883, %r103, 31;
	and.b32  	%r3884, %r3883, -2146435072;
	add.s32 	%r3885, %r3884, 2146435072;
	or.b32  	%r3886, %r3885, -2147483648;
	selp.b32	%r3887, %r3886, %r3885, %p81;
	mov.u32 	%r3888, 0;
	mov.b64 	%fd5953, {%r3888, %r3887};
	bra.uni 	BB5_2669;

BB5_1983:
	and.b32  	%r2969, %r115, 2147483647;
	setp.ne.s32	%p2343, %r2969, 2146435072;
	@%p2343 bra 	BB5_1984;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2970, %temp}, %fd1257;
	}
	setp.ne.s32	%p2344, %r2970, 0;
	mov.f64 	%fd5833, %fd1438;
	@%p2344 bra 	BB5_1988;

	shr.s32 	%r2971, %r101, 31;
	and.b32  	%r2972, %r2971, -2146435072;
	add.s32 	%r2973, %r2972, 2146435072;
	or.b32  	%r2974, %r2973, -2147483648;
	selp.b32	%r2975, %r2974, %r2973, %p90;
	mov.u32 	%r2976, 0;
	mov.b64 	%fd5833, {%r2976, %r2975};
	bra.uni 	BB5_1988;

BB5_2681:
	and.b32  	%r3903, %r98, 2147483647;
	setp.ne.s32	%p3073, %r3903, 2146435072;
	@%p3073 bra 	BB5_2682;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3904, %temp}, %fd1156;
	}
	setp.ne.s32	%p3074, %r3904, 0;
	mov.f64 	%fd5956, %fd5955;
	@%p3074 bra 	BB5_2686;

	shr.s32 	%r3905, %r105, 31;
	and.b32  	%r3906, %r3905, -2146435072;
	add.s32 	%r3907, %r3906, 2146435072;
	or.b32  	%r3908, %r3907, -2147483648;
	selp.b32	%r3909, %r3908, %r3907, %p82;
	mov.u32 	%r3910, 0;
	mov.b64 	%fd5956, {%r3910, %r3909};
	bra.uni 	BB5_2686;

BB5_2000:
	and.b32  	%r2991, %r88, 2147483647;
	setp.ne.s32	%p2361, %r2991, 2146435072;
	@%p2361 bra 	BB5_2001;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2992, %temp}, %fd1110;
	}
	setp.ne.s32	%p2362, %r2992, 0;
	mov.f64 	%fd1236, %fd1230;
	@%p2362 bra 	BB5_2005;

	shr.s32 	%r2993, %r89, 31;
	and.b32  	%r2994, %r2993, -2146435072;
	add.s32 	%r2995, %r2994, 2146435072;
	or.b32  	%r2996, %r2995, -2147483648;
	selp.b32	%r2997, %r2996, %r2995, %p1989;
	mov.u32 	%r2998, 0;
	mov.b64 	%fd1236, {%r2998, %r2997};
	bra.uni 	BB5_2005;

BB5_2698:
	and.b32  	%r3925, %r100, 2147483647;
	setp.ne.s32	%p3088, %r3925, 2146435072;
	@%p3088 bra 	BB5_2699;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3926, %temp}, %fd1170;
	}
	setp.ne.s32	%p3089, %r3926, 0;
	mov.f64 	%fd5959, %fd5958;
	@%p3089 bra 	BB5_2703;

	shr.s32 	%r3927, %r101, 31;
	and.b32  	%r3928, %r3927, -2146435072;
	add.s32 	%r3929, %r3928, 2146435072;
	or.b32  	%r3930, %r3929, -2147483648;
	selp.b32	%r3931, %r3930, %r3929, %p83;
	mov.u32 	%r3932, 0;
	mov.b64 	%fd5959, {%r3932, %r3931};
	bra.uni 	BB5_2703;

BB5_2017:
	and.b32  	%r3013, %r92, 2147483647;
	setp.ne.s32	%p2379, %r3013, 2146435072;
	@%p2379 bra 	BB5_2018;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3014, %temp}, %fd1111;
	}
	setp.ne.s32	%p2380, %r3014, 0;
	mov.f64 	%fd1249, %fd1243;
	@%p2380 bra 	BB5_2022;

	shr.s32 	%r3015, %r96, 31;
	and.b32  	%r3016, %r3015, -2146435072;
	add.s32 	%r3017, %r3016, 2146435072;
	or.b32  	%r3018, %r3017, -2147483648;
	selp.b32	%r3019, %r3018, %r3017, %p84;
	mov.u32 	%r3020, 0;
	mov.b64 	%fd1249, {%r3020, %r3019};
	bra.uni 	BB5_2022;

BB5_2715:
	and.b32  	%r3947, %r130, 2147483647;
	setp.ne.s32	%p3103, %r3947, 2146435072;
	@%p3103 bra 	BB5_2716;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3948, %temp}, %fd1698;
	}
	setp.ne.s32	%p3104, %r3948, 0;
	mov.f64 	%fd5962, %fd1896;
	@%p3104 bra 	BB5_2720;

	shr.s32 	%r3949, %r89, 31;
	and.b32  	%r3950, %r3949, -2146435072;
	add.s32 	%r3951, %r3950, 2146435072;
	or.b32  	%r3952, %r3951, -2147483648;
	selp.b32	%r3953, %r3952, %r3951, %p105;
	mov.u32 	%r3954, 0;
	mov.b64 	%fd5962, {%r3954, %r3953};
	bra.uni 	BB5_2720;

BB5_2034:
	and.b32  	%r3035, %r119, 2147483647;
	setp.ne.s32	%p2397, %r3035, 2146435072;
	@%p2397 bra 	BB5_2035;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3036, %temp}, %fd1326;
	}
	setp.ne.s32	%p2398, %r3036, 0;
	mov.f64 	%fd5842, %fd1466;
	@%p2398 bra 	BB5_2039;

	shr.s32 	%r3037, %r89, 31;
	and.b32  	%r3038, %r3037, -2146435072;
	add.s32 	%r3039, %r3038, 2146435072;
	or.b32  	%r3040, %r3039, -2147483648;
	selp.b32	%r3041, %r3040, %r3039, %p92;
	mov.u32 	%r3042, 0;
	mov.b64 	%fd5842, {%r3042, %r3041};
	bra.uni 	BB5_2039;

BB5_2732:
	and.b32  	%r3969, %r132, 2147483647;
	setp.ne.s32	%p3118, %r3969, 2146435072;
	@%p3118 bra 	BB5_2733;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3970, %temp}, %fd1699;
	}
	setp.ne.s32	%p3119, %r3970, 0;
	mov.f64 	%fd5965, %fd1905;
	@%p3119 bra 	BB5_2737;

	shr.s32 	%r3971, %r91, 31;
	and.b32  	%r3972, %r3971, -2146435072;
	add.s32 	%r3973, %r3972, 2146435072;
	or.b32  	%r3974, %r3973, -2147483648;
	selp.b32	%r3975, %r3974, %r3973, %p107;
	mov.u32 	%r3976, 0;
	mov.b64 	%fd5965, {%r3976, %r3975};
	bra.uni 	BB5_2737;

BB5_2051:
	and.b32  	%r3057, %r121, 2147483647;
	setp.ne.s32	%p2412, %r3057, 2146435072;
	@%p2412 bra 	BB5_2052;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3058, %temp}, %fd1327;
	}
	setp.ne.s32	%p2413, %r3058, 0;
	mov.f64 	%fd5845, %fd1476;
	@%p2413 bra 	BB5_2056;

	shr.s32 	%r3059, %r91, 31;
	and.b32  	%r3060, %r3059, -2146435072;
	add.s32 	%r3061, %r3060, 2146435072;
	or.b32  	%r3062, %r3061, -2147483648;
	selp.b32	%r3063, %r3062, %r3061, %p93;
	mov.u32 	%r3064, 0;
	mov.b64 	%fd5845, {%r3064, %r3063};
	bra.uni 	BB5_2056;

BB5_2749:
	and.b32  	%r3991, %r130, 2147483647;
	setp.ne.s32	%p3133, %r3991, 2146435072;
	@%p3133 bra 	BB5_2750;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3992, %temp}, %fd1698;
	}
	setp.ne.s32	%p3134, %r3992, 0;
	mov.f64 	%fd5968, %fd1914;
	@%p3134 bra 	BB5_2754;

	shr.s32 	%r3993, %r94, 31;
	and.b32  	%r3994, %r3993, -2146435072;
	add.s32 	%r3995, %r3994, 2146435072;
	or.b32  	%r3996, %r3995, -2147483648;
	selp.b32	%r3997, %r3996, %r3995, %p109;
	mov.u32 	%r3998, 0;
	mov.b64 	%fd5968, {%r3998, %r3997};
	bra.uni 	BB5_2754;

BB5_2068:
	and.b32  	%r3079, %r119, 2147483647;
	setp.ne.s32	%p2433, %r3079, 2146435072;
	@%p2433 bra 	BB5_2069;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3080, %temp}, %fd1326;
	}
	setp.ne.s32	%p2434, %r3080, 0;
	mov.f64 	%fd5848, %fd1487;
	@%p2434 bra 	BB5_2073;

	shr.s32 	%r3081, %r94, 31;
	and.b32  	%r3082, %r3081, -2146435072;
	add.s32 	%r3083, %r3082, 2146435072;
	or.b32  	%r3084, %r3083, -2147483648;
	selp.b32	%r3085, %r3084, %r3083, %p94;
	mov.u32 	%r3086, 0;
	mov.b64 	%fd5848, {%r3086, %r3085};
	bra.uni 	BB5_2073;

BB5_2766:
	and.b32  	%r4013, %r132, 2147483647;
	setp.ne.s32	%p3148, %r4013, 2146435072;
	@%p3148 bra 	BB5_2767;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4014, %temp}, %fd1699;
	}
	setp.ne.s32	%p3149, %r4014, 0;
	mov.f64 	%fd5971, %fd1923;
	@%p3149 bra 	BB5_2771;

	shr.s32 	%r4015, %r96, 31;
	and.b32  	%r4016, %r4015, -2146435072;
	add.s32 	%r4017, %r4016, 2146435072;
	or.b32  	%r4018, %r4017, -2147483648;
	selp.b32	%r4019, %r4018, %r4017, %p111;
	mov.u32 	%r4020, 0;
	mov.b64 	%fd5971, {%r4020, %r4019};
	bra.uni 	BB5_2771;

BB5_2085:
	and.b32  	%r3101, %r121, 2147483647;
	setp.ne.s32	%p2448, %r3101, 2146435072;
	@%p2448 bra 	BB5_2086;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3102, %temp}, %fd1327;
	}
	setp.ne.s32	%p2449, %r3102, 0;
	mov.f64 	%fd5851, %fd1497;
	@%p2449 bra 	BB5_2090;

	shr.s32 	%r3103, %r96, 31;
	and.b32  	%r3104, %r3103, -2146435072;
	add.s32 	%r3105, %r3104, 2146435072;
	or.b32  	%r3106, %r3105, -2147483648;
	selp.b32	%r3107, %r3106, %r3105, %p96;
	mov.u32 	%r3108, 0;
	mov.b64 	%fd5851, {%r3108, %r3107};
	bra.uni 	BB5_2090;

BB5_2783:
	and.b32  	%r4035, %r98, 2147483647;
	setp.ne.s32	%p3163, %r4035, 2146435072;
	@%p3163 bra 	BB5_2784;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4036, %temp}, %fd1156;
	}
	setp.ne.s32	%p3164, %r4036, 0;
	mov.f64 	%fd5974, %fd1934;
	@%p3164 bra 	BB5_2788;

	shr.s32 	%r4037, %r99, 31;
	and.b32  	%r4038, %r4037, -2146435072;
	add.s32 	%r4039, %r4038, 2146435072;
	or.b32  	%r4040, %r4039, -2147483648;
	selp.b32	%r4041, %r4040, %r4039, %p80;
	mov.u32 	%r4042, 0;
	mov.b64 	%fd5974, {%r4042, %r4041};
	bra.uni 	BB5_2788;

BB5_2102:
	and.b32  	%r3123, %r98, 2147483647;
	setp.ne.s32	%p2463, %r3123, 2146435072;
	@%p2463 bra 	BB5_2103;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3124, %temp}, %fd1156;
	}
	setp.ne.s32	%p2464, %r3124, 0;
	mov.f64 	%fd5854, %fd1508;
	@%p2464 bra 	BB5_2107;

	shr.s32 	%r3125, %r99, 31;
	and.b32  	%r3126, %r3125, -2146435072;
	add.s32 	%r3127, %r3126, 2146435072;
	or.b32  	%r3128, %r3127, -2147483648;
	selp.b32	%r3129, %r3128, %r3127, %p78;
	mov.u32 	%r3130, 0;
	mov.b64 	%fd5854, {%r3130, %r3129};
	bra.uni 	BB5_2107;

BB5_2800:
	and.b32  	%r4057, %r100, 2147483647;
	setp.ne.s32	%p3178, %r4057, 2146435072;
	@%p3178 bra 	BB5_2801;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4058, %temp}, %fd1170;
	}
	setp.ne.s32	%p3179, %r4058, 0;
	mov.f64 	%fd5977, %fd1943;
	@%p3179 bra 	BB5_2805;

	shr.s32 	%r4059, %r103, 31;
	and.b32  	%r4060, %r4059, -2146435072;
	add.s32 	%r4061, %r4060, 2146435072;
	or.b32  	%r4062, %r4061, -2147483648;
	selp.b32	%r4063, %r4062, %r4061, %p81;
	mov.u32 	%r4064, 0;
	mov.b64 	%fd5977, {%r4064, %r4063};
	bra.uni 	BB5_2805;

BB5_2119:
	and.b32  	%r3145, %r100, 2147483647;
	setp.ne.s32	%p2478, %r3145, 2146435072;
	@%p2478 bra 	BB5_2120;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3146, %temp}, %fd1170;
	}
	setp.ne.s32	%p2479, %r3146, 0;
	mov.f64 	%fd5857, %fd1518;
	@%p2479 bra 	BB5_2124;

	shr.s32 	%r3147, %r101, 31;
	and.b32  	%r3148, %r3147, -2146435072;
	add.s32 	%r3149, %r3148, 2146435072;
	or.b32  	%r3150, %r3149, -2147483648;
	selp.b32	%r3151, %r3150, %r3149, %p79;
	mov.u32 	%r3152, 0;
	mov.b64 	%fd5857, {%r3152, %r3151};
	bra.uni 	BB5_2124;

BB5_2817:
	and.b32  	%r4079, %r98, 2147483647;
	setp.ne.s32	%p3193, %r4079, 2146435072;
	@%p3193 bra 	BB5_2818;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4080, %temp}, %fd1156;
	}
	setp.ne.s32	%p3194, %r4080, 0;
	mov.f64 	%fd5980, %fd1952;
	@%p3194 bra 	BB5_2822;

	shr.s32 	%r4081, %r105, 31;
	and.b32  	%r4082, %r4081, -2146435072;
	add.s32 	%r4083, %r4082, 2146435072;
	or.b32  	%r4084, %r4083, -2147483648;
	selp.b32	%r4085, %r4084, %r4083, %p82;
	mov.u32 	%r4086, 0;
	mov.b64 	%fd5980, {%r4086, %r4085};
	bra.uni 	BB5_2822;

BB5_2136:
	and.b32  	%r3167, %r113, 2147483647;
	setp.ne.s32	%p2496, %r3167, 2146435072;
	@%p2496 bra 	BB5_2137;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3168, %temp}, %fd1259;
	}
	setp.ne.s32	%p2497, %r3168, 0;
	mov.f64 	%fd5860, %fd5859;
	@%p2497 bra 	BB5_2141;

	shr.s32 	%r3169, %r99, 31;
	and.b32  	%r3170, %r3169, -2146435072;
	add.s32 	%r3171, %r3170, 2146435072;
	or.b32  	%r3172, %r3171, -2147483648;
	selp.b32	%r3173, %r3172, %r3171, %p86;
	mov.u32 	%r3174, 0;
	mov.b64 	%fd5860, {%r3174, %r3173};
	bra.uni 	BB5_2141;

BB5_2834:
	and.b32  	%r4101, %r100, 2147483647;
	setp.ne.s32	%p3208, %r4101, 2146435072;
	@%p3208 bra 	BB5_2835;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4102, %temp}, %fd1170;
	}
	setp.ne.s32	%p3209, %r4102, 0;
	mov.f64 	%fd5983, %fd1961;
	@%p3209 bra 	BB5_2839;

	shr.s32 	%r4103, %r101, 31;
	and.b32  	%r4104, %r4103, -2146435072;
	add.s32 	%r4105, %r4104, 2146435072;
	or.b32  	%r4106, %r4105, -2147483648;
	selp.b32	%r4107, %r4106, %r4105, %p83;
	mov.u32 	%r4108, 0;
	mov.b64 	%fd5983, {%r4108, %r4107};
	bra.uni 	BB5_2839;

BB5_2153:
	and.b32  	%r3189, %r115, 2147483647;
	setp.ne.s32	%p2511, %r3189, 2146435072;
	@%p2511 bra 	BB5_2154;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3190, %temp}, %fd1257;
	}
	setp.ne.s32	%p2512, %r3190, 0;
	mov.f64 	%fd5863, %fd5862;
	@%p2512 bra 	BB5_2158;

	shr.s32 	%r3191, %r103, 31;
	and.b32  	%r3192, %r3191, -2146435072;
	add.s32 	%r3193, %r3192, 2146435072;
	or.b32  	%r3194, %r3193, -2147483648;
	selp.b32	%r3195, %r3194, %r3193, %p87;
	mov.u32 	%r3196, 0;
	mov.b64 	%fd5863, {%r3196, %r3195};
	bra.uni 	BB5_2158;

BB5_2851:
	and.b32  	%r4123, %r88, 2147483647;
	setp.ne.s32	%p3223, %r4123, 2146435072;
	@%p3223 bra 	BB5_2852;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4124, %temp}, %fd1110;
	}
	setp.ne.s32	%p3224, %r4124, 0;
	mov.f64 	%fd1119, %fd1113;
	@%p3224 bra 	BB5_2856;

	shr.s32 	%r4125, %r89, 31;
	and.b32  	%r4126, %r4125, -2146435072;
	add.s32 	%r4127, %r4126, 2146435072;
	or.b32  	%r4128, %r4127, -2147483648;
	selp.b32	%r4129, %r4128, %r4127, %p71;
	mov.u32 	%r4130, 0;
	mov.b64 	%fd1119, {%r4130, %r4129};
	bra.uni 	BB5_2856;

BB5_2170:
	and.b32  	%r3211, %r113, 2147483647;
	setp.ne.s32	%p2532, %r3211, 2146435072;
	@%p2532 bra 	BB5_2171;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3212, %temp}, %fd1259;
	}
	setp.ne.s32	%p2533, %r3212, 0;
	mov.f64 	%fd5866, %fd5865;
	@%p2533 bra 	BB5_2175;

	shr.s32 	%r3213, %r105, 31;
	and.b32  	%r3214, %r3213, -2146435072;
	add.s32 	%r3215, %r3214, 2146435072;
	or.b32  	%r3216, %r3215, -2147483648;
	selp.b32	%r3217, %r3216, %r3215, %p88;
	mov.u32 	%r3218, 0;
	mov.b64 	%fd5866, {%r3218, %r3217};
	bra.uni 	BB5_2175;

BB5_2868:
	and.b32  	%r4145, %r92, 2147483647;
	setp.ne.s32	%p3238, %r4145, 2146435072;
	@%p3238 bra 	BB5_2869;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4146, %temp}, %fd1111;
	}
	setp.ne.s32	%p3239, %r4146, 0;
	mov.f64 	%fd1130, %fd1124;
	@%p3239 bra 	BB5_2873;

	shr.s32 	%r4147, %r91, 31;
	and.b32  	%r4148, %r4147, -2146435072;
	add.s32 	%r4149, %r4148, 2146435072;
	or.b32  	%r4150, %r4149, -2147483648;
	selp.b32	%r4151, %r4150, %r4149, %p72;
	mov.u32 	%r4152, 0;
	mov.b64 	%fd1130, {%r4152, %r4151};
	bra.uni 	BB5_2873;

BB5_2187:
	and.b32  	%r3233, %r115, 2147483647;
	setp.ne.s32	%p2547, %r3233, 2146435072;
	@%p2547 bra 	BB5_2188;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3234, %temp}, %fd1257;
	}
	setp.ne.s32	%p2548, %r3234, 0;
	mov.f64 	%fd5869, %fd5868;
	@%p2548 bra 	BB5_2192;

	shr.s32 	%r3235, %r101, 31;
	and.b32  	%r3236, %r3235, -2146435072;
	add.s32 	%r3237, %r3236, 2146435072;
	or.b32  	%r3238, %r3237, -2147483648;
	selp.b32	%r3239, %r3238, %r3237, %p90;
	mov.u32 	%r3240, 0;
	mov.b64 	%fd5869, {%r3240, %r3239};
	bra.uni 	BB5_2192;

BB5_2885:
	and.b32  	%r4167, %r88, 2147483647;
	setp.ne.s32	%p3256, %r4167, 2146435072;
	@%p3256 bra 	BB5_2886;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4168, %temp}, %fd1110;
	}
	setp.ne.s32	%p3257, %r4168, 0;
	mov.f64 	%fd1141, %fd1134;
	@%p3257 bra 	BB5_2890;

	shr.s32 	%r4169, %r94, 31;
	and.b32  	%r4170, %r4169, -2146435072;
	add.s32 	%r4171, %r4170, 2146435072;
	or.b32  	%r4172, %r4171, -2147483648;
	selp.b32	%r4173, %r4172, %r4171, %p74;
	mov.u32 	%r4174, 0;
	mov.b64 	%fd1141, {%r4174, %r4173};
	bra.uni 	BB5_2890;

BB5_2204:
	and.b32  	%r3255, %r88, 2147483647;
	setp.ne.s32	%p2562, %r3255, 2146435072;
	@%p2562 bra 	BB5_2205;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3256, %temp}, %fd1110;
	}
	setp.ne.s32	%p2563, %r3256, 0;
	mov.f64 	%fd1119, %fd1113;
	@%p2563 bra 	BB5_2209;

	shr.s32 	%r3257, %r89, 31;
	and.b32  	%r3258, %r3257, -2146435072;
	add.s32 	%r3259, %r3258, 2146435072;
	or.b32  	%r3260, %r3259, -2147483648;
	selp.b32	%r3261, %r3260, %r3259, %p71;
	mov.u32 	%r3262, 0;
	mov.b64 	%fd1119, {%r3262, %r3261};
	bra.uni 	BB5_2209;

BB5_2902:
	and.b32  	%r4189, %r92, 2147483647;
	setp.ne.s32	%p3271, %r4189, 2146435072;
	@%p3271 bra 	BB5_2903;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4190, %temp}, %fd1111;
	}
	setp.ne.s32	%p3272, %r4190, 0;
	mov.f64 	%fd1151, %fd1145;
	@%p3272 bra 	BB5_2907;

	shr.s32 	%r4191, %r96, 31;
	and.b32  	%r4192, %r4191, -2146435072;
	add.s32 	%r4193, %r4192, 2146435072;
	or.b32  	%r4194, %r4193, -2147483648;
	selp.b32	%r4195, %r4194, %r4193, %p76;
	mov.u32 	%r4196, 0;
	mov.b64 	%fd1151, {%r4196, %r4195};
	bra.uni 	BB5_2907;

BB5_2221:
	and.b32  	%r3277, %r92, 2147483647;
	setp.ne.s32	%p2577, %r3277, 2146435072;
	@%p2577 bra 	BB5_2222;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3278, %temp}, %fd1111;
	}
	setp.ne.s32	%p2578, %r3278, 0;
	mov.f64 	%fd1130, %fd1124;
	@%p2578 bra 	BB5_2226;

	shr.s32 	%r3279, %r91, 31;
	and.b32  	%r3280, %r3279, -2146435072;
	add.s32 	%r3281, %r3280, 2146435072;
	or.b32  	%r3282, %r3281, -2147483648;
	selp.b32	%r3283, %r3282, %r3281, %p72;
	mov.u32 	%r3284, 0;
	mov.b64 	%fd1130, {%r3284, %r3283};
	bra.uni 	BB5_2226;

BB5_2238:
	and.b32  	%r3299, %r88, 2147483647;
	setp.ne.s32	%p2595, %r3299, 2146435072;
	@%p2595 bra 	BB5_2239;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3300, %temp}, %fd1110;
	}
	setp.ne.s32	%p2596, %r3300, 0;
	mov.f64 	%fd1141, %fd1134;
	@%p2596 bra 	BB5_2243;

	shr.s32 	%r3301, %r94, 31;
	and.b32  	%r3302, %r3301, -2146435072;
	add.s32 	%r3303, %r3302, 2146435072;
	or.b32  	%r3304, %r3303, -2147483648;
	selp.b32	%r3305, %r3304, %r3303, %p74;
	mov.u32 	%r3306, 0;
	mov.b64 	%fd1141, {%r3306, %r3305};
	bra.uni 	BB5_2243;

BB5_2255:
	and.b32  	%r3321, %r92, 2147483647;
	setp.ne.s32	%p2610, %r3321, 2146435072;
	@%p2610 bra 	BB5_2256;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3322, %temp}, %fd1111;
	}
	setp.ne.s32	%p2611, %r3322, 0;
	mov.f64 	%fd1151, %fd1145;
	@%p2611 bra 	BB5_2260;

	shr.s32 	%r3323, %r96, 31;
	and.b32  	%r3324, %r3323, -2146435072;
	add.s32 	%r3325, %r3324, 2146435072;
	or.b32  	%r3326, %r3325, -2147483648;
	selp.b32	%r3327, %r3326, %r3325, %p76;
	mov.u32 	%r3328, 0;
	mov.b64 	%fd1151, {%r3328, %r3327};
	bra.uni 	BB5_2260;

BB5_2272:
	and.b32  	%r3345, %r98, 2147483647;
	setp.ne.s32	%p2627, %r3345, 2146435072;
	@%p2627 bra 	BB5_2273;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3346, %temp}, %fd1156;
	}
	setp.ne.s32	%p2628, %r3346, 0;
	mov.f64 	%fd5884, %fd5883;
	@%p2628 bra 	BB5_2277;

	shr.s32 	%r3347, %r99, 31;
	and.b32  	%r3348, %r3347, -2146435072;
	add.s32 	%r3349, %r3348, 2146435072;
	or.b32  	%r3350, %r3349, -2147483648;
	selp.b32	%r3351, %r3350, %r3349, %p80;
	mov.u32 	%r3352, 0;
	mov.b64 	%fd5884, {%r3352, %r3351};
	bra.uni 	BB5_2277;

BB5_2289:
	and.b32  	%r3369, %r100, 2147483647;
	setp.ne.s32	%p2644, %r3369, 2146435072;
	@%p2644 bra 	BB5_2290;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3370, %temp}, %fd1170;
	}
	setp.ne.s32	%p2645, %r3370, 0;
	mov.f64 	%fd5887, %fd1623;
	@%p2645 bra 	BB5_2294;

	shr.s32 	%r3371, %r103, 31;
	and.b32  	%r3372, %r3371, -2146435072;
	add.s32 	%r3373, %r3372, 2146435072;
	or.b32  	%r3374, %r3373, -2147483648;
	selp.b32	%r3375, %r3374, %r3373, %p81;
	mov.u32 	%r3376, 0;
	mov.b64 	%fd5887, {%r3376, %r3375};
	bra.uni 	BB5_2294;

BB5_2306:
	and.b32  	%r3393, %r98, 2147483647;
	setp.ne.s32	%p2667, %r3393, 2146435072;
	@%p2667 bra 	BB5_2307;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3394, %temp}, %fd1156;
	}
	setp.ne.s32	%p2668, %r3394, 0;
	mov.f64 	%fd5890, %fd1634;
	@%p2668 bra 	BB5_2311;

	shr.s32 	%r3395, %r105, 31;
	and.b32  	%r3396, %r3395, -2146435072;
	add.s32 	%r3397, %r3396, 2146435072;
	or.b32  	%r3398, %r3397, -2147483648;
	selp.b32	%r3399, %r3398, %r3397, %p82;
	mov.u32 	%r3400, 0;
	mov.b64 	%fd5890, {%r3400, %r3399};
	bra.uni 	BB5_2311;

BB5_2323:
	and.b32  	%r3417, %r100, 2147483647;
	setp.ne.s32	%p2687, %r3417, 2146435072;
	@%p2687 bra 	BB5_2324;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3418, %temp}, %fd1170;
	}
	setp.ne.s32	%p2688, %r3418, 0;
	mov.f64 	%fd5893, %fd5892;
	@%p2688 bra 	BB5_2328;

	shr.s32 	%r3419, %r101, 31;
	and.b32  	%r3420, %r3419, -2146435072;
	add.s32 	%r3421, %r3420, 2146435072;
	or.b32  	%r3422, %r3421, -2147483648;
	selp.b32	%r3423, %r3422, %r3421, %p83;
	mov.u32 	%r3424, 0;
	mov.b64 	%fd5893, {%r3424, %r3423};
	bra.uni 	BB5_2328;

BB5_2340:
	and.b32  	%r3439, %r119, 2147483647;
	setp.ne.s32	%p2705, %r3439, 2146435072;
	@%p2705 bra 	BB5_2341;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3440, %temp}, %fd1326;
	}
	setp.ne.s32	%p2706, %r3440, 0;
	mov.f64 	%fd5896, %fd5895;
	@%p2706 bra 	BB5_2345;

	shr.s32 	%r3441, %r89, 31;
	and.b32  	%r3442, %r3441, -2146435072;
	add.s32 	%r3443, %r3442, 2146435072;
	or.b32  	%r3444, %r3443, -2147483648;
	selp.b32	%r3445, %r3444, %r3443, %p92;
	mov.u32 	%r3446, 0;
	mov.b64 	%fd5896, {%r3446, %r3445};
	bra.uni 	BB5_2345;

BB5_2357:
	and.b32  	%r3461, %r121, 2147483647;
	setp.ne.s32	%p2720, %r3461, 2146435072;
	@%p2720 bra 	BB5_2358;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3462, %temp}, %fd1327;
	}
	setp.ne.s32	%p2721, %r3462, 0;
	mov.f64 	%fd5899, %fd5898;
	@%p2721 bra 	BB5_2362;

	shr.s32 	%r3463, %r91, 31;
	and.b32  	%r3464, %r3463, -2146435072;
	add.s32 	%r3465, %r3464, 2146435072;
	or.b32  	%r3466, %r3465, -2147483648;
	selp.b32	%r3467, %r3466, %r3465, %p93;
	mov.u32 	%r3468, 0;
	mov.b64 	%fd5899, {%r3468, %r3467};
	bra.uni 	BB5_2362;

BB5_2374:
	and.b32  	%r3483, %r119, 2147483647;
	setp.ne.s32	%p2741, %r3483, 2146435072;
	@%p2741 bra 	BB5_2375;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3484, %temp}, %fd1326;
	}
	setp.ne.s32	%p2742, %r3484, 0;
	mov.f64 	%fd5902, %fd5901;
	@%p2742 bra 	BB5_2379;

	shr.s32 	%r3485, %r94, 31;
	and.b32  	%r3486, %r3485, -2146435072;
	add.s32 	%r3487, %r3486, 2146435072;
	or.b32  	%r3488, %r3487, -2147483648;
	selp.b32	%r3489, %r3488, %r3487, %p94;
	mov.u32 	%r3490, 0;
	mov.b64 	%fd5902, {%r3490, %r3489};
	bra.uni 	BB5_2379;

BB5_2391:
	and.b32  	%r3505, %r121, 2147483647;
	setp.ne.s32	%p2756, %r3505, 2146435072;
	@%p2756 bra 	BB5_2392;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3506, %temp}, %fd1327;
	}
	setp.ne.s32	%p2757, %r3506, 0;
	mov.f64 	%fd5905, %fd5904;
	@%p2757 bra 	BB5_2396;

	shr.s32 	%r3507, %r96, 31;
	and.b32  	%r3508, %r3507, -2146435072;
	add.s32 	%r3509, %r3508, 2146435072;
	or.b32  	%r3510, %r3509, -2147483648;
	selp.b32	%r3511, %r3510, %r3509, %p96;
	mov.u32 	%r3512, 0;
	mov.b64 	%fd5905, {%r3512, %r3511};
	bra.uni 	BB5_2396;

BB5_2921:
	mov.f64 	%fd5998, %fd5997;
	bra.uni 	BB5_2925;

BB5_33:
	mov.f64 	%fd5490, %fd132;
	bra.uni 	BB5_37;

BB5_2938:
	mov.f64 	%fd6001, %fd6000;
	bra.uni 	BB5_2942;

BB5_50:
	mov.f64 	%fd5493, %fd144;
	bra.uni 	BB5_54;

BB5_2955:
	mov.f64 	%fd6004, %fd6003;
	bra.uni 	BB5_2959;

BB5_67:
	mov.f64 	%fd5496, %fd155;
	bra.uni 	BB5_71;

BB5_2972:
	mov.f64 	%fd6007, %fd6006;
	bra.uni 	BB5_2976;

BB5_84:
	mov.f64 	%fd5499, %fd166;
	bra.uni 	BB5_88;

BB5_2989:
	mov.f64 	%fd1236, %fd1230;
	bra.uni 	BB5_2993;

BB5_101:
	mov.f64 	%fd5502, %fd183;
	bra.uni 	BB5_105;

BB5_3006:
	mov.f64 	%fd1249, %fd1243;
	bra.uni 	BB5_3010;

BB5_118:
	mov.f64 	%fd5505, %fd195;
	bra.uni 	BB5_122;

BB5_3023:
	mov.f64 	%fd6016, %fd6015;
	bra.uni 	BB5_3027;

BB5_135:
	mov.f64 	%fd5508, %fd206;
	bra.uni 	BB5_139;

BB5_3040:
	mov.f64 	%fd6019, %fd2078;
	bra.uni 	BB5_3044;

BB5_152:
	mov.f64 	%fd5511, %fd217;
	bra.uni 	BB5_156;

BB5_3057:
	mov.f64 	%fd6022, %fd2089;
	bra.uni 	BB5_3061;

BB5_3074:
	mov.f64 	%fd6025, %fd6024;
	bra.uni 	BB5_3078;

BB5_3091:
	mov.f64 	%fd6028, %fd6027;
	bra.uni 	BB5_3095;

BB5_3108:
	mov.f64 	%fd6031, %fd6030;
	bra.uni 	BB5_3112;

BB5_3125:
	mov.f64 	%fd6034, %fd2125;
	bra.uni 	BB5_3129;

BB5_3142:
	mov.f64 	%fd6037, %fd2137;
	bra.uni 	BB5_3146;

BB5_3159:
	mov.f64 	%fd6040, %fd2148;
	bra.uni 	BB5_3163;

BB5_3176:
	mov.f64 	%fd6043, %fd2157;
	bra.uni 	BB5_3180;

BB5_3193:
	mov.f64 	%fd6046, %fd2166;
	bra.uni 	BB5_3197;

BB5_3210:
	mov.f64 	%fd6049, %fd2175;
	bra.uni 	BB5_3214;

BB5_3227:
	mov.f64 	%fd6052, %fd6051;
	bra.uni 	BB5_3231;

BB5_3244:
	mov.f64 	%fd6055, %fd6054;
	bra.uni 	BB5_3248;

BB5_3261:
	mov.f64 	%fd6058, %fd6057;
	bra.uni 	BB5_3265;

BB5_3278:
	mov.f64 	%fd6061, %fd6060;
	bra.uni 	BB5_3282;

BB5_3295:
	mov.f64 	%fd6064, %fd2224;
	bra.uni 	BB5_3299;

BB5_3312:
	mov.f64 	%fd6067, %fd2236;
	bra.uni 	BB5_3316;

BB5_3329:
	mov.f64 	%fd6070, %fd2247;
	bra.uni 	BB5_3333;

BB5_3346:
	mov.f64 	%fd6073, %fd2258;
	bra.uni 	BB5_3350;

BB5_3363:
	mov.f64 	%fd1119, %fd1113;
	bra.uni 	BB5_3367;

BB5_3380:
	mov.f64 	%fd1130, %fd1124;
	bra.uni 	BB5_3384;

BB5_3397:
	mov.f64 	%fd1141, %fd1134;
	bra.uni 	BB5_3401;

BB5_3414:
	mov.f64 	%fd1151, %fd1145;
	bra.uni 	BB5_3418;

BB5_414:
	mov.f64 	%fd5554, %fd409;
	bra.uni 	BB5_418;

BB5_2410:
	mov.f64 	%fd5908, %fd5907;
	bra.uni 	BB5_2414;

BB5_1729:
	mov.f64 	%fd5788, %fd1266;
	bra.uni 	BB5_1733;

BB5_431:
	mov.f64 	%fd5557, %fd420;
	bra.uni 	BB5_435;

BB5_2427:
	mov.f64 	%fd5911, %fd5910;
	bra.uni 	BB5_2431;

BB5_1746:
	mov.f64 	%fd5791, %fd1278;
	bra.uni 	BB5_1750;

BB5_448:
	mov.f64 	%fd5560, %fd431;
	bra.uni 	BB5_452;

BB5_2444:
	mov.f64 	%fd5914, %fd5913;
	bra.uni 	BB5_2448;

BB5_1763:
	mov.f64 	%fd5794, %fd1290;
	bra.uni 	BB5_1767;

BB5_465:
	mov.f64 	%fd5563, %fd442;
	bra.uni 	BB5_469;

BB5_2461:
	mov.f64 	%fd5917, %fd5916;
	bra.uni 	BB5_2465;

BB5_1780:
	mov.f64 	%fd5797, %fd1301;
	bra.uni 	BB5_1784;

BB5_482:
	mov.f64 	%fd5566, %fd455;
	bra.uni 	BB5_486;

BB5_2478:
	mov.f64 	%fd5920, %fd1751;
	bra.uni 	BB5_2482;

BB5_1797:
	mov.f64 	%fd5800, %fd5799;
	bra.uni 	BB5_1801;

BB5_499:
	mov.f64 	%fd5569, %fd468;
	bra.uni 	BB5_503;

BB5_2495:
	mov.f64 	%fd5923, %fd1763;
	bra.uni 	BB5_2499;

BB5_1814:
	mov.f64 	%fd5803, %fd5802;
	bra.uni 	BB5_1818;

BB5_2512:
	mov.f64 	%fd5926, %fd5925;
	bra.uni 	BB5_2516;

BB5_1831:
	mov.f64 	%fd5806, %fd1334;
	bra.uni 	BB5_1835;

BB5_2529:
	mov.f64 	%fd5929, %fd1786;
	bra.uni 	BB5_2533;

BB5_1848:
	mov.f64 	%fd5809, %fd1346;
	bra.uni 	BB5_1852;

BB5_2546:
	mov.f64 	%fd5932, %fd1797;
	bra.uni 	BB5_2550;

BB5_1865:
	mov.f64 	%fd5812, %fd1358;
	bra.uni 	BB5_1869;

BB5_2563:
	mov.f64 	%fd5935, %fd5934;
	bra.uni 	BB5_2567;

BB5_1882:
	mov.f64 	%fd5815, %fd1369;
	bra.uni 	BB5_1886;

BB5_2580:
	mov.f64 	%fd5938, %fd5937;
	bra.uni 	BB5_2584;

BB5_1899:
	mov.f64 	%fd5818, %fd1383;
	bra.uni 	BB5_1903;

BB5_2597:
	mov.f64 	%fd5941, %fd5940;
	bra.uni 	BB5_2601;

BB5_1916:
	mov.f64 	%fd5821, %fd1396;
	bra.uni 	BB5_1920;

BB5_2614:
	mov.f64 	%fd5944, %fd1839;
	bra.uni 	BB5_2618;

BB5_1933:
	mov.f64 	%fd5824, %fd1407;
	bra.uni 	BB5_1937;

BB5_2631:
	mov.f64 	%fd5947, %fd1851;
	bra.uni 	BB5_2635;

BB5_1950:
	mov.f64 	%fd5827, %fd1417;
	bra.uni 	BB5_1954;

BB5_2648:
	mov.f64 	%fd5950, %fd5949;
	bra.uni 	BB5_2652;

BB5_1967:
	mov.f64 	%fd5830, %fd1428;
	bra.uni 	BB5_1971;

BB5_2665:
	mov.f64 	%fd5953, %fd5952;
	bra.uni 	BB5_2669;

BB5_1984:
	mov.f64 	%fd5833, %fd1438;
	bra.uni 	BB5_1988;

BB5_2682:
	mov.f64 	%fd5956, %fd5955;
	bra.uni 	BB5_2686;

BB5_2001:
	mov.f64 	%fd1236, %fd1230;
	bra.uni 	BB5_2005;

BB5_2699:
	mov.f64 	%fd5959, %fd5958;
	bra.uni 	BB5_2703;

BB5_2018:
	mov.f64 	%fd1249, %fd1243;
	bra.uni 	BB5_2022;

BB5_2716:
	mov.f64 	%fd5962, %fd1896;
	bra.uni 	BB5_2720;

BB5_2035:
	mov.f64 	%fd5842, %fd1466;
	bra.uni 	BB5_2039;

BB5_2733:
	mov.f64 	%fd5965, %fd1905;
	bra.uni 	BB5_2737;

BB5_2052:
	mov.f64 	%fd5845, %fd1476;
	bra.uni 	BB5_2056;

BB5_2750:
	mov.f64 	%fd5968, %fd1914;
	bra.uni 	BB5_2754;

BB5_2069:
	mov.f64 	%fd5848, %fd1487;
	bra.uni 	BB5_2073;

BB5_2767:
	mov.f64 	%fd5971, %fd1923;
	bra.uni 	BB5_2771;

BB5_2086:
	mov.f64 	%fd5851, %fd1497;
	bra.uni 	BB5_2090;

BB5_2784:
	mov.f64 	%fd5974, %fd1934;
	bra.uni 	BB5_2788;

BB5_2103:
	mov.f64 	%fd5854, %fd1508;
	bra.uni 	BB5_2107;

BB5_2801:
	mov.f64 	%fd5977, %fd1943;
	bra.uni 	BB5_2805;

BB5_2120:
	mov.f64 	%fd5857, %fd1518;
	bra.uni 	BB5_2124;

BB5_2818:
	mov.f64 	%fd5980, %fd1952;
	bra.uni 	BB5_2822;

BB5_2137:
	mov.f64 	%fd5860, %fd5859;
	bra.uni 	BB5_2141;

BB5_2835:
	mov.f64 	%fd5983, %fd1961;
	bra.uni 	BB5_2839;

BB5_2154:
	mov.f64 	%fd5863, %fd5862;
	bra.uni 	BB5_2158;

BB5_2852:
	mov.f64 	%fd1119, %fd1113;
	bra.uni 	BB5_2856;

BB5_2171:
	mov.f64 	%fd5866, %fd5865;
	bra.uni 	BB5_2175;

BB5_2869:
	mov.f64 	%fd1130, %fd1124;
	bra.uni 	BB5_2873;

BB5_2188:
	mov.f64 	%fd5869, %fd5868;
	bra.uni 	BB5_2192;

BB5_2886:
	mov.f64 	%fd1141, %fd1134;
	bra.uni 	BB5_2890;

BB5_2205:
	mov.f64 	%fd1119, %fd1113;
	bra.uni 	BB5_2209;

BB5_2903:
	mov.f64 	%fd1151, %fd1145;
	bra.uni 	BB5_2907;

BB5_2222:
	mov.f64 	%fd1130, %fd1124;
	bra.uni 	BB5_2226;

BB5_2239:
	mov.f64 	%fd1141, %fd1134;
	bra.uni 	BB5_2243;

BB5_2256:
	mov.f64 	%fd1151, %fd1145;
	bra.uni 	BB5_2260;

BB5_2273:
	mov.f64 	%fd5884, %fd5883;
	bra.uni 	BB5_2277;

BB5_2290:
	mov.f64 	%fd5887, %fd1623;
	bra.uni 	BB5_2294;

BB5_2307:
	mov.f64 	%fd5890, %fd1634;
	bra.uni 	BB5_2311;

BB5_2324:
	mov.f64 	%fd5893, %fd5892;
	bra.uni 	BB5_2328;

BB5_2341:
	mov.f64 	%fd5896, %fd5895;
	bra.uni 	BB5_2345;

BB5_2358:
	mov.f64 	%fd5899, %fd5898;
	bra.uni 	BB5_2362;

BB5_2375:
	mov.f64 	%fd5902, %fd5901;
	bra.uni 	BB5_2379;

BB5_2392:
	mov.f64 	%fd5905, %fd5904;
	bra.uni 	BB5_2396;

BB5_9:
	cvt.s64.s32	%rd20, %r6283;
	mul.wide.s32 	%rd699, %r6283, 8;
	mov.u64 	%rd700, sf;
	add.s64 	%rd701, %rd700, %rd699;
	ld.const.f64 	%fd3221, [%rd701];
	fma.rn.f64 	%fd3222, %fd51, %fd3221, 0d0000000000000000;
	fma.rn.f64 	%fd3223, %fd52, %fd3221, 0d0000000000000000;
	fma.rn.f64 	%fd3224, %fd53, %fd3221, 0d0000000000000000;
	ld.const.f64 	%fd3225, [%rd701+24];
	fma.rn.f64 	%fd3226, %fd54, %fd3225, %fd3222;
	fma.rn.f64 	%fd3227, %fd55, %fd3225, %fd3223;
	fma.rn.f64 	%fd3228, %fd56, %fd3225, %fd3224;
	ld.const.f64 	%fd3229, [%rd701+48];
	fma.rn.f64 	%fd107, %fd57, %fd3229, %fd3226;
	fma.rn.f64 	%fd108, %fd58, %fd3229, %fd3227;
	fma.rn.f64 	%fd109, %fd59, %fd3229, %fd3228;
	mul.f64 	%fd110, %fd107, %fd107;
	mul.f64 	%fd111, %fd108, %fd108;
	add.f64 	%fd3230, %fd110, %fd111;
	sqrt.rn.f64 	%fd112, %fd3230;
	add.s64 	%rd21, %rd7, %rd20;
	add.s64 	%rd22, %rd8, %rd20;
	add.s64 	%rd23, %rd4, %rd699;
	setp.eq.s32	%p190, %r262, 0;
	@%p190 bra 	BB5_1503;

	setp.eq.s32	%p191, %r262, 5;
	@%p191 bra 	BB5_176;
	bra.uni 	BB5_11;

BB5_176:
	setp.lt.f64	%p376, %fd64, %fd112;
	setp.lt.f64	%p377, %fd31, %fd109;
	or.pred  	%p378, %p377, %p376;
	@%p378 bra 	BB5_1502;
	bra.uni 	BB5_177;

BB5_1502:
	mov.u16 	%rs11, 1;
	st.local.u8 	[%rd22], %rs11;
	bra.uni 	BB5_4311;

BB5_1503:
	setp.lt.f64	%p1786, %fd64, %fd112;
	setp.lt.f64	%p1787, %fd31, %fd109;
	or.pred  	%p1788, %p1787, %p1786;
	@%p1788 bra 	BB5_4310;
	bra.uni 	BB5_1504;

BB5_4310:
	mov.u16 	%rs15, 1;
	st.local.u8 	[%rd22], %rs15;
	bra.uni 	BB5_4311;

BB5_11:
	setp.ne.s32	%p192, %r262, 100;
	@%p192 bra 	BB5_4312;

	setp.lt.f64	%p193, %fd64, %fd112;
	setp.lt.f64	%p194, %fd31, %fd109;
	or.pred  	%p195, %p194, %p193;
	@%p195 bra 	BB5_175;
	bra.uni 	BB5_13;

BB5_175:
	mov.u16 	%rs7, 1;
	st.local.u8 	[%rd22], %rs7;

BB5_4311:
	mov.f64 	%fd6242, 0d0000000000000000;
	mov.f64 	%fd6243, %fd6242;
	mov.f64 	%fd6244, %fd6242;
	mov.f64 	%fd6245, %fd6242;
	mov.f64 	%fd6246, %fd6242;
	bra.uni 	BB5_4312;

BB5_177:
	shl.b64 	%rd711, %rd20, 3;
	add.s64 	%rd33, %rd3, %rd711;
	setp.lt.f64	%p379, %fd109, 0d0000000000000000;
	selp.u16	%rs8, 1, 0, %p379;
	st.local.u8 	[%rd21], %rs8;
	@%p379 bra 	BB5_914;
	bra.uni 	BB5_178;

BB5_914:
	ld.local.f64 	%fd709, [%rd33];
	setp.neu.f64	%p1132, %fd709, 0d0000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r47}, %fd34;
	}
	bfe.u32 	%r1479, %r47, 20, 11;
	add.s32 	%r1480, %r1479, -1012;
	mov.b64 	 %rd724, %fd34;
	shl.b64 	%rd46, %rd724, %r1480;
	ld.local.f64 	%fd710, [%rd23];
	@%p1132 bra 	BB5_1052;
	bra.uni 	BB5_915;

BB5_1052:
	setp.eq.s64	%p1293, %rd46, -9223372036854775808;
	div.rn.f64 	%fd810, %fd710, %fd64;
	div.rn.f64 	%fd3567, %fd709, %fd31;
	add.f64 	%fd811, %fd3567, %fd95;
	ld.const.f64 	%fd5686, [gam_n];
	sub.f64 	%fd813, %fd3213, %fd3567;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r59}, %fd813;
	}
	abs.f64 	%fd814, %fd813;
	// Callseq Start 105
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd814;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd820, [retval0+0];
	
	//{
	}// Callseq End 105
	setp.lt.s32	%p1294, %r59, 0;
	and.pred  	%p49, %p1294, %p1293;
	@!%p49 bra 	BB5_1054;
	bra.uni 	BB5_1053;

BB5_1053:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1687}, %fd820;
	}
	xor.b32  	%r1688, %r1687, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1689, %temp}, %fd820;
	}
	mov.b64 	%fd820, {%r1689, %r1688};

BB5_1054:
	setp.eq.f64	%p1295, %fd813, 0d0000000000000000;
	@%p1295 bra 	BB5_1057;
	bra.uni 	BB5_1055;

BB5_1057:
	selp.b32	%r1690, %r59, 0, %p1293;
	or.b32  	%r1691, %r1690, 2146435072;
	setp.lt.s32	%p1299, %r47, 0;
	selp.b32	%r1692, %r1691, %r1690, %p1299;
	mov.u32 	%r1693, 0;
	mov.b64 	%fd820, {%r1693, %r1692};
	bra.uni 	BB5_1058;

BB5_1504:
	setp.lt.f64	%p1789, %fd109, 0d0000000000000000;
	selp.u16	%rs12, 1, 0, %p1789;
	st.local.u8 	[%rd21], %rs12;
	@%p1789 bra 	BB5_3828;
	bra.uni 	BB5_1505;

BB5_3828:
	ld.const.f64 	%fd2540, [gam_n];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r168}, %fd34;
	}
	bfe.u32 	%r5438, %r168, 20, 11;
	add.s32 	%r5439, %r5438, -1012;
	mov.b64 	 %rd799, %fd34;
	shl.b64 	%rd87, %rd799, %r5439;
	setp.eq.s64	%p4221, %rd87, -9223372036854775808;
	abs.f64 	%fd2541, %fd33;
	// Callseq Start 185
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2541;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6218, [retval0+0];
	
	//{
	}// Callseq End 185
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r169}, %fd33;
	}
	setp.lt.s32	%p4222, %r169, 0;
	and.pred  	%p157, %p4222, %p4221;
	mov.f64 	%fd6159, %fd6218;
	@!%p157 bra 	BB5_3830;
	bra.uni 	BB5_3829;

BB5_3829:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5440}, %fd6218;
	}
	xor.b32  	%r5441, %r5440, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5442, %temp}, %fd6218;
	}
	mov.b64 	%fd6159, {%r5442, %r5441};

BB5_3830:
	setp.eq.f64	%p4223, %fd33, 0d0000000000000000;
	@%p4223 bra 	BB5_3833;
	bra.uni 	BB5_3831;

BB5_3833:
	selp.b32	%r5443, %r169, 0, %p4221;
	or.b32  	%r5444, %r5443, 2146435072;
	setp.lt.s32	%p4227, %r168, 0;
	selp.b32	%r5445, %r5444, %r5443, %p4227;
	mov.u32 	%r5446, 0;
	mov.b64 	%fd6159, {%r5446, %r5445};
	bra.uni 	BB5_3834;

BB5_13:
	setp.lt.f64	%p196, %fd109, 0d0000000000000000;
	selp.u16	%rs4, 1, 0, %p196;
	st.local.u8 	[%rd21], %rs4;
	@%p196 bra 	BB5_168;
	bra.uni 	BB5_14;

BB5_168:
	mov.f64 	%fd6246, 0d0000000000000000;
	// Callseq Start 60
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd6246;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd112;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z4Dnn_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6244, [retval0+0];
	
	//{
	}// Callseq End 60
	// Callseq Start 61
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd6246;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd112;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z3Tt_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6243, [retval0+0];
	
	//{
	}// Callseq End 61
	setp.ltu.f64	%p373, %fd6243, 0dBE112E0BE826D695;
	@%p373 bra 	BB5_174;
	bra.uni 	BB5_169;

BB5_174:
	mov.u16 	%rs6, 1;
	st.local.u8 	[%rd22], %rs6;
	bra.uni 	BB5_16;

BB5_178:
	div.rn.f64 	%fd248, %fd109, %fd31;
	div.rn.f64 	%fd3319, %fd112, %fd64;
	sub.f64 	%fd249, %fd3213, %fd3319;
	add.f64 	%fd250, %fd3319, %fd96;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd249;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r16}, %fd45;
	}
	bfe.u32 	%r497, %r16, 20, 11;
	add.s32 	%r498, %r497, -1012;
	mov.b64 	 %rd712, %fd45;
	shl.b64 	%rd34, %rd712, %r498;
	setp.eq.s64	%p380, %rd34, -9223372036854775808;
	abs.f64 	%fd252, %fd249;
	// Callseq Start 64
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd252;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd45;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd638, [retval0+0];
	
	//{
	}// Callseq End 64
	setp.lt.s32	%p381, %r15, 0;
	and.pred  	%p9, %p381, %p380;
	mov.f64 	%fd5513, %fd638;
	@!%p9 bra 	BB5_180;
	bra.uni 	BB5_179;

BB5_179:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r499}, %fd638;
	}
	xor.b32  	%r500, %r499, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r501, %temp}, %fd638;
	}
	mov.b64 	%fd5513, {%r501, %r500};

BB5_180:
	setp.eq.f64	%p382, %fd249, 0d0000000000000000;
	@%p382 bra 	BB5_183;
	bra.uni 	BB5_181;

BB5_183:
	selp.b32	%r502, %r15, 0, %p380;
	or.b32  	%r503, %r502, 2146435072;
	setp.lt.s32	%p386, %r16, 0;
	selp.b32	%r504, %r503, %r502, %p386;
	mov.u32 	%r505, 0;
	mov.b64 	%fd5513, {%r505, %r504};
	bra.uni 	BB5_184;

BB5_1505:
	div.rn.f64 	%fd1108, %fd109, %fd31;
	div.rn.f64 	%fd1109, %fd112, %fd64;
	sub.f64 	%fd1110, %fd3213, %fd1109;
	add.f64 	%fd1111, %fd1109, %fd96;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r88}, %fd1110;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r89}, %fd45;
	}
	bfe.u32 	%r2315, %r89, 20, 11;
	add.s32 	%r2316, %r2315, -1012;
	mov.b64 	 %rd745, %fd45;
	shl.b64 	%rd67, %rd745, %r2316;
	setp.eq.s64	%p1790, %rd67, -9223372036854775808;
	abs.f64 	%fd1112, %fd1110;
	// Callseq Start 123
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1112;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd45;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1113, [retval0+0];
	
	//{
	}// Callseq End 123
	setp.lt.s32	%p1791, %r88, 0;
	and.pred  	%p71, %p1791, %p1790;
	mov.f64 	%fd5751, %fd1113;
	@!%p71 bra 	BB5_1507;
	bra.uni 	BB5_1506;

BB5_1506:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2317}, %fd1113;
	}
	xor.b32  	%r2318, %r2317, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2319, %temp}, %fd1113;
	}
	mov.b64 	%fd5751, {%r2319, %r2318};

BB5_1507:
	setp.eq.f64	%p1792, %fd1110, 0d0000000000000000;
	@%p1792 bra 	BB5_1510;
	bra.uni 	BB5_1508;

BB5_1510:
	selp.b32	%r2320, %r88, 0, %p1790;
	or.b32  	%r2321, %r2320, 2146435072;
	setp.lt.s32	%p1796, %r89, 0;
	selp.b32	%r2322, %r2321, %r2320, %p1796;
	mov.u32 	%r2323, 0;
	mov.b64 	%fd5751, {%r2323, %r2322};
	bra.uni 	BB5_1511;

BB5_915:
	setp.eq.s64	%p1133, %rd46, -9223372036854775808;
	ld.const.f64 	%fd5686, [gam_n];
	abs.f64 	%fd712, %fd33;
	// Callseq Start 97
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd712;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5645, [retval0+0];
	
	//{
	}// Callseq End 97
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r48}, %fd33;
	}
	setp.lt.s32	%p1134, %r48, 0;
	and.pred  	%p41, %p1134, %p1133;
	@!%p41 bra 	BB5_917;
	bra.uni 	BB5_916;

BB5_916:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1481}, %fd5645;
	}
	xor.b32  	%r1482, %r1481, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1483, %temp}, %fd5645;
	}
	mov.b64 	%fd5645, {%r1483, %r1482};

BB5_917:
	setp.eq.f64	%p1135, %fd33, 0d0000000000000000;
	@%p1135 bra 	BB5_920;
	bra.uni 	BB5_918;

BB5_920:
	selp.b32	%r1484, %r48, 0, %p1133;
	or.b32  	%r1485, %r1484, 2146435072;
	setp.lt.s32	%p1139, %r47, 0;
	selp.b32	%r1486, %r1485, %r1484, %p1139;
	mov.u32 	%r1487, 0;
	mov.b64 	%fd5645, {%r1487, %r1486};
	bra.uni 	BB5_921;

BB5_3831:
	setp.gt.s32	%p4224, %r169, -1;
	@%p4224 bra 	BB5_3834;

	cvt.rzi.f64.f64	%fd4285, %fd34;
	setp.neu.f64	%p4225, %fd4285, %fd34;
	selp.f64	%fd6159, 0dFFF8000000000000, %fd6159, %p4225;

BB5_3834:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5447}, %fd35;
	}
	and.b32  	%r170, %r5447, 2146435072;
	setp.ne.s32	%p4228, %r170, 2146435072;
	@%p4228 bra 	BB5_3835;

	setp.gtu.f64	%p4229, %fd2541, 0d7FF0000000000000;
	mov.f64 	%fd6160, %fd35;
	@%p4229 bra 	BB5_3845;

	abs.f64 	%fd4286, %fd34;
	setp.gtu.f64	%p4230, %fd4286, 0d7FF0000000000000;
	mov.f64 	%fd6160, %fd35;
	@%p4230 bra 	BB5_3845;

	and.b32  	%r5448, %r168, 2147483647;
	setp.ne.s32	%p4231, %r5448, 2146435072;
	@%p4231 bra 	BB5_3840;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5449, %temp}, %fd34;
	}
	setp.eq.s32	%p4232, %r5449, 0;
	@%p4232 bra 	BB5_3844;
	bra.uni 	BB5_3840;

BB5_3844:
	setp.eq.f64	%p4235, %fd33, 0dBFF0000000000000;
	setp.gt.f64	%p4236, %fd2541, 0d3FF0000000000000;
	selp.b32	%r5458, 2146435072, 0, %p4236;
	xor.b32  	%r5459, %r5458, 2146435072;
	setp.lt.s32	%p4237, %r168, 0;
	selp.b32	%r5460, %r5459, %r5458, %p4237;
	selp.b32	%r5461, 1072693248, %r5460, %p4235;
	mov.u32 	%r5462, 0;
	mov.b64 	%fd6160, {%r5462, %r5461};
	bra.uni 	BB5_3845;

BB5_14:
	// Callseq Start 36
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd109;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd112;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z3Tt_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6243, [retval0+0];
	
	//{
	}// Callseq End 36
	// Callseq Start 37
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd109;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd112;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z3Tn_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6242, [retval0+0];
	
	//{
	}// Callseq End 37
	setp.ge.f64	%p197, %fd6242, 0dBE112E0BE826D695;
	setp.ge.f64	%p198, %fd6243, 0dBE112E0BE826D695;
	and.pred  	%p199, %p198, %p197;
	@%p199 bra 	BB5_17;
	bra.uni 	BB5_15;

BB5_17:
	shl.b64 	%rd702, %rd20, 3;
	add.s64 	%rd24, %rd3, %rd702;
	ld.local.f64 	%fd116, [%rd23];
	setp.le.f64	%p200, %fd116, %fd112;
	ld.local.f64 	%fd117, [%rd24];
	setp.le.f64	%p201, %fd117, %fd109;
	and.pred  	%p202, %p200, %p201;
	@%p202 bra 	BB5_163;
	bra.uni 	BB5_18;

BB5_163:
	ld.const.f64 	%fd3295, [rt];
	mul.f64 	%fd3296, %fd64, %fd3295;
	setp.gtu.f64	%p371, %fd3296, %fd112;
	@%p371 bra 	BB5_165;

	st.local.f64 	[%rd23], %fd112;

BB5_165:
	ld.const.f64 	%fd3297, [rn];
	mul.f64 	%fd3298, %fd31, %fd3297;
	setp.gtu.f64	%p372, %fd3298, %fd109;
	@%p372 bra 	BB5_167;

	st.local.f64 	[%rd24], %fd109;

BB5_167:
	// Callseq Start 57
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd109;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd112;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z4Dnn_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6244, [retval0+0];
	
	//{
	}// Callseq End 57
	// Callseq Start 58
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd109;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd112;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z4Dnt_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6246, [retval0+0];
	
	//{
	}// Callseq End 58
	// Callseq Start 59
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd109;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd112;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z4Dtt_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6245, [retval0+0];
	
	//{
	}// Callseq End 59
	mov.f64 	%fd6247, %fd6246;
	bra.uni 	BB5_4312;

BB5_181:
	setp.gt.s32	%p383, %r15, -1;
	@%p383 bra 	BB5_184;

	cvt.rzi.f64.f64	%fd3321, %fd45;
	setp.neu.f64	%p384, %fd3321, %fd45;
	selp.f64	%fd5513, 0dFFF8000000000000, %fd5513, %p384;

BB5_184:
	add.f64 	%fd5622, %fd249, %fd45;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r506}, %fd5622;
	}
	and.b32  	%r17, %r506, 2146435072;
	setp.ne.s32	%p387, %r17, 2146435072;
	@%p387 bra 	BB5_185;

	setp.gtu.f64	%p388, %fd252, 0d7FF0000000000000;
	mov.f64 	%fd5514, %fd5622;
	@%p388 bra 	BB5_195;

	abs.f64 	%fd3322, %fd45;
	setp.gtu.f64	%p389, %fd3322, 0d7FF0000000000000;
	mov.f64 	%fd5514, %fd5622;
	@%p389 bra 	BB5_195;

	and.b32  	%r507, %r16, 2147483647;
	setp.ne.s32	%p390, %r507, 2146435072;
	@%p390 bra 	BB5_190;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r508, %temp}, %fd45;
	}
	setp.eq.s32	%p391, %r508, 0;
	@%p391 bra 	BB5_194;
	bra.uni 	BB5_190;

BB5_194:
	setp.gt.f64	%p394, %fd252, 0d3FF0000000000000;
	selp.b32	%r517, 2146435072, 0, %p394;
	xor.b32  	%r518, %r517, 2146435072;
	setp.lt.s32	%p395, %r16, 0;
	selp.b32	%r519, %r518, %r517, %p395;
	setp.eq.f64	%p396, %fd249, 0dBFF0000000000000;
	selp.b32	%r520, 1072693248, %r519, %p396;
	mov.u32 	%r521, 0;
	mov.b64 	%fd5514, {%r521, %r520};
	bra.uni 	BB5_195;

BB5_1508:
	setp.gt.s32	%p1793, %r88, -1;
	@%p1793 bra 	BB5_1511;

	cvt.rzi.f64.f64	%fd3699, %fd45;
	setp.neu.f64	%p1794, %fd3699, %fd45;
	selp.f64	%fd5751, 0dFFF8000000000000, %fd5751, %p1794;

BB5_1511:
	add.f64 	%fd1119, %fd1110, %fd45;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2324}, %fd1119;
	}
	and.b32  	%r90, %r2324, 2146435072;
	setp.ne.s32	%p1797, %r90, 2146435072;
	@%p1797 bra 	BB5_1512;

	setp.gtu.f64	%p1798, %fd1112, 0d7FF0000000000000;
	mov.f64 	%fd5752, %fd1119;
	@%p1798 bra 	BB5_1522;

	abs.f64 	%fd3700, %fd45;
	setp.gtu.f64	%p1799, %fd3700, 0d7FF0000000000000;
	mov.f64 	%fd5752, %fd1119;
	@%p1799 bra 	BB5_1522;

	and.b32  	%r2325, %r89, 2147483647;
	setp.ne.s32	%p1800, %r2325, 2146435072;
	@%p1800 bra 	BB5_1517;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2326, %temp}, %fd45;
	}
	setp.eq.s32	%p1801, %r2326, 0;
	@%p1801 bra 	BB5_1521;
	bra.uni 	BB5_1517;

BB5_1521:
	setp.gt.f64	%p1804, %fd1112, 0d3FF0000000000000;
	selp.b32	%r2335, 2146435072, 0, %p1804;
	xor.b32  	%r2336, %r2335, 2146435072;
	setp.lt.s32	%p1805, %r89, 0;
	selp.b32	%r2337, %r2336, %r2335, %p1805;
	setp.eq.f64	%p1806, %fd1110, 0dBFF0000000000000;
	selp.b32	%r2338, 1072693248, %r2337, %p1806;
	mov.u32 	%r2339, 0;
	mov.b64 	%fd5752, {%r2339, %r2338};
	bra.uni 	BB5_1522;

BB5_3835:
	mov.f64 	%fd6160, %fd6159;

BB5_3845:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r171}, %fd37;
	}
	bfe.u32 	%r5463, %r171, 20, 11;
	add.s32 	%r5464, %r5463, -1012;
	mov.b64 	 %rd800, %fd37;
	shl.b64 	%rd88, %rd800, %r5464;
	setp.eq.s64	%p4238, %rd88, -9223372036854775808;
	abs.f64 	%fd2551, %fd88;
	// Callseq Start 186
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2551;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2557, [retval0+0];
	
	//{
	}// Callseq End 186
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r172}, %fd88;
	}
	setp.lt.s32	%p4239, %r172, 0;
	and.pred  	%p158, %p4239, %p4238;
	@!%p158 bra 	BB5_3847;
	bra.uni 	BB5_3846;

BB5_3846:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5465}, %fd2557;
	}
	xor.b32  	%r5466, %r5465, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5467, %temp}, %fd2557;
	}
	mov.b64 	%fd2557, {%r5467, %r5466};

BB5_3847:
	setp.eq.f64	%p4240, %fd88, 0d0000000000000000;
	@%p4240 bra 	BB5_3850;
	bra.uni 	BB5_3848;

BB5_3850:
	selp.b32	%r5468, %r172, 0, %p4238;
	or.b32  	%r5469, %r5468, 2146435072;
	setp.lt.s32	%p4244, %r171, 0;
	selp.b32	%r5470, %r5469, %r5468, %p4244;
	mov.u32 	%r5471, 0;
	mov.b64 	%fd2557, {%r5471, %r5470};
	bra.uni 	BB5_3851;

BB5_185:
	mov.f64 	%fd5514, %fd5513;

BB5_195:
	setp.eq.f64	%p397, %fd249, 0d3FF0000000000000;
	setp.eq.f64	%p398, %fd45, 0d0000000000000000;
	or.pred  	%p10, %p397, %p398;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r18}, %fd44;
	}
	bfe.u32 	%r522, %r18, 20, 11;
	add.s32 	%r523, %r522, -1012;
	mov.b64 	 %rd713, %fd44;
	shl.b64 	%rd35, %rd713, %r523;
	setp.eq.s64	%p399, %rd35, -9223372036854775808;
	abs.f64 	%fd263, %fd250;
	// Callseq Start 65
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd263;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd44;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd686, [retval0+0];
	
	//{
	}// Callseq End 65
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r19}, %fd250;
	}
	setp.lt.s32	%p400, %r19, 0;
	and.pred  	%p11, %p400, %p399;
	mov.f64 	%fd5516, %fd686;
	@!%p11 bra 	BB5_197;
	bra.uni 	BB5_196;

BB5_196:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r524}, %fd686;
	}
	xor.b32  	%r525, %r524, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r526, %temp}, %fd686;
	}
	mov.b64 	%fd5516, {%r526, %r525};

BB5_197:
	setp.eq.f64	%p401, %fd250, 0d0000000000000000;
	@%p401 bra 	BB5_200;
	bra.uni 	BB5_198;

BB5_200:
	selp.b32	%r527, %r19, 0, %p399;
	or.b32  	%r528, %r527, 2146435072;
	setp.lt.s32	%p405, %r18, 0;
	selp.b32	%r529, %r528, %r527, %p405;
	mov.u32 	%r530, 0;
	mov.b64 	%fd5516, {%r530, %r529};
	bra.uni 	BB5_201;

BB5_1512:
	mov.f64 	%fd5752, %fd5751;

BB5_1522:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r91}, %fd44;
	}
	bfe.u32 	%r2340, %r91, 20, 11;
	add.s32 	%r2341, %r2340, -1012;
	mov.b64 	 %rd746, %fd44;
	shl.b64 	%rd68, %rd746, %r2341;
	setp.eq.s64	%p1807, %rd68, -9223372036854775808;
	abs.f64 	%fd1123, %fd1111;
	// Callseq Start 124
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1123;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd44;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1124, [retval0+0];
	
	//{
	}// Callseq End 124
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r92}, %fd1111;
	}
	setp.lt.s32	%p1808, %r92, 0;
	and.pred  	%p72, %p1808, %p1807;
	mov.f64 	%fd5754, %fd1124;
	@!%p72 bra 	BB5_1524;
	bra.uni 	BB5_1523;

BB5_1523:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2342}, %fd1124;
	}
	xor.b32  	%r2343, %r2342, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2344, %temp}, %fd1124;
	}
	mov.b64 	%fd5754, {%r2344, %r2343};

BB5_1524:
	setp.eq.f64	%p1809, %fd1111, 0d0000000000000000;
	@%p1809 bra 	BB5_1527;
	bra.uni 	BB5_1525;

BB5_1527:
	selp.b32	%r2345, %r92, 0, %p1807;
	or.b32  	%r2346, %r2345, 2146435072;
	setp.lt.s32	%p1813, %r91, 0;
	selp.b32	%r2347, %r2346, %r2345, %p1813;
	mov.u32 	%r2348, 0;
	mov.b64 	%fd5754, {%r2348, %r2347};
	bra.uni 	BB5_1528;

BB5_3848:
	setp.gt.s32	%p4241, %r172, -1;
	@%p4241 bra 	BB5_3851;

	cvt.rzi.f64.f64	%fd4287, %fd37;
	setp.neu.f64	%p4242, %fd4287, %fd37;
	selp.f64	%fd2557, 0dFFF8000000000000, %fd2557, %p4242;

BB5_3851:
	add.f64 	%fd6163, %fd37, %fd88;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5472}, %fd6163;
	}
	and.b32  	%r5473, %r5472, 2146435072;
	setp.ne.s32	%p4245, %r5473, 2146435072;
	@%p4245 bra 	BB5_3852;

	setp.gtu.f64	%p4246, %fd2551, 0d7FF0000000000000;
	@%p4246 bra 	BB5_3862;

	abs.f64 	%fd4289, %fd37;
	setp.gtu.f64	%p4247, %fd4289, 0d7FF0000000000000;
	@%p4247 bra 	BB5_3862;

	and.b32  	%r5474, %r171, 2147483647;
	setp.ne.s32	%p4248, %r5474, 2146435072;
	@%p4248 bra 	BB5_3857;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5475, %temp}, %fd37;
	}
	setp.eq.s32	%p4249, %r5475, 0;
	@%p4249 bra 	BB5_3861;
	bra.uni 	BB5_3857;

BB5_3861:
	setp.eq.f64	%p4252, %fd88, 0dBFF0000000000000;
	setp.gt.f64	%p4253, %fd2551, 0d3FF0000000000000;
	selp.b32	%r5484, 2146435072, 0, %p4253;
	xor.b32  	%r5485, %r5484, 2146435072;
	setp.lt.s32	%p4254, %r171, 0;
	selp.b32	%r5486, %r5485, %r5484, %p4254;
	selp.b32	%r5487, 1072693248, %r5486, %p4252;
	mov.u32 	%r5488, 0;
	mov.b64 	%fd6163, {%r5488, %r5487};
	bra.uni 	BB5_3862;

BB5_198:
	setp.gt.s32	%p402, %r19, -1;
	@%p402 bra 	BB5_201;

	cvt.rzi.f64.f64	%fd3323, %fd44;
	setp.neu.f64	%p403, %fd3323, %fd44;
	selp.f64	%fd5516, 0dFFF8000000000000, %fd5516, %p403;

BB5_201:
	add.f64 	%fd5637, %fd44, %fd250;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r531}, %fd5637;
	}
	and.b32  	%r20, %r531, 2146435072;
	setp.ne.s32	%p406, %r20, 2146435072;
	@%p406 bra 	BB5_202;

	setp.gtu.f64	%p407, %fd263, 0d7FF0000000000000;
	mov.f64 	%fd5517, %fd5637;
	@%p407 bra 	BB5_212;

	abs.f64 	%fd3324, %fd44;
	setp.gtu.f64	%p408, %fd3324, 0d7FF0000000000000;
	mov.f64 	%fd5517, %fd5637;
	@%p408 bra 	BB5_212;

	and.b32  	%r532, %r18, 2147483647;
	setp.ne.s32	%p409, %r532, 2146435072;
	@%p409 bra 	BB5_207;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r533, %temp}, %fd44;
	}
	setp.eq.s32	%p410, %r533, 0;
	@%p410 bra 	BB5_211;
	bra.uni 	BB5_207;

BB5_211:
	setp.gt.f64	%p413, %fd263, 0d3FF0000000000000;
	selp.b32	%r542, 2146435072, 0, %p413;
	xor.b32  	%r543, %r542, 2146435072;
	setp.lt.s32	%p414, %r18, 0;
	selp.b32	%r544, %r543, %r542, %p414;
	setp.eq.f64	%p415, %fd250, 0dBFF0000000000000;
	selp.b32	%r545, 1072693248, %r544, %p415;
	mov.u32 	%r546, 0;
	mov.b64 	%fd5517, {%r546, %r545};
	bra.uni 	BB5_212;

BB5_1525:
	setp.gt.s32	%p1810, %r92, -1;
	@%p1810 bra 	BB5_1528;

	cvt.rzi.f64.f64	%fd3701, %fd44;
	setp.neu.f64	%p1811, %fd3701, %fd44;
	selp.f64	%fd5754, 0dFFF8000000000000, %fd5754, %p1811;

BB5_1528:
	add.f64 	%fd1130, %fd44, %fd1111;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2349}, %fd1130;
	}
	and.b32  	%r93, %r2349, 2146435072;
	setp.ne.s32	%p1814, %r93, 2146435072;
	@%p1814 bra 	BB5_1529;

	setp.gtu.f64	%p1815, %fd1123, 0d7FF0000000000000;
	mov.f64 	%fd5755, %fd1130;
	@%p1815 bra 	BB5_1539;

	abs.f64 	%fd3702, %fd44;
	setp.gtu.f64	%p1816, %fd3702, 0d7FF0000000000000;
	mov.f64 	%fd5755, %fd1130;
	@%p1816 bra 	BB5_1539;

	and.b32  	%r2350, %r91, 2147483647;
	setp.ne.s32	%p1817, %r2350, 2146435072;
	@%p1817 bra 	BB5_1534;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2351, %temp}, %fd44;
	}
	setp.eq.s32	%p1818, %r2351, 0;
	@%p1818 bra 	BB5_1538;
	bra.uni 	BB5_1534;

BB5_1538:
	setp.gt.f64	%p1821, %fd1123, 0d3FF0000000000000;
	selp.b32	%r2360, 2146435072, 0, %p1821;
	xor.b32  	%r2361, %r2360, 2146435072;
	setp.lt.s32	%p1822, %r91, 0;
	selp.b32	%r2362, %r2361, %r2360, %p1822;
	setp.eq.f64	%p1823, %fd1111, 0dBFF0000000000000;
	selp.b32	%r2363, 1072693248, %r2362, %p1823;
	mov.u32 	%r2364, 0;
	mov.b64 	%fd5755, {%r2364, %r2363};
	bra.uni 	BB5_1539;

BB5_3852:
	mov.f64 	%fd6163, %fd2557;

BB5_3862:
	setp.eq.f64	%p4255, %fd37, 0d0000000000000000;
	setp.eq.f64	%p4256, %fd88, 0d3FF0000000000000;
	or.pred  	%p4257, %p4256, %p4255;
	selp.f64	%fd4290, 0d3FF0000000000000, %fd6163, %p4257;
	setp.eq.f64	%p4258, %fd33, 0d3FF0000000000000;
	setp.eq.f64	%p4259, %fd34, 0d0000000000000000;
	or.pred  	%p4260, %p4258, %p4259;
	selp.f64	%fd4291, 0d3FF0000000000000, %fd6160, %p4260;
	mul.f64 	%fd4292, %fd92, %fd4291;
	mul.f64 	%fd2563, %fd4292, %fd4290;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r173}, %fd39;
	}
	bfe.u32 	%r5489, %r173, 20, 11;
	add.s32 	%r5490, %r5489, -1012;
	mov.b64 	 %rd801, %fd39;
	shl.b64 	%rd89, %rd801, %r5490;
	setp.eq.s64	%p4261, %rd89, -9223372036854775808;
	// Callseq Start 187
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2541;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd39;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2569, [retval0+0];
	
	//{
	}// Callseq End 187
	and.pred  	%p159, %p4222, %p4261;
	@!%p159 bra 	BB5_3864;
	bra.uni 	BB5_3863;

BB5_3863:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5491}, %fd2569;
	}
	xor.b32  	%r5492, %r5491, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5493, %temp}, %fd2569;
	}
	mov.b64 	%fd2569, {%r5493, %r5492};

BB5_3864:
	@%p4223 bra 	BB5_3867;
	bra.uni 	BB5_3865;

BB5_3867:
	selp.b32	%r5494, %r169, 0, %p4261;
	or.b32  	%r5495, %r5494, 2146435072;
	setp.lt.s32	%p4267, %r173, 0;
	selp.b32	%r5496, %r5495, %r5494, %p4267;
	mov.u32 	%r5497, 0;
	mov.b64 	%fd2569, {%r5497, %r5496};
	bra.uni 	BB5_3868;

BB5_202:
	mov.f64 	%fd5517, %fd5516;

BB5_212:
	setp.eq.f64	%p416, %fd250, 0d3FF0000000000000;
	setp.eq.f64	%p417, %fd44, 0d0000000000000000;
	or.pred  	%p12, %p416, %p417;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r21}, %fd46;
	}
	bfe.u32 	%r547, %r21, 20, 11;
	add.s32 	%r548, %r547, -1012;
	mov.b64 	 %rd714, %fd46;
	shl.b64 	%rd36, %rd714, %r548;
	setp.eq.s64	%p418, %rd36, -9223372036854775808;
	// Callseq Start 66
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd252;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd46;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd677, [retval0+0];
	
	//{
	}// Callseq End 66
	and.pred  	%p13, %p381, %p418;
	mov.f64 	%fd5519, %fd677;
	@!%p13 bra 	BB5_214;
	bra.uni 	BB5_213;

BB5_213:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r549}, %fd677;
	}
	xor.b32  	%r550, %r549, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r551, %temp}, %fd677;
	}
	mov.b64 	%fd5519, {%r551, %r550};

BB5_214:
	selp.f64	%fd3325, 0d3FF0000000000000, %fd5514, %p10;
	mul.f64 	%fd3326, %fd43, %fd3325;
	selp.f64	%fd3327, 0d3FF0000000000000, %fd5517, %p12;
	mul.f64 	%fd277, %fd3326, %fd3327;
	@%p382 bra 	BB5_217;
	bra.uni 	BB5_215;

BB5_217:
	selp.b32	%r552, %r15, 0, %p418;
	or.b32  	%r553, %r552, 2146435072;
	setp.lt.s32	%p424, %r21, 0;
	selp.b32	%r554, %r553, %r552, %p424;
	mov.u32 	%r555, 0;
	mov.b64 	%fd5519, {%r555, %r554};
	bra.uni 	BB5_218;

BB5_1529:
	mov.f64 	%fd5755, %fd5754;

BB5_1539:
	setp.eq.f64	%p1824, %fd1111, 0d3FF0000000000000;
	setp.eq.f64	%p1825, %fd44, 0d0000000000000000;
	or.pred  	%p73, %p1824, %p1825;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r94}, %fd46;
	}
	bfe.u32 	%r2365, %r94, 20, 11;
	add.s32 	%r2366, %r2365, -1012;
	mov.b64 	 %rd747, %fd46;
	shl.b64 	%rd69, %rd747, %r2366;
	setp.eq.s64	%p1826, %rd69, -9223372036854775808;
	// Callseq Start 125
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1112;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd46;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1134, [retval0+0];
	
	//{
	}// Callseq End 125
	and.pred  	%p74, %p1791, %p1826;
	mov.f64 	%fd5757, %fd1134;
	@!%p74 bra 	BB5_1541;
	bra.uni 	BB5_1540;

BB5_1540:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2367}, %fd1134;
	}
	xor.b32  	%r2368, %r2367, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2369, %temp}, %fd1134;
	}
	mov.b64 	%fd5757, {%r2369, %r2368};

BB5_1541:
	setp.eq.f64	%p1829, %fd1110, 0d3FF0000000000000;
	setp.eq.f64	%p1830, %fd45, 0d0000000000000000;
	or.pred  	%p1831, %p1829, %p1830;
	selp.f64	%fd3703, 0d3FF0000000000000, %fd5752, %p1831;
	mul.f64 	%fd3704, %fd43, %fd3703;
	selp.f64	%fd3705, 0d3FF0000000000000, %fd5755, %p73;
	mul.f64 	%fd1137, %fd3704, %fd3705;
	@%p1792 bra 	BB5_1544;
	bra.uni 	BB5_1542;

BB5_1544:
	selp.b32	%r2370, %r88, 0, %p1826;
	or.b32  	%r2371, %r2370, 2146435072;
	setp.lt.s32	%p1835, %r94, 0;
	selp.b32	%r2372, %r2371, %r2370, %p1835;
	mov.u32 	%r2373, 0;
	mov.b64 	%fd5757, {%r2373, %r2372};
	bra.uni 	BB5_1545;

BB5_3865:
	setp.gt.s32	%p4264, %r169, -1;
	@%p4264 bra 	BB5_3868;

	cvt.rzi.f64.f64	%fd4293, %fd39;
	setp.neu.f64	%p4265, %fd4293, %fd39;
	selp.f64	%fd2569, 0dFFF8000000000000, %fd2569, %p4265;

BB5_3868:
	add.f64 	%fd6166, %fd33, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5498}, %fd6166;
	}
	and.b32  	%r5499, %r5498, 2146435072;
	setp.ne.s32	%p4268, %r5499, 2146435072;
	@%p4268 bra 	BB5_3869;

	setp.gtu.f64	%p4269, %fd2541, 0d7FF0000000000000;
	@%p4269 bra 	BB5_3879;

	abs.f64 	%fd4295, %fd39;
	setp.gtu.f64	%p4270, %fd4295, 0d7FF0000000000000;
	@%p4270 bra 	BB5_3879;

	and.b32  	%r5500, %r173, 2147483647;
	setp.ne.s32	%p4271, %r5500, 2146435072;
	@%p4271 bra 	BB5_3874;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5501, %temp}, %fd39;
	}
	setp.eq.s32	%p4272, %r5501, 0;
	@%p4272 bra 	BB5_3878;
	bra.uni 	BB5_3874;

BB5_3878:
	setp.eq.f64	%p4275, %fd33, 0dBFF0000000000000;
	setp.gt.f64	%p4276, %fd2541, 0d3FF0000000000000;
	selp.b32	%r5510, 2146435072, 0, %p4276;
	xor.b32  	%r5511, %r5510, 2146435072;
	setp.lt.s32	%p4277, %r173, 0;
	selp.b32	%r5512, %r5511, %r5510, %p4277;
	selp.b32	%r5513, 1072693248, %r5512, %p4275;
	mov.u32 	%r5514, 0;
	mov.b64 	%fd6166, {%r5514, %r5513};
	bra.uni 	BB5_3879;

BB5_215:
	setp.gt.s32	%p421, %r15, -1;
	@%p421 bra 	BB5_218;

	cvt.rzi.f64.f64	%fd3328, %fd46;
	setp.neu.f64	%p422, %fd3328, %fd46;
	selp.f64	%fd5519, 0dFFF8000000000000, %fd5519, %p422;

BB5_218:
	add.f64 	%fd5634, %fd249, %fd46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r556}, %fd5634;
	}
	and.b32  	%r22, %r556, 2146435072;
	setp.ne.s32	%p425, %r22, 2146435072;
	@%p425 bra 	BB5_219;

	setp.gtu.f64	%p426, %fd252, 0d7FF0000000000000;
	mov.f64 	%fd5520, %fd5634;
	@%p426 bra 	BB5_229;

	abs.f64 	%fd3329, %fd46;
	setp.gtu.f64	%p427, %fd3329, 0d7FF0000000000000;
	mov.f64 	%fd5520, %fd5634;
	@%p427 bra 	BB5_229;

	and.b32  	%r557, %r21, 2147483647;
	setp.ne.s32	%p428, %r557, 2146435072;
	@%p428 bra 	BB5_224;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r558, %temp}, %fd46;
	}
	setp.eq.s32	%p429, %r558, 0;
	@%p429 bra 	BB5_228;
	bra.uni 	BB5_224;

BB5_228:
	setp.gt.f64	%p432, %fd252, 0d3FF0000000000000;
	selp.b32	%r567, 2146435072, 0, %p432;
	xor.b32  	%r568, %r567, 2146435072;
	setp.lt.s32	%p433, %r21, 0;
	selp.b32	%r569, %r568, %r567, %p433;
	setp.eq.f64	%p434, %fd249, 0dBFF0000000000000;
	selp.b32	%r570, 1072693248, %r569, %p434;
	mov.u32 	%r571, 0;
	mov.b64 	%fd5520, {%r571, %r570};
	bra.uni 	BB5_229;

BB5_1542:
	setp.gt.s32	%p1832, %r88, -1;
	@%p1832 bra 	BB5_1545;

	cvt.rzi.f64.f64	%fd3706, %fd46;
	setp.neu.f64	%p1833, %fd3706, %fd46;
	selp.f64	%fd5757, 0dFFF8000000000000, %fd5757, %p1833;

BB5_1545:
	add.f64 	%fd1141, %fd1110, %fd46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2374}, %fd1141;
	}
	and.b32  	%r95, %r2374, 2146435072;
	setp.ne.s32	%p1836, %r95, 2146435072;
	@%p1836 bra 	BB5_1546;

	setp.gtu.f64	%p1837, %fd1112, 0d7FF0000000000000;
	mov.f64 	%fd5758, %fd1141;
	@%p1837 bra 	BB5_1556;

	abs.f64 	%fd3707, %fd46;
	setp.gtu.f64	%p1838, %fd3707, 0d7FF0000000000000;
	mov.f64 	%fd5758, %fd1141;
	@%p1838 bra 	BB5_1556;

	and.b32  	%r2375, %r94, 2147483647;
	setp.ne.s32	%p1839, %r2375, 2146435072;
	@%p1839 bra 	BB5_1551;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2376, %temp}, %fd46;
	}
	setp.eq.s32	%p1840, %r2376, 0;
	@%p1840 bra 	BB5_1555;
	bra.uni 	BB5_1551;

BB5_1555:
	setp.gt.f64	%p1843, %fd1112, 0d3FF0000000000000;
	selp.b32	%r2385, 2146435072, 0, %p1843;
	xor.b32  	%r2386, %r2385, 2146435072;
	setp.lt.s32	%p1844, %r94, 0;
	selp.b32	%r2387, %r2386, %r2385, %p1844;
	setp.eq.f64	%p1845, %fd1110, 0dBFF0000000000000;
	selp.b32	%r2388, 1072693248, %r2387, %p1845;
	mov.u32 	%r2389, 0;
	mov.b64 	%fd5758, {%r2389, %r2388};
	bra.uni 	BB5_1556;

BB5_3869:
	mov.f64 	%fd6166, %fd2569;

BB5_3879:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r174}, %fd36;
	}
	bfe.u32 	%r5515, %r174, 20, 11;
	add.s32 	%r5516, %r5515, -1012;
	mov.b64 	 %rd802, %fd36;
	shl.b64 	%rd90, %rd802, %r5516;
	setp.eq.s64	%p4278, %rd90, -9223372036854775808;
	// Callseq Start 188
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2551;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2580, [retval0+0];
	
	//{
	}// Callseq End 188
	and.pred  	%p160, %p4239, %p4278;
	@!%p160 bra 	BB5_3881;
	bra.uni 	BB5_3880;

BB5_3880:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5517}, %fd2580;
	}
	xor.b32  	%r5518, %r5517, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5519, %temp}, %fd2580;
	}
	mov.b64 	%fd2580, {%r5519, %r5518};

BB5_3881:
	@%p4240 bra 	BB5_3884;
	bra.uni 	BB5_3882;

BB5_3884:
	selp.b32	%r5520, %r172, 0, %p4278;
	or.b32  	%r5521, %r5520, 2146435072;
	setp.lt.s32	%p4284, %r174, 0;
	selp.b32	%r5522, %r5521, %r5520, %p4284;
	mov.u32 	%r5523, 0;
	mov.b64 	%fd2580, {%r5523, %r5522};
	bra.uni 	BB5_3885;

BB5_219:
	mov.f64 	%fd5520, %fd5519;

BB5_229:
	setp.eq.f64	%p435, %fd46, 0d0000000000000000;
	or.pred  	%p14, %p397, %p435;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd43;
	}
	bfe.u32 	%r572, %r23, 20, 11;
	add.s32 	%r573, %r572, -1012;
	mov.b64 	 %rd715, %fd43;
	shl.b64 	%rd37, %rd715, %r573;
	setp.eq.s64	%p437, %rd37, -9223372036854775808;
	// Callseq Start 67
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd263;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd43;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd668, [retval0+0];
	
	//{
	}// Callseq End 67
	and.pred  	%p15, %p400, %p437;
	mov.f64 	%fd5522, %fd668;
	@!%p15 bra 	BB5_231;
	bra.uni 	BB5_230;

BB5_230:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r574}, %fd668;
	}
	xor.b32  	%r575, %r574, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r576, %temp}, %fd668;
	}
	mov.b64 	%fd5522, {%r576, %r575};

BB5_231:
	@%p401 bra 	BB5_234;
	bra.uni 	BB5_232;

BB5_234:
	selp.b32	%r577, %r19, 0, %p437;
	or.b32  	%r578, %r577, 2146435072;
	setp.lt.s32	%p443, %r23, 0;
	selp.b32	%r579, %r578, %r577, %p443;
	mov.u32 	%r580, 0;
	mov.b64 	%fd5522, {%r580, %r579};
	bra.uni 	BB5_235;

BB5_1546:
	mov.f64 	%fd5758, %fd5757;

BB5_1556:
	setp.eq.f64	%p1846, %fd46, 0d0000000000000000;
	or.pred  	%p75, %p1829, %p1846;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r96}, %fd43;
	}
	bfe.u32 	%r2390, %r96, 20, 11;
	add.s32 	%r2391, %r2390, -1012;
	mov.b64 	 %rd748, %fd43;
	shl.b64 	%rd70, %rd748, %r2391;
	setp.eq.s64	%p1848, %rd70, -9223372036854775808;
	// Callseq Start 126
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1123;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd43;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1145, [retval0+0];
	
	//{
	}// Callseq End 126
	and.pred  	%p76, %p1808, %p1848;
	mov.f64 	%fd5760, %fd1145;
	@!%p76 bra 	BB5_1558;
	bra.uni 	BB5_1557;

BB5_1557:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2392}, %fd1145;
	}
	xor.b32  	%r2393, %r2392, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2394, %temp}, %fd1145;
	}
	mov.b64 	%fd5760, {%r2394, %r2393};

BB5_1558:
	@%p1809 bra 	BB5_1561;
	bra.uni 	BB5_1559;

BB5_1561:
	selp.b32	%r2395, %r92, 0, %p1848;
	or.b32  	%r2396, %r2395, 2146435072;
	setp.lt.s32	%p1854, %r96, 0;
	selp.b32	%r2397, %r2396, %r2395, %p1854;
	mov.u32 	%r2398, 0;
	mov.b64 	%fd5760, {%r2398, %r2397};
	bra.uni 	BB5_1562;

BB5_3882:
	setp.gt.s32	%p4281, %r172, -1;
	@%p4281 bra 	BB5_3885;

	cvt.rzi.f64.f64	%fd4296, %fd36;
	setp.neu.f64	%p4282, %fd4296, %fd36;
	selp.f64	%fd2580, 0dFFF8000000000000, %fd2580, %p4282;

BB5_3885:
	add.f64 	%fd6223, %fd36, %fd88;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5524}, %fd6223;
	}
	and.b32  	%r5525, %r5524, 2146435072;
	setp.ne.s32	%p4285, %r5525, 2146435072;
	@%p4285 bra 	BB5_3886;

	setp.gtu.f64	%p4286, %fd2551, 0d7FF0000000000000;
	add.f64 	%fd6169, %fd36, %fd88;
	@%p4286 bra 	BB5_3896;

	abs.f64 	%fd4298, %fd36;
	setp.gtu.f64	%p4287, %fd4298, 0d7FF0000000000000;
	@%p4287 bra 	BB5_3896;

	and.b32  	%r5526, %r174, 2147483647;
	setp.ne.s32	%p4288, %r5526, 2146435072;
	@%p4288 bra 	BB5_3891;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5527, %temp}, %fd36;
	}
	setp.eq.s32	%p4289, %r5527, 0;
	@%p4289 bra 	BB5_3895;
	bra.uni 	BB5_3891;

BB5_3895:
	setp.eq.f64	%p4292, %fd88, 0dBFF0000000000000;
	setp.gt.f64	%p4293, %fd2551, 0d3FF0000000000000;
	selp.b32	%r5536, 2146435072, 0, %p4293;
	xor.b32  	%r5537, %r5536, 2146435072;
	setp.lt.s32	%p4294, %r174, 0;
	selp.b32	%r5538, %r5537, %r5536, %p4294;
	selp.b32	%r5539, 1072693248, %r5538, %p4292;
	mov.u32 	%r5540, 0;
	mov.b64 	%fd6169, {%r5540, %r5539};
	bra.uni 	BB5_3896;

BB5_232:
	setp.gt.s32	%p440, %r19, -1;
	@%p440 bra 	BB5_235;

	cvt.rzi.f64.f64	%fd3330, %fd43;
	setp.neu.f64	%p441, %fd3330, %fd43;
	selp.f64	%fd5522, 0dFFF8000000000000, %fd5522, %p441;

BB5_235:
	add.f64 	%fd5631, %fd43, %fd250;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r581}, %fd5631;
	}
	and.b32  	%r24, %r581, 2146435072;
	setp.ne.s32	%p444, %r24, 2146435072;
	@%p444 bra 	BB5_236;

	setp.gtu.f64	%p445, %fd263, 0d7FF0000000000000;
	mov.f64 	%fd5523, %fd5631;
	@%p445 bra 	BB5_246;

	abs.f64 	%fd3331, %fd43;
	setp.gtu.f64	%p446, %fd3331, 0d7FF0000000000000;
	mov.f64 	%fd5523, %fd5631;
	@%p446 bra 	BB5_246;

	and.b32  	%r582, %r23, 2147483647;
	setp.ne.s32	%p447, %r582, 2146435072;
	@%p447 bra 	BB5_241;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r583, %temp}, %fd43;
	}
	setp.eq.s32	%p448, %r583, 0;
	@%p448 bra 	BB5_245;
	bra.uni 	BB5_241;

BB5_245:
	setp.gt.f64	%p451, %fd263, 0d3FF0000000000000;
	selp.b32	%r592, 2146435072, 0, %p451;
	xor.b32  	%r593, %r592, 2146435072;
	setp.lt.s32	%p452, %r23, 0;
	selp.b32	%r594, %r593, %r592, %p452;
	setp.eq.f64	%p453, %fd250, 0dBFF0000000000000;
	selp.b32	%r595, 1072693248, %r594, %p453;
	mov.u32 	%r596, 0;
	mov.b64 	%fd5523, {%r596, %r595};
	bra.uni 	BB5_246;

BB5_1559:
	setp.gt.s32	%p1851, %r92, -1;
	@%p1851 bra 	BB5_1562;

	cvt.rzi.f64.f64	%fd3708, %fd43;
	setp.neu.f64	%p1852, %fd3708, %fd43;
	selp.f64	%fd5760, 0dFFF8000000000000, %fd5760, %p1852;

BB5_1562:
	add.f64 	%fd1151, %fd43, %fd1111;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2399}, %fd1151;
	}
	and.b32  	%r97, %r2399, 2146435072;
	setp.ne.s32	%p1855, %r97, 2146435072;
	@%p1855 bra 	BB5_1563;

	setp.gtu.f64	%p1856, %fd1123, 0d7FF0000000000000;
	mov.f64 	%fd5761, %fd1151;
	@%p1856 bra 	BB5_1573;

	abs.f64 	%fd3709, %fd43;
	setp.gtu.f64	%p1857, %fd3709, 0d7FF0000000000000;
	mov.f64 	%fd5761, %fd1151;
	@%p1857 bra 	BB5_1573;

	and.b32  	%r2400, %r96, 2147483647;
	setp.ne.s32	%p1858, %r2400, 2146435072;
	@%p1858 bra 	BB5_1568;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2401, %temp}, %fd43;
	}
	setp.eq.s32	%p1859, %r2401, 0;
	@%p1859 bra 	BB5_1572;
	bra.uni 	BB5_1568;

BB5_1572:
	setp.gt.f64	%p1862, %fd1123, 0d3FF0000000000000;
	selp.b32	%r2410, 2146435072, 0, %p1862;
	xor.b32  	%r2411, %r2410, 2146435072;
	setp.lt.s32	%p1863, %r96, 0;
	selp.b32	%r2412, %r2411, %r2410, %p1863;
	setp.eq.f64	%p1864, %fd1111, 0dBFF0000000000000;
	selp.b32	%r2413, 1072693248, %r2412, %p1864;
	mov.u32 	%r2414, 0;
	mov.b64 	%fd5761, {%r2414, %r2413};
	bra.uni 	BB5_1573;

BB5_3886:
	mov.f64 	%fd6169, %fd2580;

BB5_3896:
	setp.eq.f64	%p4295, %fd36, 0d0000000000000000;
	or.pred  	%p4297, %p4256, %p4295;
	selp.f64	%fd4299, 0d3FF0000000000000, %fd6169, %p4297;
	setp.eq.f64	%p4299, %fd39, 0d0000000000000000;
	or.pred  	%p4300, %p4258, %p4299;
	selp.f64	%fd4300, 0d3FF0000000000000, %fd6166, %p4300;
	mul.f64 	%fd4301, %fd38, %fd4300;
	mul.f64 	%fd2586, %fd4301, %fd4299;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r175}, %fd41;
	}
	bfe.u32 	%r5541, %r175, 20, 11;
	add.s32 	%r5542, %r5541, -1012;
	mov.b64 	 %rd803, %fd41;
	shl.b64 	%rd91, %rd803, %r5542;
	setp.eq.s64	%p4301, %rd91, -9223372036854775808;
	// Callseq Start 189
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2541;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd41;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2592, [retval0+0];
	
	//{
	}// Callseq End 189
	and.pred  	%p161, %p4222, %p4301;
	@!%p161 bra 	BB5_3898;
	bra.uni 	BB5_3897;

BB5_3897:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5543}, %fd2592;
	}
	xor.b32  	%r5544, %r5543, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5545, %temp}, %fd2592;
	}
	mov.b64 	%fd2592, {%r5545, %r5544};

BB5_3898:
	@%p4223 bra 	BB5_3901;
	bra.uni 	BB5_3899;

BB5_3901:
	selp.b32	%r5546, %r169, 0, %p4301;
	or.b32  	%r5547, %r5546, 2146435072;
	setp.lt.s32	%p4307, %r175, 0;
	selp.b32	%r5548, %r5547, %r5546, %p4307;
	mov.u32 	%r5549, 0;
	mov.b64 	%fd2592, {%r5549, %r5548};
	bra.uni 	BB5_3902;

BB5_236:
	mov.f64 	%fd5523, %fd5522;

BB5_246:
	ld.const.f64 	%fd295, [f_tn];
	setp.eq.f64	%p454, %fd43, 0d0000000000000000;
	or.pred  	%p16, %p416, %p454;
	selp.f64	%fd3332, 0d3FF0000000000000, %fd5523, %p16;
	selp.f64	%fd3333, 0d3FF0000000000000, %fd5520, %p14;
	mul.f64 	%fd3334, %fd45, %fd3333;
	mul.f64 	%fd3335, %fd3334, %fd3332;
	sub.f64 	%fd296, %fd277, %fd3335;
	ld.const.f64 	%fd297, [gam_n];
	sub.f64 	%fd298, %fd3213, %fd248;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd298;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r26}, %fd34;
	}
	bfe.u32 	%r597, %r26, 20, 11;
	add.s32 	%r598, %r597, -1012;
	mov.b64 	 %rd716, %fd34;
	shl.b64 	%rd38, %rd716, %r598;
	setp.eq.s64	%p456, %rd38, -9223372036854775808;
	abs.f64 	%fd299, %fd298;
	// Callseq Start 68
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd299;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd328, [retval0+0];
	
	//{
	}// Callseq End 68
	setp.lt.s32	%p457, %r25, 0;
	and.pred  	%p17, %p457, %p456;
	mov.f64 	%fd5525, %fd328;
	@!%p17 bra 	BB5_248;
	bra.uni 	BB5_247;

BB5_247:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r599}, %fd328;
	}
	xor.b32  	%r600, %r599, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r601, %temp}, %fd328;
	}
	mov.b64 	%fd5525, {%r601, %r600};

BB5_248:
	setp.eq.f64	%p458, %fd298, 0d0000000000000000;
	@%p458 bra 	BB5_251;
	bra.uni 	BB5_249;

BB5_251:
	selp.b32	%r602, %r25, 0, %p456;
	or.b32  	%r603, %r602, 2146435072;
	setp.lt.s32	%p462, %r26, 0;
	selp.b32	%r604, %r603, %r602, %p462;
	mov.u32 	%r605, 0;
	mov.b64 	%fd5525, {%r605, %r604};
	bra.uni 	BB5_252;

BB5_1563:
	mov.f64 	%fd5761, %fd5760;

BB5_1573:
	setp.eq.f64	%p1865, %fd43, 0d0000000000000000;
	or.pred  	%p77, %p1824, %p1865;
	ld.const.f64 	%fd1155, [gam_n];
	sub.f64 	%fd1156, %fd3213, %fd1108;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r98}, %fd1156;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r99}, %fd34;
	}
	bfe.u32 	%r2415, %r99, 20, 11;
	add.s32 	%r2416, %r2415, -1012;
	mov.b64 	 %rd749, %fd34;
	shl.b64 	%rd71, %rd749, %r2416;
	setp.eq.s64	%p1867, %rd71, -9223372036854775808;
	abs.f64 	%fd1157, %fd1156;
	// Callseq Start 127
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1157;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1164, [retval0+0];
	
	//{
	}// Callseq End 127
	setp.lt.s32	%p1868, %r98, 0;
	and.pred  	%p78, %p1868, %p1867;
	@!%p78 bra 	BB5_1575;
	bra.uni 	BB5_1574;

BB5_1574:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2417}, %fd1164;
	}
	xor.b32  	%r2418, %r2417, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2419, %temp}, %fd1164;
	}
	mov.b64 	%fd1164, {%r2419, %r2418};

BB5_1575:
	setp.eq.f64	%p1869, %fd1156, 0d0000000000000000;
	selp.f64	%fd3711, 0d3FF0000000000000, %fd5758, %p75;
	mul.f64 	%fd3712, %fd45, %fd3711;
	selp.f64	%fd3713, 0d3FF0000000000000, %fd5761, %p77;
	mul.f64 	%fd3714, %fd3712, %fd3713;
	sub.f64 	%fd1161, %fd1137, %fd3714;
	@%p1869 bra 	BB5_1578;
	bra.uni 	BB5_1576;

BB5_1578:
	selp.b32	%r2420, %r98, 0, %p1867;
	or.b32  	%r2421, %r2420, 2146435072;
	setp.lt.s32	%p1873, %r99, 0;
	selp.b32	%r2422, %r2421, %r2420, %p1873;
	mov.u32 	%r2423, 0;
	mov.b64 	%fd1164, {%r2423, %r2422};
	bra.uni 	BB5_1579;

BB5_3899:
	setp.gt.s32	%p4304, %r169, -1;
	@%p4304 bra 	BB5_3902;

	cvt.rzi.f64.f64	%fd4302, %fd41;
	setp.neu.f64	%p4305, %fd4302, %fd41;
	selp.f64	%fd2592, 0dFFF8000000000000, %fd2592, %p4305;

BB5_3902:
	add.f64 	%fd6172, %fd33, %fd41;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5550}, %fd6172;
	}
	and.b32  	%r5551, %r5550, 2146435072;
	setp.ne.s32	%p4308, %r5551, 2146435072;
	@%p4308 bra 	BB5_3903;

	setp.gtu.f64	%p4309, %fd2541, 0d7FF0000000000000;
	@%p4309 bra 	BB5_3913;

	abs.f64 	%fd4304, %fd41;
	setp.gtu.f64	%p4310, %fd4304, 0d7FF0000000000000;
	@%p4310 bra 	BB5_3913;

	and.b32  	%r5552, %r175, 2147483647;
	setp.ne.s32	%p4311, %r5552, 2146435072;
	@%p4311 bra 	BB5_3908;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5553, %temp}, %fd41;
	}
	setp.eq.s32	%p4312, %r5553, 0;
	@%p4312 bra 	BB5_3912;
	bra.uni 	BB5_3908;

BB5_3912:
	setp.eq.f64	%p4315, %fd33, 0dBFF0000000000000;
	setp.gt.f64	%p4316, %fd2541, 0d3FF0000000000000;
	selp.b32	%r5562, 2146435072, 0, %p4316;
	xor.b32  	%r5563, %r5562, 2146435072;
	setp.lt.s32	%p4317, %r175, 0;
	selp.b32	%r5564, %r5563, %r5562, %p4317;
	selp.b32	%r5565, 1072693248, %r5564, %p4315;
	mov.u32 	%r5566, 0;
	mov.b64 	%fd6172, {%r5566, %r5565};
	bra.uni 	BB5_3913;

BB5_249:
	setp.gt.s32	%p459, %r25, -1;
	@%p459 bra 	BB5_252;

	cvt.rzi.f64.f64	%fd3337, %fd34;
	setp.neu.f64	%p460, %fd3337, %fd34;
	selp.f64	%fd5525, 0dFFF8000000000000, %fd5525, %p460;

BB5_252:
	add.f64 	%fd5532, %fd298, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r606}, %fd5532;
	}
	and.b32  	%r27, %r606, 2146435072;
	setp.ne.s32	%p463, %r27, 2146435072;
	@%p463 bra 	BB5_253;

	setp.gtu.f64	%p464, %fd299, 0d7FF0000000000000;
	mov.f64 	%fd5526, %fd5532;
	@%p464 bra 	BB5_263;

	abs.f64 	%fd3338, %fd34;
	setp.gtu.f64	%p465, %fd3338, 0d7FF0000000000000;
	mov.f64 	%fd5526, %fd5532;
	@%p465 bra 	BB5_263;

	and.b32  	%r607, %r26, 2147483647;
	setp.ne.s32	%p466, %r607, 2146435072;
	@%p466 bra 	BB5_258;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r608, %temp}, %fd34;
	}
	setp.eq.s32	%p467, %r608, 0;
	@%p467 bra 	BB5_262;
	bra.uni 	BB5_258;

BB5_262:
	setp.gt.f64	%p470, %fd299, 0d3FF0000000000000;
	selp.b32	%r617, 2146435072, 0, %p470;
	xor.b32  	%r618, %r617, 2146435072;
	setp.lt.s32	%p471, %r26, 0;
	selp.b32	%r619, %r618, %r617, %p471;
	setp.eq.f64	%p472, %fd298, 0dBFF0000000000000;
	selp.b32	%r620, 1072693248, %r619, %p472;
	mov.u32 	%r621, 0;
	mov.b64 	%fd5526, {%r621, %r620};
	bra.uni 	BB5_263;

BB5_1576:
	setp.gt.s32	%p1870, %r98, -1;
	@%p1870 bra 	BB5_1579;

	cvt.rzi.f64.f64	%fd3715, %fd34;
	setp.neu.f64	%p1871, %fd3715, %fd34;
	selp.f64	%fd1164, 0dFFF8000000000000, %fd1164, %p1871;

BB5_1579:
	add.f64 	%fd5764, %fd1156, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2424}, %fd5764;
	}
	and.b32  	%r2425, %r2424, 2146435072;
	setp.ne.s32	%p1874, %r2425, 2146435072;
	@%p1874 bra 	BB5_1580;

	setp.gtu.f64	%p1875, %fd1157, 0d7FF0000000000000;
	@%p1875 bra 	BB5_1590;

	abs.f64 	%fd3716, %fd34;
	setp.gtu.f64	%p1876, %fd3716, 0d7FF0000000000000;
	@%p1876 bra 	BB5_1590;

	and.b32  	%r2426, %r99, 2147483647;
	setp.ne.s32	%p1877, %r2426, 2146435072;
	@%p1877 bra 	BB5_1585;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2427, %temp}, %fd34;
	}
	setp.eq.s32	%p1878, %r2427, 0;
	@%p1878 bra 	BB5_1589;
	bra.uni 	BB5_1585;

BB5_1589:
	setp.gt.f64	%p1881, %fd1157, 0d3FF0000000000000;
	selp.b32	%r2436, 2146435072, 0, %p1881;
	xor.b32  	%r2437, %r2436, 2146435072;
	setp.lt.s32	%p1882, %r99, 0;
	selp.b32	%r2438, %r2437, %r2436, %p1882;
	setp.eq.f64	%p1883, %fd1156, 0dBFF0000000000000;
	selp.b32	%r2439, 1072693248, %r2438, %p1883;
	mov.u32 	%r2440, 0;
	mov.b64 	%fd5764, {%r2440, %r2439};
	bra.uni 	BB5_1590;

BB5_3903:
	mov.f64 	%fd6172, %fd2592;

BB5_3913:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r176}, %fd42;
	}
	bfe.u32 	%r5567, %r176, 20, 11;
	add.s32 	%r5568, %r5567, -1012;
	mov.b64 	 %rd804, %fd42;
	shl.b64 	%rd92, %rd804, %r5568;
	setp.eq.s64	%p4318, %rd92, -9223372036854775808;
	// Callseq Start 190
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2551;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd42;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2603, [retval0+0];
	
	//{
	}// Callseq End 190
	and.pred  	%p162, %p4239, %p4318;
	@!%p162 bra 	BB5_3915;
	bra.uni 	BB5_3914;

BB5_3914:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5569}, %fd2603;
	}
	xor.b32  	%r5570, %r5569, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5571, %temp}, %fd2603;
	}
	mov.b64 	%fd2603, {%r5571, %r5570};

BB5_3915:
	@%p4240 bra 	BB5_3918;
	bra.uni 	BB5_3916;

BB5_3918:
	selp.b32	%r5572, %r172, 0, %p4318;
	or.b32  	%r5573, %r5572, 2146435072;
	setp.lt.s32	%p4324, %r176, 0;
	selp.b32	%r5574, %r5573, %r5572, %p4324;
	mov.u32 	%r5575, 0;
	mov.b64 	%fd2603, {%r5575, %r5574};
	bra.uni 	BB5_3919;

BB5_253:
	mov.f64 	%fd5526, %fd5525;

BB5_263:
	setp.eq.f64	%p473, %fd298, 0d3FF0000000000000;
	setp.eq.f64	%p474, %fd34, 0d0000000000000000;
	or.pred  	%p18, %p473, %p474;
	add.f64 	%fd310, %fd248, %fd95;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd310;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r29}, %fd36;
	}
	bfe.u32 	%r622, %r29, 20, 11;
	add.s32 	%r623, %r622, -1012;
	mov.b64 	 %rd717, %fd36;
	shl.b64 	%rd39, %rd717, %r623;
	setp.eq.s64	%p475, %rd39, -9223372036854775808;
	abs.f64 	%fd311, %fd310;
	// Callseq Start 69
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd311;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd359, [retval0+0];
	
	//{
	}// Callseq End 69
	setp.lt.s32	%p476, %r28, 0;
	and.pred  	%p19, %p476, %p475;
	mov.f64 	%fd5528, %fd359;
	@!%p19 bra 	BB5_265;
	bra.uni 	BB5_264;

BB5_264:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r624}, %fd359;
	}
	xor.b32  	%r625, %r624, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r626, %temp}, %fd359;
	}
	mov.b64 	%fd5528, {%r626, %r625};

BB5_265:
	setp.eq.f64	%p477, %fd310, 0d0000000000000000;
	@%p477 bra 	BB5_268;
	bra.uni 	BB5_266;

BB5_268:
	selp.b32	%r627, %r28, 0, %p475;
	or.b32  	%r628, %r627, 2146435072;
	setp.lt.s32	%p481, %r29, 0;
	selp.b32	%r629, %r628, %r627, %p481;
	mov.u32 	%r630, 0;
	mov.b64 	%fd5528, {%r630, %r629};
	bra.uni 	BB5_269;

BB5_1580:
	mov.f64 	%fd5764, %fd1164;

BB5_1590:
	add.f64 	%fd1170, %fd1108, %fd95;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r100}, %fd1170;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r101}, %fd36;
	}
	bfe.u32 	%r2441, %r101, 20, 11;
	add.s32 	%r2442, %r2441, -1012;
	mov.b64 	 %rd750, %fd36;
	shl.b64 	%rd72, %rd750, %r2442;
	setp.eq.s64	%p1884, %rd72, -9223372036854775808;
	abs.f64 	%fd1171, %fd1170;
	// Callseq Start 128
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1171;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1177, [retval0+0];
	
	//{
	}// Callseq End 128
	setp.lt.s32	%p1885, %r100, 0;
	and.pred  	%p79, %p1885, %p1884;
	@!%p79 bra 	BB5_1592;
	bra.uni 	BB5_1591;

BB5_1591:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2443}, %fd1177;
	}
	xor.b32  	%r2444, %r2443, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2445, %temp}, %fd1177;
	}
	mov.b64 	%fd1177, {%r2445, %r2444};

BB5_1592:
	setp.eq.f64	%p1886, %fd1170, 0d0000000000000000;
	@%p1886 bra 	BB5_1595;
	bra.uni 	BB5_1593;

BB5_1595:
	selp.b32	%r2446, %r100, 0, %p1884;
	or.b32  	%r2447, %r2446, 2146435072;
	setp.lt.s32	%p1890, %r101, 0;
	selp.b32	%r2448, %r2447, %r2446, %p1890;
	mov.u32 	%r2449, 0;
	mov.b64 	%fd1177, {%r2449, %r2448};
	bra.uni 	BB5_1596;

BB5_3916:
	setp.gt.s32	%p4321, %r172, -1;
	@%p4321 bra 	BB5_3919;

	cvt.rzi.f64.f64	%fd4305, %fd42;
	setp.neu.f64	%p4322, %fd4305, %fd42;
	selp.f64	%fd2603, 0dFFF8000000000000, %fd2603, %p4322;

BB5_3919:
	add.f64 	%fd6175, %fd42, %fd88;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5576}, %fd6175;
	}
	and.b32  	%r5577, %r5576, 2146435072;
	setp.ne.s32	%p4325, %r5577, 2146435072;
	@%p4325 bra 	BB5_3920;

	setp.gtu.f64	%p4326, %fd2551, 0d7FF0000000000000;
	@%p4326 bra 	BB5_3930;

	abs.f64 	%fd4307, %fd42;
	setp.gtu.f64	%p4327, %fd4307, 0d7FF0000000000000;
	@%p4327 bra 	BB5_3930;

	and.b32  	%r5578, %r176, 2147483647;
	setp.ne.s32	%p4328, %r5578, 2146435072;
	@%p4328 bra 	BB5_3925;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5579, %temp}, %fd42;
	}
	setp.eq.s32	%p4329, %r5579, 0;
	@%p4329 bra 	BB5_3929;
	bra.uni 	BB5_3925;

BB5_3929:
	setp.eq.f64	%p4332, %fd88, 0dBFF0000000000000;
	setp.gt.f64	%p4333, %fd2551, 0d3FF0000000000000;
	selp.b32	%r5588, 2146435072, 0, %p4333;
	xor.b32  	%r5589, %r5588, 2146435072;
	setp.lt.s32	%p4334, %r176, 0;
	selp.b32	%r5590, %r5589, %r5588, %p4334;
	selp.b32	%r5591, 1072693248, %r5590, %p4332;
	mov.u32 	%r5592, 0;
	mov.b64 	%fd6175, {%r5592, %r5591};
	bra.uni 	BB5_3930;

BB5_266:
	setp.gt.s32	%p478, %r28, -1;
	@%p478 bra 	BB5_269;

	cvt.rzi.f64.f64	%fd3339, %fd36;
	setp.neu.f64	%p479, %fd3339, %fd36;
	selp.f64	%fd5528, 0dFFF8000000000000, %fd5528, %p479;

BB5_269:
	add.f64 	%fd5541, %fd36, %fd310;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r631}, %fd5541;
	}
	and.b32  	%r30, %r631, 2146435072;
	setp.ne.s32	%p482, %r30, 2146435072;
	@%p482 bra 	BB5_270;

	setp.gtu.f64	%p483, %fd311, 0d7FF0000000000000;
	mov.f64 	%fd5529, %fd5541;
	@%p483 bra 	BB5_280;

	abs.f64 	%fd3340, %fd36;
	setp.gtu.f64	%p484, %fd3340, 0d7FF0000000000000;
	mov.f64 	%fd5529, %fd5541;
	@%p484 bra 	BB5_280;

	and.b32  	%r632, %r29, 2147483647;
	setp.ne.s32	%p485, %r632, 2146435072;
	@%p485 bra 	BB5_275;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r633, %temp}, %fd36;
	}
	setp.eq.s32	%p486, %r633, 0;
	@%p486 bra 	BB5_279;
	bra.uni 	BB5_275;

BB5_279:
	setp.gt.f64	%p489, %fd311, 0d3FF0000000000000;
	selp.b32	%r642, 2146435072, 0, %p489;
	xor.b32  	%r643, %r642, 2146435072;
	setp.lt.s32	%p490, %r29, 0;
	selp.b32	%r644, %r643, %r642, %p490;
	setp.eq.f64	%p491, %fd310, 0dBFF0000000000000;
	selp.b32	%r645, 1072693248, %r644, %p491;
	mov.u32 	%r646, 0;
	mov.b64 	%fd5529, {%r646, %r645};
	bra.uni 	BB5_280;

BB5_1593:
	setp.gt.s32	%p1887, %r100, -1;
	@%p1887 bra 	BB5_1596;

	cvt.rzi.f64.f64	%fd3717, %fd36;
	setp.neu.f64	%p1888, %fd3717, %fd36;
	selp.f64	%fd1177, 0dFFF8000000000000, %fd1177, %p1888;

BB5_1596:
	add.f64 	%fd5767, %fd36, %fd1170;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2450}, %fd5767;
	}
	and.b32  	%r2451, %r2450, 2146435072;
	setp.ne.s32	%p1891, %r2451, 2146435072;
	@%p1891 bra 	BB5_1597;

	setp.gtu.f64	%p1892, %fd1171, 0d7FF0000000000000;
	@%p1892 bra 	BB5_1607;

	abs.f64 	%fd3718, %fd36;
	setp.gtu.f64	%p1893, %fd3718, 0d7FF0000000000000;
	@%p1893 bra 	BB5_1607;

	and.b32  	%r2452, %r101, 2147483647;
	setp.ne.s32	%p1894, %r2452, 2146435072;
	@%p1894 bra 	BB5_1602;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2453, %temp}, %fd36;
	}
	setp.eq.s32	%p1895, %r2453, 0;
	@%p1895 bra 	BB5_1606;
	bra.uni 	BB5_1602;

BB5_1606:
	setp.gt.f64	%p1898, %fd1171, 0d3FF0000000000000;
	selp.b32	%r2462, 2146435072, 0, %p1898;
	xor.b32  	%r2463, %r2462, 2146435072;
	setp.lt.s32	%p1899, %r101, 0;
	selp.b32	%r2464, %r2463, %r2462, %p1899;
	setp.eq.f64	%p1900, %fd1170, 0dBFF0000000000000;
	selp.b32	%r2465, 1072693248, %r2464, %p1900;
	mov.u32 	%r2466, 0;
	mov.b64 	%fd5767, {%r2466, %r2465};
	bra.uni 	BB5_1607;

BB5_3920:
	mov.f64 	%fd6175, %fd2603;

BB5_3930:
	setp.eq.f64	%p4335, %fd42, 0d0000000000000000;
	or.pred  	%p4337, %p4256, %p4335;
	selp.f64	%fd4308, 0d3FF0000000000000, %fd6175, %p4337;
	setp.eq.f64	%p4339, %fd41, 0d0000000000000000;
	or.pred  	%p4340, %p4258, %p4339;
	selp.f64	%fd4309, 0d3FF0000000000000, %fd6172, %p4340;
	mul.f64 	%fd4310, %fd40, %fd4309;
	mul.f64 	%fd2609, %fd4310, %fd4308;
	div.rn.f64 	%fd2610, %fd112, %fd64;
	sub.f64 	%fd2611, %fd3213, %fd2610;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r177}, %fd2611;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r178}, %fd45;
	}
	bfe.u32 	%r5593, %r178, 20, 11;
	add.s32 	%r5594, %r5593, -1012;
	mov.b64 	 %rd805, %fd45;
	shl.b64 	%rd93, %rd805, %r5594;
	setp.eq.s64	%p4341, %rd93, -9223372036854775808;
	abs.f64 	%fd2612, %fd2611;
	// Callseq Start 191
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2612;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd45;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2618, [retval0+0];
	
	//{
	}// Callseq End 191
	setp.lt.s32	%p4342, %r177, 0;
	and.pred  	%p163, %p4342, %p4341;
	@!%p163 bra 	BB5_3932;
	bra.uni 	BB5_3931;

BB5_3931:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5595}, %fd2618;
	}
	xor.b32  	%r5596, %r5595, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5597, %temp}, %fd2618;
	}
	mov.b64 	%fd2618, {%r5597, %r5596};

BB5_3932:
	setp.eq.f64	%p4343, %fd2611, 0d0000000000000000;
	@%p4343 bra 	BB5_3935;
	bra.uni 	BB5_3933;

BB5_3935:
	selp.b32	%r5598, %r177, 0, %p4341;
	or.b32  	%r5599, %r5598, 2146435072;
	setp.lt.s32	%p4347, %r178, 0;
	selp.b32	%r5600, %r5599, %r5598, %p4347;
	mov.u32 	%r5601, 0;
	mov.b64 	%fd2618, {%r5601, %r5600};
	bra.uni 	BB5_3936;

BB5_270:
	mov.f64 	%fd5529, %fd5528;

BB5_280:
	setp.eq.f64	%p492, %fd310, 0d3FF0000000000000;
	setp.eq.f64	%p493, %fd36, 0d0000000000000000;
	or.pred  	%p20, %p492, %p493;
	selp.f64	%fd3341, 0d3FF0000000000000, %fd5529, %p20;
	selp.f64	%fd3342, 0d3FF0000000000000, %fd5526, %p18;
	mul.f64 	%fd3343, %fd297, %fd3342;
	ld.const.f64 	%fd322, [pMnt];
	fma.rn.f64 	%fd3344, %fd3343, %fd3341, %fd322;
	mul.f64 	%fd3346, %fd71, %fd296;
	mul.f64 	%fd6243, %fd3346, %fd3344;
	@!%p17 bra 	BB5_282;
	bra.uni 	BB5_281;

BB5_281:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r647}, %fd328;
	}
	xor.b32  	%r648, %r647, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r649, %temp}, %fd328;
	}
	mov.b64 	%fd328, {%r649, %r648};

BB5_282:
	@%p458 bra 	BB5_285;
	bra.uni 	BB5_283;

BB5_285:
	selp.b32	%r650, %r25, 0, %p456;
	or.b32  	%r651, %r650, 2146435072;
	setp.lt.s32	%p498, %r26, 0;
	selp.b32	%r652, %r651, %r650, %p498;
	mov.u32 	%r653, 0;
	mov.b64 	%fd328, {%r653, %r652};
	bra.uni 	BB5_286;

BB5_1597:
	mov.f64 	%fd5767, %fd1177;

BB5_1607:
	setp.eq.f64	%p1901, %fd36, 0d0000000000000000;
	setp.eq.f64	%p1902, %fd1170, 0d3FF0000000000000;
	or.pred  	%p1903, %p1902, %p1901;
	selp.f64	%fd3719, 0d3FF0000000000000, %fd5767, %p1903;
	setp.eq.f64	%p1904, %fd1156, 0d3FF0000000000000;
	setp.eq.f64	%p1905, %fd34, 0d0000000000000000;
	or.pred  	%p1906, %p1904, %p1905;
	selp.f64	%fd3720, 0d3FF0000000000000, %fd5764, %p1906;
	mul.f64 	%fd3721, %fd1155, %fd3720;
	ld.const.f64 	%fd1182, [pMnt];
	fma.rn.f64 	%fd3722, %fd3721, %fd3719, %fd1182;
	mul.f64 	%fd3723, %fd71, %fd1161;
	mul.f64 	%fd6243, %fd3723, %fd3722;
	bfe.u32 	%r2467, %r99, 20, 11;
	add.s32 	%r2468, %r2467, -1012;
	shl.b64 	%rd73, %rd749, %r2468;
	setp.eq.s64	%p1907, %rd73, -9223372036854775808;
	// Callseq Start 129
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1157;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1190, [retval0+0];
	
	//{
	}// Callseq End 129
	and.pred  	%p80, %p1868, %p1907;
	@!%p80 bra 	BB5_1609;
	bra.uni 	BB5_1608;

BB5_1608:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2469}, %fd1190;
	}
	xor.b32  	%r2470, %r2469, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2471, %temp}, %fd1190;
	}
	mov.b64 	%fd1190, {%r2471, %r2470};

BB5_1609:
	@%p1869 bra 	BB5_1612;
	bra.uni 	BB5_1610;

BB5_1612:
	selp.b32	%r2472, %r98, 0, %p1907;
	or.b32  	%r2473, %r2472, 2146435072;
	setp.lt.s32	%p1913, %r99, 0;
	selp.b32	%r2474, %r2473, %r2472, %p1913;
	mov.u32 	%r2475, 0;
	mov.b64 	%fd1190, {%r2475, %r2474};
	bra.uni 	BB5_1613;

BB5_3933:
	setp.gt.s32	%p4344, %r177, -1;
	@%p4344 bra 	BB5_3936;

	cvt.rzi.f64.f64	%fd4312, %fd45;
	setp.neu.f64	%p4345, %fd4312, %fd45;
	selp.f64	%fd2618, 0dFFF8000000000000, %fd2618, %p4345;

BB5_3936:
	add.f64 	%fd6178, %fd2611, %fd45;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5602}, %fd6178;
	}
	and.b32  	%r5603, %r5602, 2146435072;
	setp.ne.s32	%p4348, %r5603, 2146435072;
	@%p4348 bra 	BB5_3937;

	setp.gtu.f64	%p4349, %fd2612, 0d7FF0000000000000;
	@%p4349 bra 	BB5_3947;

	abs.f64 	%fd4313, %fd45;
	setp.gtu.f64	%p4350, %fd4313, 0d7FF0000000000000;
	@%p4350 bra 	BB5_3947;

	and.b32  	%r5604, %r178, 2147483647;
	setp.ne.s32	%p4351, %r5604, 2146435072;
	@%p4351 bra 	BB5_3942;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5605, %temp}, %fd45;
	}
	setp.eq.s32	%p4352, %r5605, 0;
	@%p4352 bra 	BB5_3946;
	bra.uni 	BB5_3942;

BB5_3946:
	setp.gt.f64	%p4355, %fd2612, 0d3FF0000000000000;
	selp.b32	%r5614, 2146435072, 0, %p4355;
	xor.b32  	%r5615, %r5614, 2146435072;
	setp.lt.s32	%p4356, %r178, 0;
	selp.b32	%r5616, %r5615, %r5614, %p4356;
	setp.eq.f64	%p4357, %fd2611, 0dBFF0000000000000;
	selp.b32	%r5617, 1072693248, %r5616, %p4357;
	mov.u32 	%r5618, 0;
	mov.b64 	%fd6178, {%r5618, %r5617};
	bra.uni 	BB5_3947;

BB5_283:
	setp.gt.s32	%p495, %r25, -1;
	@%p495 bra 	BB5_286;

	cvt.rzi.f64.f64	%fd3347, %fd34;
	setp.neu.f64	%p496, %fd3347, %fd34;
	selp.f64	%fd328, 0dFFF8000000000000, %fd328, %p496;

BB5_286:
	@%p463 bra 	BB5_287;

	setp.gtu.f64	%p500, %fd299, 0d7FF0000000000000;
	@%p500 bra 	BB5_297;

	abs.f64 	%fd3348, %fd34;
	setp.gtu.f64	%p501, %fd3348, 0d7FF0000000000000;
	@%p501 bra 	BB5_297;

	and.b32  	%r654, %r26, 2147483647;
	setp.ne.s32	%p502, %r654, 2146435072;
	@%p502 bra 	BB5_292;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r655, %temp}, %fd34;
	}
	setp.eq.s32	%p503, %r655, 0;
	@%p503 bra 	BB5_296;
	bra.uni 	BB5_292;

BB5_296:
	setp.gt.f64	%p506, %fd299, 0d3FF0000000000000;
	selp.b32	%r664, 2146435072, 0, %p506;
	xor.b32  	%r665, %r664, 2146435072;
	setp.lt.s32	%p507, %r26, 0;
	selp.b32	%r666, %r665, %r664, %p507;
	setp.eq.f64	%p508, %fd298, 0dBFF0000000000000;
	selp.b32	%r667, 1072693248, %r666, %p508;
	mov.u32 	%r668, 0;
	mov.b64 	%fd5532, {%r668, %r667};
	bra.uni 	BB5_297;

BB5_1610:
	setp.gt.s32	%p1910, %r98, -1;
	@%p1910 bra 	BB5_1613;

	cvt.rzi.f64.f64	%fd3724, %fd34;
	setp.neu.f64	%p1911, %fd3724, %fd34;
	selp.f64	%fd1190, 0dFFF8000000000000, %fd1190, %p1911;

BB5_1613:
	add.f64 	%fd5770, %fd1156, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2476}, %fd5770;
	}
	and.b32  	%r2477, %r2476, 2146435072;
	setp.ne.s32	%p1914, %r2477, 2146435072;
	@%p1914 bra 	BB5_1614;

	setp.gtu.f64	%p1915, %fd1157, 0d7FF0000000000000;
	@%p1915 bra 	BB5_1624;

	abs.f64 	%fd3725, %fd34;
	setp.gtu.f64	%p1916, %fd3725, 0d7FF0000000000000;
	@%p1916 bra 	BB5_1624;

	and.b32  	%r2478, %r99, 2147483647;
	setp.ne.s32	%p1917, %r2478, 2146435072;
	@%p1917 bra 	BB5_1619;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2479, %temp}, %fd34;
	}
	setp.eq.s32	%p1918, %r2479, 0;
	@%p1918 bra 	BB5_1623;
	bra.uni 	BB5_1619;

BB5_1623:
	setp.gt.f64	%p1921, %fd1157, 0d3FF0000000000000;
	selp.b32	%r2488, 2146435072, 0, %p1921;
	xor.b32  	%r2489, %r2488, 2146435072;
	setp.lt.s32	%p1922, %r99, 0;
	selp.b32	%r2490, %r2489, %r2488, %p1922;
	setp.eq.f64	%p1923, %fd1156, 0dBFF0000000000000;
	selp.b32	%r2491, 1072693248, %r2490, %p1923;
	mov.u32 	%r2492, 0;
	mov.b64 	%fd5770, {%r2492, %r2491};
	bra.uni 	BB5_1624;

BB5_3937:
	mov.f64 	%fd6178, %fd2618;

BB5_3947:
	add.f64 	%fd2623, %fd2610, %fd96;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r179}, %fd2623;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r180}, %fd43;
	}
	bfe.u32 	%r5619, %r180, 20, 11;
	add.s32 	%r5620, %r5619, -1012;
	mov.b64 	 %rd806, %fd43;
	shl.b64 	%rd94, %rd806, %r5620;
	setp.eq.s64	%p4358, %rd94, -9223372036854775808;
	abs.f64 	%fd2624, %fd2623;
	// Callseq Start 192
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2624;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd43;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2630, [retval0+0];
	
	//{
	}// Callseq End 192
	setp.lt.s32	%p4359, %r179, 0;
	and.pred  	%p164, %p4359, %p4358;
	@!%p164 bra 	BB5_3949;
	bra.uni 	BB5_3948;

BB5_3948:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5621}, %fd2630;
	}
	xor.b32  	%r5622, %r5621, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5623, %temp}, %fd2630;
	}
	mov.b64 	%fd2630, {%r5623, %r5622};

BB5_3949:
	setp.eq.f64	%p4360, %fd2623, 0d0000000000000000;
	@%p4360 bra 	BB5_3952;
	bra.uni 	BB5_3950;

BB5_3952:
	selp.b32	%r5624, %r179, 0, %p4358;
	or.b32  	%r5625, %r5624, 2146435072;
	setp.lt.s32	%p4364, %r180, 0;
	selp.b32	%r5626, %r5625, %r5624, %p4364;
	mov.u32 	%r5627, 0;
	mov.b64 	%fd2630, {%r5627, %r5626};
	bra.uni 	BB5_3953;

BB5_287:
	mov.f64 	%fd5532, %fd328;

BB5_297:
	selp.f64	%fd332, 0d3FF0000000000000, %fd5532, %p18;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r31}, %fd42;
	}
	bfe.u32 	%r669, %r31, 20, 11;
	add.s32 	%r670, %r669, -1012;
	mov.b64 	 %rd718, %fd42;
	shl.b64 	%rd40, %rd718, %r670;
	setp.eq.s64	%p509, %rd40, -9223372036854775808;
	// Callseq Start 70
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd311;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd42;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd338, [retval0+0];
	
	//{
	}// Callseq End 70
	and.pred  	%p21, %p476, %p509;
	@!%p21 bra 	BB5_299;
	bra.uni 	BB5_298;

BB5_298:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r671}, %fd338;
	}
	xor.b32  	%r672, %r671, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r673, %temp}, %fd338;
	}
	mov.b64 	%fd338, {%r673, %r672};

BB5_299:
	@%p477 bra 	BB5_302;
	bra.uni 	BB5_300;

BB5_302:
	selp.b32	%r674, %r28, 0, %p509;
	or.b32  	%r675, %r674, 2146435072;
	setp.lt.s32	%p515, %r31, 0;
	selp.b32	%r676, %r675, %r674, %p515;
	mov.u32 	%r677, 0;
	mov.b64 	%fd338, {%r677, %r676};
	bra.uni 	BB5_303;

BB5_1614:
	mov.f64 	%fd5770, %fd1190;

BB5_1624:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r103}, %fd42;
	}
	bfe.u32 	%r2493, %r103, 20, 11;
	add.s32 	%r2494, %r2493, -1012;
	mov.b64 	 %rd752, %fd42;
	shl.b64 	%rd74, %rd752, %r2494;
	setp.eq.s64	%p1924, %rd74, -9223372036854775808;
	// Callseq Start 130
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1171;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd42;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1201, [retval0+0];
	
	//{
	}// Callseq End 130
	and.pred  	%p81, %p1885, %p1924;
	@!%p81 bra 	BB5_1626;
	bra.uni 	BB5_1625;

BB5_1625:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2495}, %fd1201;
	}
	xor.b32  	%r2496, %r2495, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2497, %temp}, %fd1201;
	}
	mov.b64 	%fd1201, {%r2497, %r2496};

BB5_1626:
	@%p1886 bra 	BB5_1629;
	bra.uni 	BB5_1627;

BB5_1629:
	selp.b32	%r2498, %r100, 0, %p1924;
	or.b32  	%r2499, %r2498, 2146435072;
	setp.lt.s32	%p1930, %r103, 0;
	selp.b32	%r2500, %r2499, %r2498, %p1930;
	mov.u32 	%r2501, 0;
	mov.b64 	%fd1201, {%r2501, %r2500};
	bra.uni 	BB5_1630;

BB5_3950:
	setp.gt.s32	%p4361, %r179, -1;
	@%p4361 bra 	BB5_3953;

	cvt.rzi.f64.f64	%fd4315, %fd43;
	setp.neu.f64	%p4362, %fd4315, %fd43;
	selp.f64	%fd2630, 0dFFF8000000000000, %fd2630, %p4362;

BB5_3953:
	add.f64 	%fd6181, %fd43, %fd2623;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5628}, %fd6181;
	}
	and.b32  	%r5629, %r5628, 2146435072;
	setp.ne.s32	%p4365, %r5629, 2146435072;
	@%p4365 bra 	BB5_3954;

	setp.gtu.f64	%p4366, %fd2624, 0d7FF0000000000000;
	@%p4366 bra 	BB5_3964;

	abs.f64 	%fd4316, %fd43;
	setp.gtu.f64	%p4367, %fd4316, 0d7FF0000000000000;
	@%p4367 bra 	BB5_3964;

	and.b32  	%r5630, %r180, 2147483647;
	setp.ne.s32	%p4368, %r5630, 2146435072;
	@%p4368 bra 	BB5_3959;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5631, %temp}, %fd43;
	}
	setp.eq.s32	%p4369, %r5631, 0;
	@%p4369 bra 	BB5_3963;
	bra.uni 	BB5_3959;

BB5_3963:
	setp.gt.f64	%p4372, %fd2624, 0d3FF0000000000000;
	selp.b32	%r5640, 2146435072, 0, %p4372;
	xor.b32  	%r5641, %r5640, 2146435072;
	setp.lt.s32	%p4373, %r180, 0;
	selp.b32	%r5642, %r5641, %r5640, %p4373;
	setp.eq.f64	%p4374, %fd2623, 0dBFF0000000000000;
	selp.b32	%r5643, 1072693248, %r5642, %p4374;
	mov.u32 	%r5644, 0;
	mov.b64 	%fd6181, {%r5644, %r5643};
	bra.uni 	BB5_3964;

BB5_300:
	setp.gt.s32	%p512, %r28, -1;
	@%p512 bra 	BB5_303;

	cvt.rzi.f64.f64	%fd3349, %fd42;
	setp.neu.f64	%p513, %fd3349, %fd42;
	selp.f64	%fd338, 0dFFF8000000000000, %fd338, %p513;

BB5_303:
	add.f64 	%fd5535, %fd42, %fd310;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r678}, %fd5535;
	}
	and.b32  	%r679, %r678, 2146435072;
	setp.ne.s32	%p516, %r679, 2146435072;
	@%p516 bra 	BB5_304;

	setp.gtu.f64	%p517, %fd311, 0d7FF0000000000000;
	@%p517 bra 	BB5_314;

	abs.f64 	%fd3350, %fd42;
	setp.gtu.f64	%p518, %fd3350, 0d7FF0000000000000;
	@%p518 bra 	BB5_314;

	and.b32  	%r680, %r31, 2147483647;
	setp.ne.s32	%p519, %r680, 2146435072;
	@%p519 bra 	BB5_309;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r681, %temp}, %fd42;
	}
	setp.eq.s32	%p520, %r681, 0;
	@%p520 bra 	BB5_313;
	bra.uni 	BB5_309;

BB5_313:
	setp.gt.f64	%p523, %fd311, 0d3FF0000000000000;
	selp.b32	%r690, 2146435072, 0, %p523;
	xor.b32  	%r691, %r690, 2146435072;
	setp.lt.s32	%p524, %r31, 0;
	selp.b32	%r692, %r691, %r690, %p524;
	setp.eq.f64	%p525, %fd310, 0dBFF0000000000000;
	selp.b32	%r693, 1072693248, %r692, %p525;
	mov.u32 	%r694, 0;
	mov.b64 	%fd5535, {%r694, %r693};
	bra.uni 	BB5_314;

BB5_1627:
	setp.gt.s32	%p1927, %r100, -1;
	@%p1927 bra 	BB5_1630;

	cvt.rzi.f64.f64	%fd3726, %fd42;
	setp.neu.f64	%p1928, %fd3726, %fd42;
	selp.f64	%fd1201, 0dFFF8000000000000, %fd1201, %p1928;

BB5_1630:
	add.f64 	%fd5773, %fd42, %fd1170;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2502}, %fd5773;
	}
	and.b32  	%r2503, %r2502, 2146435072;
	setp.ne.s32	%p1931, %r2503, 2146435072;
	@%p1931 bra 	BB5_1631;

	setp.gtu.f64	%p1932, %fd1171, 0d7FF0000000000000;
	@%p1932 bra 	BB5_1641;

	abs.f64 	%fd3727, %fd42;
	setp.gtu.f64	%p1933, %fd3727, 0d7FF0000000000000;
	@%p1933 bra 	BB5_1641;

	and.b32  	%r2504, %r103, 2147483647;
	setp.ne.s32	%p1934, %r2504, 2146435072;
	@%p1934 bra 	BB5_1636;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2505, %temp}, %fd42;
	}
	setp.eq.s32	%p1935, %r2505, 0;
	@%p1935 bra 	BB5_1640;
	bra.uni 	BB5_1636;

BB5_1640:
	setp.gt.f64	%p1938, %fd1171, 0d3FF0000000000000;
	selp.b32	%r2514, 2146435072, 0, %p1938;
	xor.b32  	%r2515, %r2514, 2146435072;
	setp.lt.s32	%p1939, %r103, 0;
	selp.b32	%r2516, %r2515, %r2514, %p1939;
	setp.eq.f64	%p1940, %fd1170, 0dBFF0000000000000;
	selp.b32	%r2517, 1072693248, %r2516, %p1940;
	mov.u32 	%r2518, 0;
	mov.b64 	%fd5773, {%r2518, %r2517};
	bra.uni 	BB5_1641;

BB5_3954:
	mov.f64 	%fd6181, %fd2630;

BB5_3964:
	setp.eq.f64	%p4375, %fd43, 0d0000000000000000;
	setp.eq.f64	%p4376, %fd2623, 0d3FF0000000000000;
	or.pred  	%p4377, %p4376, %p4375;
	selp.f64	%fd4317, 0d3FF0000000000000, %fd6181, %p4377;
	setp.eq.f64	%p4378, %fd2611, 0d3FF0000000000000;
	setp.eq.f64	%p4379, %fd45, 0d0000000000000000;
	or.pred  	%p4380, %p4378, %p4379;
	selp.f64	%fd4318, 0d3FF0000000000000, %fd6178, %p4380;
	mul.f64 	%fd4319, %fd65, %fd4318;
	ld.const.f64 	%fd4320, [pMtn];
	fma.rn.f64 	%fd4321, %fd4319, %fd4317, %fd4320;
	add.f64 	%fd4322, %fd2563, %fd2586;
	sub.f64 	%fd4323, %fd4322, %fd2609;
	div.rn.f64 	%fd4324, %fd2540, %fd91;
	mul.f64 	%fd4325, %fd4324, %fd4323;
	mul.f64 	%fd6244, %fd4325, %fd4321;
	bfe.u32 	%r5645, %r178, 20, 11;
	add.s32 	%r5646, %r5645, -1012;
	shl.b64 	%rd95, %rd805, %r5646;
	setp.eq.s64	%p4381, %rd95, -9223372036854775808;
	// Callseq Start 193
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2612;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd45;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2708, [retval0+0];
	
	//{
	}// Callseq End 193
	and.pred  	%p165, %p4342, %p4381;
	mov.f64 	%fd6183, %fd2708;
	@!%p165 bra 	BB5_3966;
	bra.uni 	BB5_3965;

BB5_3965:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5647}, %fd2708;
	}
	xor.b32  	%r5648, %r5647, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5649, %temp}, %fd2708;
	}
	mov.b64 	%fd6183, {%r5649, %r5648};

BB5_3966:
	@%p4343 bra 	BB5_3969;
	bra.uni 	BB5_3967;

BB5_3969:
	selp.b32	%r5650, %r177, 0, %p4381;
	or.b32  	%r5651, %r5650, 2146435072;
	setp.lt.s32	%p4387, %r178, 0;
	selp.b32	%r5652, %r5651, %r5650, %p4387;
	mov.u32 	%r5653, 0;
	mov.b64 	%fd6183, {%r5653, %r5652};
	bra.uni 	BB5_3970;

BB5_304:
	mov.f64 	%fd5535, %fd338;

BB5_314:
	setp.eq.f64	%p526, %fd42, 0d0000000000000000;
	or.pred  	%p528, %p492, %p526;
	selp.f64	%fd3351, 0d3FF0000000000000, %fd5535, %p528;
	mul.f64 	%fd3352, %fd36, %fd332;
	mul.f64 	%fd343, %fd3352, %fd3351;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r32}, %fd41;
	}
	bfe.u32 	%r695, %r32, 20, 11;
	add.s32 	%r696, %r695, -1012;
	mov.b64 	 %rd719, %fd41;
	shl.b64 	%rd41, %rd719, %r696;
	setp.eq.s64	%p529, %rd41, -9223372036854775808;
	// Callseq Start 71
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd299;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd41;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd349, [retval0+0];
	
	//{
	}// Callseq End 71
	and.pred  	%p22, %p457, %p529;
	@!%p22 bra 	BB5_316;
	bra.uni 	BB5_315;

BB5_315:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r697}, %fd349;
	}
	xor.b32  	%r698, %r697, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r699, %temp}, %fd349;
	}
	mov.b64 	%fd349, {%r699, %r698};

BB5_316:
	@%p458 bra 	BB5_319;
	bra.uni 	BB5_317;

BB5_319:
	selp.b32	%r700, %r25, 0, %p529;
	or.b32  	%r701, %r700, 2146435072;
	setp.lt.s32	%p535, %r32, 0;
	selp.b32	%r702, %r701, %r700, %p535;
	mov.u32 	%r703, 0;
	mov.b64 	%fd349, {%r703, %r702};
	bra.uni 	BB5_320;

BB5_1631:
	mov.f64 	%fd5773, %fd1201;

BB5_1641:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r105}, %fd41;
	}
	bfe.u32 	%r2519, %r105, 20, 11;
	add.s32 	%r2520, %r2519, -1012;
	mov.b64 	 %rd753, %fd41;
	shl.b64 	%rd75, %rd753, %r2520;
	setp.eq.s64	%p1941, %rd75, -9223372036854775808;
	// Callseq Start 131
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1157;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd41;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1212, [retval0+0];
	
	//{
	}// Callseq End 131
	and.pred  	%p82, %p1868, %p1941;
	@!%p82 bra 	BB5_1643;
	bra.uni 	BB5_1642;

BB5_1642:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2521}, %fd1212;
	}
	xor.b32  	%r2522, %r2521, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2523, %temp}, %fd1212;
	}
	mov.b64 	%fd1212, {%r2523, %r2522};

BB5_1643:
	selp.f64	%fd3728, 0d3FF0000000000000, %fd5770, %p1906;
	mul.f64 	%fd3729, %fd36, %fd3728;
	setp.eq.f64	%p1947, %fd42, 0d0000000000000000;
	or.pred  	%p1949, %p1902, %p1947;
	selp.f64	%fd3730, 0d3FF0000000000000, %fd5773, %p1949;
	mul.f64 	%fd1209, %fd3729, %fd3730;
	@%p1869 bra 	BB5_1646;
	bra.uni 	BB5_1644;

BB5_1646:
	selp.b32	%r2524, %r98, 0, %p1941;
	or.b32  	%r2525, %r2524, 2146435072;
	setp.lt.s32	%p1953, %r105, 0;
	selp.b32	%r2526, %r2525, %r2524, %p1953;
	mov.u32 	%r2527, 0;
	mov.b64 	%fd1212, {%r2527, %r2526};
	bra.uni 	BB5_1647;

BB5_3967:
	setp.gt.s32	%p4384, %r177, -1;
	@%p4384 bra 	BB5_3970;

	cvt.rzi.f64.f64	%fd4326, %fd45;
	setp.neu.f64	%p4385, %fd4326, %fd45;
	selp.f64	%fd6183, 0dFFF8000000000000, %fd6183, %p4385;

BB5_3970:
	add.f64 	%fd6202, %fd2611, %fd45;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5654}, %fd6202;
	}
	and.b32  	%r182, %r5654, 2146435072;
	setp.ne.s32	%p4388, %r182, 2146435072;
	@%p4388 bra 	BB5_3971;

	setp.gtu.f64	%p4389, %fd2612, 0d7FF0000000000000;
	mov.f64 	%fd6184, %fd6202;
	@%p4389 bra 	BB5_3981;

	abs.f64 	%fd4327, %fd45;
	setp.gtu.f64	%p4390, %fd4327, 0d7FF0000000000000;
	mov.f64 	%fd6184, %fd6202;
	@%p4390 bra 	BB5_3981;

	and.b32  	%r5655, %r178, 2147483647;
	setp.ne.s32	%p4391, %r5655, 2146435072;
	@%p4391 bra 	BB5_3976;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5656, %temp}, %fd45;
	}
	setp.eq.s32	%p4392, %r5656, 0;
	@%p4392 bra 	BB5_3980;
	bra.uni 	BB5_3976;

BB5_3980:
	setp.gt.f64	%p4395, %fd2612, 0d3FF0000000000000;
	selp.b32	%r5665, 2146435072, 0, %p4395;
	xor.b32  	%r5666, %r5665, 2146435072;
	setp.lt.s32	%p4396, %r178, 0;
	selp.b32	%r5667, %r5666, %r5665, %p4396;
	setp.eq.f64	%p4397, %fd2611, 0dBFF0000000000000;
	selp.b32	%r5668, 1072693248, %r5667, %p4397;
	mov.u32 	%r5669, 0;
	mov.b64 	%fd6184, {%r5669, %r5668};
	bra.uni 	BB5_3981;

BB5_317:
	setp.gt.s32	%p532, %r25, -1;
	@%p532 bra 	BB5_320;

	cvt.rzi.f64.f64	%fd3353, %fd41;
	setp.neu.f64	%p533, %fd3353, %fd41;
	selp.f64	%fd349, 0dFFF8000000000000, %fd349, %p533;

BB5_320:
	add.f64 	%fd5538, %fd298, %fd41;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r704}, %fd5538;
	}
	and.b32  	%r705, %r704, 2146435072;
	setp.ne.s32	%p536, %r705, 2146435072;
	@%p536 bra 	BB5_321;

	setp.gtu.f64	%p537, %fd299, 0d7FF0000000000000;
	@%p537 bra 	BB5_331;

	abs.f64 	%fd3354, %fd41;
	setp.gtu.f64	%p538, %fd3354, 0d7FF0000000000000;
	@%p538 bra 	BB5_331;

	and.b32  	%r706, %r32, 2147483647;
	setp.ne.s32	%p539, %r706, 2146435072;
	@%p539 bra 	BB5_326;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r707, %temp}, %fd41;
	}
	setp.eq.s32	%p540, %r707, 0;
	@%p540 bra 	BB5_330;
	bra.uni 	BB5_326;

BB5_330:
	setp.gt.f64	%p543, %fd299, 0d3FF0000000000000;
	selp.b32	%r716, 2146435072, 0, %p543;
	xor.b32  	%r717, %r716, 2146435072;
	setp.lt.s32	%p544, %r32, 0;
	selp.b32	%r718, %r717, %r716, %p544;
	setp.eq.f64	%p545, %fd298, 0dBFF0000000000000;
	selp.b32	%r719, 1072693248, %r718, %p545;
	mov.u32 	%r720, 0;
	mov.b64 	%fd5538, {%r720, %r719};
	bra.uni 	BB5_331;

BB5_1644:
	setp.gt.s32	%p1950, %r98, -1;
	@%p1950 bra 	BB5_1647;

	cvt.rzi.f64.f64	%fd3731, %fd41;
	setp.neu.f64	%p1951, %fd3731, %fd41;
	selp.f64	%fd1212, 0dFFF8000000000000, %fd1212, %p1951;

BB5_1647:
	add.f64 	%fd5776, %fd1156, %fd41;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2528}, %fd5776;
	}
	and.b32  	%r2529, %r2528, 2146435072;
	setp.ne.s32	%p1954, %r2529, 2146435072;
	@%p1954 bra 	BB5_1648;

	setp.gtu.f64	%p1955, %fd1157, 0d7FF0000000000000;
	@%p1955 bra 	BB5_1658;

	abs.f64 	%fd3732, %fd41;
	setp.gtu.f64	%p1956, %fd3732, 0d7FF0000000000000;
	@%p1956 bra 	BB5_1658;

	and.b32  	%r2530, %r105, 2147483647;
	setp.ne.s32	%p1957, %r2530, 2146435072;
	@%p1957 bra 	BB5_1653;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2531, %temp}, %fd41;
	}
	setp.eq.s32	%p1958, %r2531, 0;
	@%p1958 bra 	BB5_1657;
	bra.uni 	BB5_1653;

BB5_1657:
	setp.gt.f64	%p1961, %fd1157, 0d3FF0000000000000;
	selp.b32	%r2540, 2146435072, 0, %p1961;
	xor.b32  	%r2541, %r2540, 2146435072;
	setp.lt.s32	%p1962, %r105, 0;
	selp.b32	%r2542, %r2541, %r2540, %p1962;
	setp.eq.f64	%p1963, %fd1156, 0dBFF0000000000000;
	selp.b32	%r2543, 1072693248, %r2542, %p1963;
	mov.u32 	%r2544, 0;
	mov.b64 	%fd5776, {%r2544, %r2543};
	bra.uni 	BB5_1658;

BB5_3971:
	mov.f64 	%fd6184, %fd6183;

BB5_3981:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r183}, %fd44;
	}
	bfe.u32 	%r5670, %r183, 20, 11;
	add.s32 	%r5671, %r5670, -1012;
	mov.b64 	 %rd808, %fd44;
	shl.b64 	%rd96, %rd808, %r5671;
	setp.eq.s64	%p4400, %rd96, -9223372036854775808;
	// Callseq Start 194
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2624;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd44;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2756, [retval0+0];
	
	//{
	}// Callseq End 194
	and.pred  	%p167, %p4359, %p4400;
	mov.f64 	%fd6186, %fd2756;
	@!%p167 bra 	BB5_3983;
	bra.uni 	BB5_3982;

BB5_3982:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5672}, %fd2756;
	}
	xor.b32  	%r5673, %r5672, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5674, %temp}, %fd2756;
	}
	mov.b64 	%fd6186, {%r5674, %r5673};

BB5_3983:
	@%p4360 bra 	BB5_3986;
	bra.uni 	BB5_3984;

BB5_3986:
	selp.b32	%r5675, %r179, 0, %p4400;
	or.b32  	%r5676, %r5675, 2146435072;
	setp.lt.s32	%p4406, %r183, 0;
	selp.b32	%r5677, %r5676, %r5675, %p4406;
	mov.u32 	%r5678, 0;
	mov.b64 	%fd6186, {%r5678, %r5677};
	bra.uni 	BB5_3987;

BB5_321:
	mov.f64 	%fd5538, %fd349;

BB5_331:
	setp.eq.f64	%p546, %fd41, 0d0000000000000000;
	or.pred  	%p548, %p473, %p546;
	selp.f64	%fd354, 0d3FF0000000000000, %fd5538, %p548;
	@!%p19 bra 	BB5_333;
	bra.uni 	BB5_332;

BB5_332:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r721}, %fd359;
	}
	xor.b32  	%r722, %r721, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r723, %temp}, %fd359;
	}
	mov.b64 	%fd359, {%r723, %r722};

BB5_333:
	@%p477 bra 	BB5_336;
	bra.uni 	BB5_334;

BB5_336:
	selp.b32	%r724, %r28, 0, %p475;
	or.b32  	%r725, %r724, 2146435072;
	setp.lt.s32	%p553, %r29, 0;
	selp.b32	%r726, %r725, %r724, %p553;
	mov.u32 	%r727, 0;
	mov.b64 	%fd359, {%r727, %r726};
	bra.uni 	BB5_337;

BB5_1648:
	mov.f64 	%fd5776, %fd1212;

BB5_1658:
	bfe.u32 	%r2545, %r101, 20, 11;
	add.s32 	%r2546, %r2545, -1012;
	shl.b64 	%rd76, %rd750, %r2546;
	setp.eq.s64	%p1964, %rd76, -9223372036854775808;
	// Callseq Start 132
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1171;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1223, [retval0+0];
	
	//{
	}// Callseq End 132
	and.pred  	%p83, %p1885, %p1964;
	@!%p83 bra 	BB5_1660;
	bra.uni 	BB5_1659;

BB5_1659:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2547}, %fd1223;
	}
	xor.b32  	%r2548, %r2547, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2549, %temp}, %fd1223;
	}
	mov.b64 	%fd1223, {%r2549, %r2548};

BB5_1660:
	setp.eq.f64	%p1968, %fd41, 0d0000000000000000;
	or.pred  	%p1969, %p1904, %p1968;
	selp.f64	%fd1220, 0d3FF0000000000000, %fd5776, %p1969;
	@%p1886 bra 	BB5_1663;
	bra.uni 	BB5_1661;

BB5_1663:
	selp.b32	%r2550, %r100, 0, %p1964;
	or.b32  	%r2551, %r2550, 2146435072;
	setp.lt.s32	%p1973, %r101, 0;
	selp.b32	%r2552, %r2551, %r2550, %p1973;
	mov.u32 	%r2553, 0;
	mov.b64 	%fd1223, {%r2553, %r2552};
	bra.uni 	BB5_1664;

BB5_3984:
	setp.gt.s32	%p4403, %r179, -1;
	@%p4403 bra 	BB5_3987;

	cvt.rzi.f64.f64	%fd4328, %fd44;
	setp.neu.f64	%p4404, %fd4328, %fd44;
	selp.f64	%fd6186, 0dFFF8000000000000, %fd6186, %p4404;

BB5_3987:
	add.f64 	%fd6217, %fd44, %fd2623;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5679}, %fd6217;
	}
	and.b32  	%r185, %r5679, 2146435072;
	setp.ne.s32	%p4407, %r185, 2146435072;
	@%p4407 bra 	BB5_3988;

	setp.gtu.f64	%p4408, %fd2624, 0d7FF0000000000000;
	mov.f64 	%fd6187, %fd6217;
	@%p4408 bra 	BB5_3998;

	abs.f64 	%fd4329, %fd44;
	setp.gtu.f64	%p4409, %fd4329, 0d7FF0000000000000;
	mov.f64 	%fd6187, %fd6217;
	@%p4409 bra 	BB5_3998;

	and.b32  	%r5680, %r183, 2147483647;
	setp.ne.s32	%p4410, %r5680, 2146435072;
	@%p4410 bra 	BB5_3993;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5681, %temp}, %fd44;
	}
	setp.eq.s32	%p4411, %r5681, 0;
	@%p4411 bra 	BB5_3997;
	bra.uni 	BB5_3993;

BB5_3997:
	setp.gt.f64	%p4414, %fd2624, 0d3FF0000000000000;
	selp.b32	%r5690, 2146435072, 0, %p4414;
	xor.b32  	%r5691, %r5690, 2146435072;
	setp.lt.s32	%p4415, %r183, 0;
	selp.b32	%r5692, %r5691, %r5690, %p4415;
	setp.eq.f64	%p4416, %fd2623, 0dBFF0000000000000;
	selp.b32	%r5693, 1072693248, %r5692, %p4416;
	mov.u32 	%r5694, 0;
	mov.b64 	%fd6187, {%r5694, %r5693};
	bra.uni 	BB5_3998;

BB5_334:
	setp.gt.s32	%p550, %r28, -1;
	@%p550 bra 	BB5_337;

	cvt.rzi.f64.f64	%fd3355, %fd36;
	setp.neu.f64	%p551, %fd3355, %fd36;
	selp.f64	%fd359, 0dFFF8000000000000, %fd359, %p551;

BB5_337:
	@%p482 bra 	BB5_338;

	setp.gtu.f64	%p555, %fd311, 0d7FF0000000000000;
	@%p555 bra 	BB5_348;

	abs.f64 	%fd3356, %fd36;
	setp.gtu.f64	%p556, %fd3356, 0d7FF0000000000000;
	@%p556 bra 	BB5_348;

	and.b32  	%r728, %r29, 2147483647;
	setp.ne.s32	%p557, %r728, 2146435072;
	@%p557 bra 	BB5_343;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r729, %temp}, %fd36;
	}
	setp.eq.s32	%p558, %r729, 0;
	@%p558 bra 	BB5_347;
	bra.uni 	BB5_343;

BB5_347:
	setp.gt.f64	%p561, %fd311, 0d3FF0000000000000;
	selp.b32	%r738, 2146435072, 0, %p561;
	xor.b32  	%r739, %r738, 2146435072;
	setp.lt.s32	%p562, %r29, 0;
	selp.b32	%r740, %r739, %r738, %p562;
	setp.eq.f64	%p563, %fd310, 0dBFF0000000000000;
	selp.b32	%r741, 1072693248, %r740, %p563;
	mov.u32 	%r742, 0;
	mov.b64 	%fd5541, {%r742, %r741};
	bra.uni 	BB5_348;

BB5_1661:
	setp.gt.s32	%p1970, %r100, -1;
	@%p1970 bra 	BB5_1664;

	cvt.rzi.f64.f64	%fd3733, %fd36;
	setp.neu.f64	%p1971, %fd3733, %fd36;
	selp.f64	%fd1223, 0dFFF8000000000000, %fd1223, %p1971;

BB5_1664:
	add.f64 	%fd5779, %fd36, %fd1170;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2554}, %fd5779;
	}
	and.b32  	%r2555, %r2554, 2146435072;
	setp.ne.s32	%p1974, %r2555, 2146435072;
	@%p1974 bra 	BB5_1665;

	setp.gtu.f64	%p1975, %fd1171, 0d7FF0000000000000;
	@%p1975 bra 	BB5_1675;

	abs.f64 	%fd3734, %fd36;
	setp.gtu.f64	%p1976, %fd3734, 0d7FF0000000000000;
	@%p1976 bra 	BB5_1675;

	and.b32  	%r2556, %r101, 2147483647;
	setp.ne.s32	%p1977, %r2556, 2146435072;
	@%p1977 bra 	BB5_1670;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2557, %temp}, %fd36;
	}
	setp.eq.s32	%p1978, %r2557, 0;
	@%p1978 bra 	BB5_1674;
	bra.uni 	BB5_1670;

BB5_1674:
	setp.gt.f64	%p1981, %fd1171, 0d3FF0000000000000;
	selp.b32	%r2566, 2146435072, 0, %p1981;
	xor.b32  	%r2567, %r2566, 2146435072;
	setp.lt.s32	%p1982, %r101, 0;
	selp.b32	%r2568, %r2567, %r2566, %p1982;
	setp.eq.f64	%p1983, %fd1170, 0dBFF0000000000000;
	selp.b32	%r2569, 1072693248, %r2568, %p1983;
	mov.u32 	%r2570, 0;
	mov.b64 	%fd5779, {%r2570, %r2569};
	bra.uni 	BB5_1675;

BB5_3988:
	mov.f64 	%fd6187, %fd6186;

BB5_3998:
	setp.eq.f64	%p4418, %fd44, 0d0000000000000000;
	or.pred  	%p168, %p4376, %p4418;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r186}, %fd46;
	}
	bfe.u32 	%r5695, %r186, 20, 11;
	add.s32 	%r5696, %r5695, -1012;
	mov.b64 	 %rd809, %fd46;
	shl.b64 	%rd97, %rd809, %r5696;
	setp.eq.s64	%p4419, %rd97, -9223372036854775808;
	// Callseq Start 195
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2612;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd46;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2747, [retval0+0];
	
	//{
	}// Callseq End 195
	and.pred  	%p169, %p4342, %p4419;
	mov.f64 	%fd6189, %fd2747;
	@!%p169 bra 	BB5_4000;
	bra.uni 	BB5_3999;

BB5_3999:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5697}, %fd2747;
	}
	xor.b32  	%r5698, %r5697, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5699, %temp}, %fd2747;
	}
	mov.b64 	%fd6189, {%r5699, %r5698};

BB5_4000:
	selp.f64	%fd4330, 0d3FF0000000000000, %fd6184, %p4380;
	mul.f64 	%fd4331, %fd43, %fd4330;
	selp.f64	%fd4332, 0d3FF0000000000000, %fd6187, %p168;
	mul.f64 	%fd2661, %fd4331, %fd4332;
	@%p4343 bra 	BB5_4003;
	bra.uni 	BB5_4001;

BB5_4003:
	selp.b32	%r5700, %r177, 0, %p4419;
	or.b32  	%r5701, %r5700, 2146435072;
	setp.lt.s32	%p4425, %r186, 0;
	selp.b32	%r5702, %r5701, %r5700, %p4425;
	mov.u32 	%r5703, 0;
	mov.b64 	%fd6189, {%r5703, %r5702};
	bra.uni 	BB5_4004;

BB5_338:
	mov.f64 	%fd5541, %fd359;

BB5_348:
	selp.f64	%fd3357, 0d3FF0000000000000, %fd5541, %p20;
	mul.f64 	%fd3358, %fd34, %fd354;
	mul.f64 	%fd3359, %fd3358, %fd3357;
	sub.f64 	%fd363, %fd343, %fd3359;
	mov.f64 	%fd5543, %fd638;
	@!%p9 bra 	BB5_350;
	bra.uni 	BB5_349;

BB5_349:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r743}, %fd638;
	}
	xor.b32  	%r744, %r743, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r745, %temp}, %fd638;
	}
	mov.b64 	%fd5543, {%r745, %r744};

BB5_350:
	@%p382 bra 	BB5_353;
	bra.uni 	BB5_351;

BB5_353:
	selp.b32	%r746, %r15, 0, %p380;
	or.b32  	%r747, %r746, 2146435072;
	setp.lt.s32	%p568, %r16, 0;
	selp.b32	%r748, %r747, %r746, %p568;
	mov.u32 	%r749, 0;
	mov.b64 	%fd5543, {%r749, %r748};
	bra.uni 	BB5_354;

BB5_1665:
	mov.f64 	%fd5779, %fd1223;

BB5_1675:
	shl.b64 	%rd755, %rd20, 3;
	add.s64 	%rd77, %rd3, %rd755;
	ld.const.f64 	%fd1228, [f_tn];
	selp.f64	%fd3735, 0d3FF0000000000000, %fd5779, %p1903;
	mul.f64 	%fd3736, %fd34, %fd1220;
	mul.f64 	%fd3737, %fd3736, %fd3735;
	sub.f64 	%fd1229, %fd1209, %fd3737;
	bfe.u32 	%r2571, %r89, 20, 11;
	add.s32 	%r108, %r2571, -1012;
	shl.b64 	%rd757, %rd745, %r108;
	setp.eq.s64	%p1987, %rd757, -9223372036854775808;
	// Callseq Start 133
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1112;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd45;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1230, [retval0+0];
	
	//{
	}// Callseq End 133
	and.pred  	%p1989, %p1791, %p1987;
	mov.f64 	%fd5781, %fd1230;
	@!%p1989 bra 	BB5_1677;
	bra.uni 	BB5_1676;

BB5_1676:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2572}, %fd1230;
	}
	xor.b32  	%r2573, %r2572, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2574, %temp}, %fd1230;
	}
	mov.b64 	%fd5781, {%r2574, %r2573};

BB5_1677:
	@%p1792 bra 	BB5_1680;
	bra.uni 	BB5_1678;

BB5_1680:
	selp.b32	%r2575, %r88, 0, %p1987;
	or.b32  	%r2576, %r2575, 2146435072;
	setp.lt.s32	%p1994, %r89, 0;
	selp.b32	%r2577, %r2576, %r2575, %p1994;
	mov.u32 	%r2578, 0;
	mov.b64 	%fd5781, {%r2578, %r2577};
	bra.uni 	BB5_1681;

BB5_4001:
	setp.gt.s32	%p4422, %r177, -1;
	@%p4422 bra 	BB5_4004;

	cvt.rzi.f64.f64	%fd4333, %fd46;
	setp.neu.f64	%p4423, %fd4333, %fd46;
	selp.f64	%fd6189, 0dFFF8000000000000, %fd6189, %p4423;

BB5_4004:
	add.f64 	%fd6214, %fd2611, %fd46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5704}, %fd6214;
	}
	and.b32  	%r187, %r5704, 2146435072;
	setp.ne.s32	%p4426, %r187, 2146435072;
	@%p4426 bra 	BB5_4005;

	setp.gtu.f64	%p4427, %fd2612, 0d7FF0000000000000;
	mov.f64 	%fd6190, %fd6214;
	@%p4427 bra 	BB5_4015;

	abs.f64 	%fd4334, %fd46;
	setp.gtu.f64	%p4428, %fd4334, 0d7FF0000000000000;
	mov.f64 	%fd6190, %fd6214;
	@%p4428 bra 	BB5_4015;

	and.b32  	%r5705, %r186, 2147483647;
	setp.ne.s32	%p4429, %r5705, 2146435072;
	@%p4429 bra 	BB5_4010;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5706, %temp}, %fd46;
	}
	setp.eq.s32	%p4430, %r5706, 0;
	@%p4430 bra 	BB5_4014;
	bra.uni 	BB5_4010;

BB5_4014:
	setp.gt.f64	%p4433, %fd2612, 0d3FF0000000000000;
	selp.b32	%r5715, 2146435072, 0, %p4433;
	xor.b32  	%r5716, %r5715, 2146435072;
	setp.lt.s32	%p4434, %r186, 0;
	selp.b32	%r5717, %r5716, %r5715, %p4434;
	setp.eq.f64	%p4435, %fd2611, 0dBFF0000000000000;
	selp.b32	%r5718, 1072693248, %r5717, %p4435;
	mov.u32 	%r5719, 0;
	mov.b64 	%fd6190, {%r5719, %r5718};
	bra.uni 	BB5_4015;

BB5_351:
	setp.gt.s32	%p565, %r15, -1;
	@%p565 bra 	BB5_354;

	cvt.rzi.f64.f64	%fd3360, %fd45;
	setp.neu.f64	%p566, %fd3360, %fd45;
	selp.f64	%fd5543, 0dFFF8000000000000, %fd5543, %p566;

BB5_354:
	@%p387 bra 	BB5_355;

	setp.gtu.f64	%p570, %fd252, 0d7FF0000000000000;
	mov.f64 	%fd5544, %fd5622;
	@%p570 bra 	BB5_365;

	abs.f64 	%fd3361, %fd45;
	setp.gtu.f64	%p571, %fd3361, 0d7FF0000000000000;
	mov.f64 	%fd5544, %fd5622;
	@%p571 bra 	BB5_365;

	and.b32  	%r750, %r16, 2147483647;
	setp.ne.s32	%p572, %r750, 2146435072;
	@%p572 bra 	BB5_360;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r751, %temp}, %fd45;
	}
	setp.eq.s32	%p573, %r751, 0;
	@%p573 bra 	BB5_364;
	bra.uni 	BB5_360;

BB5_364:
	setp.gt.f64	%p576, %fd252, 0d3FF0000000000000;
	selp.b32	%r760, 2146435072, 0, %p576;
	xor.b32  	%r761, %r760, 2146435072;
	setp.lt.s32	%p577, %r16, 0;
	selp.b32	%r762, %r761, %r760, %p577;
	setp.eq.f64	%p578, %fd249, 0dBFF0000000000000;
	selp.b32	%r763, 1072693248, %r762, %p578;
	mov.u32 	%r764, 0;
	mov.b64 	%fd5544, {%r764, %r763};
	bra.uni 	BB5_365;

BB5_1678:
	setp.gt.s32	%p1991, %r88, -1;
	@%p1991 bra 	BB5_1681;

	cvt.rzi.f64.f64	%fd3738, %fd45;
	setp.neu.f64	%p1992, %fd3738, %fd45;
	selp.f64	%fd5781, 0dFFF8000000000000, %fd5781, %p1992;

BB5_1681:
	add.f64 	%fd1236, %fd1110, %fd45;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2579}, %fd1236;
	}
	and.b32  	%r109, %r2579, 2146435072;
	setp.ne.s32	%p1995, %r109, 2146435072;
	@%p1995 bra 	BB5_1682;

	setp.gtu.f64	%p1996, %fd1112, 0d7FF0000000000000;
	mov.f64 	%fd5782, %fd1236;
	@%p1996 bra 	BB5_1692;

	abs.f64 	%fd3739, %fd45;
	setp.gtu.f64	%p1997, %fd3739, 0d7FF0000000000000;
	mov.f64 	%fd5782, %fd1236;
	@%p1997 bra 	BB5_1692;

	and.b32  	%r2580, %r89, 2147483647;
	setp.ne.s32	%p1998, %r2580, 2146435072;
	@%p1998 bra 	BB5_1687;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2581, %temp}, %fd45;
	}
	setp.eq.s32	%p1999, %r2581, 0;
	@%p1999 bra 	BB5_1691;
	bra.uni 	BB5_1687;

BB5_1691:
	setp.gt.f64	%p2005, %fd1112, 0d3FF0000000000000;
	selp.b32	%r2590, 2146435072, 0, %p2005;
	xor.b32  	%r2591, %r2590, 2146435072;
	setp.lt.s32	%p2006, %r89, 0;
	selp.b32	%r2592, %r2591, %r2590, %p2006;
	setp.eq.f64	%p2007, %fd1110, 0dBFF0000000000000;
	selp.b32	%r2593, 1072693248, %r2592, %p2007;
	mov.u32 	%r2594, 0;
	mov.b64 	%fd5782, {%r2594, %r2593};
	bra.uni 	BB5_1692;

BB5_4005:
	mov.f64 	%fd6190, %fd6189;

BB5_4015:
	setp.eq.f64	%p4436, %fd46, 0d0000000000000000;
	or.pred  	%p170, %p4378, %p4436;
	bfe.u32 	%r5720, %r180, 20, 11;
	add.s32 	%r5721, %r5720, -1012;
	shl.b64 	%rd98, %rd806, %r5721;
	setp.eq.s64	%p4438, %rd98, -9223372036854775808;
	// Callseq Start 196
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2624;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd43;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2738, [retval0+0];
	
	//{
	}// Callseq End 196
	and.pred  	%p171, %p4359, %p4438;
	mov.f64 	%fd6192, %fd2738;
	@!%p171 bra 	BB5_4017;
	bra.uni 	BB5_4016;

BB5_4016:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5722}, %fd2738;
	}
	xor.b32  	%r5723, %r5722, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5724, %temp}, %fd2738;
	}
	mov.b64 	%fd6192, {%r5724, %r5723};

BB5_4017:
	@%p4360 bra 	BB5_4020;
	bra.uni 	BB5_4018;

BB5_4020:
	selp.b32	%r5725, %r179, 0, %p4438;
	or.b32  	%r5726, %r5725, 2146435072;
	setp.lt.s32	%p4444, %r180, 0;
	selp.b32	%r5727, %r5726, %r5725, %p4444;
	mov.u32 	%r5728, 0;
	mov.b64 	%fd6192, {%r5728, %r5727};
	bra.uni 	BB5_4021;

BB5_355:
	mov.f64 	%fd5544, %fd5543;

BB5_365:
	mov.f64 	%fd5546, %fd668;
	@!%p15 bra 	BB5_367;
	bra.uni 	BB5_366;

BB5_366:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r765}, %fd668;
	}
	xor.b32  	%r766, %r765, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r767, %temp}, %fd668;
	}
	mov.b64 	%fd5546, {%r767, %r766};

BB5_367:
	@%p401 bra 	BB5_370;
	bra.uni 	BB5_368;

BB5_370:
	selp.b32	%r768, %r19, 0, %p437;
	or.b32  	%r769, %r768, 2146435072;
	setp.lt.s32	%p583, %r23, 0;
	selp.b32	%r770, %r769, %r768, %p583;
	mov.u32 	%r771, 0;
	mov.b64 	%fd5546, {%r771, %r770};
	bra.uni 	BB5_371;

BB5_1682:
	mov.f64 	%fd5782, %fd5781;

BB5_1692:
	bfe.u32 	%r2595, %r96, 20, 11;
	add.s32 	%r2596, %r2595, -1012;
	shl.b64 	%rd78, %rd748, %r2596;
	setp.eq.s64	%p2008, %rd78, -9223372036854775808;
	// Callseq Start 134
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1123;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd43;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1243, [retval0+0];
	
	//{
	}// Callseq End 134
	and.pred  	%p84, %p1808, %p2008;
	mov.f64 	%fd5784, %fd1243;
	@!%p84 bra 	BB5_1694;
	bra.uni 	BB5_1693;

BB5_1693:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2597}, %fd1243;
	}
	xor.b32  	%r2598, %r2597, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2599, %temp}, %fd1243;
	}
	mov.b64 	%fd5784, {%r2599, %r2598};

BB5_1694:
	@%p1809 bra 	BB5_1697;
	bra.uni 	BB5_1695;

BB5_1697:
	selp.b32	%r2600, %r92, 0, %p2008;
	or.b32  	%r2601, %r2600, 2146435072;
	setp.lt.s32	%p2014, %r96, 0;
	selp.b32	%r2602, %r2601, %r2600, %p2014;
	mov.u32 	%r2603, 0;
	mov.b64 	%fd5784, {%r2603, %r2602};
	bra.uni 	BB5_1698;

BB5_4018:
	setp.gt.s32	%p4441, %r179, -1;
	@%p4441 bra 	BB5_4021;

	cvt.rzi.f64.f64	%fd4335, %fd43;
	setp.neu.f64	%p4442, %fd4335, %fd43;
	selp.f64	%fd6192, 0dFFF8000000000000, %fd6192, %p4442;

BB5_4021:
	add.f64 	%fd6211, %fd43, %fd2623;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5729}, %fd6211;
	}
	and.b32  	%r189, %r5729, 2146435072;
	setp.ne.s32	%p4445, %r189, 2146435072;
	@%p4445 bra 	BB5_4022;

	setp.gtu.f64	%p4446, %fd2624, 0d7FF0000000000000;
	mov.f64 	%fd6193, %fd6211;
	@%p4446 bra 	BB5_4032;

	abs.f64 	%fd4336, %fd43;
	setp.gtu.f64	%p4447, %fd4336, 0d7FF0000000000000;
	mov.f64 	%fd6193, %fd6211;
	@%p4447 bra 	BB5_4032;

	and.b32  	%r5730, %r180, 2147483647;
	setp.ne.s32	%p4448, %r5730, 2146435072;
	@%p4448 bra 	BB5_4027;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5731, %temp}, %fd43;
	}
	setp.eq.s32	%p4449, %r5731, 0;
	@%p4449 bra 	BB5_4031;
	bra.uni 	BB5_4027;

BB5_4031:
	setp.gt.f64	%p4452, %fd2624, 0d3FF0000000000000;
	selp.b32	%r5740, 2146435072, 0, %p4452;
	xor.b32  	%r5741, %r5740, 2146435072;
	setp.lt.s32	%p4453, %r180, 0;
	selp.b32	%r5742, %r5741, %r5740, %p4453;
	setp.eq.f64	%p4454, %fd2623, 0dBFF0000000000000;
	selp.b32	%r5743, 1072693248, %r5742, %p4454;
	mov.u32 	%r5744, 0;
	mov.b64 	%fd6193, {%r5744, %r5743};
	bra.uni 	BB5_4032;

BB5_368:
	setp.gt.s32	%p580, %r19, -1;
	@%p580 bra 	BB5_371;

	cvt.rzi.f64.f64	%fd3362, %fd43;
	setp.neu.f64	%p581, %fd3362, %fd43;
	selp.f64	%fd5546, 0dFFF8000000000000, %fd5546, %p581;

BB5_371:
	@%p444 bra 	BB5_372;

	setp.gtu.f64	%p585, %fd263, 0d7FF0000000000000;
	mov.f64 	%fd5547, %fd5631;
	@%p585 bra 	BB5_382;

	abs.f64 	%fd3363, %fd43;
	setp.gtu.f64	%p586, %fd3363, 0d7FF0000000000000;
	mov.f64 	%fd5547, %fd5631;
	@%p586 bra 	BB5_382;

	and.b32  	%r772, %r23, 2147483647;
	setp.ne.s32	%p587, %r772, 2146435072;
	@%p587 bra 	BB5_377;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r773, %temp}, %fd43;
	}
	setp.eq.s32	%p588, %r773, 0;
	@%p588 bra 	BB5_381;
	bra.uni 	BB5_377;

BB5_381:
	setp.gt.f64	%p591, %fd263, 0d3FF0000000000000;
	selp.b32	%r782, 2146435072, 0, %p591;
	xor.b32  	%r783, %r782, 2146435072;
	setp.lt.s32	%p592, %r23, 0;
	selp.b32	%r784, %r783, %r782, %p592;
	setp.eq.f64	%p593, %fd250, 0dBFF0000000000000;
	selp.b32	%r785, 1072693248, %r784, %p593;
	mov.u32 	%r786, 0;
	mov.b64 	%fd5547, {%r786, %r785};
	bra.uni 	BB5_382;

BB5_1695:
	setp.gt.s32	%p2011, %r92, -1;
	@%p2011 bra 	BB5_1698;

	cvt.rzi.f64.f64	%fd3740, %fd43;
	setp.neu.f64	%p2012, %fd3740, %fd43;
	selp.f64	%fd5784, 0dFFF8000000000000, %fd5784, %p2012;

BB5_1698:
	add.f64 	%fd1249, %fd43, %fd1111;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2604}, %fd1249;
	}
	and.b32  	%r112, %r2604, 2146435072;
	setp.ne.s32	%p2015, %r112, 2146435072;
	@%p2015 bra 	BB5_1699;

	setp.gtu.f64	%p2016, %fd1123, 0d7FF0000000000000;
	mov.f64 	%fd5785, %fd1249;
	@%p2016 bra 	BB5_1709;

	abs.f64 	%fd3741, %fd43;
	setp.gtu.f64	%p2017, %fd3741, 0d7FF0000000000000;
	mov.f64 	%fd5785, %fd1249;
	@%p2017 bra 	BB5_1709;

	and.b32  	%r2605, %r96, 2147483647;
	setp.ne.s32	%p2018, %r2605, 2146435072;
	@%p2018 bra 	BB5_1704;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2606, %temp}, %fd43;
	}
	setp.eq.s32	%p2019, %r2606, 0;
	@%p2019 bra 	BB5_1708;
	bra.uni 	BB5_1704;

BB5_1708:
	setp.gt.f64	%p2022, %fd1123, 0d3FF0000000000000;
	selp.b32	%r2615, 2146435072, 0, %p2022;
	xor.b32  	%r2616, %r2615, 2146435072;
	setp.lt.s32	%p2023, %r96, 0;
	selp.b32	%r2617, %r2616, %r2615, %p2023;
	setp.eq.f64	%p2024, %fd1111, 0dBFF0000000000000;
	selp.b32	%r2618, 1072693248, %r2617, %p2024;
	mov.u32 	%r2619, 0;
	mov.b64 	%fd5785, {%r2619, %r2618};
	bra.uni 	BB5_1709;

BB5_4022:
	mov.f64 	%fd6193, %fd6192;

BB5_4032:
	mul.f64 	%fd6242, %fd109, %fd6244;
	selp.f64	%fd4337, 0d3FF0000000000000, %fd6193, %p4377;
	selp.f64	%fd4338, 0d3FF0000000000000, %fd6190, %p170;
	mul.f64 	%fd4339, %fd45, %fd4338;
	mul.f64 	%fd4340, %fd4339, %fd4337;
	sub.f64 	%fd2680, %fd2661, %fd4340;
	mov.f64 	%fd6195, %fd6218;
	@!%p157 bra 	BB5_4034;
	bra.uni 	BB5_4033;

BB5_4033:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5745}, %fd6218;
	}
	xor.b32  	%r5746, %r5745, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5747, %temp}, %fd6218;
	}
	mov.b64 	%fd6195, {%r5747, %r5746};

BB5_4034:
	@%p4223 bra 	BB5_4037;
	bra.uni 	BB5_4035;

BB5_4037:
	selp.b32	%r5748, %r169, 0, %p4221;
	or.b32  	%r5749, %r5748, 2146435072;
	setp.lt.s32	%p4461, %r168, 0;
	selp.b32	%r5750, %r5749, %r5748, %p4461;
	mov.u32 	%r5751, 0;
	mov.b64 	%fd6195, {%r5751, %r5750};
	bra.uni 	BB5_4038;

BB5_372:
	mov.f64 	%fd5547, %fd5546;

BB5_382:
	selp.f64	%fd3364, 0d3FF0000000000000, %fd5547, %p16;
	selp.f64	%fd3365, 0d3FF0000000000000, %fd5544, %p10;
	mul.f64 	%fd3366, %fd65, %fd3365;
	ld.const.f64 	%fd380, [pMtn];
	fma.rn.f64 	%fd3367, %fd3366, %fd3364, %fd380;
	div.rn.f64 	%fd3368, %fd297, %fd31;
	mul.f64 	%fd3369, %fd3368, %fd363;
	mul.f64 	%fd6242, %fd3369, %fd3367;
	setp.ge.f64	%p594, %fd6242, 0dBE112E0BE826D695;
	setp.ge.f64	%p595, %fd6243, 0dBE112E0BE826D695;
	and.pred  	%p596, %p595, %p594;
	@!%p596 bra 	BB5_385;
	bra.uni 	BB5_383;

BB5_383:
	ld.const.f64 	%fd3370, [rt];
	mul.f64 	%fd3371, %fd64, %fd3370;
	div.rn.f64 	%fd3372, %fd3371, 0d4014000000000000;
	setp.geu.f64	%p597, %fd3372, %fd112;
	setp.geu.f64	%p598, %fd6243, %fd50;
	or.pred  	%p599, %p598, %p597;
	@!%p599 bra 	BB5_385;
	bra.uni 	BB5_384;

BB5_384:
	ld.const.f64 	%fd3373, [rn];
	mul.f64 	%fd3374, %fd31, %fd3373;
	div.rn.f64 	%fd3375, %fd3374, 0d4014000000000000;
	setp.geu.f64	%p600, %fd3375, %fd109;
	mul.f64 	%fd3376, %fd295, 0d3FA999999999999A;
	setp.geu.f64	%p601, %fd6242, %fd3376;
	or.pred  	%p602, %p601, %p600;
	@%p602 bra 	BB5_386;
	bra.uni 	BB5_385;

BB5_386:
	ld.local.f64 	%fd382, [%rd23];
	setp.le.f64	%p603, %fd382, %fd112;
	ld.local.f64 	%fd383, [%rd33];
	setp.le.f64	%p604, %fd383, %fd109;
	and.pred  	%p605, %p603, %p604;
	@%p605 bra 	BB5_505;
	bra.uni 	BB5_387;

BB5_505:
	st.local.f64 	[%rd23], %fd112;
	st.local.f64 	[%rd33], %fd109;
	// Callseq Start 89
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd299;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd695, [retval0+0];
	
	//{
	}// Callseq End 89
	mov.f64 	%fd5573, %fd695;
	@!%p17 bra 	BB5_507;
	bra.uni 	BB5_506;

BB5_506:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r931}, %fd695;
	}
	xor.b32  	%r932, %r931, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r933, %temp}, %fd695;
	}
	mov.b64 	%fd5573, {%r933, %r932};

BB5_507:
	@%p458 bra 	BB5_510;
	bra.uni 	BB5_508;

BB5_510:
	selp.b32	%r934, %r25, 0, %p456;
	or.b32  	%r935, %r934, 2146435072;
	setp.lt.s32	%p742, %r26, 0;
	selp.b32	%r936, %r935, %r934, %p742;
	mov.u32 	%r937, 0;
	mov.b64 	%fd5573, {%r937, %r936};
	bra.uni 	BB5_511;

BB5_385:
	mov.u16 	%rs9, 1;
	st.local.u8 	[%rd22], %rs9;
	bra.uni 	BB5_16;

BB5_1699:
	mov.f64 	%fd5785, %fd5784;

BB5_1709:
	selp.f64	%fd3742, 0d3FF0000000000000, %fd5785, %p77;
	selp.f64	%fd3743, 0d3FF0000000000000, %fd5782, %p1831;
	mul.f64 	%fd3744, %fd65, %fd3743;
	ld.const.f64 	%fd1253, [pMtn];
	fma.rn.f64 	%fd3745, %fd3744, %fd3742, %fd1253;
	div.rn.f64 	%fd3746, %fd1155, %fd31;
	mul.f64 	%fd3747, %fd3746, %fd1229;
	mul.f64 	%fd6242, %fd3747, %fd3745;
	setp.ge.f64	%p2030, %fd6242, 0dBE112E0BE826D695;
	setp.ge.f64	%p2031, %fd6243, 0dBE112E0BE826D695;
	and.pred  	%p2032, %p2031, %p2030;
	@!%p2032 bra 	BB5_1712;
	bra.uni 	BB5_1710;

BB5_1710:
	ld.const.f64 	%fd3748, [rt];
	mul.f64 	%fd3749, %fd64, %fd3748;
	setp.geu.f64	%p2033, %fd3749, %fd112;
	setp.geu.f64	%p2034, %fd6243, %fd30;
	or.pred  	%p2035, %p2033, %p2034;
	@!%p2035 bra 	BB5_1712;
	bra.uni 	BB5_1711;

BB5_1711:
	ld.const.f64 	%fd3750, [rn];
	mul.f64 	%fd3751, %fd31, %fd3750;
	setp.geu.f64	%p2036, %fd3751, %fd109;
	mul.f64 	%fd3752, %fd1228, 0d3F847AE147AE147B;
	setp.geu.f64	%p2037, %fd6242, %fd3752;
	or.pred  	%p2038, %p2036, %p2037;
	@%p2038 bra 	BB5_1713;
	bra.uni 	BB5_1712;

BB5_1713:
	ld.local.f64 	%fd1255, [%rd23];
	setp.le.f64	%p2039, %fd1255, %fd112;
	ld.local.f64 	%fd1256, [%rd77];
	setp.le.f64	%p2040, %fd1256, %fd109;
	and.pred  	%p2041, %p2039, %p2040;
	@%p2041 bra 	BB5_3419;
	bra.uni 	BB5_1714;

BB5_3419:
	st.local.f64 	[%rd23], %fd112;
	st.local.f64 	[%rd77], %fd109;
	// Callseq Start 175
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1157;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2394, [retval0+0];
	
	//{
	}// Callseq End 175
	mov.f64 	%fd6087, %fd2394;
	@!%p80 bra 	BB5_3421;
	bra.uni 	BB5_3420;

BB5_3420:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4886}, %fd2394;
	}
	xor.b32  	%r4887, %r4886, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4888, %temp}, %fd2394;
	}
	mov.b64 	%fd6087, {%r4888, %r4887};

BB5_3421:
	@%p1869 bra 	BB5_3424;
	bra.uni 	BB5_3422;

BB5_3424:
	selp.b32	%r4889, %r98, 0, %p1907;
	or.b32  	%r4890, %r4889, 2146435072;
	setp.lt.s32	%p3806, %r99, 0;
	selp.b32	%r4891, %r4890, %r4889, %p3806;
	mov.u32 	%r4892, 0;
	mov.b64 	%fd6087, {%r4892, %r4891};
	bra.uni 	BB5_3425;

BB5_1712:
	mov.u16 	%rs13, 1;
	st.local.u8 	[%rd22], %rs13;
	bra.uni 	BB5_16;

BB5_4035:
	setp.gt.s32	%p4458, %r169, -1;
	@%p4458 bra 	BB5_4038;

	cvt.rzi.f64.f64	%fd4341, %fd34;
	setp.neu.f64	%p4459, %fd4341, %fd34;
	selp.f64	%fd6195, 0dFFF8000000000000, %fd6195, %p4459;

BB5_4038:
	@%p4228 bra 	BB5_4039;

	setp.gtu.f64	%p4463, %fd2541, 0d7FF0000000000000;
	mov.f64 	%fd6196, %fd35;
	@%p4463 bra 	BB5_4049;

	abs.f64 	%fd4342, %fd34;
	setp.gtu.f64	%p4464, %fd4342, 0d7FF0000000000000;
	mov.f64 	%fd6196, %fd35;
	@%p4464 bra 	BB5_4049;

	and.b32  	%r5752, %r168, 2147483647;
	setp.ne.s32	%p4465, %r5752, 2146435072;
	@%p4465 bra 	BB5_4044;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5753, %temp}, %fd34;
	}
	setp.eq.s32	%p4466, %r5753, 0;
	@%p4466 bra 	BB5_4048;
	bra.uni 	BB5_4044;

BB5_4048:
	setp.eq.f64	%p4469, %fd33, 0dBFF0000000000000;
	setp.gt.f64	%p4470, %fd2541, 0d3FF0000000000000;
	selp.b32	%r5762, 2146435072, 0, %p4470;
	xor.b32  	%r5763, %r5762, 2146435072;
	setp.lt.s32	%p4471, %r168, 0;
	selp.b32	%r5764, %r5763, %r5762, %p4471;
	selp.b32	%r5765, 1072693248, %r5764, %p4469;
	mov.u32 	%r5766, 0;
	mov.b64 	%fd6196, {%r5766, %r5765};
	bra.uni 	BB5_4049;

BB5_4039:
	mov.f64 	%fd6196, %fd6195;

BB5_4049:
	bfe.u32 	%r5767, %r174, 20, 11;
	add.s32 	%r5768, %r5767, -1012;
	shl.b64 	%rd99, %rd802, %r5768;
	setp.eq.s64	%p4472, %rd99, -9223372036854775808;
	// Callseq Start 197
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2551;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6221, [retval0+0];
	
	//{
	}// Callseq End 197
	and.pred  	%p173, %p4239, %p4472;
	mov.f64 	%fd6198, %fd6221;
	@!%p173 bra 	BB5_4051;
	bra.uni 	BB5_4050;

BB5_4050:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5769}, %fd6221;
	}
	xor.b32  	%r5770, %r5769, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5771, %temp}, %fd6221;
	}
	mov.b64 	%fd6198, {%r5771, %r5770};

BB5_4051:
	@%p4240 bra 	BB5_4054;
	bra.uni 	BB5_4052;

BB5_4054:
	selp.b32	%r5772, %r172, 0, %p4472;
	or.b32  	%r5773, %r5772, 2146435072;
	setp.lt.s32	%p4478, %r174, 0;
	selp.b32	%r5774, %r5773, %r5772, %p4478;
	mov.u32 	%r5775, 0;
	mov.b64 	%fd6198, {%r5775, %r5774};
	bra.uni 	BB5_4055;

BB5_4052:
	setp.gt.s32	%p4475, %r172, -1;
	@%p4475 bra 	BB5_4055;

	cvt.rzi.f64.f64	%fd4344, %fd36;
	setp.neu.f64	%p4476, %fd4344, %fd36;
	selp.f64	%fd6198, 0dFFF8000000000000, %fd6198, %p4476;

BB5_4055:
	@%p4285 bra 	BB5_4056;

	setp.gtu.f64	%p4480, %fd2551, 0d7FF0000000000000;
	mov.f64 	%fd6199, %fd6223;
	@%p4480 bra 	BB5_4066;

	abs.f64 	%fd4345, %fd36;
	setp.gtu.f64	%p4481, %fd4345, 0d7FF0000000000000;
	mov.f64 	%fd6199, %fd6223;
	@%p4481 bra 	BB5_4066;

	and.b32  	%r5777, %r174, 2147483647;
	setp.ne.s32	%p4482, %r5777, 2146435072;
	@%p4482 bra 	BB5_4061;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5778, %temp}, %fd36;
	}
	setp.eq.s32	%p4483, %r5778, 0;
	@%p4483 bra 	BB5_4065;
	bra.uni 	BB5_4061;

BB5_4065:
	setp.gt.f64	%p4486, %fd2551, 0d3FF0000000000000;
	selp.b32	%r5787, 2146435072, 0, %p4486;
	xor.b32  	%r5788, %r5787, 2146435072;
	setp.lt.s32	%p4487, %r174, 0;
	selp.b32	%r5789, %r5788, %r5787, %p4487;
	setp.eq.f64	%p4488, %fd88, 0dBFF0000000000000;
	selp.b32	%r5790, 1072693248, %r5789, %p4488;
	mov.u32 	%r5791, 0;
	mov.b64 	%fd6199, {%r5791, %r5790};
	bra.uni 	BB5_4066;

BB5_4056:
	mov.f64 	%fd6199, %fd6198;

BB5_4066:
	selp.f64	%fd4346, 0d3FF0000000000000, %fd6199, %p4297;
	selp.f64	%fd4347, 0d3FF0000000000000, %fd6196, %p4260;
	mul.f64 	%fd4348, %fd2540, %fd4347;
	ld.const.f64 	%fd2701, [pMnt];
	fma.rn.f64 	%fd4349, %fd4348, %fd4346, %fd2701;
	mul.f64 	%fd4350, %fd71, %fd2680;
	mul.f64 	%fd6243, %fd4350, %fd4349;
	setp.ltu.f64	%p4494, %fd6243, 0dBE112E0BE826D695;
	@%p4494 bra 	BB5_4309;

	ld.const.f64 	%fd4351, [rt];
	mul.f64 	%fd4352, %fd64, %fd4351;
	setp.geu.f64	%p4495, %fd4352, %fd112;
	setp.geu.f64	%p4496, %fd6243, %fd30;
	or.pred  	%p4497, %p4495, %p4496;
	@!%p4497 bra 	BB5_4309;
	bra.uni 	BB5_4068;

BB5_4068:
	ld.local.f64 	%fd2703, [%rd23];
	setp.gtu.f64	%p4498, %fd2703, %fd112;
	@%p4498 bra 	BB5_4206;
	bra.uni 	BB5_4069;

BB5_4206:
	div.rn.f64 	%fd4384, %fd2703, %fd64;
	sub.f64 	%fd2779, %fd3213, %fd4384;
	add.f64 	%fd2780, %fd4384, %fd96;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r195}, %fd2779;
	}
	abs.f64 	%fd2781, %fd2779;
	// Callseq Start 200
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2781;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd45;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2787, [retval0+0];
	
	//{
	}// Callseq End 200
	setp.lt.s32	%p4633, %r195, 0;
	and.pred  	%p177, %p4633, %p4381;
	@!%p177 bra 	BB5_4208;
	bra.uni 	BB5_4207;

BB5_4207:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5976}, %fd2787;
	}
	xor.b32  	%r5977, %r5976, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5978, %temp}, %fd2787;
	}
	mov.b64 	%fd2787, {%r5978, %r5977};

BB5_4208:
	setp.eq.f64	%p4634, %fd2779, 0d0000000000000000;
	@%p4634 bra 	BB5_4211;
	bra.uni 	BB5_4209;

BB5_4211:
	selp.b32	%r5979, %r195, 0, %p4381;
	or.b32  	%r5980, %r5979, 2146435072;
	setp.lt.s32	%p4638, %r178, 0;
	selp.b32	%r5981, %r5980, %r5979, %p4638;
	mov.u32 	%r5982, 0;
	mov.b64 	%fd2787, {%r5982, %r5981};
	bra.uni 	BB5_4212;

BB5_4309:
	mov.u16 	%rs14, 1;
	st.local.u8 	[%rd22], %rs14;
	bra.uni 	BB5_16;

BB5_1055:
	setp.gt.s32	%p1296, %r59, -1;
	@%p1296 bra 	BB5_1058;

	cvt.rzi.f64.f64	%fd3569, %fd34;
	setp.neu.f64	%p1297, %fd3569, %fd34;
	selp.f64	%fd820, 0dFFF8000000000000, %fd820, %p1297;

BB5_1058:
	add.f64 	%fd5670, %fd813, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1694}, %fd5670;
	}
	and.b32  	%r1695, %r1694, 2146435072;
	setp.ne.s32	%p1300, %r1695, 2146435072;
	@%p1300 bra 	BB5_1059;

	setp.gtu.f64	%p1301, %fd814, 0d7FF0000000000000;
	@%p1301 bra 	BB5_1069;

	abs.f64 	%fd3570, %fd34;
	setp.gtu.f64	%p1302, %fd3570, 0d7FF0000000000000;
	@%p1302 bra 	BB5_1069;

	and.b32  	%r1696, %r47, 2147483647;
	setp.ne.s32	%p1303, %r1696, 2146435072;
	@%p1303 bra 	BB5_1064;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1697, %temp}, %fd34;
	}
	setp.eq.s32	%p1304, %r1697, 0;
	@%p1304 bra 	BB5_1068;
	bra.uni 	BB5_1064;

BB5_1068:
	setp.gt.f64	%p1307, %fd814, 0d3FF0000000000000;
	selp.b32	%r1706, 2146435072, 0, %p1307;
	xor.b32  	%r1707, %r1706, 2146435072;
	setp.lt.s32	%p1308, %r47, 0;
	selp.b32	%r1708, %r1707, %r1706, %p1308;
	setp.eq.f64	%p1309, %fd813, 0dBFF0000000000000;
	selp.b32	%r1709, 1072693248, %r1708, %p1309;
	mov.u32 	%r1710, 0;
	mov.b64 	%fd5670, {%r1710, %r1709};
	bra.uni 	BB5_1069;

BB5_169:
	mul.f64 	%fd6242, %fd109, %fd6244;
	ld.local.f64 	%fd243, [%rd23];
	setp.gtu.f64	%p374, %fd243, %fd112;
	@%p374 bra 	BB5_173;
	bra.uni 	BB5_170;

BB5_173:
	mov.f64 	%fd6246, 0d0000000000000000;
	// Callseq Start 63
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd6246;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd243;
	.param .b64 retval0;
	call.uni (retval0), 
	_Z3Tt_dd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3306, [retval0+0];
	
	//{
	}// Callseq End 63
	mul.f64 	%fd3307, %fd112, %fd3306;
	div.rn.f64 	%fd6243, %fd3307, %fd243;
	div.rn.f64 	%fd6245, %fd3306, %fd243;
	mov.f64 	%fd6247, %fd6246;
	bra.uni 	BB5_4312;

BB5_918:
	setp.gt.s32	%p1136, %r48, -1;
	@%p1136 bra 	BB5_921;

	cvt.rzi.f64.f64	%fd3527, %fd34;
	setp.neu.f64	%p1137, %fd3527, %fd34;
	selp.f64	%fd5645, 0dFFF8000000000000, %fd5645, %p1137;

BB5_921:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1488}, %fd35;
	}
	and.b32  	%r1489, %r1488, 2146435072;
	setp.ne.s32	%p1140, %r1489, 2146435072;
	@%p1140 bra 	BB5_922;

	setp.gtu.f64	%p1141, %fd712, 0d7FF0000000000000;
	mov.f64 	%fd5646, %fd35;
	@%p1141 bra 	BB5_932;

	abs.f64 	%fd3528, %fd34;
	setp.gtu.f64	%p1142, %fd3528, 0d7FF0000000000000;
	mov.f64 	%fd5646, %fd35;
	@%p1142 bra 	BB5_932;

	and.b32  	%r1490, %r47, 2147483647;
	setp.ne.s32	%p1143, %r1490, 2146435072;
	@%p1143 bra 	BB5_927;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1491, %temp}, %fd34;
	}
	setp.eq.s32	%p1144, %r1491, 0;
	@%p1144 bra 	BB5_931;
	bra.uni 	BB5_927;

BB5_931:
	setp.eq.f64	%p1147, %fd33, 0dBFF0000000000000;
	setp.gt.f64	%p1148, %fd712, 0d3FF0000000000000;
	selp.b32	%r1500, 2146435072, 0, %p1148;
	xor.b32  	%r1501, %r1500, 2146435072;
	setp.lt.s32	%p1149, %r47, 0;
	selp.b32	%r1502, %r1501, %r1500, %p1149;
	selp.b32	%r1503, 1072693248, %r1502, %p1147;
	mov.u32 	%r1504, 0;
	mov.b64 	%fd5646, {%r1504, %r1503};
	bra.uni 	BB5_932;

BB5_15:
	mov.u16 	%rs5, 1;
	st.local.u8 	[%rd22], %rs5;
	bra.uni 	BB5_16;

BB5_1059:
	mov.f64 	%fd5670, %fd820;

BB5_1069:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r60}, %fd42;
	}
	bfe.u32 	%r1711, %r60, 20, 11;
	add.s32 	%r1712, %r1711, -1012;
	mov.b64 	 %rd732, %fd42;
	shl.b64 	%rd54, %rd732, %r1712;
	setp.eq.s64	%p1310, %rd54, -9223372036854775808;
	abs.f64 	%fd825, %fd811;
	// Callseq Start 106
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd825;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd42;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd831, [retval0+0];
	
	//{
	}// Callseq End 106
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r61}, %fd811;
	}
	setp.lt.s32	%p1311, %r61, 0;
	and.pred  	%p50, %p1311, %p1310;
	@!%p50 bra 	BB5_1071;
	bra.uni 	BB5_1070;

BB5_1070:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1713}, %fd831;
	}
	xor.b32  	%r1714, %r1713, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1715, %temp}, %fd831;
	}
	mov.b64 	%fd831, {%r1715, %r1714};

BB5_1071:
	setp.eq.f64	%p1312, %fd811, 0d0000000000000000;
	@%p1312 bra 	BB5_1074;
	bra.uni 	BB5_1072;

BB5_1074:
	selp.b32	%r1716, %r61, 0, %p1310;
	or.b32  	%r1717, %r1716, 2146435072;
	setp.lt.s32	%p1316, %r60, 0;
	selp.b32	%r1718, %r1717, %r1716, %p1316;
	mov.u32 	%r1719, 0;
	mov.b64 	%fd831, {%r1719, %r1718};
	bra.uni 	BB5_1075;

BB5_922:
	mov.f64 	%fd5646, %fd5645;

BB5_932:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r49}, %fd37;
	}
	bfe.u32 	%r1505, %r49, 20, 11;
	add.s32 	%r1506, %r1505, -1012;
	mov.b64 	 %rd725, %fd37;
	shl.b64 	%rd47, %rd725, %r1506;
	setp.eq.s64	%p1150, %rd47, -9223372036854775808;
	abs.f64 	%fd722, %fd88;
	// Callseq Start 98
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd722;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd728, [retval0+0];
	
	//{
	}// Callseq End 98
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd88;
	}
	setp.lt.s32	%p1151, %r50, 0;
	and.pred  	%p42, %p1151, %p1150;
	@!%p42 bra 	BB5_934;
	bra.uni 	BB5_933;

BB5_933:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1507}, %fd728;
	}
	xor.b32  	%r1508, %r1507, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1509, %temp}, %fd728;
	}
	mov.b64 	%fd728, {%r1509, %r1508};

BB5_934:
	setp.eq.f64	%p1152, %fd88, 0d0000000000000000;
	@%p1152 bra 	BB5_937;
	bra.uni 	BB5_935;

BB5_937:
	selp.b32	%r1510, %r50, 0, %p1150;
	or.b32  	%r1511, %r1510, 2146435072;
	setp.lt.s32	%p1156, %r49, 0;
	selp.b32	%r1512, %r1511, %r1510, %p1156;
	mov.u32 	%r1513, 0;
	mov.b64 	%fd728, {%r1513, %r1512};
	bra.uni 	BB5_938;

BB5_1072:
	setp.gt.s32	%p1313, %r61, -1;
	@%p1313 bra 	BB5_1075;

	cvt.rzi.f64.f64	%fd3571, %fd42;
	setp.neu.f64	%p1314, %fd3571, %fd42;
	selp.f64	%fd831, 0dFFF8000000000000, %fd831, %p1314;

BB5_1075:
	add.f64 	%fd5673, %fd42, %fd811;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1720}, %fd5673;
	}
	and.b32  	%r1721, %r1720, 2146435072;
	setp.ne.s32	%p1317, %r1721, 2146435072;
	@%p1317 bra 	BB5_1076;

	setp.gtu.f64	%p1318, %fd825, 0d7FF0000000000000;
	@%p1318 bra 	BB5_1086;

	abs.f64 	%fd3572, %fd42;
	setp.gtu.f64	%p1319, %fd3572, 0d7FF0000000000000;
	@%p1319 bra 	BB5_1086;

	and.b32  	%r1722, %r60, 2147483647;
	setp.ne.s32	%p1320, %r1722, 2146435072;
	@%p1320 bra 	BB5_1081;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1723, %temp}, %fd42;
	}
	setp.eq.s32	%p1321, %r1723, 0;
	@%p1321 bra 	BB5_1085;
	bra.uni 	BB5_1081;

BB5_1085:
	setp.gt.f64	%p1324, %fd825, 0d3FF0000000000000;
	selp.b32	%r1732, 2146435072, 0, %p1324;
	xor.b32  	%r1733, %r1732, 2146435072;
	setp.lt.s32	%p1325, %r60, 0;
	selp.b32	%r1734, %r1733, %r1732, %p1325;
	setp.eq.f64	%p1326, %fd811, 0dBFF0000000000000;
	selp.b32	%r1735, 1072693248, %r1734, %p1326;
	mov.u32 	%r1736, 0;
	mov.b64 	%fd5673, {%r1736, %r1735};
	bra.uni 	BB5_1086;

BB5_935:
	setp.gt.s32	%p1153, %r50, -1;
	@%p1153 bra 	BB5_938;

	cvt.rzi.f64.f64	%fd3529, %fd37;
	setp.neu.f64	%p1154, %fd3529, %fd37;
	selp.f64	%fd728, 0dFFF8000000000000, %fd728, %p1154;

BB5_938:
	add.f64 	%fd5649, %fd37, %fd88;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1514}, %fd5649;
	}
	and.b32  	%r1515, %r1514, 2146435072;
	setp.ne.s32	%p1157, %r1515, 2146435072;
	@%p1157 bra 	BB5_939;

	setp.gtu.f64	%p1158, %fd722, 0d7FF0000000000000;
	@%p1158 bra 	BB5_949;

	abs.f64 	%fd3531, %fd37;
	setp.gtu.f64	%p1159, %fd3531, 0d7FF0000000000000;
	@%p1159 bra 	BB5_949;

	and.b32  	%r1516, %r49, 2147483647;
	setp.ne.s32	%p1160, %r1516, 2146435072;
	@%p1160 bra 	BB5_944;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1517, %temp}, %fd37;
	}
	setp.eq.s32	%p1161, %r1517, 0;
	@%p1161 bra 	BB5_948;
	bra.uni 	BB5_944;

BB5_948:
	setp.eq.f64	%p1164, %fd88, 0dBFF0000000000000;
	setp.gt.f64	%p1165, %fd722, 0d3FF0000000000000;
	selp.b32	%r1526, 2146435072, 0, %p1165;
	xor.b32  	%r1527, %r1526, 2146435072;
	setp.lt.s32	%p1166, %r49, 0;
	selp.b32	%r1528, %r1527, %r1526, %p1166;
	selp.b32	%r1529, 1072693248, %r1528, %p1164;
	mov.u32 	%r1530, 0;
	mov.b64 	%fd5649, {%r1530, %r1529};
	bra.uni 	BB5_949;

BB5_1076:
	mov.f64 	%fd5673, %fd831;

BB5_1086:
	setp.eq.f64	%p1327, %fd811, 0d3FF0000000000000;
	setp.eq.f64	%p1328, %fd42, 0d0000000000000000;
	or.pred  	%p1329, %p1327, %p1328;
	selp.f64	%fd3573, 0d3FF0000000000000, %fd5673, %p1329;
	setp.eq.f64	%p1330, %fd34, 0d0000000000000000;
	setp.eq.f64	%p1331, %fd813, 0d3FF0000000000000;
	or.pred  	%p1332, %p1331, %p1330;
	selp.f64	%fd3574, 0d3FF0000000000000, %fd5670, %p1332;
	mul.f64 	%fd3575, %fd36, %fd3574;
	mul.f64 	%fd836, %fd3575, %fd3573;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r62}, %fd41;
	}
	bfe.u32 	%r1737, %r62, 20, 11;
	add.s32 	%r1738, %r1737, -1012;
	mov.b64 	 %rd733, %fd41;
	shl.b64 	%rd55, %rd733, %r1738;
	setp.eq.s64	%p1333, %rd55, -9223372036854775808;
	// Callseq Start 107
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd814;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd41;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd842, [retval0+0];
	
	//{
	}// Callseq End 107
	and.pred  	%p51, %p1294, %p1333;
	@!%p51 bra 	BB5_1088;
	bra.uni 	BB5_1087;

BB5_1087:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1739}, %fd842;
	}
	xor.b32  	%r1740, %r1739, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1741, %temp}, %fd842;
	}
	mov.b64 	%fd842, {%r1741, %r1740};

BB5_1088:
	@%p1295 bra 	BB5_1091;
	bra.uni 	BB5_1089;

BB5_1091:
	selp.b32	%r1742, %r59, 0, %p1333;
	or.b32  	%r1743, %r1742, 2146435072;
	setp.lt.s32	%p1339, %r62, 0;
	selp.b32	%r1744, %r1743, %r1742, %p1339;
	mov.u32 	%r1745, 0;
	mov.b64 	%fd842, {%r1745, %r1744};
	bra.uni 	BB5_1092;

BB5_939:
	mov.f64 	%fd5649, %fd728;

BB5_949:
	setp.eq.f64	%p1167, %fd37, 0d0000000000000000;
	setp.eq.f64	%p1168, %fd88, 0d3FF0000000000000;
	or.pred  	%p1169, %p1168, %p1167;
	selp.f64	%fd3532, 0d3FF0000000000000, %fd5649, %p1169;
	setp.eq.f64	%p1170, %fd33, 0d3FF0000000000000;
	setp.eq.f64	%p1171, %fd34, 0d0000000000000000;
	or.pred  	%p1172, %p1170, %p1171;
	selp.f64	%fd3533, 0d3FF0000000000000, %fd5646, %p1172;
	mul.f64 	%fd3534, %fd92, %fd3533;
	mul.f64 	%fd734, %fd3534, %fd3532;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r51}, %fd39;
	}
	bfe.u32 	%r1531, %r51, 20, 11;
	add.s32 	%r1532, %r1531, -1012;
	mov.b64 	 %rd726, %fd39;
	shl.b64 	%rd48, %rd726, %r1532;
	setp.eq.s64	%p1173, %rd48, -9223372036854775808;
	// Callseq Start 99
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd712;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd39;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd740, [retval0+0];
	
	//{
	}// Callseq End 99
	and.pred  	%p43, %p1134, %p1173;
	@!%p43 bra 	BB5_951;
	bra.uni 	BB5_950;

BB5_950:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1533}, %fd740;
	}
	xor.b32  	%r1534, %r1533, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1535, %temp}, %fd740;
	}
	mov.b64 	%fd740, {%r1535, %r1534};

BB5_951:
	@%p1135 bra 	BB5_954;
	bra.uni 	BB5_952;

BB5_954:
	selp.b32	%r1536, %r48, 0, %p1173;
	or.b32  	%r1537, %r1536, 2146435072;
	setp.lt.s32	%p1179, %r51, 0;
	selp.b32	%r1538, %r1537, %r1536, %p1179;
	mov.u32 	%r1539, 0;
	mov.b64 	%fd740, {%r1539, %r1538};
	bra.uni 	BB5_955;

BB5_1089:
	setp.gt.s32	%p1336, %r59, -1;
	@%p1336 bra 	BB5_1092;

	cvt.rzi.f64.f64	%fd3576, %fd41;
	setp.neu.f64	%p1337, %fd3576, %fd41;
	selp.f64	%fd842, 0dFFF8000000000000, %fd842, %p1337;

BB5_1092:
	add.f64 	%fd5676, %fd813, %fd41;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1746}, %fd5676;
	}
	and.b32  	%r1747, %r1746, 2146435072;
	setp.ne.s32	%p1340, %r1747, 2146435072;
	@%p1340 bra 	BB5_1093;

	setp.gtu.f64	%p1341, %fd814, 0d7FF0000000000000;
	@%p1341 bra 	BB5_1103;

	abs.f64 	%fd3577, %fd41;
	setp.gtu.f64	%p1342, %fd3577, 0d7FF0000000000000;
	@%p1342 bra 	BB5_1103;

	and.b32  	%r1748, %r62, 2147483647;
	setp.ne.s32	%p1343, %r1748, 2146435072;
	@%p1343 bra 	BB5_1098;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1749, %temp}, %fd41;
	}
	setp.eq.s32	%p1344, %r1749, 0;
	@%p1344 bra 	BB5_1102;
	bra.uni 	BB5_1098;

BB5_1102:
	setp.gt.f64	%p1347, %fd814, 0d3FF0000000000000;
	selp.b32	%r1758, 2146435072, 0, %p1347;
	xor.b32  	%r1759, %r1758, 2146435072;
	setp.lt.s32	%p1348, %r62, 0;
	selp.b32	%r1760, %r1759, %r1758, %p1348;
	setp.eq.f64	%p1349, %fd813, 0dBFF0000000000000;
	selp.b32	%r1761, 1072693248, %r1760, %p1349;
	mov.u32 	%r1762, 0;
	mov.b64 	%fd5676, {%r1762, %r1761};
	bra.uni 	BB5_1103;

BB5_952:
	setp.gt.s32	%p1176, %r48, -1;
	@%p1176 bra 	BB5_955;

	cvt.rzi.f64.f64	%fd3535, %fd39;
	setp.neu.f64	%p1177, %fd3535, %fd39;
	selp.f64	%fd740, 0dFFF8000000000000, %fd740, %p1177;

BB5_955:
	add.f64 	%fd5652, %fd33, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1540}, %fd5652;
	}
	and.b32  	%r1541, %r1540, 2146435072;
	setp.ne.s32	%p1180, %r1541, 2146435072;
	@%p1180 bra 	BB5_956;

	setp.gtu.f64	%p1181, %fd712, 0d7FF0000000000000;
	@%p1181 bra 	BB5_966;

	abs.f64 	%fd3537, %fd39;
	setp.gtu.f64	%p1182, %fd3537, 0d7FF0000000000000;
	@%p1182 bra 	BB5_966;

	and.b32  	%r1542, %r51, 2147483647;
	setp.ne.s32	%p1183, %r1542, 2146435072;
	@%p1183 bra 	BB5_961;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1543, %temp}, %fd39;
	}
	setp.eq.s32	%p1184, %r1543, 0;
	@%p1184 bra 	BB5_965;
	bra.uni 	BB5_961;

BB5_965:
	setp.eq.f64	%p1187, %fd33, 0dBFF0000000000000;
	setp.gt.f64	%p1188, %fd712, 0d3FF0000000000000;
	selp.b32	%r1552, 2146435072, 0, %p1188;
	xor.b32  	%r1553, %r1552, 2146435072;
	setp.lt.s32	%p1189, %r51, 0;
	selp.b32	%r1554, %r1553, %r1552, %p1189;
	selp.b32	%r1555, 1072693248, %r1554, %p1187;
	mov.u32 	%r1556, 0;
	mov.b64 	%fd5652, {%r1556, %r1555};
	bra.uni 	BB5_966;

BB5_1093:
	mov.f64 	%fd5676, %fd842;

BB5_1103:
	setp.eq.f64	%p1350, %fd41, 0d0000000000000000;
	or.pred  	%p1352, %p1331, %p1350;
	selp.f64	%fd847, 0d3FF0000000000000, %fd5676, %p1352;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r63}, %fd36;
	}
	bfe.u32 	%r1763, %r63, 20, 11;
	add.s32 	%r1764, %r1763, -1012;
	mov.b64 	 %rd734, %fd36;
	shl.b64 	%rd56, %rd734, %r1764;
	setp.eq.s64	%p1353, %rd56, -9223372036854775808;
	// Callseq Start 108
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd825;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd853, [retval0+0];
	
	//{
	}// Callseq End 108
	and.pred  	%p52, %p1311, %p1353;
	@!%p52 bra 	BB5_1105;
	bra.uni 	BB5_1104;

BB5_1104:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1765}, %fd853;
	}
	xor.b32  	%r1766, %r1765, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1767, %temp}, %fd853;
	}
	mov.b64 	%fd853, {%r1767, %r1766};

BB5_1105:
	@%p1312 bra 	BB5_1108;
	bra.uni 	BB5_1106;

BB5_1108:
	selp.b32	%r1768, %r61, 0, %p1353;
	or.b32  	%r1769, %r1768, 2146435072;
	setp.lt.s32	%p1359, %r63, 0;
	selp.b32	%r1770, %r1769, %r1768, %p1359;
	mov.u32 	%r1771, 0;
	mov.b64 	%fd853, {%r1771, %r1770};
	bra.uni 	BB5_1109;

BB5_956:
	mov.f64 	%fd5652, %fd740;

BB5_966:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r52}, %fd36;
	}
	bfe.u32 	%r1557, %r52, 20, 11;
	add.s32 	%r1558, %r1557, -1012;
	mov.b64 	 %rd727, %fd36;
	shl.b64 	%rd49, %rd727, %r1558;
	setp.eq.s64	%p1190, %rd49, -9223372036854775808;
	// Callseq Start 100
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd722;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd751, [retval0+0];
	
	//{
	}// Callseq End 100
	and.pred  	%p44, %p1151, %p1190;
	@!%p44 bra 	BB5_968;
	bra.uni 	BB5_967;

BB5_967:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1559}, %fd751;
	}
	xor.b32  	%r1560, %r1559, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1561, %temp}, %fd751;
	}
	mov.b64 	%fd751, {%r1561, %r1560};

BB5_968:
	@%p1152 bra 	BB5_971;
	bra.uni 	BB5_969;

BB5_971:
	selp.b32	%r1562, %r50, 0, %p1190;
	or.b32  	%r1563, %r1562, 2146435072;
	setp.lt.s32	%p1196, %r52, 0;
	selp.b32	%r1564, %r1563, %r1562, %p1196;
	mov.u32 	%r1565, 0;
	mov.b64 	%fd751, {%r1565, %r1564};
	bra.uni 	BB5_972;

BB5_1106:
	setp.gt.s32	%p1356, %r61, -1;
	@%p1356 bra 	BB5_1109;

	cvt.rzi.f64.f64	%fd3578, %fd36;
	setp.neu.f64	%p1357, %fd3578, %fd36;
	selp.f64	%fd853, 0dFFF8000000000000, %fd853, %p1357;

BB5_1109:
	add.f64 	%fd5679, %fd36, %fd811;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1772}, %fd5679;
	}
	and.b32  	%r1773, %r1772, 2146435072;
	setp.ne.s32	%p1360, %r1773, 2146435072;
	@%p1360 bra 	BB5_1110;

	setp.gtu.f64	%p1361, %fd825, 0d7FF0000000000000;
	@%p1361 bra 	BB5_1120;

	abs.f64 	%fd3579, %fd36;
	setp.gtu.f64	%p1362, %fd3579, 0d7FF0000000000000;
	@%p1362 bra 	BB5_1120;

	and.b32  	%r1774, %r63, 2147483647;
	setp.ne.s32	%p1363, %r1774, 2146435072;
	@%p1363 bra 	BB5_1115;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1775, %temp}, %fd36;
	}
	setp.eq.s32	%p1364, %r1775, 0;
	@%p1364 bra 	BB5_1119;
	bra.uni 	BB5_1115;

BB5_1119:
	setp.gt.f64	%p1367, %fd825, 0d3FF0000000000000;
	selp.b32	%r1784, 2146435072, 0, %p1367;
	xor.b32  	%r1785, %r1784, 2146435072;
	setp.lt.s32	%p1368, %r63, 0;
	selp.b32	%r1786, %r1785, %r1784, %p1368;
	setp.eq.f64	%p1369, %fd811, 0dBFF0000000000000;
	selp.b32	%r1787, 1072693248, %r1786, %p1369;
	mov.u32 	%r1788, 0;
	mov.b64 	%fd5679, {%r1788, %r1787};
	bra.uni 	BB5_1120;

BB5_969:
	setp.gt.s32	%p1193, %r50, -1;
	@%p1193 bra 	BB5_972;

	cvt.rzi.f64.f64	%fd3538, %fd36;
	setp.neu.f64	%p1194, %fd3538, %fd36;
	selp.f64	%fd751, 0dFFF8000000000000, %fd751, %p1194;

BB5_972:
	add.f64 	%fd5655, %fd36, %fd88;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1566}, %fd5655;
	}
	and.b32  	%r1567, %r1566, 2146435072;
	setp.ne.s32	%p1197, %r1567, 2146435072;
	@%p1197 bra 	BB5_973;

	setp.gtu.f64	%p1198, %fd722, 0d7FF0000000000000;
	@%p1198 bra 	BB5_983;

	abs.f64 	%fd3540, %fd36;
	setp.gtu.f64	%p1199, %fd3540, 0d7FF0000000000000;
	@%p1199 bra 	BB5_983;

	and.b32  	%r1568, %r52, 2147483647;
	setp.ne.s32	%p1200, %r1568, 2146435072;
	@%p1200 bra 	BB5_978;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1569, %temp}, %fd36;
	}
	setp.eq.s32	%p1201, %r1569, 0;
	@%p1201 bra 	BB5_982;
	bra.uni 	BB5_978;

BB5_982:
	setp.eq.f64	%p1204, %fd88, 0dBFF0000000000000;
	setp.gt.f64	%p1205, %fd722, 0d3FF0000000000000;
	selp.b32	%r1578, 2146435072, 0, %p1205;
	xor.b32  	%r1579, %r1578, 2146435072;
	setp.lt.s32	%p1206, %r52, 0;
	selp.b32	%r1580, %r1579, %r1578, %p1206;
	selp.b32	%r1581, 1072693248, %r1580, %p1204;
	mov.u32 	%r1582, 0;
	mov.b64 	%fd5655, {%r1582, %r1581};
	bra.uni 	BB5_983;

BB5_1110:
	mov.f64 	%fd5679, %fd853;

BB5_1120:
	setp.eq.f64	%p1370, %fd36, 0d0000000000000000;
	or.pred  	%p1372, %p1327, %p1370;
	selp.f64	%fd3580, 0d3FF0000000000000, %fd5679, %p1372;
	mul.f64 	%fd3581, %fd34, %fd847;
	mul.f64 	%fd3582, %fd3581, %fd3580;
	sub.f64 	%fd858, %fd836, %fd3582;
	ld.const.f64 	%fd5687, [gam_t];
	sub.f64 	%fd860, %fd3213, %fd810;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r64}, %fd860;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd45;
	}
	bfe.u32 	%r1789, %r65, 20, 11;
	add.s32 	%r1790, %r1789, -1012;
	mov.b64 	 %rd735, %fd45;
	shl.b64 	%rd57, %rd735, %r1790;
	setp.eq.s64	%p1373, %rd57, -9223372036854775808;
	abs.f64 	%fd861, %fd860;
	// Callseq Start 109
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd861;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd45;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd867, [retval0+0];
	
	//{
	}// Callseq End 109
	setp.lt.s32	%p1374, %r64, 0;
	and.pred  	%p53, %p1374, %p1373;
	@!%p53 bra 	BB5_1122;
	bra.uni 	BB5_1121;

BB5_1121:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1791}, %fd867;
	}
	xor.b32  	%r1792, %r1791, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1793, %temp}, %fd867;
	}
	mov.b64 	%fd867, {%r1793, %r1792};

BB5_1122:
	setp.eq.f64	%p1375, %fd860, 0d0000000000000000;
	@%p1375 bra 	BB5_1125;
	bra.uni 	BB5_1123;

BB5_1125:
	selp.b32	%r1794, %r64, 0, %p1373;
	or.b32  	%r1795, %r1794, 2146435072;
	setp.lt.s32	%p1379, %r65, 0;
	selp.b32	%r1796, %r1795, %r1794, %p1379;
	mov.u32 	%r1797, 0;
	mov.b64 	%fd867, {%r1797, %r1796};
	bra.uni 	BB5_1126;

BB5_973:
	mov.f64 	%fd5655, %fd751;

BB5_983:
	setp.eq.f64	%p1207, %fd36, 0d0000000000000000;
	or.pred  	%p1209, %p1168, %p1207;
	selp.f64	%fd3541, 0d3FF0000000000000, %fd5655, %p1209;
	setp.eq.f64	%p1211, %fd39, 0d0000000000000000;
	or.pred  	%p1212, %p1170, %p1211;
	selp.f64	%fd3542, 0d3FF0000000000000, %fd5652, %p1212;
	mul.f64 	%fd3543, %fd38, %fd3542;
	mul.f64 	%fd757, %fd3543, %fd3541;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r53}, %fd41;
	}
	bfe.u32 	%r1583, %r53, 20, 11;
	add.s32 	%r1584, %r1583, -1012;
	mov.b64 	 %rd728, %fd41;
	shl.b64 	%rd50, %rd728, %r1584;
	setp.eq.s64	%p1213, %rd50, -9223372036854775808;
	// Callseq Start 101
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd712;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd41;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd763, [retval0+0];
	
	//{
	}// Callseq End 101
	and.pred  	%p45, %p1134, %p1213;
	@!%p45 bra 	BB5_985;
	bra.uni 	BB5_984;

BB5_984:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1585}, %fd763;
	}
	xor.b32  	%r1586, %r1585, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1587, %temp}, %fd763;
	}
	mov.b64 	%fd763, {%r1587, %r1586};

BB5_985:
	@%p1135 bra 	BB5_988;
	bra.uni 	BB5_986;

BB5_988:
	selp.b32	%r1588, %r48, 0, %p1213;
	or.b32  	%r1589, %r1588, 2146435072;
	setp.lt.s32	%p1219, %r53, 0;
	selp.b32	%r1590, %r1589, %r1588, %p1219;
	mov.u32 	%r1591, 0;
	mov.b64 	%fd763, {%r1591, %r1590};
	bra.uni 	BB5_989;

BB5_1123:
	setp.gt.s32	%p1376, %r64, -1;
	@%p1376 bra 	BB5_1126;

	cvt.rzi.f64.f64	%fd3584, %fd45;
	setp.neu.f64	%p1377, %fd3584, %fd45;
	selp.f64	%fd867, 0dFFF8000000000000, %fd867, %p1377;

BB5_1126:
	add.f64 	%fd5682, %fd860, %fd45;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1798}, %fd5682;
	}
	and.b32  	%r1799, %r1798, 2146435072;
	setp.ne.s32	%p1380, %r1799, 2146435072;
	@%p1380 bra 	BB5_1127;

	setp.gtu.f64	%p1381, %fd861, 0d7FF0000000000000;
	@%p1381 bra 	BB5_1137;

	abs.f64 	%fd3585, %fd45;
	setp.gtu.f64	%p1382, %fd3585, 0d7FF0000000000000;
	@%p1382 bra 	BB5_1137;

	and.b32  	%r1800, %r65, 2147483647;
	setp.ne.s32	%p1383, %r1800, 2146435072;
	@%p1383 bra 	BB5_1132;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1801, %temp}, %fd45;
	}
	setp.eq.s32	%p1384, %r1801, 0;
	@%p1384 bra 	BB5_1136;
	bra.uni 	BB5_1132;

BB5_1136:
	setp.gt.f64	%p1387, %fd861, 0d3FF0000000000000;
	selp.b32	%r1810, 2146435072, 0, %p1387;
	xor.b32  	%r1811, %r1810, 2146435072;
	setp.lt.s32	%p1388, %r65, 0;
	selp.b32	%r1812, %r1811, %r1810, %p1388;
	setp.eq.f64	%p1389, %fd860, 0dBFF0000000000000;
	selp.b32	%r1813, 1072693248, %r1812, %p1389;
	mov.u32 	%r1814, 0;
	mov.b64 	%fd5682, {%r1814, %r1813};
	bra.uni 	BB5_1137;

BB5_986:
	setp.gt.s32	%p1216, %r48, -1;
	@%p1216 bra 	BB5_989;

	cvt.rzi.f64.f64	%fd3544, %fd41;
	setp.neu.f64	%p1217, %fd3544, %fd41;
	selp.f64	%fd763, 0dFFF8000000000000, %fd763, %p1217;

BB5_989:
	add.f64 	%fd5658, %fd33, %fd41;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1592}, %fd5658;
	}
	and.b32  	%r1593, %r1592, 2146435072;
	setp.ne.s32	%p1220, %r1593, 2146435072;
	@%p1220 bra 	BB5_990;

	setp.gtu.f64	%p1221, %fd712, 0d7FF0000000000000;
	@%p1221 bra 	BB5_1000;

	abs.f64 	%fd3546, %fd41;
	setp.gtu.f64	%p1222, %fd3546, 0d7FF0000000000000;
	@%p1222 bra 	BB5_1000;

	and.b32  	%r1594, %r53, 2147483647;
	setp.ne.s32	%p1223, %r1594, 2146435072;
	@%p1223 bra 	BB5_995;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1595, %temp}, %fd41;
	}
	setp.eq.s32	%p1224, %r1595, 0;
	@%p1224 bra 	BB5_999;
	bra.uni 	BB5_995;

BB5_999:
	setp.eq.f64	%p1227, %fd33, 0dBFF0000000000000;
	setp.gt.f64	%p1228, %fd712, 0d3FF0000000000000;
	selp.b32	%r1604, 2146435072, 0, %p1228;
	xor.b32  	%r1605, %r1604, 2146435072;
	setp.lt.s32	%p1229, %r53, 0;
	selp.b32	%r1606, %r1605, %r1604, %p1229;
	selp.b32	%r1607, 1072693248, %r1606, %p1227;
	mov.u32 	%r1608, 0;
	mov.b64 	%fd5658, {%r1608, %r1607};
	bra.uni 	BB5_1000;

BB5_1127:
	mov.f64 	%fd5682, %fd867;

BB5_1137:
	setp.eq.f64	%p1390, %fd45, 0d0000000000000000;
	setp.eq.f64	%p1391, %fd860, 0d3FF0000000000000;
	or.pred  	%p1392, %p1391, %p1390;
	selp.f64	%fd872, 0d3FF0000000000000, %fd5682, %p1392;
	add.f64 	%fd873, %fd810, %fd96;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r66}, %fd873;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r67}, %fd43;
	}
	bfe.u32 	%r1815, %r67, 20, 11;
	add.s32 	%r1816, %r1815, -1012;
	mov.b64 	 %rd736, %fd43;
	shl.b64 	%rd58, %rd736, %r1816;
	setp.eq.s64	%p1393, %rd58, -9223372036854775808;
	abs.f64 	%fd874, %fd873;
	// Callseq Start 110
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd874;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd43;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd880, [retval0+0];
	
	//{
	}// Callseq End 110
	setp.lt.s32	%p1394, %r66, 0;
	and.pred  	%p54, %p1394, %p1393;
	@!%p54 bra 	BB5_1139;
	bra.uni 	BB5_1138;

BB5_1138:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1817}, %fd880;
	}
	xor.b32  	%r1818, %r1817, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1819, %temp}, %fd880;
	}
	mov.b64 	%fd880, {%r1819, %r1818};

BB5_1139:
	setp.eq.f64	%p1395, %fd873, 0d0000000000000000;
	@%p1395 bra 	BB5_1142;
	bra.uni 	BB5_1140;

BB5_1142:
	selp.b32	%r1820, %r66, 0, %p1393;
	or.b32  	%r1821, %r1820, 2146435072;
	setp.lt.s32	%p1399, %r67, 0;
	selp.b32	%r1822, %r1821, %r1820, %p1399;
	mov.u32 	%r1823, 0;
	mov.b64 	%fd880, {%r1823, %r1822};
	bra.uni 	BB5_1143;

BB5_990:
	mov.f64 	%fd5658, %fd763;

BB5_1000:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r54}, %fd42;
	}
	bfe.u32 	%r1609, %r54, 20, 11;
	add.s32 	%r1610, %r1609, -1012;
	mov.b64 	 %rd729, %fd42;
	shl.b64 	%rd51, %rd729, %r1610;
	setp.eq.s64	%p1230, %rd51, -9223372036854775808;
	// Callseq Start 102
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd722;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd42;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd774, [retval0+0];
	
	//{
	}// Callseq End 102
	and.pred  	%p46, %p1151, %p1230;
	@!%p46 bra 	BB5_1002;
	bra.uni 	BB5_1001;

BB5_1001:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1611}, %fd774;
	}
	xor.b32  	%r1612, %r1611, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1613, %temp}, %fd774;
	}
	mov.b64 	%fd774, {%r1613, %r1612};

BB5_1002:
	@%p1152 bra 	BB5_1005;
	bra.uni 	BB5_1003;

BB5_1005:
	selp.b32	%r1614, %r50, 0, %p1230;
	or.b32  	%r1615, %r1614, 2146435072;
	setp.lt.s32	%p1236, %r54, 0;
	selp.b32	%r1616, %r1615, %r1614, %p1236;
	mov.u32 	%r1617, 0;
	mov.b64 	%fd774, {%r1617, %r1616};
	bra.uni 	BB5_1006;

BB5_1140:
	setp.gt.s32	%p1396, %r66, -1;
	@%p1396 bra 	BB5_1143;

	cvt.rzi.f64.f64	%fd3587, %fd43;
	setp.neu.f64	%p1397, %fd3587, %fd43;
	selp.f64	%fd880, 0dFFF8000000000000, %fd880, %p1397;

BB5_1143:
	add.f64 	%fd5685, %fd43, %fd873;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1824}, %fd5685;
	}
	and.b32  	%r1825, %r1824, 2146435072;
	setp.ne.s32	%p1400, %r1825, 2146435072;
	@%p1400 bra 	BB5_1144;

	setp.gtu.f64	%p1401, %fd874, 0d7FF0000000000000;
	@%p1401 bra 	BB5_1154;

	abs.f64 	%fd3588, %fd43;
	setp.gtu.f64	%p1402, %fd3588, 0d7FF0000000000000;
	@%p1402 bra 	BB5_1154;

	and.b32  	%r1826, %r67, 2147483647;
	setp.ne.s32	%p1403, %r1826, 2146435072;
	@%p1403 bra 	BB5_1149;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1827, %temp}, %fd43;
	}
	setp.eq.s32	%p1404, %r1827, 0;
	@%p1404 bra 	BB5_1153;
	bra.uni 	BB5_1149;

BB5_1153:
	setp.gt.f64	%p1407, %fd874, 0d3FF0000000000000;
	selp.b32	%r1836, 2146435072, 0, %p1407;
	xor.b32  	%r1837, %r1836, 2146435072;
	setp.lt.s32	%p1408, %r67, 0;
	selp.b32	%r1838, %r1837, %r1836, %p1408;
	setp.eq.f64	%p1409, %fd873, 0dBFF0000000000000;
	selp.b32	%r1839, 1072693248, %r1838, %p1409;
	mov.u32 	%r1840, 0;
	mov.b64 	%fd5685, {%r1840, %r1839};
	bra.uni 	BB5_1154;

BB5_1003:
	setp.gt.s32	%p1233, %r50, -1;
	@%p1233 bra 	BB5_1006;

	cvt.rzi.f64.f64	%fd3547, %fd42;
	setp.neu.f64	%p1234, %fd3547, %fd42;
	selp.f64	%fd774, 0dFFF8000000000000, %fd774, %p1234;

BB5_1006:
	add.f64 	%fd5661, %fd42, %fd88;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1618}, %fd5661;
	}
	and.b32  	%r1619, %r1618, 2146435072;
	setp.ne.s32	%p1237, %r1619, 2146435072;
	@%p1237 bra 	BB5_1007;

	setp.gtu.f64	%p1238, %fd722, 0d7FF0000000000000;
	@%p1238 bra 	BB5_1017;

	abs.f64 	%fd3549, %fd42;
	setp.gtu.f64	%p1239, %fd3549, 0d7FF0000000000000;
	@%p1239 bra 	BB5_1017;

	and.b32  	%r1620, %r54, 2147483647;
	setp.ne.s32	%p1240, %r1620, 2146435072;
	@%p1240 bra 	BB5_1012;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1621, %temp}, %fd42;
	}
	setp.eq.s32	%p1241, %r1621, 0;
	@%p1241 bra 	BB5_1016;
	bra.uni 	BB5_1012;

BB5_1016:
	setp.eq.f64	%p1244, %fd88, 0dBFF0000000000000;
	setp.gt.f64	%p1245, %fd722, 0d3FF0000000000000;
	selp.b32	%r1630, 2146435072, 0, %p1245;
	xor.b32  	%r1631, %r1630, 2146435072;
	setp.lt.s32	%p1246, %r54, 0;
	selp.b32	%r1632, %r1631, %r1630, %p1246;
	selp.b32	%r1633, 1072693248, %r1632, %p1244;
	mov.u32 	%r1634, 0;
	mov.b64 	%fd5661, {%r1634, %r1633};
	bra.uni 	BB5_1017;

BB5_1144:
	mov.f64 	%fd5685, %fd880;

BB5_1154:
	setp.eq.f64	%p1410, %fd43, 0d0000000000000000;
	setp.eq.f64	%p1411, %fd873, 0d3FF0000000000000;
	or.pred  	%p1412, %p1411, %p1410;
	selp.f64	%fd3589, 0d3FF0000000000000, %fd5685, %p1412;
	mul.f64 	%fd3590, %fd5687, %fd872;
	ld.const.f64 	%fd3591, [pMtn];
	fma.rn.f64 	%fd3592, %fd3590, %fd3589, %fd3591;
	div.rn.f64 	%fd3593, %fd5686, %fd31;
	mul.f64 	%fd3594, %fd3593, %fd858;
	mul.f64 	%fd3595, %fd3594, %fd3592;
	mul.f64 	%fd3596, %fd109, %fd3595;
	div.rn.f64 	%fd6242, %fd3596, %fd709;
	div.rn.f64 	%fd6244, %fd3595, %fd709;
	bra.uni 	BB5_1155;

BB5_1007:
	mov.f64 	%fd5661, %fd774;

BB5_1017:
	setp.eq.f64	%p1247, %fd42, 0d0000000000000000;
	or.pred  	%p1249, %p1168, %p1247;
	selp.f64	%fd3550, 0d3FF0000000000000, %fd5661, %p1249;
	setp.eq.f64	%p1251, %fd41, 0d0000000000000000;
	or.pred  	%p1252, %p1170, %p1251;
	selp.f64	%fd3551, 0d3FF0000000000000, %fd5658, %p1252;
	mul.f64 	%fd3552, %fd40, %fd3551;
	mul.f64 	%fd780, %fd3552, %fd3550;
	div.rn.f64 	%fd782, %fd710, %fd64;
	sub.f64 	%fd783, %fd3213, %fd782;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r55}, %fd783;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r56}, %fd45;
	}
	bfe.u32 	%r1635, %r56, 20, 11;
	add.s32 	%r1636, %r1635, -1012;
	mov.b64 	 %rd730, %fd45;
	shl.b64 	%rd52, %rd730, %r1636;
	setp.eq.s64	%p1253, %rd52, -9223372036854775808;
	abs.f64 	%fd784, %fd783;
	// Callseq Start 103
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd784;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd45;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd790, [retval0+0];
	
	//{
	}// Callseq End 103
	setp.lt.s32	%p1254, %r55, 0;
	and.pred  	%p47, %p1254, %p1253;
	@!%p47 bra 	BB5_1019;
	bra.uni 	BB5_1018;

BB5_1018:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1637}, %fd790;
	}
	xor.b32  	%r1638, %r1637, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1639, %temp}, %fd790;
	}
	mov.b64 	%fd790, {%r1639, %r1638};

BB5_1019:
	setp.eq.f64	%p1255, %fd783, 0d0000000000000000;
	@%p1255 bra 	BB5_1022;
	bra.uni 	BB5_1020;

BB5_1022:
	selp.b32	%r1640, %r55, 0, %p1253;
	or.b32  	%r1641, %r1640, 2146435072;
	setp.lt.s32	%p1259, %r56, 0;
	selp.b32	%r1642, %r1641, %r1640, %p1259;
	mov.u32 	%r1643, 0;
	mov.b64 	%fd790, {%r1643, %r1642};
	bra.uni 	BB5_1023;

BB5_1020:
	setp.gt.s32	%p1256, %r55, -1;
	@%p1256 bra 	BB5_1023;

	cvt.rzi.f64.f64	%fd3554, %fd45;
	setp.neu.f64	%p1257, %fd3554, %fd45;
	selp.f64	%fd790, 0dFFF8000000000000, %fd790, %p1257;

BB5_1023:
	add.f64 	%fd5664, %fd783, %fd45;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1644}, %fd5664;
	}
	and.b32  	%r1645, %r1644, 2146435072;
	setp.ne.s32	%p1260, %r1645, 2146435072;
	@%p1260 bra 	BB5_1024;

	setp.gtu.f64	%p1261, %fd784, 0d7FF0000000000000;
	@%p1261 bra 	BB5_1034;

	abs.f64 	%fd3555, %fd45;
	setp.gtu.f64	%p1262, %fd3555, 0d7FF0000000000000;
	@%p1262 bra 	BB5_1034;

	and.b32  	%r1646, %r56, 2147483647;
	setp.ne.s32	%p1263, %r1646, 2146435072;
	@%p1263 bra 	BB5_1029;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1647, %temp}, %fd45;
	}
	setp.eq.s32	%p1264, %r1647, 0;
	@%p1264 bra 	BB5_1033;
	bra.uni 	BB5_1029;

BB5_1033:
	setp.gt.f64	%p1267, %fd784, 0d3FF0000000000000;
	selp.b32	%r1656, 2146435072, 0, %p1267;
	xor.b32  	%r1657, %r1656, 2146435072;
	setp.lt.s32	%p1268, %r56, 0;
	selp.b32	%r1658, %r1657, %r1656, %p1268;
	setp.eq.f64	%p1269, %fd783, 0dBFF0000000000000;
	selp.b32	%r1659, 1072693248, %r1658, %p1269;
	mov.u32 	%r1660, 0;
	mov.b64 	%fd5664, {%r1660, %r1659};
	bra.uni 	BB5_1034;

BB5_1024:
	mov.f64 	%fd5664, %fd790;

BB5_1034:
	setp.eq.f64	%p1270, %fd45, 0d0000000000000000;
	setp.eq.f64	%p1271, %fd783, 0d3FF0000000000000;
	or.pred  	%p1272, %p1271, %p1270;
	selp.f64	%fd795, 0d3FF0000000000000, %fd5664, %p1272;
	add.f64 	%fd796, %fd782, %fd96;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r57}, %fd796;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r58}, %fd43;
	}
	bfe.u32 	%r1661, %r58, 20, 11;
	add.s32 	%r1662, %r1661, -1012;
	mov.b64 	 %rd731, %fd43;
	shl.b64 	%rd53, %rd731, %r1662;
	setp.eq.s64	%p1273, %rd53, -9223372036854775808;
	abs.f64 	%fd797, %fd796;
	// Callseq Start 104
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd797;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd43;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd803, [retval0+0];
	
	//{
	}// Callseq End 104
	setp.lt.s32	%p1274, %r57, 0;
	and.pred  	%p48, %p1274, %p1273;
	@!%p48 bra 	BB5_1036;
	bra.uni 	BB5_1035;

BB5_1035:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1663}, %fd803;
	}
	xor.b32  	%r1664, %r1663, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1665, %temp}, %fd803;
	}
	mov.b64 	%fd803, {%r1665, %r1664};

BB5_1036:
	setp.eq.f64	%p1275, %fd796, 0d0000000000000000;
	@%p1275 bra 	BB5_1039;
	bra.uni 	BB5_1037;

BB5_1039:
	selp.b32	%r1666, %r57, 0, %p1273;
	or.b32  	%r1667, %r1666, 2146435072;
	setp.lt.s32	%p1279, %r58, 0;
	selp.b32	%r1668, %r1667, %r1666, %p1279;
	mov.u32 	%r1669, 0;
	mov.b64 	%fd803, {%r1669, %r1668};
	bra.uni 	BB5_1040;

BB5_1037:
	setp.gt.s32	%p1276, %r57, -1;
	@%p1276 bra 	BB5_1040;

	cvt.rzi.f64.f64	%fd3557, %fd43;
	setp.neu.f64	%p1277, %fd3557, %fd43;
	selp.f64	%fd803, 0dFFF8000000000000, %fd803, %p1277;

BB5_1040:
	add.f64 	%fd5667, %fd43, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1670}, %fd5667;
	}
	and.b32  	%r1671, %r1670, 2146435072;
	setp.ne.s32	%p1280, %r1671, 2146435072;
	@%p1280 bra 	BB5_1041;

	setp.gtu.f64	%p1281, %fd797, 0d7FF0000000000000;
	@%p1281 bra 	BB5_1051;

	abs.f64 	%fd3558, %fd43;
	setp.gtu.f64	%p1282, %fd3558, 0d7FF0000000000000;
	@%p1282 bra 	BB5_1051;

	and.b32  	%r1672, %r58, 2147483647;
	setp.ne.s32	%p1283, %r1672, 2146435072;
	@%p1283 bra 	BB5_1046;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1673, %temp}, %fd43;
	}
	setp.eq.s32	%p1284, %r1673, 0;
	@%p1284 bra 	BB5_1050;
	bra.uni 	BB5_1046;

BB5_1050:
	setp.gt.f64	%p1287, %fd797, 0d3FF0000000000000;
	selp.b32	%r1682, 2146435072, 0, %p1287;
	xor.b32  	%r1683, %r1682, 2146435072;
	setp.lt.s32	%p1288, %r58, 0;
	selp.b32	%r1684, %r1683, %r1682, %p1288;
	setp.eq.f64	%p1289, %fd796, 0dBFF0000000000000;
	selp.b32	%r1685, 1072693248, %r1684, %p1289;
	mov.u32 	%r1686, 0;
	mov.b64 	%fd5667, {%r1686, %r1685};
	bra.uni 	BB5_1051;

BB5_1041:
	mov.f64 	%fd5667, %fd803;

BB5_1051:
	setp.eq.f64	%p1290, %fd43, 0d0000000000000000;
	setp.eq.f64	%p1291, %fd796, 0d3FF0000000000000;
	or.pred  	%p1292, %p1291, %p1290;
	selp.f64	%fd3559, 0d3FF0000000000000, %fd5667, %p1292;
	mul.f64 	%fd3560, %fd65, %fd795;
	ld.const.f64 	%fd3561, [pMtn];
	fma.rn.f64 	%fd3562, %fd3560, %fd3559, %fd3561;
	add.f64 	%fd3563, %fd734, %fd757;
	sub.f64 	%fd3564, %fd3563, %fd780;
	div.rn.f64 	%fd3565, %fd5686, %fd91;
	mul.f64 	%fd3566, %fd3565, %fd3564;
	mul.f64 	%fd6244, %fd3566, %fd3562;
	mul.f64 	%fd6242, %fd109, %fd6244;
	mov.f64 	%fd5687, %fd65;

BB5_1155:
	div.rn.f64 	%fd3597, %fd112, %fd64;
	sub.f64 	%fd891, %fd3213, %fd3597;
	add.f64 	%fd892, %fd3597, %fd96;
	div.rn.f64 	%fd893, %fd5687, %fd64;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r68}, %fd891;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r69}, %fd45;
	}
	bfe.u32 	%r1841, %r69, 20, 11;
	add.s32 	%r1842, %r1841, -1012;
	mov.b64 	 %rd737, %fd45;
	shl.b64 	%rd59, %rd737, %r1842;
	setp.eq.s64	%p1413, %rd59, -9223372036854775808;
	abs.f64 	%fd894, %fd891;
	// Callseq Start 111
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd894;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd45;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd967, [retval0+0];
	
	//{
	}// Callseq End 111
	setp.lt.s32	%p1414, %r68, 0;
	and.pred  	%p55, %p1414, %p1413;
	mov.f64 	%fd5691, %fd967;
	@!%p55 bra 	BB5_1157;
	bra.uni 	BB5_1156;

BB5_1156:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1843}, %fd967;
	}
	xor.b32  	%r1844, %r1843, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1845, %temp}, %fd967;
	}
	mov.b64 	%fd5691, {%r1845, %r1844};

BB5_1157:
	setp.eq.f64	%p1415, %fd891, 0d0000000000000000;
	@%p1415 bra 	BB5_1160;
	bra.uni 	BB5_1158;

BB5_1160:
	selp.b32	%r1846, %r68, 0, %p1413;
	or.b32  	%r1847, %r1846, 2146435072;
	setp.lt.s32	%p1419, %r69, 0;
	selp.b32	%r1848, %r1847, %r1846, %p1419;
	mov.u32 	%r1849, 0;
	mov.b64 	%fd5691, {%r1849, %r1848};
	bra.uni 	BB5_1161;

BB5_1158:
	setp.gt.s32	%p1416, %r68, -1;
	@%p1416 bra 	BB5_1161;

	cvt.rzi.f64.f64	%fd3599, %fd45;
	setp.neu.f64	%p1417, %fd3599, %fd45;
	selp.f64	%fd5691, 0dFFF8000000000000, %fd5691, %p1417;

BB5_1161:
	add.f64 	%fd5710, %fd891, %fd45;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1850}, %fd5710;
	}
	and.b32  	%r70, %r1850, 2146435072;
	setp.ne.s32	%p1420, %r70, 2146435072;
	@%p1420 bra 	BB5_1162;

	setp.gtu.f64	%p1421, %fd894, 0d7FF0000000000000;
	mov.f64 	%fd5692, %fd5710;
	@%p1421 bra 	BB5_1172;

	abs.f64 	%fd3600, %fd45;
	setp.gtu.f64	%p1422, %fd3600, 0d7FF0000000000000;
	mov.f64 	%fd5692, %fd5710;
	@%p1422 bra 	BB5_1172;

	and.b32  	%r1851, %r69, 2147483647;
	setp.ne.s32	%p1423, %r1851, 2146435072;
	@%p1423 bra 	BB5_1167;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1852, %temp}, %fd45;
	}
	setp.eq.s32	%p1424, %r1852, 0;
	@%p1424 bra 	BB5_1171;
	bra.uni 	BB5_1167;

BB5_1171:
	setp.gt.f64	%p1427, %fd894, 0d3FF0000000000000;
	selp.b32	%r1861, 2146435072, 0, %p1427;
	xor.b32  	%r1862, %r1861, 2146435072;
	setp.lt.s32	%p1428, %r69, 0;
	selp.b32	%r1863, %r1862, %r1861, %p1428;
	setp.eq.f64	%p1429, %fd891, 0dBFF0000000000000;
	selp.b32	%r1864, 1072693248, %r1863, %p1429;
	mov.u32 	%r1865, 0;
	mov.b64 	%fd5692, {%r1865, %r1864};
	bra.uni 	BB5_1172;

BB5_1162:
	mov.f64 	%fd5692, %fd5691;

BB5_1172:
	setp.eq.f64	%p1430, %fd891, 0d3FF0000000000000;
	setp.eq.f64	%p1431, %fd45, 0d0000000000000000;
	or.pred  	%p56, %p1430, %p1431;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd44;
	}
	bfe.u32 	%r1866, %r71, 20, 11;
	add.s32 	%r1867, %r1866, -1012;
	mov.b64 	 %rd738, %fd44;
	shl.b64 	%rd60, %rd738, %r1867;
	setp.eq.s64	%p1432, %rd60, -9223372036854775808;
	abs.f64 	%fd905, %fd892;
	// Callseq Start 112
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd905;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd44;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1015, [retval0+0];
	
	//{
	}// Callseq End 112
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r72}, %fd892;
	}
	setp.lt.s32	%p1433, %r72, 0;
	and.pred  	%p57, %p1433, %p1432;
	mov.f64 	%fd5694, %fd1015;
	@!%p57 bra 	BB5_1174;
	bra.uni 	BB5_1173;

BB5_1173:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1868}, %fd1015;
	}
	xor.b32  	%r1869, %r1868, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1870, %temp}, %fd1015;
	}
	mov.b64 	%fd5694, {%r1870, %r1869};

BB5_1174:
	setp.eq.f64	%p1434, %fd892, 0d0000000000000000;
	@%p1434 bra 	BB5_1177;
	bra.uni 	BB5_1175;

BB5_1177:
	selp.b32	%r1871, %r72, 0, %p1432;
	or.b32  	%r1872, %r1871, 2146435072;
	setp.lt.s32	%p1438, %r71, 0;
	selp.b32	%r1873, %r1872, %r1871, %p1438;
	mov.u32 	%r1874, 0;
	mov.b64 	%fd5694, {%r1874, %r1873};
	bra.uni 	BB5_1178;

BB5_1175:
	setp.gt.s32	%p1435, %r72, -1;
	@%p1435 bra 	BB5_1178;

	cvt.rzi.f64.f64	%fd3601, %fd44;
	setp.neu.f64	%p1436, %fd3601, %fd44;
	selp.f64	%fd5694, 0dFFF8000000000000, %fd5694, %p1436;

BB5_1178:
	add.f64 	%fd5725, %fd44, %fd892;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1875}, %fd5725;
	}
	and.b32  	%r73, %r1875, 2146435072;
	setp.ne.s32	%p1439, %r73, 2146435072;
	@%p1439 bra 	BB5_1179;

	setp.gtu.f64	%p1440, %fd905, 0d7FF0000000000000;
	mov.f64 	%fd5695, %fd5725;
	@%p1440 bra 	BB5_1189;

	abs.f64 	%fd3602, %fd44;
	setp.gtu.f64	%p1441, %fd3602, 0d7FF0000000000000;
	mov.f64 	%fd5695, %fd5725;
	@%p1441 bra 	BB5_1189;

	and.b32  	%r1876, %r71, 2147483647;
	setp.ne.s32	%p1442, %r1876, 2146435072;
	@%p1442 bra 	BB5_1184;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1877, %temp}, %fd44;
	}
	setp.eq.s32	%p1443, %r1877, 0;
	@%p1443 bra 	BB5_1188;
	bra.uni 	BB5_1184;

BB5_1188:
	setp.gt.f64	%p1446, %fd905, 0d3FF0000000000000;
	selp.b32	%r1886, 2146435072, 0, %p1446;
	xor.b32  	%r1887, %r1886, 2146435072;
	setp.lt.s32	%p1447, %r71, 0;
	selp.b32	%r1888, %r1887, %r1886, %p1447;
	setp.eq.f64	%p1448, %fd892, 0dBFF0000000000000;
	selp.b32	%r1889, 1072693248, %r1888, %p1448;
	mov.u32 	%r1890, 0;
	mov.b64 	%fd5695, {%r1890, %r1889};
	bra.uni 	BB5_1189;

BB5_1179:
	mov.f64 	%fd5695, %fd5694;

BB5_1189:
	setp.eq.f64	%p1449, %fd892, 0d3FF0000000000000;
	setp.eq.f64	%p1450, %fd44, 0d0000000000000000;
	or.pred  	%p58, %p1449, %p1450;
	selp.f64	%fd3603, 0d3FF0000000000000, %fd5695, %p58;
	selp.f64	%fd3604, 0d3FF0000000000000, %fd5692, %p56;
	mul.f64 	%fd3605, %fd43, %fd3604;
	mul.f64 	%fd916, %fd3605, %fd3603;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r74}, %fd46;
	}
	bfe.u32 	%r1891, %r74, 20, 11;
	add.s32 	%r1892, %r1891, -1012;
	mov.b64 	 %rd739, %fd46;
	shl.b64 	%rd61, %rd739, %r1892;
	setp.eq.s64	%p1451, %rd61, -9223372036854775808;
	// Callseq Start 113
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd894;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd46;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1006, [retval0+0];
	
	//{
	}// Callseq End 113
	and.pred  	%p59, %p1414, %p1451;
	mov.f64 	%fd5697, %fd1006;
	@!%p59 bra 	BB5_1191;
	bra.uni 	BB5_1190;

BB5_1190:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1893}, %fd1006;
	}
	xor.b32  	%r1894, %r1893, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1895, %temp}, %fd1006;
	}
	mov.b64 	%fd5697, {%r1895, %r1894};

BB5_1191:
	@%p1415 bra 	BB5_1194;
	bra.uni 	BB5_1192;

BB5_1194:
	selp.b32	%r1896, %r68, 0, %p1451;
	or.b32  	%r1897, %r1896, 2146435072;
	setp.lt.s32	%p1457, %r74, 0;
	selp.b32	%r1898, %r1897, %r1896, %p1457;
	mov.u32 	%r1899, 0;
	mov.b64 	%fd5697, {%r1899, %r1898};
	bra.uni 	BB5_1195;

BB5_1192:
	setp.gt.s32	%p1454, %r68, -1;
	@%p1454 bra 	BB5_1195;

	cvt.rzi.f64.f64	%fd3606, %fd46;
	setp.neu.f64	%p1455, %fd3606, %fd46;
	selp.f64	%fd5697, 0dFFF8000000000000, %fd5697, %p1455;

BB5_1195:
	add.f64 	%fd5722, %fd891, %fd46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1900}, %fd5722;
	}
	and.b32  	%r75, %r1900, 2146435072;
	setp.ne.s32	%p1458, %r75, 2146435072;
	@%p1458 bra 	BB5_1196;

	setp.gtu.f64	%p1459, %fd894, 0d7FF0000000000000;
	mov.f64 	%fd5698, %fd5722;
	@%p1459 bra 	BB5_1206;

	abs.f64 	%fd3607, %fd46;
	setp.gtu.f64	%p1460, %fd3607, 0d7FF0000000000000;
	mov.f64 	%fd5698, %fd5722;
	@%p1460 bra 	BB5_1206;

	and.b32  	%r1901, %r74, 2147483647;
	setp.ne.s32	%p1461, %r1901, 2146435072;
	@%p1461 bra 	BB5_1201;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1902, %temp}, %fd46;
	}
	setp.eq.s32	%p1462, %r1902, 0;
	@%p1462 bra 	BB5_1205;
	bra.uni 	BB5_1201;

BB5_1205:
	setp.gt.f64	%p1465, %fd894, 0d3FF0000000000000;
	selp.b32	%r1911, 2146435072, 0, %p1465;
	xor.b32  	%r1912, %r1911, 2146435072;
	setp.lt.s32	%p1466, %r74, 0;
	selp.b32	%r1913, %r1912, %r1911, %p1466;
	setp.eq.f64	%p1467, %fd891, 0dBFF0000000000000;
	selp.b32	%r1914, 1072693248, %r1913, %p1467;
	mov.u32 	%r1915, 0;
	mov.b64 	%fd5698, {%r1915, %r1914};
	bra.uni 	BB5_1206;

BB5_1196:
	mov.f64 	%fd5698, %fd5697;

BB5_1206:
	setp.eq.f64	%p1468, %fd46, 0d0000000000000000;
	or.pred  	%p60, %p1430, %p1468;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r76}, %fd43;
	}
	bfe.u32 	%r1916, %r76, 20, 11;
	add.s32 	%r1917, %r1916, -1012;
	mov.b64 	 %rd740, %fd43;
	shl.b64 	%rd62, %rd740, %r1917;
	setp.eq.s64	%p1470, %rd62, -9223372036854775808;
	// Callseq Start 114
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd905;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd43;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd997, [retval0+0];
	
	//{
	}// Callseq End 114
	and.pred  	%p61, %p1433, %p1470;
	mov.f64 	%fd5700, %fd997;
	@!%p61 bra 	BB5_1208;
	bra.uni 	BB5_1207;

BB5_1207:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1918}, %fd997;
	}
	xor.b32  	%r1919, %r1918, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1920, %temp}, %fd997;
	}
	mov.b64 	%fd5700, {%r1920, %r1919};

BB5_1208:
	@%p1434 bra 	BB5_1211;
	bra.uni 	BB5_1209;

BB5_1211:
	selp.b32	%r1921, %r72, 0, %p1470;
	or.b32  	%r1922, %r1921, 2146435072;
	setp.lt.s32	%p1476, %r76, 0;
	selp.b32	%r1923, %r1922, %r1921, %p1476;
	mov.u32 	%r1924, 0;
	mov.b64 	%fd5700, {%r1924, %r1923};
	bra.uni 	BB5_1212;

BB5_1209:
	setp.gt.s32	%p1473, %r72, -1;
	@%p1473 bra 	BB5_1212;

	cvt.rzi.f64.f64	%fd3608, %fd43;
	setp.neu.f64	%p1474, %fd3608, %fd43;
	selp.f64	%fd5700, 0dFFF8000000000000, %fd5700, %p1474;

BB5_1212:
	add.f64 	%fd5719, %fd43, %fd892;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1925}, %fd5719;
	}
	and.b32  	%r77, %r1925, 2146435072;
	setp.ne.s32	%p1477, %r77, 2146435072;
	@%p1477 bra 	BB5_1213;

	setp.gtu.f64	%p1478, %fd905, 0d7FF0000000000000;
	mov.f64 	%fd5701, %fd5719;
	@%p1478 bra 	BB5_1223;

	abs.f64 	%fd3609, %fd43;
	setp.gtu.f64	%p1479, %fd3609, 0d7FF0000000000000;
	mov.f64 	%fd5701, %fd5719;
	@%p1479 bra 	BB5_1223;

	and.b32  	%r1926, %r76, 2147483647;
	setp.ne.s32	%p1480, %r1926, 2146435072;
	@%p1480 bra 	BB5_1218;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1927, %temp}, %fd43;
	}
	setp.eq.s32	%p1481, %r1927, 0;
	@%p1481 bra 	BB5_1222;
	bra.uni 	BB5_1218;

BB5_1222:
	setp.gt.f64	%p1484, %fd905, 0d3FF0000000000000;
	selp.b32	%r1936, 2146435072, 0, %p1484;
	xor.b32  	%r1937, %r1936, 2146435072;
	setp.lt.s32	%p1485, %r76, 0;
	selp.b32	%r1938, %r1937, %r1936, %p1485;
	setp.eq.f64	%p1486, %fd892, 0dBFF0000000000000;
	selp.b32	%r1939, 1072693248, %r1938, %p1486;
	mov.u32 	%r1940, 0;
	mov.b64 	%fd5701, {%r1940, %r1939};
	bra.uni 	BB5_1223;

BB5_1213:
	mov.f64 	%fd5701, %fd5700;

BB5_1223:
	setp.eq.f64	%p1487, %fd43, 0d0000000000000000;
	or.pred  	%p62, %p1449, %p1487;
	selp.f64	%fd3610, 0d3FF0000000000000, %fd5701, %p62;
	selp.f64	%fd3611, 0d3FF0000000000000, %fd5698, %p60;
	mul.f64 	%fd3612, %fd45, %fd3611;
	mul.f64 	%fd3613, %fd3612, %fd3610;
	sub.f64 	%fd937, %fd916, %fd3613;
	bfe.u32 	%r1941, %r47, 20, 11;
	add.s32 	%r1942, %r1941, -1012;
	shl.b64 	%rd63, %rd724, %r1942;
	setp.eq.s64	%p1489, %rd63, -9223372036854775808;
	abs.f64 	%fd938, %fd33;
	// Callseq Start 115
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd938;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5726, [retval0+0];
	
	//{
	}// Callseq End 115
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r79}, %fd33;
	}
	setp.lt.s32	%p1490, %r79, 0;
	and.pred  	%p63, %p1490, %p1489;
	mov.f64 	%fd5703, %fd5726;
	@!%p63 bra 	BB5_1225;
	bra.uni 	BB5_1224;

BB5_1224:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1943}, %fd5726;
	}
	xor.b32  	%r1944, %r1943, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1945, %temp}, %fd5726;
	}
	mov.b64 	%fd5703, {%r1945, %r1944};

BB5_1225:
	setp.eq.f64	%p1491, %fd33, 0d0000000000000000;
	@%p1491 bra 	BB5_1228;
	bra.uni 	BB5_1226;

BB5_1228:
	selp.b32	%r1946, %r79, 0, %p1489;
	or.b32  	%r1947, %r1946, 2146435072;
	setp.lt.s32	%p1495, %r47, 0;
	selp.b32	%r1948, %r1947, %r1946, %p1495;
	mov.u32 	%r1949, 0;
	mov.b64 	%fd5703, {%r1949, %r1948};
	bra.uni 	BB5_1229;

BB5_1226:
	setp.gt.s32	%p1492, %r79, -1;
	@%p1492 bra 	BB5_1229;

	cvt.rzi.f64.f64	%fd3614, %fd34;
	setp.neu.f64	%p1493, %fd3614, %fd34;
	selp.f64	%fd5703, 0dFFF8000000000000, %fd5703, %p1493;

BB5_1229:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1950}, %fd35;
	}
	and.b32  	%r80, %r1950, 2146435072;
	setp.ne.s32	%p1496, %r80, 2146435072;
	@%p1496 bra 	BB5_1230;

	setp.gtu.f64	%p1497, %fd938, 0d7FF0000000000000;
	mov.f64 	%fd5704, %fd35;
	@%p1497 bra 	BB5_1240;

	abs.f64 	%fd3615, %fd34;
	setp.gtu.f64	%p1498, %fd3615, 0d7FF0000000000000;
	mov.f64 	%fd5704, %fd35;
	@%p1498 bra 	BB5_1240;

	and.b32  	%r1951, %r47, 2147483647;
	setp.ne.s32	%p1499, %r1951, 2146435072;
	@%p1499 bra 	BB5_1235;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1952, %temp}, %fd34;
	}
	setp.eq.s32	%p1500, %r1952, 0;
	@%p1500 bra 	BB5_1239;
	bra.uni 	BB5_1235;

BB5_1239:
	setp.eq.f64	%p1503, %fd33, 0dBFF0000000000000;
	setp.gt.f64	%p1504, %fd938, 0d3FF0000000000000;
	selp.b32	%r1961, 2146435072, 0, %p1504;
	xor.b32  	%r1962, %r1961, 2146435072;
	setp.lt.s32	%p1505, %r47, 0;
	selp.b32	%r1963, %r1962, %r1961, %p1505;
	selp.b32	%r1964, 1072693248, %r1963, %p1503;
	mov.u32 	%r1965, 0;
	mov.b64 	%fd5704, {%r1965, %r1964};
	bra.uni 	BB5_1240;

BB5_1230:
	mov.f64 	%fd5704, %fd5703;

BB5_1240:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r81}, %fd36;
	}
	bfe.u32 	%r1966, %r81, 20, 11;
	add.s32 	%r1967, %r1966, -1012;
	mov.b64 	 %rd742, %fd36;
	shl.b64 	%rd64, %rd742, %r1967;
	setp.eq.s64	%p1506, %rd64, -9223372036854775808;
	abs.f64 	%fd948, %fd88;
	// Callseq Start 116
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd948;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5729, [retval0+0];
	
	//{
	}// Callseq End 116
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r82}, %fd88;
	}
	setp.lt.s32	%p1507, %r82, 0;
	and.pred  	%p64, %p1507, %p1506;
	mov.f64 	%fd954, %fd5729;
	@!%p64 bra 	BB5_1242;
	bra.uni 	BB5_1241;

BB5_1241:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1968}, %fd5729;
	}
	xor.b32  	%r1969, %r1968, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1970, %temp}, %fd5729;
	}
	mov.b64 	%fd954, {%r1970, %r1969};

BB5_1242:
	setp.eq.f64	%p1508, %fd88, 0d0000000000000000;
	@%p1508 bra 	BB5_1245;
	bra.uni 	BB5_1243;

BB5_1245:
	selp.b32	%r1971, %r82, 0, %p1506;
	or.b32  	%r1972, %r1971, 2146435072;
	setp.lt.s32	%p1512, %r81, 0;
	selp.b32	%r1973, %r1972, %r1971, %p1512;
	mov.u32 	%r1974, 0;
	mov.b64 	%fd954, {%r1974, %r1973};
	bra.uni 	BB5_1246;

BB5_1243:
	setp.gt.s32	%p1509, %r82, -1;
	@%p1509 bra 	BB5_1246;

	cvt.rzi.f64.f64	%fd3616, %fd36;
	setp.neu.f64	%p1510, %fd3616, %fd36;
	selp.f64	%fd954, 0dFFF8000000000000, %fd954, %p1510;

BB5_1246:
	add.f64 	%fd5731, %fd36, %fd88;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1975}, %fd5731;
	}
	and.b32  	%r83, %r1975, 2146435072;
	setp.ne.s32	%p1513, %r83, 2146435072;
	@%p1513 bra 	BB5_1247;

	setp.gtu.f64	%p1514, %fd948, 0d7FF0000000000000;
	add.f64 	%fd5707, %fd36, %fd88;
	@%p1514 bra 	BB5_1257;

	abs.f64 	%fd3618, %fd36;
	setp.gtu.f64	%p1515, %fd3618, 0d7FF0000000000000;
	@%p1515 bra 	BB5_1257;

	and.b32  	%r1976, %r81, 2147483647;
	setp.ne.s32	%p1516, %r1976, 2146435072;
	@%p1516 bra 	BB5_1252;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1977, %temp}, %fd36;
	}
	setp.eq.s32	%p1517, %r1977, 0;
	@%p1517 bra 	BB5_1256;
	bra.uni 	BB5_1252;

BB5_1256:
	setp.eq.f64	%p1520, %fd88, 0dBFF0000000000000;
	setp.gt.f64	%p1521, %fd948, 0d3FF0000000000000;
	selp.b32	%r1986, 2146435072, 0, %p1521;
	xor.b32  	%r1987, %r1986, 2146435072;
	setp.lt.s32	%p1522, %r81, 0;
	selp.b32	%r1988, %r1987, %r1986, %p1522;
	selp.b32	%r1989, 1072693248, %r1988, %p1520;
	mov.u32 	%r1990, 0;
	mov.b64 	%fd5707, {%r1990, %r1989};
	bra.uni 	BB5_1257;

BB5_1247:
	mov.f64 	%fd5707, %fd954;

BB5_1257:
	setp.eq.f64	%p1523, %fd36, 0d0000000000000000;
	setp.eq.f64	%p1524, %fd88, 0d3FF0000000000000;
	or.pred  	%p1525, %p1524, %p1523;
	selp.f64	%fd3619, 0d3FF0000000000000, %fd5707, %p1525;
	setp.eq.f64	%p1526, %fd33, 0d3FF0000000000000;
	setp.eq.f64	%p1527, %fd34, 0d0000000000000000;
	or.pred  	%p1528, %p1526, %p1527;
	selp.f64	%fd3620, 0d3FF0000000000000, %fd5704, %p1528;
	mul.f64 	%fd3621, %fd5686, %fd3620;
	ld.const.f64 	%fd960, [pMnt];
	fma.rn.f64 	%fd3622, %fd3621, %fd3619, %fd960;
	mul.f64 	%fd3623, %fd893, %fd937;
	mul.f64 	%fd6243, %fd3623, %fd3622;
	setp.ltu.f64	%p1529, %fd6243, 0dBE112E0BE826D695;
	@%p1529 bra 	BB5_1501;

	ld.const.f64 	%fd3624, [rt];
	mul.f64 	%fd3625, %fd64, %fd3624;
	div.rn.f64 	%fd3626, %fd3625, 0d4014000000000000;
	setp.geu.f64	%p1530, %fd3626, %fd112;
	setp.geu.f64	%p1531, %fd6243, %fd50;
	or.pred  	%p1532, %p1530, %p1531;
	@!%p1532 bra 	BB5_1501;
	bra.uni 	BB5_1259;

BB5_1259:
	setp.gtu.f64	%p1533, %fd710, %fd112;
	@%p1533 bra 	BB5_1398;
	bra.uni 	BB5_1260;

BB5_1398:
	div.rn.f64 	%fd3659, %fd710, %fd64;
	sub.f64 	%fd1040, %fd3213, %fd3659;
	add.f64 	%fd1041, %fd3659, %fd96;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r86}, %fd1040;
	}
	abs.f64 	%fd1042, %fd1040;
	// Callseq Start 119
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1042;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd45;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1048, [retval0+0];
	
	//{
	}// Callseq End 119
	setp.lt.s32	%p1671, %r86, 0;
	and.pred  	%p67, %p1671, %p1413;
	@!%p67 bra 	BB5_1400;
	bra.uni 	BB5_1399;

BB5_1399:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2175}, %fd1048;
	}
	xor.b32  	%r2176, %r2175, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2177, %temp}, %fd1048;
	}
	mov.b64 	%fd1048, {%r2177, %r2176};

BB5_1400:
	setp.eq.f64	%p1672, %fd1040, 0d0000000000000000;
	@%p1672 bra 	BB5_1403;
	bra.uni 	BB5_1401;

BB5_1403:
	selp.b32	%r2178, %r86, 0, %p1413;
	or.b32  	%r2179, %r2178, 2146435072;
	setp.lt.s32	%p1676, %r69, 0;
	selp.b32	%r2180, %r2179, %r2178, %p1676;
	mov.u32 	%r2181, 0;
	mov.b64 	%fd1048, {%r2181, %r2180};
	bra.uni 	BB5_1404;

BB5_1501:
	mov.u16 	%rs10, 1;
	st.local.u8 	[%rd22], %rs10;

BB5_16:
	mov.f64 	%fd6242, 0d0000000000000000;
	mov.f64 	%fd6243, %fd6242;
	mov.f64 	%fd6244, %fd6242;
	mov.f64 	%fd6245, %fd6242;
	mov.f64 	%fd6246, %fd6242;
	mov.f64 	%fd6247, %fd6242;

BB5_4312:
	div.rn.f64 	%fd4426, %fd109, 0d4008000000000000;
	add.f64 	%fd5481, %fd5481, %fd4426;
	div.rn.f64 	%fd4427, %fd112, 0d4008000000000000;
	add.f64 	%fd5480, %fd5480, %fd4427;
	div.rn.f64 	%fd4428, %fd6242, 0d4008000000000000;
	add.f64 	%fd5479, %fd5479, %fd4428;
	div.rn.f64 	%fd4429, %fd6243, 0d4008000000000000;
	add.f64 	%fd5478, %fd5478, %fd4429;
	setp.lt.f64	%p4745, %fd112, 0d3BC79CA10C924223;
	mov.f64 	%fd6249, 0d0000000000000000;
	mov.f64 	%fd6248, %fd6245;
	mov.f64 	%fd6250, %fd6246;
	mov.f64 	%fd6251, %fd6245;
	mov.f64 	%fd6252, %fd6247;
	mov.f64 	%fd6253, %fd6247;
	mov.f64 	%fd6254, %fd6249;
	mov.f64 	%fd6255, %fd6249;
	mov.f64 	%fd6256, %fd6246;
	@%p4745 bra 	BB5_4314;

	mov.u64 	%rd1141, sf;
	mul.wide.s32 	%rd1140, %r6283, 8;
	add.s64 	%rd1139, %rd1141, %rd1140;
	ld.const.f64 	%fd5449, [%rd1139];
	fma.rn.f64 	%fd5448, %fd51, %fd5449, 0d0000000000000000;
	ld.const.f64 	%fd5447, [%rd1139+24];
	fma.rn.f64 	%fd5446, %fd54, %fd5447, %fd5448;
	ld.const.f64 	%fd5445, [%rd1139+48];
	fma.rn.f64 	%fd5444, %fd57, %fd5445, %fd5446;
	fma.rn.f64 	%fd5443, %fd52, %fd5449, 0d0000000000000000;
	fma.rn.f64 	%fd5442, %fd55, %fd5447, %fd5443;
	fma.rn.f64 	%fd5441, %fd58, %fd5445, %fd5442;
	mul.f64 	%fd5440, %fd5441, %fd5441;
	mul.f64 	%fd5439, %fd5444, %fd5444;
	mul.f64 	%fd4430, %fd5444, %fd6243;
	div.rn.f64 	%fd6254, %fd4430, %fd112;
	mul.f64 	%fd4431, %fd5441, %fd6243;
	div.rn.f64 	%fd6255, %fd4431, %fd112;
	mul.f64 	%fd4432, %fd112, %fd112;
	mul.f64 	%fd4433, %fd112, %fd4432;
	mul.f64 	%fd4434, %fd5439, %fd6245;
	div.rn.f64 	%fd4435, %fd4434, %fd4432;
	mul.f64 	%fd4436, %fd5440, %fd6243;
	div.rn.f64 	%fd4437, %fd4436, %fd4433;
	add.f64 	%fd6248, %fd4435, %fd4437;
	mul.f64 	%fd4438, %fd5440, %fd6245;
	div.rn.f64 	%fd4439, %fd4438, %fd4432;
	mul.f64 	%fd4440, %fd5439, %fd6243;
	div.rn.f64 	%fd4441, %fd4440, %fd4433;
	add.f64 	%fd6251, %fd4439, %fd4441;
	mul.f64 	%fd4442, %fd5444, %fd5441;
	mul.f64 	%fd4443, %fd4442, %fd6245;
	div.rn.f64 	%fd4444, %fd4443, %fd4432;
	mul.f64 	%fd4445, %fd4442, %fd6243;
	div.rn.f64 	%fd4446, %fd4445, %fd4433;
	sub.f64 	%fd6249, %fd4444, %fd4446;
	mul.f64 	%fd4447, %fd5444, %fd6247;
	div.rn.f64 	%fd6252, %fd4447, %fd112;
	mul.f64 	%fd4448, %fd5444, %fd6246;
	div.rn.f64 	%fd6250, %fd4448, %fd112;
	mul.f64 	%fd4449, %fd5441, %fd6247;
	div.rn.f64 	%fd6253, %fd4449, %fd112;
	mul.f64 	%fd4450, %fd5441, %fd6246;
	div.rn.f64 	%fd6256, %fd4450, %fd112;

BB5_4314:
	mul.wide.s32 	%rd815, %r6283, 432;
	mov.u64 	%rd816, B;
	add.s64 	%rd817, %rd816, %rd815;
	ld.const.f64 	%fd2873, [%rd817];
	fma.rn.f64 	%fd4451, %fd2873, %fd6254, 0d0000000000000000;
	ld.const.f64 	%fd2874, [%rd817+144];
	fma.rn.f64 	%fd4452, %fd2874, %fd6255, %fd4451;
	ld.const.f64 	%fd2875, [%rd817+288];
	fma.rn.f64 	%fd4453, %fd2875, %fd6242, %fd4452;
	mul.f64 	%fd4454, %fd29, %fd4453;
	neg.f64 	%fd4455, %fd4454;
	ld.const.f64 	%fd2876, [%rd817+8];
	fma.rn.f64 	%fd4456, %fd2876, %fd6254, 0d0000000000000000;
	ld.const.f64 	%fd2877, [%rd817+152];
	fma.rn.f64 	%fd4457, %fd2877, %fd6255, %fd4456;
	ld.const.f64 	%fd2878, [%rd817+296];
	fma.rn.f64 	%fd4458, %fd2878, %fd6242, %fd4457;
	mul.f64 	%fd4459, %fd29, %fd4458;
	ld.const.f64 	%fd2879, [%rd817+16];
	fma.rn.f64 	%fd4460, %fd2879, %fd6254, 0d0000000000000000;
	ld.const.f64 	%fd2880, [%rd817+160];
	fma.rn.f64 	%fd4461, %fd2880, %fd6255, %fd4460;
	ld.const.f64 	%fd2881, [%rd817+304];
	fma.rn.f64 	%fd4462, %fd2881, %fd6242, %fd4461;
	mul.f64 	%fd4463, %fd29, %fd4462;
	ld.const.f64 	%fd2882, [%rd817+24];
	fma.rn.f64 	%fd4464, %fd2882, %fd6254, 0d0000000000000000;
	ld.const.f64 	%fd2883, [%rd817+168];
	fma.rn.f64 	%fd4465, %fd2883, %fd6255, %fd4464;
	ld.const.f64 	%fd2884, [%rd817+312];
	fma.rn.f64 	%fd4466, %fd2884, %fd6242, %fd4465;
	mul.f64 	%fd4467, %fd29, %fd4466;
	neg.f64 	%fd4468, %fd4467;
	ld.const.f64 	%fd2885, [%rd817+32];
	fma.rn.f64 	%fd4469, %fd2885, %fd6254, 0d0000000000000000;
	ld.const.f64 	%fd2886, [%rd817+176];
	fma.rn.f64 	%fd4470, %fd2886, %fd6255, %fd4469;
	ld.const.f64 	%fd2887, [%rd817+320];
	fma.rn.f64 	%fd4471, %fd2887, %fd6242, %fd4470;
	mul.f64 	%fd4472, %fd29, %fd4471;
	ld.const.f64 	%fd2888, [%rd817+40];
	fma.rn.f64 	%fd4473, %fd2888, %fd6254, 0d0000000000000000;
	ld.const.f64 	%fd2889, [%rd817+184];
	fma.rn.f64 	%fd4474, %fd2889, %fd6255, %fd4473;
	ld.const.f64 	%fd2890, [%rd817+328];
	fma.rn.f64 	%fd4475, %fd2890, %fd6242, %fd4474;
	mul.f64 	%fd4476, %fd29, %fd4475;
	ld.const.f64 	%fd2891, [%rd817+48];
	fma.rn.f64 	%fd4477, %fd2891, %fd6254, 0d0000000000000000;
	ld.const.f64 	%fd2892, [%rd817+192];
	fma.rn.f64 	%fd4478, %fd2892, %fd6255, %fd4477;
	ld.const.f64 	%fd2893, [%rd817+336];
	fma.rn.f64 	%fd4479, %fd2893, %fd6242, %fd4478;
	mul.f64 	%fd4480, %fd29, %fd4479;
	neg.f64 	%fd4481, %fd4480;
	ld.const.f64 	%fd2894, [%rd817+56];
	fma.rn.f64 	%fd4482, %fd2894, %fd6254, 0d0000000000000000;
	ld.const.f64 	%fd2895, [%rd817+200];
	fma.rn.f64 	%fd4483, %fd2895, %fd6255, %fd4482;
	ld.const.f64 	%fd2896, [%rd817+344];
	fma.rn.f64 	%fd4484, %fd2896, %fd6242, %fd4483;
	mul.f64 	%fd4485, %fd29, %fd4484;
	ld.const.f64 	%fd2897, [%rd817+64];
	fma.rn.f64 	%fd4486, %fd2897, %fd6254, 0d0000000000000000;
	ld.const.f64 	%fd2898, [%rd817+208];
	fma.rn.f64 	%fd4487, %fd2898, %fd6255, %fd4486;
	ld.const.f64 	%fd2899, [%rd817+352];
	fma.rn.f64 	%fd4488, %fd2899, %fd6242, %fd4487;
	mul.f64 	%fd4489, %fd29, %fd4488;
	ld.const.f64 	%fd2900, [%rd817+72];
	fma.rn.f64 	%fd4490, %fd2900, %fd6254, 0d0000000000000000;
	ld.const.f64 	%fd2901, [%rd817+216];
	fma.rn.f64 	%fd4491, %fd2901, %fd6255, %fd4490;
	ld.const.f64 	%fd2902, [%rd817+360];
	fma.rn.f64 	%fd4492, %fd2902, %fd6242, %fd4491;
	mul.f64 	%fd4493, %fd29, %fd4492;
	neg.f64 	%fd4494, %fd4493;
	ld.const.f64 	%fd2903, [%rd817+80];
	fma.rn.f64 	%fd4495, %fd2903, %fd6254, 0d0000000000000000;
	ld.const.f64 	%fd2904, [%rd817+224];
	fma.rn.f64 	%fd4496, %fd2904, %fd6255, %fd4495;
	ld.const.f64 	%fd2905, [%rd817+368];
	fma.rn.f64 	%fd4497, %fd2905, %fd6242, %fd4496;
	mul.f64 	%fd4498, %fd29, %fd4497;
	ld.const.f64 	%fd2906, [%rd817+88];
	fma.rn.f64 	%fd4499, %fd2906, %fd6254, 0d0000000000000000;
	ld.const.f64 	%fd2907, [%rd817+232];
	fma.rn.f64 	%fd4500, %fd2907, %fd6255, %fd4499;
	ld.const.f64 	%fd2908, [%rd817+376];
	fma.rn.f64 	%fd4501, %fd2908, %fd6242, %fd4500;
	mul.f64 	%fd4502, %fd29, %fd4501;
	ld.const.f64 	%fd2909, [%rd817+96];
	fma.rn.f64 	%fd4503, %fd2909, %fd6254, 0d0000000000000000;
	ld.const.f64 	%fd2910, [%rd817+240];
	fma.rn.f64 	%fd4504, %fd2910, %fd6255, %fd4503;
	ld.const.f64 	%fd2911, [%rd817+384];
	fma.rn.f64 	%fd4505, %fd2911, %fd6242, %fd4504;
	mul.f64 	%fd4506, %fd29, %fd4505;
	neg.f64 	%fd4507, %fd4506;
	ld.const.f64 	%fd2912, [%rd817+104];
	fma.rn.f64 	%fd4508, %fd2912, %fd6254, 0d0000000000000000;
	ld.const.f64 	%fd2913, [%rd817+248];
	fma.rn.f64 	%fd4509, %fd2913, %fd6255, %fd4508;
	ld.const.f64 	%fd2914, [%rd817+392];
	fma.rn.f64 	%fd4510, %fd2914, %fd6242, %fd4509;
	mul.f64 	%fd4511, %fd29, %fd4510;
	ld.const.f64 	%fd2915, [%rd817+112];
	fma.rn.f64 	%fd4512, %fd2915, %fd6254, 0d0000000000000000;
	ld.const.f64 	%fd2916, [%rd817+256];
	fma.rn.f64 	%fd4513, %fd2916, %fd6255, %fd4512;
	ld.const.f64 	%fd2917, [%rd817+400];
	fma.rn.f64 	%fd4514, %fd2917, %fd6242, %fd4513;
	mul.f64 	%fd4515, %fd29, %fd4514;
	ld.const.f64 	%fd2918, [%rd817+120];
	fma.rn.f64 	%fd4516, %fd2918, %fd6254, 0d0000000000000000;
	ld.const.f64 	%fd2919, [%rd817+264];
	fma.rn.f64 	%fd4517, %fd2919, %fd6255, %fd4516;
	ld.const.f64 	%fd2920, [%rd817+408];
	fma.rn.f64 	%fd4518, %fd2920, %fd6242, %fd4517;
	mul.f64 	%fd4519, %fd29, %fd4518;
	neg.f64 	%fd4520, %fd4519;
	ld.const.f64 	%fd2921, [%rd817+128];
	fma.rn.f64 	%fd4521, %fd2921, %fd6254, 0d0000000000000000;
	ld.const.f64 	%fd2922, [%rd817+272];
	fma.rn.f64 	%fd4522, %fd2922, %fd6255, %fd4521;
	ld.const.f64 	%fd2923, [%rd817+416];
	fma.rn.f64 	%fd4523, %fd2923, %fd6242, %fd4522;
	mul.f64 	%fd4524, %fd29, %fd4523;
	ld.const.f64 	%fd2924, [%rd817+136];
	fma.rn.f64 	%fd4525, %fd2924, %fd6254, 0d0000000000000000;
	ld.const.f64 	%fd2925, [%rd817+280];
	fma.rn.f64 	%fd4526, %fd2925, %fd6255, %fd4525;
	ld.const.f64 	%fd2926, [%rd817+424];
	fma.rn.f64 	%fd4527, %fd2926, %fd6242, %fd4526;
	mul.f64 	%fd4528, %fd29, %fd4527;
	mul.f64 	%fd4529, %fd1, %fd4455;
	mul.f64 	%fd4530, %fd7, %fd4459;
	sub.f64 	%fd4531, %fd4529, %fd4530;
	mul.f64 	%fd4532, %fd4, %fd4463;
	sub.f64 	%fd4533, %fd4531, %fd4532;
	mul.f64 	%fd4534, %fd2, %fd4455;
	mul.f64 	%fd4535, %fd8, %fd4459;
	sub.f64 	%fd4536, %fd4534, %fd4535;
	mul.f64 	%fd4537, %fd5, %fd4463;
	sub.f64 	%fd4538, %fd4536, %fd4537;
	mul.f64 	%fd4539, %fd3, %fd4455;
	mul.f64 	%fd4540, %fd9, %fd4459;
	sub.f64 	%fd4541, %fd4539, %fd4540;
	mul.f64 	%fd4542, %fd6, %fd4463;
	sub.f64 	%fd4543, %fd4541, %fd4542;
	mul.f64 	%fd4544, %fd1, %fd4468;
	mul.f64 	%fd4545, %fd7, %fd4472;
	sub.f64 	%fd4546, %fd4544, %fd4545;
	mul.f64 	%fd4547, %fd4, %fd4476;
	sub.f64 	%fd4548, %fd4546, %fd4547;
	mul.f64 	%fd4549, %fd2, %fd4468;
	mul.f64 	%fd4550, %fd8, %fd4472;
	sub.f64 	%fd4551, %fd4549, %fd4550;
	mul.f64 	%fd4552, %fd5, %fd4476;
	sub.f64 	%fd4553, %fd4551, %fd4552;
	mul.f64 	%fd4554, %fd3, %fd4468;
	mul.f64 	%fd4555, %fd9, %fd4472;
	sub.f64 	%fd4556, %fd4554, %fd4555;
	mul.f64 	%fd4557, %fd6, %fd4476;
	sub.f64 	%fd4558, %fd4556, %fd4557;
	mul.f64 	%fd4559, %fd1, %fd4481;
	mul.f64 	%fd4560, %fd7, %fd4485;
	sub.f64 	%fd4561, %fd4559, %fd4560;
	mul.f64 	%fd4562, %fd4, %fd4489;
	sub.f64 	%fd4563, %fd4561, %fd4562;
	mul.f64 	%fd4564, %fd2, %fd4481;
	mul.f64 	%fd4565, %fd8, %fd4485;
	sub.f64 	%fd4566, %fd4564, %fd4565;
	mul.f64 	%fd4567, %fd5, %fd4489;
	sub.f64 	%fd4568, %fd4566, %fd4567;
	mul.f64 	%fd4569, %fd3, %fd4481;
	mul.f64 	%fd4570, %fd9, %fd4485;
	sub.f64 	%fd4571, %fd4569, %fd4570;
	mul.f64 	%fd4572, %fd6, %fd4489;
	sub.f64 	%fd4573, %fd4571, %fd4572;
	mul.f64 	%fd4574, %fd1, %fd4494;
	mul.f64 	%fd4575, %fd7, %fd4498;
	sub.f64 	%fd4576, %fd4574, %fd4575;
	mul.f64 	%fd4577, %fd4, %fd4502;
	sub.f64 	%fd4578, %fd4576, %fd4577;
	mul.f64 	%fd4579, %fd2, %fd4494;
	mul.f64 	%fd4580, %fd8, %fd4498;
	sub.f64 	%fd4581, %fd4579, %fd4580;
	mul.f64 	%fd4582, %fd5, %fd4502;
	sub.f64 	%fd4583, %fd4581, %fd4582;
	mul.f64 	%fd4584, %fd3, %fd4494;
	mul.f64 	%fd4585, %fd9, %fd4498;
	sub.f64 	%fd4586, %fd4584, %fd4585;
	mul.f64 	%fd4587, %fd6, %fd4502;
	sub.f64 	%fd4588, %fd4586, %fd4587;
	mul.f64 	%fd4589, %fd1, %fd4507;
	mul.f64 	%fd4590, %fd7, %fd4511;
	sub.f64 	%fd4591, %fd4589, %fd4590;
	mul.f64 	%fd4592, %fd4, %fd4515;
	sub.f64 	%fd4593, %fd4591, %fd4592;
	mul.f64 	%fd4594, %fd2, %fd4507;
	mul.f64 	%fd4595, %fd8, %fd4511;
	sub.f64 	%fd4596, %fd4594, %fd4595;
	mul.f64 	%fd4597, %fd5, %fd4515;
	sub.f64 	%fd4598, %fd4596, %fd4597;
	mul.f64 	%fd4599, %fd3, %fd4507;
	mul.f64 	%fd4600, %fd9, %fd4511;
	sub.f64 	%fd4601, %fd4599, %fd4600;
	mul.f64 	%fd4602, %fd6, %fd4515;
	sub.f64 	%fd4603, %fd4601, %fd4602;
	mul.f64 	%fd4604, %fd1, %fd4520;
	mul.f64 	%fd4605, %fd7, %fd4524;
	sub.f64 	%fd4606, %fd4604, %fd4605;
	mul.f64 	%fd4607, %fd4, %fd4528;
	sub.f64 	%fd4608, %fd4606, %fd4607;
	mul.f64 	%fd4609, %fd2, %fd4520;
	mul.f64 	%fd4610, %fd8, %fd4524;
	sub.f64 	%fd4611, %fd4609, %fd4610;
	mul.f64 	%fd4612, %fd5, %fd4528;
	sub.f64 	%fd4613, %fd4611, %fd4612;
	mul.f64 	%fd4614, %fd3, %fd4520;
	mul.f64 	%fd4615, %fd9, %fd4524;
	sub.f64 	%fd4616, %fd4614, %fd4615;
	mul.f64 	%fd4617, %fd6, %fd4528;
	sub.f64 	%fd4618, %fd4616, %fd4617;
	ld.local.v2.f64 	{%fd4619, %fd4620}, [%rd6];
	add.f64 	%fd4622, %fd4538, %fd4620;
	add.f64 	%fd4624, %fd4533, %fd4619;
	ld.local.v2.f64 	{%fd4625, %fd4626}, [%rd6+16];
	ld.local.v2.f64 	{%fd4627, %fd4628}, [%rd6+32];
	ld.local.v2.f64 	{%fd4629, %fd4630}, [%rd6+48];
	ld.local.v2.f64 	{%fd4631, %fd4632}, [%rd6+64];
	ld.local.v2.f64 	{%fd4633, %fd4634}, [%rd6+80];
	ld.local.v2.f64 	{%fd4635, %fd4636}, [%rd6+96];
	ld.local.v2.f64 	{%fd4637, %fd4638}, [%rd6+112];
	ld.local.v2.f64 	{%fd4639, %fd4640}, [%rd6+128];
	st.local.v2.f64 	[%rd6], {%fd4624, %fd4622};
	add.f64 	%fd4642, %fd4548, %fd4626;
	add.f64 	%fd4644, %fd4543, %fd4625;
	st.local.v2.f64 	[%rd6+16], {%fd4644, %fd4642};
	add.f64 	%fd4646, %fd4558, %fd4628;
	add.f64 	%fd4648, %fd4553, %fd4627;
	st.local.v2.f64 	[%rd6+32], {%fd4648, %fd4646};
	add.f64 	%fd4650, %fd4568, %fd4630;
	add.f64 	%fd4652, %fd4563, %fd4629;
	st.local.v2.f64 	[%rd6+48], {%fd4652, %fd4650};
	add.f64 	%fd4654, %fd4578, %fd4632;
	add.f64 	%fd4656, %fd4573, %fd4631;
	st.local.v2.f64 	[%rd6+64], {%fd4656, %fd4654};
	add.f64 	%fd4658, %fd4588, %fd4634;
	add.f64 	%fd4660, %fd4583, %fd4633;
	st.local.v2.f64 	[%rd6+80], {%fd4660, %fd4658};
	add.f64 	%fd4662, %fd4598, %fd4636;
	add.f64 	%fd4664, %fd4593, %fd4635;
	st.local.v2.f64 	[%rd6+96], {%fd4664, %fd4662};
	add.f64 	%fd4666, %fd4608, %fd4638;
	add.f64 	%fd4668, %fd4603, %fd4637;
	st.local.v2.f64 	[%rd6+112], {%fd4668, %fd4666};
	add.f64 	%fd4670, %fd4618, %fd4640;
	add.f64 	%fd4672, %fd4613, %fd4639;
	st.local.v2.f64 	[%rd6+128], {%fd4672, %fd4670};
	mov.u64 	%rd814, 0;
	mov.u64 	%rd1155, %rd814;
	@%p186 bra 	BB5_4316;

BB5_4315:
	shl.b64 	%rd818, %rd1155, 3;
	add.s64 	%rd819, %rd9, %rd818;
	st.local.u64 	[%rd819], %rd814;
	add.s64 	%rd1155, %rd1155, 1;
	setp.lt.u64	%p4747, %rd1155, 54;
	@%p4747 bra 	BB5_4315;

BB5_4316:
	ld.local.v2.f64 	{%fd4673, %fd4674}, [%rd9];
	fma.rn.f64 	%fd4676, %fd2873, %fd6248, %fd4673;
	fma.rn.f64 	%fd4677, %fd2874, %fd6249, %fd4676;
	fma.rn.f64 	%fd4678, %fd2875, %fd6252, %fd4677;
	mul.f64 	%fd6259, %fd29, %fd4678;
	fma.rn.f64 	%fd4680, %fd2873, %fd6249, %fd4674;
	fma.rn.f64 	%fd4681, %fd2874, %fd6251, %fd4680;
	fma.rn.f64 	%fd4682, %fd2875, %fd6253, %fd4681;
	mul.f64 	%fd6258, %fd29, %fd4682;
	ld.local.v2.f64 	{%fd4683, %fd4684}, [%rd9+16];
	ld.local.v2.f64 	{%fd4685, %fd4686}, [%rd9+32];
	ld.local.v2.f64 	{%fd4687, %fd4688}, [%rd9+48];
	ld.local.v2.f64 	{%fd4689, %fd4690}, [%rd9+64];
	ld.local.v2.f64 	{%fd4691, %fd4692}, [%rd9+80];
	ld.local.v2.f64 	{%fd4693, %fd4694}, [%rd9+96];
	ld.local.v2.f64 	{%fd4695, %fd4696}, [%rd9+112];
	ld.local.v2.f64 	{%fd4697, %fd4698}, [%rd9+128];
	ld.local.v2.f64 	{%fd4699, %fd4700}, [%rd9+144];
	ld.local.v2.f64 	{%fd4701, %fd4702}, [%rd9+160];
	ld.local.v2.f64 	{%fd4703, %fd4704}, [%rd9+176];
	ld.local.v2.f64 	{%fd4705, %fd4706}, [%rd9+192];
	ld.local.v2.f64 	{%fd4707, %fd4708}, [%rd9+208];
	ld.local.v2.f64 	{%fd4709, %fd4710}, [%rd9+224];
	ld.local.v2.f64 	{%fd4711, %fd4712}, [%rd9+240];
	ld.local.v2.f64 	{%fd4713, %fd4714}, [%rd9+256];
	ld.local.v2.f64 	{%fd4715, %fd4716}, [%rd9+272];
	ld.local.v2.f64 	{%fd4717, %fd4718}, [%rd9+288];
	ld.local.v2.f64 	{%fd4719, %fd4720}, [%rd9+304];
	ld.local.v2.f64 	{%fd4721, %fd4722}, [%rd9+320];
	ld.local.v2.f64 	{%fd4723, %fd4724}, [%rd9+336];
	ld.local.v2.f64 	{%fd4725, %fd4726}, [%rd9+352];
	ld.local.v2.f64 	{%fd4727, %fd4728}, [%rd9+368];
	ld.local.v2.f64 	{%fd4729, %fd4730}, [%rd9+384];
	ld.local.v2.f64 	{%fd4731, %fd4732}, [%rd9+400];
	ld.local.v2.f64 	{%fd4733, %fd4734}, [%rd9+416];
	st.local.v2.f64 	[%rd9], {%fd6259, %fd6258};
	fma.rn.f64 	%fd4736, %fd2873, %fd6250, %fd4683;
	fma.rn.f64 	%fd4737, %fd2874, %fd6256, %fd4736;
	fma.rn.f64 	%fd4738, %fd2875, %fd6244, %fd4737;
	mul.f64 	%fd6257, %fd29, %fd4738;
	fma.rn.f64 	%fd4740, %fd2876, %fd6248, %fd4684;
	fma.rn.f64 	%fd4741, %fd2877, %fd6249, %fd4740;
	fma.rn.f64 	%fd4742, %fd2878, %fd6252, %fd4741;
	mul.f64 	%fd4743, %fd29, %fd4742;
	st.local.v2.f64 	[%rd9+16], {%fd6257, %fd4743};
	fma.rn.f64 	%fd4745, %fd2876, %fd6249, %fd4685;
	fma.rn.f64 	%fd4746, %fd2877, %fd6251, %fd4745;
	fma.rn.f64 	%fd4747, %fd2878, %fd6253, %fd4746;
	fma.rn.f64 	%fd4749, %fd2876, %fd6250, %fd4686;
	fma.rn.f64 	%fd4750, %fd2877, %fd6256, %fd4749;
	fma.rn.f64 	%fd4751, %fd2878, %fd6244, %fd4750;
	mul.f64 	%fd4752, %fd29, %fd4751;
	mul.f64 	%fd4753, %fd29, %fd4747;
	st.local.v2.f64 	[%rd9+32], {%fd4753, %fd4752};
	fma.rn.f64 	%fd4755, %fd2879, %fd6248, %fd4687;
	fma.rn.f64 	%fd4756, %fd2880, %fd6249, %fd4755;
	fma.rn.f64 	%fd4757, %fd2881, %fd6252, %fd4756;
	fma.rn.f64 	%fd4759, %fd2879, %fd6249, %fd4688;
	fma.rn.f64 	%fd4760, %fd2880, %fd6251, %fd4759;
	fma.rn.f64 	%fd4761, %fd2881, %fd6253, %fd4760;
	mul.f64 	%fd4762, %fd29, %fd4761;
	mul.f64 	%fd4763, %fd29, %fd4757;
	st.local.v2.f64 	[%rd9+48], {%fd4763, %fd4762};
	fma.rn.f64 	%fd4765, %fd2879, %fd6250, %fd4689;
	fma.rn.f64 	%fd4766, %fd2880, %fd6256, %fd4765;
	fma.rn.f64 	%fd4767, %fd2881, %fd6244, %fd4766;
	fma.rn.f64 	%fd4769, %fd2882, %fd6248, %fd4690;
	fma.rn.f64 	%fd4770, %fd2883, %fd6249, %fd4769;
	fma.rn.f64 	%fd4771, %fd2884, %fd6252, %fd4770;
	mul.f64 	%fd4772, %fd29, %fd4771;
	mul.f64 	%fd4773, %fd29, %fd4767;
	st.local.v2.f64 	[%rd9+64], {%fd4773, %fd4772};
	fma.rn.f64 	%fd4775, %fd2882, %fd6249, %fd4691;
	fma.rn.f64 	%fd4776, %fd2883, %fd6251, %fd4775;
	fma.rn.f64 	%fd4777, %fd2884, %fd6253, %fd4776;
	fma.rn.f64 	%fd4779, %fd2882, %fd6250, %fd4692;
	fma.rn.f64 	%fd4780, %fd2883, %fd6256, %fd4779;
	fma.rn.f64 	%fd4781, %fd2884, %fd6244, %fd4780;
	mul.f64 	%fd4782, %fd29, %fd4781;
	mul.f64 	%fd4783, %fd29, %fd4777;
	st.local.v2.f64 	[%rd9+80], {%fd4783, %fd4782};
	fma.rn.f64 	%fd4785, %fd2885, %fd6248, %fd4693;
	fma.rn.f64 	%fd4786, %fd2886, %fd6249, %fd4785;
	fma.rn.f64 	%fd4787, %fd2887, %fd6252, %fd4786;
	fma.rn.f64 	%fd4789, %fd2885, %fd6249, %fd4694;
	fma.rn.f64 	%fd4790, %fd2886, %fd6251, %fd4789;
	fma.rn.f64 	%fd4791, %fd2887, %fd6253, %fd4790;
	mul.f64 	%fd4792, %fd29, %fd4791;
	mul.f64 	%fd4793, %fd29, %fd4787;
	st.local.v2.f64 	[%rd9+96], {%fd4793, %fd4792};
	fma.rn.f64 	%fd4795, %fd2885, %fd6250, %fd4695;
	fma.rn.f64 	%fd4796, %fd2886, %fd6256, %fd4795;
	fma.rn.f64 	%fd4797, %fd2887, %fd6244, %fd4796;
	fma.rn.f64 	%fd4799, %fd2888, %fd6248, %fd4696;
	fma.rn.f64 	%fd4800, %fd2889, %fd6249, %fd4799;
	fma.rn.f64 	%fd4801, %fd2890, %fd6252, %fd4800;
	mul.f64 	%fd4802, %fd29, %fd4801;
	mul.f64 	%fd4803, %fd29, %fd4797;
	st.local.v2.f64 	[%rd9+112], {%fd4803, %fd4802};
	fma.rn.f64 	%fd4805, %fd2888, %fd6249, %fd4697;
	fma.rn.f64 	%fd4806, %fd2889, %fd6251, %fd4805;
	fma.rn.f64 	%fd4807, %fd2890, %fd6253, %fd4806;
	fma.rn.f64 	%fd4809, %fd2888, %fd6250, %fd4698;
	fma.rn.f64 	%fd4810, %fd2889, %fd6256, %fd4809;
	fma.rn.f64 	%fd4811, %fd2890, %fd6244, %fd4810;
	mul.f64 	%fd4812, %fd29, %fd4811;
	mul.f64 	%fd4813, %fd29, %fd4807;
	st.local.v2.f64 	[%rd9+128], {%fd4813, %fd4812};
	fma.rn.f64 	%fd4815, %fd2891, %fd6248, %fd4699;
	fma.rn.f64 	%fd4816, %fd2892, %fd6249, %fd4815;
	fma.rn.f64 	%fd4817, %fd2893, %fd6252, %fd4816;
	fma.rn.f64 	%fd4819, %fd2891, %fd6249, %fd4700;
	fma.rn.f64 	%fd4820, %fd2892, %fd6251, %fd4819;
	fma.rn.f64 	%fd4821, %fd2893, %fd6253, %fd4820;
	mul.f64 	%fd4822, %fd29, %fd4821;
	mul.f64 	%fd4823, %fd29, %fd4817;
	st.local.v2.f64 	[%rd9+144], {%fd4823, %fd4822};
	fma.rn.f64 	%fd4825, %fd2891, %fd6250, %fd4701;
	fma.rn.f64 	%fd4826, %fd2892, %fd6256, %fd4825;
	fma.rn.f64 	%fd4827, %fd2893, %fd6244, %fd4826;
	fma.rn.f64 	%fd4829, %fd2894, %fd6248, %fd4702;
	fma.rn.f64 	%fd4830, %fd2895, %fd6249, %fd4829;
	fma.rn.f64 	%fd4831, %fd2896, %fd6252, %fd4830;
	mul.f64 	%fd4832, %fd29, %fd4831;
	mul.f64 	%fd4833, %fd29, %fd4827;
	st.local.v2.f64 	[%rd9+160], {%fd4833, %fd4832};
	fma.rn.f64 	%fd4835, %fd2894, %fd6249, %fd4703;
	fma.rn.f64 	%fd4836, %fd2895, %fd6251, %fd4835;
	fma.rn.f64 	%fd4837, %fd2896, %fd6253, %fd4836;
	fma.rn.f64 	%fd4839, %fd2894, %fd6250, %fd4704;
	fma.rn.f64 	%fd4840, %fd2895, %fd6256, %fd4839;
	fma.rn.f64 	%fd4841, %fd2896, %fd6244, %fd4840;
	mul.f64 	%fd4842, %fd29, %fd4841;
	mul.f64 	%fd4843, %fd29, %fd4837;
	st.local.v2.f64 	[%rd9+176], {%fd4843, %fd4842};
	fma.rn.f64 	%fd4845, %fd2897, %fd6248, %fd4705;
	fma.rn.f64 	%fd4846, %fd2898, %fd6249, %fd4845;
	fma.rn.f64 	%fd4847, %fd2899, %fd6252, %fd4846;
	fma.rn.f64 	%fd4849, %fd2897, %fd6249, %fd4706;
	fma.rn.f64 	%fd4850, %fd2898, %fd6251, %fd4849;
	fma.rn.f64 	%fd4851, %fd2899, %fd6253, %fd4850;
	mul.f64 	%fd4852, %fd29, %fd4851;
	mul.f64 	%fd4853, %fd29, %fd4847;
	st.local.v2.f64 	[%rd9+192], {%fd4853, %fd4852};
	fma.rn.f64 	%fd4855, %fd2897, %fd6250, %fd4707;
	fma.rn.f64 	%fd4856, %fd2898, %fd6256, %fd4855;
	fma.rn.f64 	%fd4857, %fd2899, %fd6244, %fd4856;
	fma.rn.f64 	%fd4859, %fd2900, %fd6248, %fd4708;
	fma.rn.f64 	%fd4860, %fd2901, %fd6249, %fd4859;
	fma.rn.f64 	%fd4861, %fd2902, %fd6252, %fd4860;
	mul.f64 	%fd4862, %fd29, %fd4861;
	mul.f64 	%fd4863, %fd29, %fd4857;
	st.local.v2.f64 	[%rd9+208], {%fd4863, %fd4862};
	fma.rn.f64 	%fd4865, %fd2900, %fd6249, %fd4709;
	fma.rn.f64 	%fd4866, %fd2901, %fd6251, %fd4865;
	fma.rn.f64 	%fd4867, %fd2902, %fd6253, %fd4866;
	fma.rn.f64 	%fd4869, %fd2900, %fd6250, %fd4710;
	fma.rn.f64 	%fd4870, %fd2901, %fd6256, %fd4869;
	fma.rn.f64 	%fd4871, %fd2902, %fd6244, %fd4870;
	mul.f64 	%fd4872, %fd29, %fd4871;
	mul.f64 	%fd4873, %fd29, %fd4867;
	st.local.v2.f64 	[%rd9+224], {%fd4873, %fd4872};
	fma.rn.f64 	%fd4875, %fd2903, %fd6248, %fd4711;
	fma.rn.f64 	%fd4876, %fd2904, %fd6249, %fd4875;
	fma.rn.f64 	%fd4877, %fd2905, %fd6252, %fd4876;
	fma.rn.f64 	%fd4879, %fd2903, %fd6249, %fd4712;
	fma.rn.f64 	%fd4880, %fd2904, %fd6251, %fd4879;
	fma.rn.f64 	%fd4881, %fd2905, %fd6253, %fd4880;
	mul.f64 	%fd4882, %fd29, %fd4881;
	mul.f64 	%fd4883, %fd29, %fd4877;
	st.local.v2.f64 	[%rd9+240], {%fd4883, %fd4882};
	fma.rn.f64 	%fd4885, %fd2903, %fd6250, %fd4713;
	fma.rn.f64 	%fd4886, %fd2904, %fd6256, %fd4885;
	fma.rn.f64 	%fd4887, %fd2905, %fd6244, %fd4886;
	fma.rn.f64 	%fd4889, %fd2906, %fd6248, %fd4714;
	fma.rn.f64 	%fd4890, %fd2907, %fd6249, %fd4889;
	fma.rn.f64 	%fd4891, %fd2908, %fd6252, %fd4890;
	mul.f64 	%fd4892, %fd29, %fd4891;
	mul.f64 	%fd4893, %fd29, %fd4887;
	st.local.v2.f64 	[%rd9+256], {%fd4893, %fd4892};
	fma.rn.f64 	%fd4895, %fd2906, %fd6249, %fd4715;
	fma.rn.f64 	%fd4896, %fd2907, %fd6251, %fd4895;
	fma.rn.f64 	%fd4897, %fd2908, %fd6253, %fd4896;
	fma.rn.f64 	%fd4899, %fd2906, %fd6250, %fd4716;
	fma.rn.f64 	%fd4900, %fd2907, %fd6256, %fd4899;
	fma.rn.f64 	%fd4901, %fd2908, %fd6244, %fd4900;
	mul.f64 	%fd4902, %fd29, %fd4901;
	mul.f64 	%fd4903, %fd29, %fd4897;
	st.local.v2.f64 	[%rd9+272], {%fd4903, %fd4902};
	fma.rn.f64 	%fd4905, %fd2909, %fd6248, %fd4717;
	fma.rn.f64 	%fd4906, %fd2910, %fd6249, %fd4905;
	fma.rn.f64 	%fd4907, %fd2911, %fd6252, %fd4906;
	fma.rn.f64 	%fd4909, %fd2909, %fd6249, %fd4718;
	fma.rn.f64 	%fd4910, %fd2910, %fd6251, %fd4909;
	fma.rn.f64 	%fd4911, %fd2911, %fd6253, %fd4910;
	mul.f64 	%fd4912, %fd29, %fd4911;
	mul.f64 	%fd4913, %fd29, %fd4907;
	st.local.v2.f64 	[%rd9+288], {%fd4913, %fd4912};
	fma.rn.f64 	%fd4915, %fd2909, %fd6250, %fd4719;
	fma.rn.f64 	%fd4916, %fd2910, %fd6256, %fd4915;
	fma.rn.f64 	%fd4917, %fd2911, %fd6244, %fd4916;
	fma.rn.f64 	%fd4919, %fd2912, %fd6248, %fd4720;
	fma.rn.f64 	%fd4920, %fd2913, %fd6249, %fd4919;
	fma.rn.f64 	%fd4921, %fd2914, %fd6252, %fd4920;
	mul.f64 	%fd4922, %fd29, %fd4921;
	mul.f64 	%fd4923, %fd29, %fd4917;
	st.local.v2.f64 	[%rd9+304], {%fd4923, %fd4922};
	fma.rn.f64 	%fd4925, %fd2912, %fd6249, %fd4721;
	fma.rn.f64 	%fd4926, %fd2913, %fd6251, %fd4925;
	fma.rn.f64 	%fd4927, %fd2914, %fd6253, %fd4926;
	fma.rn.f64 	%fd4929, %fd2912, %fd6250, %fd4722;
	fma.rn.f64 	%fd4930, %fd2913, %fd6256, %fd4929;
	fma.rn.f64 	%fd4931, %fd2914, %fd6244, %fd4930;
	mul.f64 	%fd4932, %fd29, %fd4931;
	mul.f64 	%fd4933, %fd29, %fd4927;
	st.local.v2.f64 	[%rd9+320], {%fd4933, %fd4932};
	fma.rn.f64 	%fd4935, %fd2915, %fd6248, %fd4723;
	fma.rn.f64 	%fd4936, %fd2916, %fd6249, %fd4935;
	fma.rn.f64 	%fd4937, %fd2917, %fd6252, %fd4936;
	fma.rn.f64 	%fd4939, %fd2915, %fd6249, %fd4724;
	fma.rn.f64 	%fd4940, %fd2916, %fd6251, %fd4939;
	fma.rn.f64 	%fd4941, %fd2917, %fd6253, %fd4940;
	mul.f64 	%fd4942, %fd29, %fd4941;
	mul.f64 	%fd4943, %fd29, %fd4937;
	st.local.v2.f64 	[%rd9+336], {%fd4943, %fd4942};
	fma.rn.f64 	%fd4945, %fd2915, %fd6250, %fd4725;
	fma.rn.f64 	%fd4946, %fd2916, %fd6256, %fd4945;
	fma.rn.f64 	%fd4947, %fd2917, %fd6244, %fd4946;
	fma.rn.f64 	%fd4949, %fd2918, %fd6248, %fd4726;
	fma.rn.f64 	%fd4950, %fd2919, %fd6249, %fd4949;
	fma.rn.f64 	%fd4951, %fd2920, %fd6252, %fd4950;
	mul.f64 	%fd4952, %fd29, %fd4951;
	mul.f64 	%fd4953, %fd29, %fd4947;
	st.local.v2.f64 	[%rd9+352], {%fd4953, %fd4952};
	fma.rn.f64 	%fd4955, %fd2918, %fd6249, %fd4727;
	fma.rn.f64 	%fd4956, %fd2919, %fd6251, %fd4955;
	fma.rn.f64 	%fd4957, %fd2920, %fd6253, %fd4956;
	fma.rn.f64 	%fd4959, %fd2918, %fd6250, %fd4728;
	fma.rn.f64 	%fd4960, %fd2919, %fd6256, %fd4959;
	fma.rn.f64 	%fd4961, %fd2920, %fd6244, %fd4960;
	mul.f64 	%fd4962, %fd29, %fd4961;
	mul.f64 	%fd4963, %fd29, %fd4957;
	st.local.v2.f64 	[%rd9+368], {%fd4963, %fd4962};
	fma.rn.f64 	%fd4965, %fd2921, %fd6248, %fd4729;
	fma.rn.f64 	%fd4966, %fd2922, %fd6249, %fd4965;
	fma.rn.f64 	%fd4967, %fd2923, %fd6252, %fd4966;
	fma.rn.f64 	%fd4969, %fd2921, %fd6249, %fd4730;
	fma.rn.f64 	%fd4970, %fd2922, %fd6251, %fd4969;
	fma.rn.f64 	%fd4971, %fd2923, %fd6253, %fd4970;
	mul.f64 	%fd4972, %fd29, %fd4971;
	mul.f64 	%fd4973, %fd29, %fd4967;
	st.local.v2.f64 	[%rd9+384], {%fd4973, %fd4972};
	fma.rn.f64 	%fd4975, %fd2921, %fd6250, %fd4731;
	fma.rn.f64 	%fd4976, %fd2922, %fd6256, %fd4975;
	fma.rn.f64 	%fd4977, %fd2923, %fd6244, %fd4976;
	fma.rn.f64 	%fd4979, %fd2924, %fd6248, %fd4732;
	fma.rn.f64 	%fd4980, %fd2925, %fd6249, %fd4979;
	fma.rn.f64 	%fd4981, %fd2926, %fd6252, %fd4980;
	mul.f64 	%fd4982, %fd29, %fd4981;
	mul.f64 	%fd4983, %fd29, %fd4977;
	st.local.v2.f64 	[%rd9+400], {%fd4983, %fd4982};
	fma.rn.f64 	%fd4985, %fd2924, %fd6249, %fd4733;
	fma.rn.f64 	%fd4986, %fd2925, %fd6251, %fd4985;
	fma.rn.f64 	%fd4987, %fd2926, %fd6253, %fd4986;
	fma.rn.f64 	%fd4989, %fd2924, %fd6250, %fd4734;
	fma.rn.f64 	%fd4990, %fd2925, %fd6256, %fd4989;
	fma.rn.f64 	%fd4991, %fd2926, %fd6244, %fd4990;
	mul.f64 	%fd4992, %fd29, %fd4991;
	mul.f64 	%fd4993, %fd29, %fd4987;
	st.local.v2.f64 	[%rd9+416], {%fd4993, %fd4992};
	mov.u64 	%rd821, 0;
	mov.u64 	%rd1156, %rd821;
	@%p186 bra 	BB5_4318;

BB5_4317:
	shl.b64 	%rd822, %rd1156, 3;
	add.s64 	%rd823, %rd10, %rd822;
	st.local.u64 	[%rd823], %rd821;
	add.s64 	%rd1156, %rd1156, 1;
	setp.lt.u64	%p4749, %rd1156, 324;
	@%p4749 bra 	BB5_4317;

BB5_4318:
	mov.u32 	%r6284, 0;
	bra.uni 	BB5_4319;

BB5_4586:
	mul.wide.s32 	%rd1137, %r6284, 24;
	add.s64 	%rd1138, %rd9, %rd1137;
	ld.local.f64 	%fd6259, [%rd1138];
	ld.local.f64 	%fd6258, [%rd1138+8];
	ld.local.f64 	%fd6257, [%rd1138+16];

BB5_4319:
	mul.wide.s32 	%rd825, %r6284, 144;
	add.s64 	%rd826, %rd10, %rd825;
	ld.local.v2.f64 	{%fd4994, %fd4995}, [%rd826];
	fma.rn.f64 	%fd4997, %fd6259, %fd2873, %fd4994;
	fma.rn.f64 	%fd4998, %fd6258, %fd2874, %fd4997;
	fma.rn.f64 	%fd5000, %fd6259, %fd2876, %fd4995;
	fma.rn.f64 	%fd5001, %fd6258, %fd2877, %fd5000;
	fma.rn.f64 	%fd5002, %fd6257, %fd2878, %fd5001;
	fma.rn.f64 	%fd5003, %fd6257, %fd2875, %fd4998;
	ld.local.v2.f64 	{%fd5004, %fd5005}, [%rd826+16];
	ld.local.v2.f64 	{%fd5006, %fd5007}, [%rd826+32];
	ld.local.v2.f64 	{%fd5008, %fd5009}, [%rd826+48];
	ld.local.v2.f64 	{%fd5010, %fd5011}, [%rd826+64];
	ld.local.v2.f64 	{%fd5012, %fd5013}, [%rd826+80];
	ld.local.v2.f64 	{%fd5014, %fd5015}, [%rd826+96];
	ld.local.v2.f64 	{%fd5016, %fd5017}, [%rd826+112];
	ld.local.v2.f64 	{%fd5018, %fd5019}, [%rd826+128];
	st.local.v2.f64 	[%rd826], {%fd5003, %fd5002};
	fma.rn.f64 	%fd5021, %fd6259, %fd2879, %fd5004;
	fma.rn.f64 	%fd5022, %fd6258, %fd2880, %fd5021;
	fma.rn.f64 	%fd5024, %fd6259, %fd2882, %fd5005;
	fma.rn.f64 	%fd5025, %fd6258, %fd2883, %fd5024;
	fma.rn.f64 	%fd5026, %fd6257, %fd2884, %fd5025;
	fma.rn.f64 	%fd5027, %fd6257, %fd2881, %fd5022;
	st.local.v2.f64 	[%rd826+16], {%fd5027, %fd5026};
	fma.rn.f64 	%fd5029, %fd6259, %fd2885, %fd5006;
	fma.rn.f64 	%fd5030, %fd6258, %fd2886, %fd5029;
	fma.rn.f64 	%fd5032, %fd6259, %fd2888, %fd5007;
	fma.rn.f64 	%fd5033, %fd6258, %fd2889, %fd5032;
	fma.rn.f64 	%fd5034, %fd6257, %fd2890, %fd5033;
	fma.rn.f64 	%fd5035, %fd6257, %fd2887, %fd5030;
	st.local.v2.f64 	[%rd826+32], {%fd5035, %fd5034};
	fma.rn.f64 	%fd5037, %fd6259, %fd2891, %fd5008;
	fma.rn.f64 	%fd5038, %fd6258, %fd2892, %fd5037;
	fma.rn.f64 	%fd5040, %fd6259, %fd2894, %fd5009;
	fma.rn.f64 	%fd5041, %fd6258, %fd2895, %fd5040;
	fma.rn.f64 	%fd5042, %fd6257, %fd2896, %fd5041;
	fma.rn.f64 	%fd5043, %fd6257, %fd2893, %fd5038;
	st.local.v2.f64 	[%rd826+48], {%fd5043, %fd5042};
	fma.rn.f64 	%fd5045, %fd6259, %fd2897, %fd5010;
	fma.rn.f64 	%fd5046, %fd6258, %fd2898, %fd5045;
	fma.rn.f64 	%fd5048, %fd6259, %fd2900, %fd5011;
	fma.rn.f64 	%fd5049, %fd6258, %fd2901, %fd5048;
	fma.rn.f64 	%fd5050, %fd6257, %fd2902, %fd5049;
	fma.rn.f64 	%fd5051, %fd6257, %fd2899, %fd5046;
	st.local.v2.f64 	[%rd826+64], {%fd5051, %fd5050};
	fma.rn.f64 	%fd5053, %fd6259, %fd2903, %fd5012;
	fma.rn.f64 	%fd5054, %fd6258, %fd2904, %fd5053;
	fma.rn.f64 	%fd5056, %fd6259, %fd2906, %fd5013;
	fma.rn.f64 	%fd5057, %fd6258, %fd2907, %fd5056;
	fma.rn.f64 	%fd5058, %fd6257, %fd2908, %fd5057;
	fma.rn.f64 	%fd5059, %fd6257, %fd2905, %fd5054;
	st.local.v2.f64 	[%rd826+80], {%fd5059, %fd5058};
	fma.rn.f64 	%fd5061, %fd6259, %fd2909, %fd5014;
	fma.rn.f64 	%fd5062, %fd6258, %fd2910, %fd5061;
	fma.rn.f64 	%fd5064, %fd6259, %fd2912, %fd5015;
	fma.rn.f64 	%fd5065, %fd6258, %fd2913, %fd5064;
	fma.rn.f64 	%fd5066, %fd6257, %fd2914, %fd5065;
	fma.rn.f64 	%fd5067, %fd6257, %fd2911, %fd5062;
	st.local.v2.f64 	[%rd826+96], {%fd5067, %fd5066};
	fma.rn.f64 	%fd5069, %fd6259, %fd2915, %fd5016;
	fma.rn.f64 	%fd5070, %fd6258, %fd2916, %fd5069;
	fma.rn.f64 	%fd5072, %fd6259, %fd2918, %fd5017;
	fma.rn.f64 	%fd5073, %fd6258, %fd2919, %fd5072;
	fma.rn.f64 	%fd5074, %fd6257, %fd2920, %fd5073;
	fma.rn.f64 	%fd5075, %fd6257, %fd2917, %fd5070;
	st.local.v2.f64 	[%rd826+112], {%fd5075, %fd5074};
	fma.rn.f64 	%fd5077, %fd6259, %fd2921, %fd5018;
	fma.rn.f64 	%fd5078, %fd6258, %fd2922, %fd5077;
	fma.rn.f64 	%fd5080, %fd6259, %fd2924, %fd5019;
	fma.rn.f64 	%fd5081, %fd6258, %fd2925, %fd5080;
	fma.rn.f64 	%fd5082, %fd6257, %fd2926, %fd5081;
	fma.rn.f64 	%fd5083, %fd6257, %fd2923, %fd5078;
	st.local.v2.f64 	[%rd826+128], {%fd5083, %fd5082};
	add.s32 	%r6284, %r6284, 1;
	setp.lt.s32	%p4750, %r6284, 18;
	@%p4750 bra 	BB5_4586;

	mov.u64 	%rd827, 0;
	mov.u64 	%rd1157, %rd827;
	@%p186 bra 	BB5_4322;

BB5_4321:
	shl.b64 	%rd828, %rd1157, 3;
	add.s64 	%rd829, %rd11, %rd828;
	st.local.u64 	[%rd829], %rd827;
	add.s64 	%rd1157, %rd1157, 1;
	setp.lt.u64	%p4752, %rd1157, 324;
	@%p4752 bra 	BB5_4321;

BB5_4322:
	mov.u32 	%r6117, 0;
	mov.u32 	%r6285, %r6117;

BB5_4323:
	mul.lo.s32 	%r6119, %r6285, 3;
	cvt.s64.s32	%rd111, %r6119;
	mov.u32 	%r6286, %r6117;

BB5_4324:
	mul.lo.s32 	%r6120, %r6286, 3;
	mul.lo.s64 	%rd831, %rd111, 144;
	add.s64 	%rd832, %rd11, %rd831;
	mul.wide.s32 	%rd833, %r6120, 8;
	add.s64 	%rd834, %rd832, %rd833;
	add.s64 	%rd835, %rd10, %rd831;
	add.s64 	%rd836, %rd835, %rd833;
	ld.local.f64 	%fd5084, [%rd836];
	ld.local.f64 	%fd5085, [%rd834];
	fma.rn.f64 	%fd5086, %fd1, %fd5084, %fd5085;
	ld.local.f64 	%fd5087, [%rd836+144];
	fma.rn.f64 	%fd5088, %fd7, %fd5087, %fd5086;
	ld.local.f64 	%fd5089, [%rd836+288];
	fma.rn.f64 	%fd5090, %fd4, %fd5089, %fd5088;
	ld.local.f64 	%fd5091, [%rd836+8];
	ld.local.f64 	%fd5092, [%rd834+8];
	ld.local.f64 	%fd5093, [%rd836+152];
	ld.local.f64 	%fd5094, [%rd836+296];
	ld.local.f64 	%fd5095, [%rd836+16];
	ld.local.f64 	%fd5096, [%rd834+16];
	ld.local.f64 	%fd5097, [%rd836+160];
	ld.local.f64 	%fd5098, [%rd836+304];
	ld.local.f64 	%fd5099, [%rd834+144];
	ld.local.f64 	%fd5100, [%rd834+152];
	ld.local.f64 	%fd5101, [%rd834+160];
	ld.local.f64 	%fd5102, [%rd834+288];
	ld.local.f64 	%fd5103, [%rd834+296];
	ld.local.f64 	%fd5104, [%rd834+304];
	st.local.f64 	[%rd834], %fd5090;
	fma.rn.f64 	%fd5105, %fd1, %fd5091, %fd5092;
	fma.rn.f64 	%fd5106, %fd7, %fd5093, %fd5105;
	fma.rn.f64 	%fd5107, %fd4, %fd5094, %fd5106;
	st.local.f64 	[%rd834+8], %fd5107;
	fma.rn.f64 	%fd5108, %fd1, %fd5095, %fd5096;
	fma.rn.f64 	%fd5109, %fd7, %fd5097, %fd5108;
	fma.rn.f64 	%fd5110, %fd4, %fd5098, %fd5109;
	st.local.f64 	[%rd834+16], %fd5110;
	fma.rn.f64 	%fd5111, %fd2, %fd5084, %fd5099;
	fma.rn.f64 	%fd5112, %fd8, %fd5087, %fd5111;
	fma.rn.f64 	%fd5113, %fd5, %fd5089, %fd5112;
	st.local.f64 	[%rd834+144], %fd5113;
	fma.rn.f64 	%fd5114, %fd2, %fd5091, %fd5100;
	fma.rn.f64 	%fd5115, %fd8, %fd5093, %fd5114;
	fma.rn.f64 	%fd5116, %fd5, %fd5094, %fd5115;
	st.local.f64 	[%rd834+152], %fd5116;
	fma.rn.f64 	%fd5117, %fd2, %fd5095, %fd5101;
	fma.rn.f64 	%fd5118, %fd8, %fd5097, %fd5117;
	fma.rn.f64 	%fd5119, %fd5, %fd5098, %fd5118;
	st.local.f64 	[%rd834+160], %fd5119;
	fma.rn.f64 	%fd5120, %fd3, %fd5084, %fd5102;
	fma.rn.f64 	%fd5121, %fd9, %fd5087, %fd5120;
	fma.rn.f64 	%fd5122, %fd6, %fd5089, %fd5121;
	st.local.f64 	[%rd834+288], %fd5122;
	fma.rn.f64 	%fd5123, %fd3, %fd5091, %fd5103;
	fma.rn.f64 	%fd5124, %fd9, %fd5093, %fd5123;
	fma.rn.f64 	%fd5125, %fd6, %fd5094, %fd5124;
	st.local.f64 	[%rd834+296], %fd5125;
	fma.rn.f64 	%fd5126, %fd3, %fd5095, %fd5104;
	fma.rn.f64 	%fd5127, %fd9, %fd5097, %fd5126;
	fma.rn.f64 	%fd5128, %fd6, %fd5098, %fd5127;
	st.local.f64 	[%rd834+304], %fd5128;
	add.s64 	%rd837, %rd5, %rd831;
	add.s64 	%rd838, %rd837, %rd833;
	ld.local.f64 	%fd5129, [%rd838];
	fma.rn.f64 	%fd5130, %fd5090, %fd1, %fd5129;
	fma.rn.f64 	%fd5131, %fd5107, %fd7, %fd5130;
	fma.rn.f64 	%fd5132, %fd5110, %fd4, %fd5131;
	ld.local.f64 	%fd5133, [%rd838+8];
	ld.local.f64 	%fd5134, [%rd838+16];
	ld.local.f64 	%fd5135, [%rd838+144];
	ld.local.f64 	%fd5136, [%rd838+152];
	ld.local.f64 	%fd5137, [%rd838+160];
	ld.local.f64 	%fd5138, [%rd838+288];
	ld.local.f64 	%fd5139, [%rd838+296];
	ld.local.f64 	%fd5140, [%rd838+304];
	st.local.f64 	[%rd838], %fd5132;
	fma.rn.f64 	%fd5141, %fd5090, %fd2, %fd5133;
	fma.rn.f64 	%fd5142, %fd5107, %fd8, %fd5141;
	fma.rn.f64 	%fd5143, %fd5110, %fd5, %fd5142;
	st.local.f64 	[%rd838+8], %fd5143;
	fma.rn.f64 	%fd5144, %fd5090, %fd3, %fd5134;
	fma.rn.f64 	%fd5145, %fd5107, %fd9, %fd5144;
	fma.rn.f64 	%fd5146, %fd5110, %fd6, %fd5145;
	st.local.f64 	[%rd838+16], %fd5146;
	fma.rn.f64 	%fd5147, %fd5113, %fd1, %fd5135;
	fma.rn.f64 	%fd5148, %fd5116, %fd7, %fd5147;
	fma.rn.f64 	%fd5149, %fd5119, %fd4, %fd5148;
	st.local.f64 	[%rd838+144], %fd5149;
	fma.rn.f64 	%fd5150, %fd5113, %fd2, %fd5136;
	fma.rn.f64 	%fd5151, %fd5116, %fd8, %fd5150;
	fma.rn.f64 	%fd5152, %fd5119, %fd5, %fd5151;
	st.local.f64 	[%rd838+152], %fd5152;
	fma.rn.f64 	%fd5153, %fd5113, %fd3, %fd5137;
	fma.rn.f64 	%fd5154, %fd5116, %fd9, %fd5153;
	fma.rn.f64 	%fd5155, %fd5119, %fd6, %fd5154;
	st.local.f64 	[%rd838+160], %fd5155;
	fma.rn.f64 	%fd5156, %fd5122, %fd1, %fd5138;
	fma.rn.f64 	%fd5157, %fd5125, %fd7, %fd5156;
	fma.rn.f64 	%fd5158, %fd5128, %fd4, %fd5157;
	st.local.f64 	[%rd838+288], %fd5158;
	fma.rn.f64 	%fd5159, %fd5122, %fd2, %fd5139;
	fma.rn.f64 	%fd5160, %fd5125, %fd8, %fd5159;
	fma.rn.f64 	%fd5161, %fd5128, %fd5, %fd5160;
	st.local.f64 	[%rd838+296], %fd5161;
	fma.rn.f64 	%fd5162, %fd5122, %fd3, %fd5140;
	fma.rn.f64 	%fd5163, %fd5125, %fd9, %fd5162;
	fma.rn.f64 	%fd5164, %fd5128, %fd6, %fd5163;
	st.local.f64 	[%rd838+304], %fd5164;
	add.s32 	%r6286, %r6286, 1;
	setp.lt.s32	%p4753, %r6286, 6;
	@%p4753 bra 	BB5_4324;

	add.s32 	%r6285, %r6285, 1;
	setp.lt.s32	%p4754, %r6285, 6;
	@%p4754 bra 	BB5_4323;

	cvt.u32.u64	%r6121, %rd20;
	add.s32 	%r6283, %r6121, 1;
	setp.lt.s32	%p4755, %r6283, 3;
	@%p4755 bra 	BB5_9;

	ld.param.u64 	%rd1149, [kczCZForce_param_0];
	mov.u32 	%r6271, %tid.x;
	mov.u32 	%r6270, %ctaid.x;
	mov.u32 	%r6269, %ntid.x;
	mad.lo.s32 	%r6268, %r6269, %r6270, %r6271;
	cvta.to.global.u64 	%rd1148, %rd1149;
	mad.lo.s32 	%r6267, %r260, 3, %r6268;
	mul.wide.s32 	%rd1147, %r6267, 8;
	add.s64 	%rd1146, %rd1148, %rd1147;
	mad.lo.s32 	%r6266, %r260, 5, %r6268;
	mul.wide.s32 	%rd1145, %r6266, 8;
	add.s64 	%rd1144, %rd1148, %rd1145;
	shl.b32 	%r6265, %r260, 2;
	add.s32 	%r6264, %r6265, %r6268;
	mul.wide.s32 	%rd1143, %r6264, 8;
	add.s64 	%rd1142, %rd1148, %rd1143;
	ld.local.f64 	%fd5165, [%rd3];
	ld.local.f64 	%fd5166, [%rd3+8];
	max.f64 	%fd5167, %fd5165, %fd5166;
	ld.local.f64 	%fd2933, [%rd3+16];
	max.f64 	%fd2934, %fd5167, %fd2933;
	ld.local.f64 	%fd2935, [%rd4+8];
	ld.local.f64 	%fd5168, [%rd4];
	max.f64 	%fd5169, %fd5168, %fd2935;
	ld.local.f64 	%fd2936, [%rd4+16];
	max.f64 	%fd2937, %fd5169, %fd2936;
	ld.const.f64 	%fd5170, [rn];
	mul.f64 	%fd2938, %fd31, %fd5170;
	ld.const.f64 	%fd5171, [rt];
	mul.f64 	%fd2939, %fd64, %fd5171;
	shl.b32 	%r204, %r260, 4;
	cvt.s64.s32	%rd842, %r204;
	add.s64 	%rd112, %rd1142, %rd842;
	st.global.f64 	[%rd112], %fd2934;
	shl.b32 	%r205, %r260, 5;
	cvt.s64.s32	%rd845, %r205;
	add.s64 	%rd113, %rd1144, %rd845;
	st.global.f64 	[%rd113], %fd2937;
	setp.ltu.f64	%p4756, %fd5165, %fd2938;
	setp.ltu.f64	%p4757, %fd5168, %fd2939;
	and.pred  	%p181, %p4756, %p4757;
	add.s64 	%rd114, %rd1146, %rd845;
	st.global.f64 	[%rd114], %fd2934;
	mad.lo.s32 	%r206, %r260, 10, %r6268;
	mul.wide.s32 	%rd848, %r206, 8;
	add.s64 	%rd849, %rd1148, %rd848;
	st.global.f64 	[%rd849], %fd2937;
	mov.u32 	%r6288, 1;
	setp.ge.f64	%p4758, %fd5166, %fd2938;
	mov.u32 	%r6287, %r6288;
	@%p4758 bra 	BB5_4329;

	setp.ltu.f64	%p4759, %fd2935, %fd2939;
	and.pred  	%p4760, %p4759, %p181;
	selp.u32	%r6131, 1, 0, %p4760;
	xor.b32  	%r6287, %r6131, 1;

BB5_4329:
	add.s64 	%rd851, %rd112, %rd842;
	st.global.f64 	[%rd851], %fd2934;
	add.s64 	%rd115, %rd114, %rd845;
	st.global.f64 	[%rd115], %fd2937;
	setp.ge.f64	%p4761, %fd2933, %fd2938;
	@%p4761 bra 	BB5_4331;

	setp.ge.f64	%p4762, %fd2936, %fd2939;
	selp.b32	%r6288, 1, %r6287, %p4762;

BB5_4331:
	ld.local.u8 	%rs17, [%rd8];
	mov.u16 	%rs24, 1;
	setp.ne.s16	%p4763, %rs17, 0;
	@%p4763 bra 	BB5_4334;

	ld.local.u8 	%rs19, [%rd8+1];
	setp.ne.s16	%p4764, %rs19, 0;
	@%p4764 bra 	BB5_4334;

	ld.local.u8 	%rs20, [%rd8+2];
	setp.ne.s16	%p4765, %rs20, 0;
	selp.u16	%rs24, 1, 0, %p4765;

BB5_4334:
	ld.local.u8 	%rs21, [%rd7];
	mov.pred 	%p4910, -1;
	setp.ne.s16	%p4767, %rs21, 0;
	@%p4767 bra 	BB5_4337;

	ld.local.u8 	%rs22, [%rd7+1];
	setp.ne.s16	%p4769, %rs22, 0;
	@%p4769 bra 	BB5_4337;

	ld.local.u8 	%rs23, [%rd7+2];
	setp.ne.s16	%p4910, %rs23, 0;

BB5_4337:
	mov.u32 	%r6276, %tid.x;
	mov.u32 	%r6275, %ctaid.x;
	mov.u32 	%r6274, %ntid.x;
	mad.lo.s32 	%r6273, %r6274, %r6275, %r6276;
	mad.lo.s32 	%r6272, %r260, 3, %r6273;
	add.s32 	%r6137, %r6273, %r260;
	mul.wide.s32 	%rd853, %r6137, 4;
	add.s64 	%rd854, %rd2, %rd853;
	selp.u32	%r6138, 1, 0, %p4910;
	st.global.u32 	[%rd854], %r6138;
	cvt.u32.u16	%r6139, %rs24;
	mul.wide.s32 	%rd855, %r6272, 4;
	add.s64 	%rd856, %rd2, %rd855;
	st.global.u32 	[%rd856], %r6139;
	setp.eq.s16	%p4770, %rs24, 0;
	selp.b32	%r6141, %r6288, 0, %p4770;
	shl.b32 	%r6142, %r260, 1;
	add.s32 	%r6143, %r6142, %r6273;
	mul.wide.s32 	%rd857, %r6143, 4;
	add.s64 	%rd858, %rd2, %rd857;
	st.global.u32 	[%rd858], %r6141;
	setp.ne.s16	%p4771, %rs24, 0;
	@%p4771 bra 	BB5_4585;

	ld.param.u32 	%r6277, [kczCZForce_param_10];
	mov.u32 	%r6289, 0;
	setp.eq.s32	%p4772, %r6277, 0;
	@%p4772 bra 	BB5_4462;
	bra.uni 	BB5_4339;

BB5_4462:
	mul.lo.s32 	%r6204, %r6289, 6;
	mad.lo.s32 	%r6205, %r6204, %r260, %r206;
	mul.wide.s32 	%rd1001, %r6205, 4;
	add.s64 	%rd370, %rd2, %rd1001;
	ld.global.u32 	%r244, [%rd370];
	mul.lo.s32 	%r245, %r6289, 3;
	mul.wide.s32 	%rd1002, %r245, 144;
	add.s64 	%rd371, %rd5, %rd1002;
	setp.lt.s32	%p4839, %r244, 0;
	@%p4839 bra 	BB5_4481;

	mul.lo.s32 	%r246, %r244, 9;
	mul.wide.s32 	%rd1003, %r246, 8;
	add.s64 	%rd372, %rd1, %rd1003;
	ld.local.f64 	%fd2997, [%rd371];
	ld.global.u64 	%rd1215, [%rd372];

BB5_4464:
	mov.b64 	 %fd5287, %rd1215;
	add.f64 	%fd5288, %fd2997, %fd5287;
	mov.b64 	 %rd1004, %fd5288;
	atom.global.cas.b64 	%rd375, [%rd372], %rd1215, %rd1004;
	setp.ne.s64	%p4840, %rd1215, %rd375;
	mov.u64 	%rd1215, %rd375;
	@%p4840 bra 	BB5_4464;

	add.s32 	%r6206, %r246, 1;
	mul.wide.s32 	%rd1005, %r6206, 8;
	add.s64 	%rd376, %rd1, %rd1005;
	ld.local.f64 	%fd2998, [%rd371+8];
	ld.global.u64 	%rd1216, [%rd372+8];

BB5_4466:
	mov.b64 	 %fd5289, %rd1216;
	add.f64 	%fd5290, %fd2998, %fd5289;
	mov.b64 	 %rd1006, %fd5290;
	atom.global.cas.b64 	%rd379, [%rd376], %rd1216, %rd1006;
	setp.ne.s64	%p4841, %rd1216, %rd379;
	mov.u64 	%rd1216, %rd379;
	@%p4841 bra 	BB5_4466;

	add.s32 	%r6207, %r246, 2;
	mul.wide.s32 	%rd1007, %r6207, 8;
	add.s64 	%rd380, %rd1, %rd1007;
	ld.local.f64 	%fd2999, [%rd371+16];
	ld.global.u64 	%rd1217, [%rd372+16];

BB5_4468:
	mov.b64 	 %fd5291, %rd1217;
	add.f64 	%fd5292, %fd2999, %fd5291;
	mov.b64 	 %rd1008, %fd5292;
	atom.global.cas.b64 	%rd383, [%rd380], %rd1217, %rd1008;
	setp.ne.s64	%p4842, %rd1217, %rd383;
	mov.u64 	%rd1217, %rd383;
	@%p4842 bra 	BB5_4468;

	add.s32 	%r6208, %r246, 3;
	mul.wide.s32 	%rd1009, %r6208, 8;
	add.s64 	%rd384, %rd1, %rd1009;
	ld.local.f64 	%fd3000, [%rd371+144];
	ld.global.u64 	%rd1218, [%rd372+24];

BB5_4470:
	mov.b64 	 %fd5293, %rd1218;
	add.f64 	%fd5294, %fd3000, %fd5293;
	mov.b64 	 %rd1010, %fd5294;
	atom.global.cas.b64 	%rd387, [%rd384], %rd1218, %rd1010;
	setp.ne.s64	%p4843, %rd1218, %rd387;
	mov.u64 	%rd1218, %rd387;
	@%p4843 bra 	BB5_4470;

	add.s32 	%r6209, %r246, 4;
	mul.wide.s32 	%rd1011, %r6209, 8;
	add.s64 	%rd388, %rd1, %rd1011;
	ld.local.f64 	%fd3001, [%rd371+152];
	ld.global.u64 	%rd1219, [%rd372+32];

BB5_4472:
	mov.b64 	 %fd5295, %rd1219;
	add.f64 	%fd5296, %fd3001, %fd5295;
	mov.b64 	 %rd1012, %fd5296;
	atom.global.cas.b64 	%rd391, [%rd388], %rd1219, %rd1012;
	setp.ne.s64	%p4844, %rd1219, %rd391;
	mov.u64 	%rd1219, %rd391;
	@%p4844 bra 	BB5_4472;

	add.s32 	%r6210, %r246, 5;
	mul.wide.s32 	%rd1013, %r6210, 8;
	add.s64 	%rd392, %rd1, %rd1013;
	ld.local.f64 	%fd3002, [%rd371+160];
	ld.global.u64 	%rd1220, [%rd372+40];

BB5_4474:
	mov.b64 	 %fd5297, %rd1220;
	add.f64 	%fd5298, %fd3002, %fd5297;
	mov.b64 	 %rd1014, %fd5298;
	atom.global.cas.b64 	%rd395, [%rd392], %rd1220, %rd1014;
	setp.ne.s64	%p4845, %rd1220, %rd395;
	mov.u64 	%rd1220, %rd395;
	@%p4845 bra 	BB5_4474;

	add.s32 	%r6211, %r246, 6;
	mul.wide.s32 	%rd1015, %r6211, 8;
	add.s64 	%rd396, %rd1, %rd1015;
	ld.local.f64 	%fd3003, [%rd371+288];
	ld.global.u64 	%rd1221, [%rd372+48];

BB5_4476:
	mov.b64 	 %fd5299, %rd1221;
	add.f64 	%fd5300, %fd3003, %fd5299;
	mov.b64 	 %rd1016, %fd5300;
	atom.global.cas.b64 	%rd399, [%rd396], %rd1221, %rd1016;
	setp.ne.s64	%p4846, %rd1221, %rd399;
	mov.u64 	%rd1221, %rd399;
	@%p4846 bra 	BB5_4476;

	add.s32 	%r6212, %r246, 7;
	mul.wide.s32 	%rd1017, %r6212, 8;
	add.s64 	%rd400, %rd1, %rd1017;
	ld.local.f64 	%fd3004, [%rd371+296];
	ld.global.u64 	%rd1222, [%rd372+56];

BB5_4478:
	mov.b64 	 %fd5301, %rd1222;
	add.f64 	%fd5302, %fd3004, %fd5301;
	mov.b64 	 %rd1018, %fd5302;
	atom.global.cas.b64 	%rd403, [%rd400], %rd1222, %rd1018;
	setp.ne.s64	%p4847, %rd1222, %rd403;
	mov.u64 	%rd1222, %rd403;
	@%p4847 bra 	BB5_4478;

	add.s32 	%r6213, %r246, 8;
	mul.wide.s32 	%rd1019, %r6213, 8;
	add.s64 	%rd404, %rd1, %rd1019;
	ld.local.f64 	%fd3005, [%rd371+304];
	ld.global.u64 	%rd1223, [%rd372+64];

BB5_4480:
	mov.b64 	 %fd5303, %rd1223;
	add.f64 	%fd5304, %fd3005, %fd5303;
	mov.b64 	 %rd1020, %fd5304;
	atom.global.cas.b64 	%rd407, [%rd404], %rd1223, %rd1020;
	setp.ne.s64	%p4848, %rd1223, %rd407;
	mov.u64 	%rd1223, %rd407;
	@%p4848 bra 	BB5_4480;

BB5_4481:
	add.s64 	%rd408, %rd370, %rd635;
	ld.global.u32 	%r247, [%rd408];
	setp.lt.s32	%p4849, %r247, 0;
	@%p4849 bra 	BB5_4500;

	mul.lo.s32 	%r248, %r247, 9;
	mul.wide.s32 	%rd1022, %r248, 8;
	add.s64 	%rd409, %rd1, %rd1022;
	ld.local.f64 	%fd3006, [%rd371+24];
	ld.global.u64 	%rd1224, [%rd409];

BB5_4483:
	mov.b64 	 %fd5305, %rd1224;
	add.f64 	%fd5306, %fd3006, %fd5305;
	mov.b64 	 %rd1023, %fd5306;
	atom.global.cas.b64 	%rd412, [%rd409], %rd1224, %rd1023;
	setp.ne.s64	%p4850, %rd1224, %rd412;
	mov.u64 	%rd1224, %rd412;
	@%p4850 bra 	BB5_4483;

	add.s32 	%r6214, %r248, 1;
	mul.wide.s32 	%rd1024, %r6214, 8;
	add.s64 	%rd413, %rd1, %rd1024;
	ld.local.f64 	%fd3007, [%rd371+32];
	ld.global.u64 	%rd1225, [%rd409+8];

BB5_4485:
	mov.b64 	 %fd5307, %rd1225;
	add.f64 	%fd5308, %fd3007, %fd5307;
	mov.b64 	 %rd1025, %fd5308;
	atom.global.cas.b64 	%rd416, [%rd413], %rd1225, %rd1025;
	setp.ne.s64	%p4851, %rd1225, %rd416;
	mov.u64 	%rd1225, %rd416;
	@%p4851 bra 	BB5_4485;

	add.s32 	%r6215, %r248, 2;
	mul.wide.s32 	%rd1026, %r6215, 8;
	add.s64 	%rd417, %rd1, %rd1026;
	ld.local.f64 	%fd3008, [%rd371+40];
	ld.global.u64 	%rd1226, [%rd409+16];

BB5_4487:
	mov.b64 	 %fd5309, %rd1226;
	add.f64 	%fd5310, %fd3008, %fd5309;
	mov.b64 	 %rd1027, %fd5310;
	atom.global.cas.b64 	%rd420, [%rd417], %rd1226, %rd1027;
	setp.ne.s64	%p4852, %rd1226, %rd420;
	mov.u64 	%rd1226, %rd420;
	@%p4852 bra 	BB5_4487;

	add.s32 	%r6216, %r248, 3;
	mul.wide.s32 	%rd1028, %r6216, 8;
	add.s64 	%rd421, %rd1, %rd1028;
	ld.local.f64 	%fd3009, [%rd371+168];
	ld.global.u64 	%rd1227, [%rd409+24];

BB5_4489:
	mov.b64 	 %fd5311, %rd1227;
	add.f64 	%fd5312, %fd3009, %fd5311;
	mov.b64 	 %rd1029, %fd5312;
	atom.global.cas.b64 	%rd424, [%rd421], %rd1227, %rd1029;
	setp.ne.s64	%p4853, %rd1227, %rd424;
	mov.u64 	%rd1227, %rd424;
	@%p4853 bra 	BB5_4489;

	add.s32 	%r6217, %r248, 4;
	mul.wide.s32 	%rd1030, %r6217, 8;
	add.s64 	%rd425, %rd1, %rd1030;
	ld.local.f64 	%fd3010, [%rd371+176];
	ld.global.u64 	%rd1228, [%rd409+32];

BB5_4491:
	mov.b64 	 %fd5313, %rd1228;
	add.f64 	%fd5314, %fd3010, %fd5313;
	mov.b64 	 %rd1031, %fd5314;
	atom.global.cas.b64 	%rd428, [%rd425], %rd1228, %rd1031;
	setp.ne.s64	%p4854, %rd1228, %rd428;
	mov.u64 	%rd1228, %rd428;
	@%p4854 bra 	BB5_4491;

	add.s32 	%r6218, %r248, 5;
	mul.wide.s32 	%rd1032, %r6218, 8;
	add.s64 	%rd429, %rd1, %rd1032;
	ld.local.f64 	%fd3011, [%rd371+184];
	ld.global.u64 	%rd1229, [%rd409+40];

BB5_4493:
	mov.b64 	 %fd5315, %rd1229;
	add.f64 	%fd5316, %fd3011, %fd5315;
	mov.b64 	 %rd1033, %fd5316;
	atom.global.cas.b64 	%rd432, [%rd429], %rd1229, %rd1033;
	setp.ne.s64	%p4855, %rd1229, %rd432;
	mov.u64 	%rd1229, %rd432;
	@%p4855 bra 	BB5_4493;

	add.s32 	%r6219, %r248, 6;
	mul.wide.s32 	%rd1034, %r6219, 8;
	add.s64 	%rd433, %rd1, %rd1034;
	ld.local.f64 	%fd3012, [%rd371+312];
	ld.global.u64 	%rd1230, [%rd409+48];

BB5_4495:
	mov.b64 	 %fd5317, %rd1230;
	add.f64 	%fd5318, %fd3012, %fd5317;
	mov.b64 	 %rd1035, %fd5318;
	atom.global.cas.b64 	%rd436, [%rd433], %rd1230, %rd1035;
	setp.ne.s64	%p4856, %rd1230, %rd436;
	mov.u64 	%rd1230, %rd436;
	@%p4856 bra 	BB5_4495;

	add.s32 	%r6220, %r248, 7;
	mul.wide.s32 	%rd1036, %r6220, 8;
	add.s64 	%rd437, %rd1, %rd1036;
	ld.local.f64 	%fd3013, [%rd371+320];
	ld.global.u64 	%rd1231, [%rd409+56];

BB5_4497:
	mov.b64 	 %fd5319, %rd1231;
	add.f64 	%fd5320, %fd3013, %fd5319;
	mov.b64 	 %rd1037, %fd5320;
	atom.global.cas.b64 	%rd440, [%rd437], %rd1231, %rd1037;
	setp.ne.s64	%p4857, %rd1231, %rd440;
	mov.u64 	%rd1231, %rd440;
	@%p4857 bra 	BB5_4497;

	add.s32 	%r6221, %r248, 8;
	mul.wide.s32 	%rd1038, %r6221, 8;
	add.s64 	%rd441, %rd1, %rd1038;
	ld.local.f64 	%fd3014, [%rd371+328];
	ld.global.u64 	%rd1232, [%rd409+64];

BB5_4499:
	mov.b64 	 %fd5321, %rd1232;
	add.f64 	%fd5322, %fd3014, %fd5321;
	mov.b64 	 %rd1039, %fd5322;
	atom.global.cas.b64 	%rd444, [%rd441], %rd1232, %rd1039;
	setp.ne.s64	%p4858, %rd1232, %rd444;
	mov.u64 	%rd1232, %rd444;
	@%p4858 bra 	BB5_4499;

BB5_4500:
	add.s64 	%rd445, %rd408, %rd635;
	ld.global.u32 	%r249, [%rd445];
	setp.lt.s32	%p4859, %r249, 0;
	@%p4859 bra 	BB5_4519;

	mul.lo.s32 	%r250, %r249, 9;
	mul.wide.s32 	%rd1041, %r250, 8;
	add.s64 	%rd446, %rd1, %rd1041;
	ld.local.f64 	%fd3015, [%rd371+48];
	ld.global.u64 	%rd1233, [%rd446];

BB5_4502:
	mov.b64 	 %fd5323, %rd1233;
	add.f64 	%fd5324, %fd3015, %fd5323;
	mov.b64 	 %rd1042, %fd5324;
	atom.global.cas.b64 	%rd449, [%rd446], %rd1233, %rd1042;
	setp.ne.s64	%p4860, %rd1233, %rd449;
	mov.u64 	%rd1233, %rd449;
	@%p4860 bra 	BB5_4502;

	add.s32 	%r6222, %r250, 1;
	mul.wide.s32 	%rd1043, %r6222, 8;
	add.s64 	%rd450, %rd1, %rd1043;
	ld.local.f64 	%fd3016, [%rd371+56];
	ld.global.u64 	%rd1234, [%rd446+8];

BB5_4504:
	mov.b64 	 %fd5325, %rd1234;
	add.f64 	%fd5326, %fd3016, %fd5325;
	mov.b64 	 %rd1044, %fd5326;
	atom.global.cas.b64 	%rd453, [%rd450], %rd1234, %rd1044;
	setp.ne.s64	%p4861, %rd1234, %rd453;
	mov.u64 	%rd1234, %rd453;
	@%p4861 bra 	BB5_4504;

	add.s32 	%r6223, %r250, 2;
	mul.wide.s32 	%rd1045, %r6223, 8;
	add.s64 	%rd454, %rd1, %rd1045;
	ld.local.f64 	%fd3017, [%rd371+64];
	ld.global.u64 	%rd1235, [%rd446+16];

BB5_4506:
	mov.b64 	 %fd5327, %rd1235;
	add.f64 	%fd5328, %fd3017, %fd5327;
	mov.b64 	 %rd1046, %fd5328;
	atom.global.cas.b64 	%rd457, [%rd454], %rd1235, %rd1046;
	setp.ne.s64	%p4862, %rd1235, %rd457;
	mov.u64 	%rd1235, %rd457;
	@%p4862 bra 	BB5_4506;

	add.s32 	%r6224, %r250, 3;
	mul.wide.s32 	%rd1047, %r6224, 8;
	add.s64 	%rd458, %rd1, %rd1047;
	ld.local.f64 	%fd3018, [%rd371+192];
	ld.global.u64 	%rd1236, [%rd446+24];

BB5_4508:
	mov.b64 	 %fd5329, %rd1236;
	add.f64 	%fd5330, %fd3018, %fd5329;
	mov.b64 	 %rd1048, %fd5330;
	atom.global.cas.b64 	%rd461, [%rd458], %rd1236, %rd1048;
	setp.ne.s64	%p4863, %rd1236, %rd461;
	mov.u64 	%rd1236, %rd461;
	@%p4863 bra 	BB5_4508;

	add.s32 	%r6225, %r250, 4;
	mul.wide.s32 	%rd1049, %r6225, 8;
	add.s64 	%rd462, %rd1, %rd1049;
	ld.local.f64 	%fd3019, [%rd371+200];
	ld.global.u64 	%rd1237, [%rd446+32];

BB5_4510:
	mov.b64 	 %fd5331, %rd1237;
	add.f64 	%fd5332, %fd3019, %fd5331;
	mov.b64 	 %rd1050, %fd5332;
	atom.global.cas.b64 	%rd465, [%rd462], %rd1237, %rd1050;
	setp.ne.s64	%p4864, %rd1237, %rd465;
	mov.u64 	%rd1237, %rd465;
	@%p4864 bra 	BB5_4510;

	add.s32 	%r6226, %r250, 5;
	mul.wide.s32 	%rd1051, %r6226, 8;
	add.s64 	%rd466, %rd1, %rd1051;
	ld.local.f64 	%fd3020, [%rd371+208];
	ld.global.u64 	%rd1238, [%rd446+40];

BB5_4512:
	mov.b64 	 %fd5333, %rd1238;
	add.f64 	%fd5334, %fd3020, %fd5333;
	mov.b64 	 %rd1052, %fd5334;
	atom.global.cas.b64 	%rd469, [%rd466], %rd1238, %rd1052;
	setp.ne.s64	%p4865, %rd1238, %rd469;
	mov.u64 	%rd1238, %rd469;
	@%p4865 bra 	BB5_4512;

	add.s32 	%r6227, %r250, 6;
	mul.wide.s32 	%rd1053, %r6227, 8;
	add.s64 	%rd470, %rd1, %rd1053;
	ld.local.f64 	%fd3021, [%rd371+336];
	ld.global.u64 	%rd1239, [%rd446+48];

BB5_4514:
	mov.b64 	 %fd5335, %rd1239;
	add.f64 	%fd5336, %fd3021, %fd5335;
	mov.b64 	 %rd1054, %fd5336;
	atom.global.cas.b64 	%rd473, [%rd470], %rd1239, %rd1054;
	setp.ne.s64	%p4866, %rd1239, %rd473;
	mov.u64 	%rd1239, %rd473;
	@%p4866 bra 	BB5_4514;

	add.s32 	%r6228, %r250, 7;
	mul.wide.s32 	%rd1055, %r6228, 8;
	add.s64 	%rd474, %rd1, %rd1055;
	ld.local.f64 	%fd3022, [%rd371+344];
	ld.global.u64 	%rd1240, [%rd446+56];

BB5_4516:
	mov.b64 	 %fd5337, %rd1240;
	add.f64 	%fd5338, %fd3022, %fd5337;
	mov.b64 	 %rd1056, %fd5338;
	atom.global.cas.b64 	%rd477, [%rd474], %rd1240, %rd1056;
	setp.ne.s64	%p4867, %rd1240, %rd477;
	mov.u64 	%rd1240, %rd477;
	@%p4867 bra 	BB5_4516;

	add.s32 	%r6229, %r250, 8;
	mul.wide.s32 	%rd1057, %r6229, 8;
	add.s64 	%rd478, %rd1, %rd1057;
	ld.local.f64 	%fd3023, [%rd371+352];
	ld.global.u64 	%rd1241, [%rd446+64];

BB5_4518:
	mov.b64 	 %fd5339, %rd1241;
	add.f64 	%fd5340, %fd3023, %fd5339;
	mov.b64 	 %rd1058, %fd5340;
	atom.global.cas.b64 	%rd481, [%rd478], %rd1241, %rd1058;
	setp.ne.s64	%p4868, %rd1241, %rd481;
	mov.u64 	%rd1241, %rd481;
	@%p4868 bra 	BB5_4518;

BB5_4519:
	add.s64 	%rd482, %rd445, %rd635;
	ld.global.u32 	%r251, [%rd482];
	setp.lt.s32	%p4869, %r251, 0;
	@%p4869 bra 	BB5_4538;

	mul.lo.s32 	%r252, %r251, 9;
	mul.wide.s32 	%rd1060, %r252, 8;
	add.s64 	%rd483, %rd1, %rd1060;
	ld.local.f64 	%fd3024, [%rd371+72];
	ld.global.u64 	%rd1242, [%rd483];

BB5_4521:
	mov.b64 	 %fd5341, %rd1242;
	add.f64 	%fd5342, %fd3024, %fd5341;
	mov.b64 	 %rd1061, %fd5342;
	atom.global.cas.b64 	%rd486, [%rd483], %rd1242, %rd1061;
	setp.ne.s64	%p4870, %rd1242, %rd486;
	mov.u64 	%rd1242, %rd486;
	@%p4870 bra 	BB5_4521;

	add.s32 	%r6230, %r252, 1;
	mul.wide.s32 	%rd1062, %r6230, 8;
	add.s64 	%rd487, %rd1, %rd1062;
	ld.local.f64 	%fd3025, [%rd371+80];
	ld.global.u64 	%rd1243, [%rd483+8];

BB5_4523:
	mov.b64 	 %fd5343, %rd1243;
	add.f64 	%fd5344, %fd3025, %fd5343;
	mov.b64 	 %rd1063, %fd5344;
	atom.global.cas.b64 	%rd490, [%rd487], %rd1243, %rd1063;
	setp.ne.s64	%p4871, %rd1243, %rd490;
	mov.u64 	%rd1243, %rd490;
	@%p4871 bra 	BB5_4523;

	add.s32 	%r6231, %r252, 2;
	mul.wide.s32 	%rd1064, %r6231, 8;
	add.s64 	%rd491, %rd1, %rd1064;
	ld.local.f64 	%fd3026, [%rd371+88];
	ld.global.u64 	%rd1244, [%rd483+16];

BB5_4525:
	mov.b64 	 %fd5345, %rd1244;
	add.f64 	%fd5346, %fd3026, %fd5345;
	mov.b64 	 %rd1065, %fd5346;
	atom.global.cas.b64 	%rd494, [%rd491], %rd1244, %rd1065;
	setp.ne.s64	%p4872, %rd1244, %rd494;
	mov.u64 	%rd1244, %rd494;
	@%p4872 bra 	BB5_4525;

	add.s32 	%r6232, %r252, 3;
	mul.wide.s32 	%rd1066, %r6232, 8;
	add.s64 	%rd495, %rd1, %rd1066;
	ld.local.f64 	%fd3027, [%rd371+216];
	ld.global.u64 	%rd1245, [%rd483+24];

BB5_4527:
	mov.b64 	 %fd5347, %rd1245;
	add.f64 	%fd5348, %fd3027, %fd5347;
	mov.b64 	 %rd1067, %fd5348;
	atom.global.cas.b64 	%rd498, [%rd495], %rd1245, %rd1067;
	setp.ne.s64	%p4873, %rd1245, %rd498;
	mov.u64 	%rd1245, %rd498;
	@%p4873 bra 	BB5_4527;

	add.s32 	%r6233, %r252, 4;
	mul.wide.s32 	%rd1068, %r6233, 8;
	add.s64 	%rd499, %rd1, %rd1068;
	ld.local.f64 	%fd3028, [%rd371+224];
	ld.global.u64 	%rd1246, [%rd483+32];

BB5_4529:
	mov.b64 	 %fd5349, %rd1246;
	add.f64 	%fd5350, %fd3028, %fd5349;
	mov.b64 	 %rd1069, %fd5350;
	atom.global.cas.b64 	%rd502, [%rd499], %rd1246, %rd1069;
	setp.ne.s64	%p4874, %rd1246, %rd502;
	mov.u64 	%rd1246, %rd502;
	@%p4874 bra 	BB5_4529;

	add.s32 	%r6234, %r252, 5;
	mul.wide.s32 	%rd1070, %r6234, 8;
	add.s64 	%rd503, %rd1, %rd1070;
	ld.local.f64 	%fd3029, [%rd371+232];
	ld.global.u64 	%rd1247, [%rd483+40];

BB5_4531:
	mov.b64 	 %fd5351, %rd1247;
	add.f64 	%fd5352, %fd3029, %fd5351;
	mov.b64 	 %rd1071, %fd5352;
	atom.global.cas.b64 	%rd506, [%rd503], %rd1247, %rd1071;
	setp.ne.s64	%p4875, %rd1247, %rd506;
	mov.u64 	%rd1247, %rd506;
	@%p4875 bra 	BB5_4531;

	add.s32 	%r6235, %r252, 6;
	mul.wide.s32 	%rd1072, %r6235, 8;
	add.s64 	%rd507, %rd1, %rd1072;
	ld.local.f64 	%fd3030, [%rd371+360];
	ld.global.u64 	%rd1248, [%rd483+48];

BB5_4533:
	mov.b64 	 %fd5353, %rd1248;
	add.f64 	%fd5354, %fd3030, %fd5353;
	mov.b64 	 %rd1073, %fd5354;
	atom.global.cas.b64 	%rd510, [%rd507], %rd1248, %rd1073;
	setp.ne.s64	%p4876, %rd1248, %rd510;
	mov.u64 	%rd1248, %rd510;
	@%p4876 bra 	BB5_4533;

	add.s32 	%r6236, %r252, 7;
	mul.wide.s32 	%rd1074, %r6236, 8;
	add.s64 	%rd511, %rd1, %rd1074;
	ld.local.f64 	%fd3031, [%rd371+368];
	ld.global.u64 	%rd1249, [%rd483+56];

BB5_4535:
	mov.b64 	 %fd5355, %rd1249;
	add.f64 	%fd5356, %fd3031, %fd5355;
	mov.b64 	 %rd1075, %fd5356;
	atom.global.cas.b64 	%rd514, [%rd511], %rd1249, %rd1075;
	setp.ne.s64	%p4877, %rd1249, %rd514;
	mov.u64 	%rd1249, %rd514;
	@%p4877 bra 	BB5_4535;

	add.s32 	%r6237, %r252, 8;
	mul.wide.s32 	%rd1076, %r6237, 8;
	add.s64 	%rd515, %rd1, %rd1076;
	ld.local.f64 	%fd3032, [%rd371+376];
	ld.global.u64 	%rd1250, [%rd483+64];

BB5_4537:
	mov.b64 	 %fd5357, %rd1250;
	add.f64 	%fd5358, %fd3032, %fd5357;
	mov.b64 	 %rd1077, %fd5358;
	atom.global.cas.b64 	%rd518, [%rd515], %rd1250, %rd1077;
	setp.ne.s64	%p4878, %rd1250, %rd518;
	mov.u64 	%rd1250, %rd518;
	@%p4878 bra 	BB5_4537;

BB5_4538:
	add.s64 	%rd519, %rd482, %rd635;
	ld.global.u32 	%r253, [%rd519];
	setp.lt.s32	%p4879, %r253, 0;
	@%p4879 bra 	BB5_4557;

	mul.lo.s32 	%r254, %r253, 9;
	mul.wide.s32 	%rd1079, %r254, 8;
	add.s64 	%rd520, %rd1, %rd1079;
	ld.local.f64 	%fd3033, [%rd371+96];
	ld.global.u64 	%rd1251, [%rd520];

BB5_4540:
	mov.b64 	 %fd5359, %rd1251;
	add.f64 	%fd5360, %fd3033, %fd5359;
	mov.b64 	 %rd1080, %fd5360;
	atom.global.cas.b64 	%rd523, [%rd520], %rd1251, %rd1080;
	setp.ne.s64	%p4880, %rd1251, %rd523;
	mov.u64 	%rd1251, %rd523;
	@%p4880 bra 	BB5_4540;

	add.s32 	%r6238, %r254, 1;
	mul.wide.s32 	%rd1081, %r6238, 8;
	add.s64 	%rd524, %rd1, %rd1081;
	ld.local.f64 	%fd3034, [%rd371+104];
	ld.global.u64 	%rd1252, [%rd520+8];

BB5_4542:
	mov.b64 	 %fd5361, %rd1252;
	add.f64 	%fd5362, %fd3034, %fd5361;
	mov.b64 	 %rd1082, %fd5362;
	atom.global.cas.b64 	%rd527, [%rd524], %rd1252, %rd1082;
	setp.ne.s64	%p4881, %rd1252, %rd527;
	mov.u64 	%rd1252, %rd527;
	@%p4881 bra 	BB5_4542;

	add.s32 	%r6239, %r254, 2;
	mul.wide.s32 	%rd1083, %r6239, 8;
	add.s64 	%rd528, %rd1, %rd1083;
	ld.local.f64 	%fd3035, [%rd371+112];
	ld.global.u64 	%rd1253, [%rd520+16];

BB5_4544:
	mov.b64 	 %fd5363, %rd1253;
	add.f64 	%fd5364, %fd3035, %fd5363;
	mov.b64 	 %rd1084, %fd5364;
	atom.global.cas.b64 	%rd531, [%rd528], %rd1253, %rd1084;
	setp.ne.s64	%p4882, %rd1253, %rd531;
	mov.u64 	%rd1253, %rd531;
	@%p4882 bra 	BB5_4544;

	add.s32 	%r6240, %r254, 3;
	mul.wide.s32 	%rd1085, %r6240, 8;
	add.s64 	%rd532, %rd1, %rd1085;
	ld.local.f64 	%fd3036, [%rd371+240];
	ld.global.u64 	%rd1254, [%rd520+24];

BB5_4546:
	mov.b64 	 %fd5365, %rd1254;
	add.f64 	%fd5366, %fd3036, %fd5365;
	mov.b64 	 %rd1086, %fd5366;
	atom.global.cas.b64 	%rd535, [%rd532], %rd1254, %rd1086;
	setp.ne.s64	%p4883, %rd1254, %rd535;
	mov.u64 	%rd1254, %rd535;
	@%p4883 bra 	BB5_4546;

	add.s32 	%r6241, %r254, 4;
	mul.wide.s32 	%rd1087, %r6241, 8;
	add.s64 	%rd536, %rd1, %rd1087;
	ld.local.f64 	%fd3037, [%rd371+248];
	ld.global.u64 	%rd1255, [%rd520+32];

BB5_4548:
	mov.b64 	 %fd5367, %rd1255;
	add.f64 	%fd5368, %fd3037, %fd5367;
	mov.b64 	 %rd1088, %fd5368;
	atom.global.cas.b64 	%rd539, [%rd536], %rd1255, %rd1088;
	setp.ne.s64	%p4884, %rd1255, %rd539;
	mov.u64 	%rd1255, %rd539;
	@%p4884 bra 	BB5_4548;

	add.s32 	%r6242, %r254, 5;
	mul.wide.s32 	%rd1089, %r6242, 8;
	add.s64 	%rd540, %rd1, %rd1089;
	ld.local.f64 	%fd3038, [%rd371+256];
	ld.global.u64 	%rd1256, [%rd520+40];

BB5_4550:
	mov.b64 	 %fd5369, %rd1256;
	add.f64 	%fd5370, %fd3038, %fd5369;
	mov.b64 	 %rd1090, %fd5370;
	atom.global.cas.b64 	%rd543, [%rd540], %rd1256, %rd1090;
	setp.ne.s64	%p4885, %rd1256, %rd543;
	mov.u64 	%rd1256, %rd543;
	@%p4885 bra 	BB5_4550;

	add.s32 	%r6243, %r254, 6;
	mul.wide.s32 	%rd1091, %r6243, 8;
	add.s64 	%rd544, %rd1, %rd1091;
	ld.local.f64 	%fd3039, [%rd371+384];
	ld.global.u64 	%rd1257, [%rd520+48];

BB5_4552:
	mov.b64 	 %fd5371, %rd1257;
	add.f64 	%fd5372, %fd3039, %fd5371;
	mov.b64 	 %rd1092, %fd5372;
	atom.global.cas.b64 	%rd547, [%rd544], %rd1257, %rd1092;
	setp.ne.s64	%p4886, %rd1257, %rd547;
	mov.u64 	%rd1257, %rd547;
	@%p4886 bra 	BB5_4552;

	add.s32 	%r6244, %r254, 7;
	mul.wide.s32 	%rd1093, %r6244, 8;
	add.s64 	%rd548, %rd1, %rd1093;
	ld.local.f64 	%fd3040, [%rd371+392];
	ld.global.u64 	%rd1258, [%rd520+56];

BB5_4554:
	mov.b64 	 %fd5373, %rd1258;
	add.f64 	%fd5374, %fd3040, %fd5373;
	mov.b64 	 %rd1094, %fd5374;
	atom.global.cas.b64 	%rd551, [%rd548], %rd1258, %rd1094;
	setp.ne.s64	%p4887, %rd1258, %rd551;
	mov.u64 	%rd1258, %rd551;
	@%p4887 bra 	BB5_4554;

	add.s32 	%r6245, %r254, 8;
	mul.wide.s32 	%rd1095, %r6245, 8;
	add.s64 	%rd552, %rd1, %rd1095;
	ld.local.f64 	%fd3041, [%rd371+400];
	ld.global.u64 	%rd1259, [%rd520+64];

BB5_4556:
	mov.b64 	 %fd5375, %rd1259;
	add.f64 	%fd5376, %fd3041, %fd5375;
	mov.b64 	 %rd1096, %fd5376;
	atom.global.cas.b64 	%rd555, [%rd552], %rd1259, %rd1096;
	setp.ne.s64	%p4888, %rd1259, %rd555;
	mov.u64 	%rd1259, %rd555;
	@%p4888 bra 	BB5_4556;

BB5_4557:
	add.s64 	%rd1098, %rd519, %rd635;
	ld.global.u32 	%r255, [%rd1098];
	setp.lt.s32	%p4889, %r255, 0;
	@%p4889 bra 	BB5_4576;

	mul.lo.s32 	%r256, %r255, 9;
	mul.wide.s32 	%rd1099, %r256, 8;
	add.s64 	%rd556, %rd1, %rd1099;
	ld.local.f64 	%fd3042, [%rd371+120];
	ld.global.u64 	%rd1260, [%rd556];

BB5_4559:
	mov.b64 	 %fd5377, %rd1260;
	add.f64 	%fd5378, %fd3042, %fd5377;
	mov.b64 	 %rd1100, %fd5378;
	atom.global.cas.b64 	%rd559, [%rd556], %rd1260, %rd1100;
	setp.ne.s64	%p4890, %rd1260, %rd559;
	mov.u64 	%rd1260, %rd559;
	@%p4890 bra 	BB5_4559;

	add.s32 	%r6246, %r256, 1;
	mul.wide.s32 	%rd1101, %r6246, 8;
	add.s64 	%rd560, %rd1, %rd1101;
	ld.local.f64 	%fd3043, [%rd371+128];
	ld.global.u64 	%rd1261, [%rd556+8];

BB5_4561:
	mov.b64 	 %fd5379, %rd1261;
	add.f64 	%fd5380, %fd3043, %fd5379;
	mov.b64 	 %rd1102, %fd5380;
	atom.global.cas.b64 	%rd563, [%rd560], %rd1261, %rd1102;
	setp.ne.s64	%p4891, %rd1261, %rd563;
	mov.u64 	%rd1261, %rd563;
	@%p4891 bra 	BB5_4561;

	add.s32 	%r6247, %r256, 2;
	mul.wide.s32 	%rd1103, %r6247, 8;
	add.s64 	%rd564, %rd1, %rd1103;
	ld.local.f64 	%fd3044, [%rd371+136];
	ld.global.u64 	%rd1262, [%rd556+16];

BB5_4563:
	mov.b64 	 %fd5381, %rd1262;
	add.f64 	%fd5382, %fd3044, %fd5381;
	mov.b64 	 %rd1104, %fd5382;
	atom.global.cas.b64 	%rd567, [%rd564], %rd1262, %rd1104;
	setp.ne.s64	%p4892, %rd1262, %rd567;
	mov.u64 	%rd1262, %rd567;
	@%p4892 bra 	BB5_4563;

	add.s32 	%r6248, %r256, 3;
	mul.wide.s32 	%rd1105, %r6248, 8;
	add.s64 	%rd568, %rd1, %rd1105;
	ld.local.f64 	%fd3045, [%rd371+264];
	ld.global.u64 	%rd1263, [%rd556+24];

BB5_4565:
	mov.b64 	 %fd5383, %rd1263;
	add.f64 	%fd5384, %fd3045, %fd5383;
	mov.b64 	 %rd1106, %fd5384;
	atom.global.cas.b64 	%rd571, [%rd568], %rd1263, %rd1106;
	setp.ne.s64	%p4893, %rd1263, %rd571;
	mov.u64 	%rd1263, %rd571;
	@%p4893 bra 	BB5_4565;

	add.s32 	%r6249, %r256, 4;
	mul.wide.s32 	%rd1107, %r6249, 8;
	add.s64 	%rd572, %rd1, %rd1107;
	ld.local.f64 	%fd3046, [%rd371+272];
	ld.global.u64 	%rd1264, [%rd556+32];

BB5_4567:
	mov.b64 	 %fd5385, %rd1264;
	add.f64 	%fd5386, %fd3046, %fd5385;
	mov.b64 	 %rd1108, %fd5386;
	atom.global.cas.b64 	%rd575, [%rd572], %rd1264, %rd1108;
	setp.ne.s64	%p4894, %rd1264, %rd575;
	mov.u64 	%rd1264, %rd575;
	@%p4894 bra 	BB5_4567;

	add.s32 	%r6250, %r256, 5;
	mul.wide.s32 	%rd1109, %r6250, 8;
	add.s64 	%rd576, %rd1, %rd1109;
	ld.local.f64 	%fd3047, [%rd371+280];
	ld.global.u64 	%rd1265, [%rd556+40];

BB5_4569:
	mov.b64 	 %fd5387, %rd1265;
	add.f64 	%fd5388, %fd3047, %fd5387;
	mov.b64 	 %rd1110, %fd5388;
	atom.global.cas.b64 	%rd579, [%rd576], %rd1265, %rd1110;
	setp.ne.s64	%p4895, %rd1265, %rd579;
	mov.u64 	%rd1265, %rd579;
	@%p4895 bra 	BB5_4569;

	add.s32 	%r6251, %r256, 6;
	mul.wide.s32 	%rd1111, %r6251, 8;
	add.s64 	%rd580, %rd1, %rd1111;
	ld.local.f64 	%fd3048, [%rd371+408];
	ld.global.u64 	%rd1266, [%rd556+48];

BB5_4571:
	mov.b64 	 %fd5389, %rd1266;
	add.f64 	%fd5390, %fd3048, %fd5389;
	mov.b64 	 %rd1112, %fd5390;
	atom.global.cas.b64 	%rd583, [%rd580], %rd1266, %rd1112;
	setp.ne.s64	%p4896, %rd1266, %rd583;
	mov.u64 	%rd1266, %rd583;
	@%p4896 bra 	BB5_4571;

	add.s32 	%r6252, %r256, 7;
	mul.wide.s32 	%rd1113, %r6252, 8;
	add.s64 	%rd584, %rd1, %rd1113;
	ld.local.f64 	%fd3049, [%rd371+416];
	ld.global.u64 	%rd1267, [%rd556+56];

BB5_4573:
	mov.b64 	 %fd5391, %rd1267;
	add.f64 	%fd5392, %fd3049, %fd5391;
	mov.b64 	 %rd1114, %fd5392;
	atom.global.cas.b64 	%rd587, [%rd584], %rd1267, %rd1114;
	setp.ne.s64	%p4897, %rd1267, %rd587;
	mov.u64 	%rd1267, %rd587;
	@%p4897 bra 	BB5_4573;

	add.s32 	%r6253, %r256, 8;
	mul.wide.s32 	%rd1115, %r6253, 8;
	add.s64 	%rd588, %rd1, %rd1115;
	ld.local.f64 	%fd3050, [%rd371+424];
	ld.global.u64 	%rd1268, [%rd556+64];

BB5_4575:
	mov.b64 	 %fd5393, %rd1268;
	add.f64 	%fd5394, %fd3050, %fd5393;
	mov.b64 	 %rd1116, %fd5394;
	atom.global.cas.b64 	%rd591, [%rd588], %rd1268, %rd1116;
	setp.ne.s64	%p4898, %rd1268, %rd591;
	mov.u64 	%rd1268, %rd591;
	@%p4898 bra 	BB5_4575;

BB5_4576:
	add.s32 	%r6254, %r6289, 36;
	mad.lo.s32 	%r6255, %r6254, %r260, %r206;
	mul.wide.s32 	%rd1117, %r6255, 4;
	add.s64 	%rd1118, %rd2, %rd1117;
	ld.global.u32 	%r257, [%rd1118];
	setp.lt.s32	%p4899, %r257, 0;
	@%p4899 bra 	BB5_4583;

	mul.lo.s32 	%r258, %r257, 3;
	cvta.to.global.u64 	%rd1119, %rd608;
	mul.wide.s32 	%rd1120, %r258, 8;
	add.s64 	%rd592, %rd1119, %rd1120;
	mul.wide.s32 	%rd1121, %r245, 8;
	add.s64 	%rd593, %rd6, %rd1121;
	ld.local.f64 	%fd3051, [%rd593];
	ld.global.u64 	%rd1269, [%rd592];

BB5_4578:
	mov.b64 	 %fd5395, %rd1269;
	add.f64 	%fd5396, %fd3051, %fd5395;
	mov.b64 	 %rd1122, %fd5396;
	atom.global.cas.b64 	%rd596, [%rd592], %rd1269, %rd1122;
	setp.ne.s64	%p4900, %rd1269, %rd596;
	mov.u64 	%rd1269, %rd596;
	@%p4900 bra 	BB5_4578;

	add.s32 	%r6256, %r258, 1;
	mul.wide.s32 	%rd1124, %r6256, 8;
	add.s64 	%rd597, %rd1119, %rd1124;
	ld.local.f64 	%fd3052, [%rd593+8];
	ld.global.u64 	%rd1270, [%rd592+8];

BB5_4580:
	mov.b64 	 %fd5397, %rd1270;
	add.f64 	%fd5398, %fd3052, %fd5397;
	mov.b64 	 %rd1125, %fd5398;
	atom.global.cas.b64 	%rd600, [%rd597], %rd1270, %rd1125;
	setp.ne.s64	%p4901, %rd1270, %rd600;
	mov.u64 	%rd1270, %rd600;
	@%p4901 bra 	BB5_4580;

	add.s32 	%r6257, %r258, 2;
	mul.wide.s32 	%rd1127, %r6257, 8;
	add.s64 	%rd601, %rd1119, %rd1127;
	ld.local.f64 	%fd3053, [%rd593+16];
	ld.global.u64 	%rd1271, [%rd592+16];

BB5_4582:
	mov.b64 	 %fd5399, %rd1271;
	add.f64 	%fd5400, %fd3053, %fd5399;
	mov.b64 	 %rd1128, %fd5400;
	atom.global.cas.b64 	%rd604, [%rd601], %rd1271, %rd1128;
	setp.ne.s64	%p4902, %rd1271, %rd604;
	mov.u64 	%rd1271, %rd604;
	@%p4902 bra 	BB5_4582;

BB5_4583:
	add.s32 	%r6289, %r6289, 1;
	setp.lt.s32	%p4903, %r6289, 6;
	@%p4903 bra 	BB5_4462;
	bra.uni 	BB5_4584;

BB5_4339:
	ld.param.u32 	%r6278, [kczCZForce_param_10];
	setp.ne.s32	%p4773, %r6278, 1;
	@%p4773 bra 	BB5_4584;

BB5_4340:
	add.s32 	%r6146, %r6289, 36;
	mad.lo.s32 	%r6147, %r6146, %r260, %r206;
	mul.wide.s32 	%rd859, %r6147, 4;
	add.s64 	%rd860, %rd2, %rd859;
	add.s32 	%r6148, %r6289, 42;
	mad.lo.s32 	%r6149, %r6148, %r260, %r206;
	mul.wide.s32 	%rd861, %r6149, 4;
	add.s64 	%rd862, %rd2, %rd861;
	ld.global.u32 	%r213, [%rd862];
	ld.global.u32 	%r214, [%rd860];
	setp.lt.s32	%p4774, %r214, 0;
	@%p4774 bra 	BB5_4347;

	mul.lo.s32 	%r215, %r214, 3;
	cvta.to.global.u64 	%rd863, %rd608;
	mul.wide.s32 	%rd864, %r215, 8;
	add.s64 	%rd117, %rd863, %rd864;
	mul.lo.s32 	%r6150, %r6289, 3;
	mul.wide.s32 	%rd865, %r6150, 8;
	add.s64 	%rd118, %rd6, %rd865;
	ld.local.f64 	%fd2940, [%rd118];
	ld.global.u64 	%rd1158, [%rd117];

BB5_4342:
	mov.b64 	 %fd5173, %rd1158;
	add.f64 	%fd5174, %fd2940, %fd5173;
	mov.b64 	 %rd866, %fd5174;
	atom.global.cas.b64 	%rd121, [%rd117], %rd1158, %rd866;
	setp.ne.s64	%p4775, %rd1158, %rd121;
	mov.u64 	%rd1158, %rd121;
	@%p4775 bra 	BB5_4342;

	add.s32 	%r6151, %r215, 1;
	mul.wide.s32 	%rd868, %r6151, 8;
	add.s64 	%rd122, %rd863, %rd868;
	ld.local.f64 	%fd2941, [%rd118+8];
	ld.global.u64 	%rd1159, [%rd117+8];

BB5_4344:
	mov.b64 	 %fd5175, %rd1159;
	add.f64 	%fd5176, %fd2941, %fd5175;
	mov.b64 	 %rd869, %fd5176;
	atom.global.cas.b64 	%rd125, [%rd122], %rd1159, %rd869;
	setp.ne.s64	%p4776, %rd1159, %rd125;
	mov.u64 	%rd1159, %rd125;
	@%p4776 bra 	BB5_4344;

	add.s32 	%r6152, %r215, 2;
	mul.wide.s32 	%rd871, %r6152, 8;
	add.s64 	%rd126, %rd863, %rd871;
	ld.local.f64 	%fd2942, [%rd118+16];
	ld.global.u64 	%rd1160, [%rd117+16];

BB5_4346:
	mov.b64 	 %fd5177, %rd1160;
	add.f64 	%fd5178, %fd2942, %fd5177;
	mov.b64 	 %rd872, %fd5178;
	atom.global.cas.b64 	%rd129, [%rd126], %rd1160, %rd872;
	setp.ne.s64	%p4777, %rd1160, %rd129;
	mov.u64 	%rd1160, %rd129;
	@%p4777 bra 	BB5_4346;

BB5_4347:
	mul.lo.s32 	%r6153, %r6289, 3;
	mul.lo.s32 	%r216, %r213, 3;
	mul.lo.s32 	%r6154, %r6289, 6;
	mad.lo.s32 	%r6155, %r6154, %r260, %r206;
	mul.wide.s32 	%rd873, %r6155, 4;
	add.s64 	%rd130, %rd2, %rd873;
	ld.global.u32 	%r217, [%rd130];
	cvt.s64.s32	%rd131, %r217;
	mul.wide.s32 	%rd874, %r6153, 144;
	add.s64 	%rd132, %rd5, %rd874;
	setp.lt.s32	%p4778, %r217, 0;
	@%p4778 bra 	BB5_4366;

	mul.wide.s32 	%rd875, %r217, 8;
	add.s64 	%rd133, %rd1, %rd875;
	ld.local.f64 	%fd2943, [%rd132];
	ld.global.u64 	%rd1161, [%rd133];

BB5_4349:
	mov.b64 	 %fd5179, %rd1161;
	add.f64 	%fd5180, %fd2943, %fd5179;
	mov.b64 	 %rd876, %fd5180;
	atom.global.cas.b64 	%rd136, [%rd133], %rd1161, %rd876;
	setp.ne.s64	%p4779, %rd1161, %rd136;
	mov.u64 	%rd1161, %rd136;
	@%p4779 bra 	BB5_4349;

	cvt.u32.u64	%r6156, %rd131;
	add.s32 	%r6157, %r6156, 1;
	mul.wide.s32 	%rd877, %r6157, 8;
	add.s64 	%rd137, %rd1, %rd877;
	ld.local.f64 	%fd2944, [%rd132+8];
	ld.global.u64 	%rd1162, [%rd133+8];

BB5_4351:
	mov.b64 	 %fd5181, %rd1162;
	add.f64 	%fd5182, %fd2944, %fd5181;
	mov.b64 	 %rd878, %fd5182;
	atom.global.cas.b64 	%rd140, [%rd137], %rd1162, %rd878;
	setp.ne.s64	%p4780, %rd1162, %rd140;
	mov.u64 	%rd1162, %rd140;
	@%p4780 bra 	BB5_4351;

	add.s32 	%r6158, %r217, 2;
	mul.wide.s32 	%rd879, %r6158, 8;
	add.s64 	%rd141, %rd1, %rd879;
	ld.local.f64 	%fd2945, [%rd132+16];
	ld.global.u64 	%rd1163, [%rd133+16];

BB5_4353:
	mov.b64 	 %fd5183, %rd1163;
	add.f64 	%fd5184, %fd2945, %fd5183;
	mov.b64 	 %rd880, %fd5184;
	atom.global.cas.b64 	%rd144, [%rd141], %rd1163, %rd880;
	setp.ne.s64	%p4781, %rd1163, %rd144;
	mov.u64 	%rd1163, %rd144;
	@%p4781 bra 	BB5_4353;

	add.s32 	%r218, %r216, %r217;
	mul.wide.s32 	%rd881, %r218, 8;
	add.s64 	%rd145, %rd1, %rd881;
	ld.local.f64 	%fd2946, [%rd132+144];
	ld.global.u64 	%rd1164, [%rd145];

BB5_4355:
	mov.b64 	 %fd5185, %rd1164;
	add.f64 	%fd5186, %fd2946, %fd5185;
	mov.b64 	 %rd882, %fd5186;
	atom.global.cas.b64 	%rd148, [%rd145], %rd1164, %rd882;
	setp.ne.s64	%p4782, %rd1164, %rd148;
	mov.u64 	%rd1164, %rd148;
	@%p4782 bra 	BB5_4355;

	add.s32 	%r6159, %r218, 1;
	mul.wide.s32 	%rd883, %r6159, 8;
	add.s64 	%rd149, %rd1, %rd883;
	ld.local.f64 	%fd2947, [%rd132+152];
	shl.b32 	%r219, %r216, 3;
	cvt.s64.s32	%rd884, %r219;
	add.s64 	%rd150, %rd137, %rd884;
	ld.global.u64 	%rd1165, [%rd150];

BB5_4357:
	mov.b64 	 %fd5187, %rd1165;
	add.f64 	%fd5188, %fd2947, %fd5187;
	mov.b64 	 %rd885, %fd5188;
	atom.global.cas.b64 	%rd153, [%rd149], %rd1165, %rd885;
	setp.ne.s64	%p4783, %rd1165, %rd153;
	mov.u64 	%rd1165, %rd153;
	@%p4783 bra 	BB5_4357;

	add.s32 	%r6161, %r218, 2;
	mul.wide.s32 	%rd886, %r6161, 8;
	add.s64 	%rd154, %rd1, %rd886;
	ld.local.f64 	%fd2948, [%rd132+160];
	ld.global.u64 	%rd1166, [%rd150+8];

BB5_4359:
	mov.b64 	 %fd5189, %rd1166;
	add.f64 	%fd5190, %fd2948, %fd5189;
	mov.b64 	 %rd887, %fd5190;
	atom.global.cas.b64 	%rd157, [%rd154], %rd1166, %rd887;
	setp.ne.s64	%p4784, %rd1166, %rd157;
	mov.u64 	%rd1166, %rd157;
	@%p4784 bra 	BB5_4359;

	mad.lo.s32 	%r220, %r213, 6, %r217;
	mul.wide.s32 	%rd888, %r220, 8;
	add.s64 	%rd158, %rd1, %rd888;
	ld.local.f64 	%fd2949, [%rd132+288];
	ld.global.u64 	%rd1167, [%rd158];

BB5_4361:
	mov.b64 	 %fd5191, %rd1167;
	add.f64 	%fd5192, %fd2949, %fd5191;
	mov.b64 	 %rd889, %fd5192;
	atom.global.cas.b64 	%rd161, [%rd158], %rd1167, %rd889;
	setp.ne.s64	%p4785, %rd1167, %rd161;
	mov.u64 	%rd1167, %rd161;
	@%p4785 bra 	BB5_4361;

	add.s32 	%r6162, %r220, 1;
	mul.wide.s32 	%rd890, %r6162, 8;
	add.s64 	%rd162, %rd1, %rd890;
	ld.local.f64 	%fd2950, [%rd132+296];
	add.s64 	%rd163, %rd150, %rd884;
	ld.global.u64 	%rd1168, [%rd163];

BB5_4363:
	mov.b64 	 %fd5193, %rd1168;
	add.f64 	%fd5194, %fd2950, %fd5193;
	mov.b64 	 %rd892, %fd5194;
	atom.global.cas.b64 	%rd166, [%rd162], %rd1168, %rd892;
	setp.ne.s64	%p4786, %rd1168, %rd166;
	mov.u64 	%rd1168, %rd166;
	@%p4786 bra 	BB5_4363;

	add.s32 	%r6163, %r220, 2;
	mul.wide.s32 	%rd893, %r6163, 8;
	add.s64 	%rd167, %rd1, %rd893;
	ld.local.f64 	%fd2951, [%rd132+304];
	ld.global.u64 	%rd1169, [%rd163+8];

BB5_4365:
	mov.b64 	 %fd5195, %rd1169;
	add.f64 	%fd5196, %fd2951, %fd5195;
	mov.b64 	 %rd894, %fd5196;
	atom.global.cas.b64 	%rd170, [%rd167], %rd1169, %rd894;
	setp.ne.s64	%p4787, %rd1169, %rd170;
	mov.u64 	%rd1169, %rd170;
	@%p4787 bra 	BB5_4365;

BB5_4366:
	add.s64 	%rd171, %rd130, %rd635;
	ld.global.u32 	%r221, [%rd171];
	cvt.s64.s32	%rd172, %r221;
	setp.lt.s32	%p4788, %r221, 0;
	@%p4788 bra 	BB5_4385;

	mul.wide.s32 	%rd896, %r221, 8;
	add.s64 	%rd173, %rd1, %rd896;
	ld.local.f64 	%fd2952, [%rd132+24];
	ld.global.u64 	%rd1170, [%rd173];

BB5_4368:
	mov.b64 	 %fd5197, %rd1170;
	add.f64 	%fd5198, %fd2952, %fd5197;
	mov.b64 	 %rd897, %fd5198;
	atom.global.cas.b64 	%rd176, [%rd173], %rd1170, %rd897;
	setp.ne.s64	%p4789, %rd1170, %rd176;
	mov.u64 	%rd1170, %rd176;
	@%p4789 bra 	BB5_4368;

	add.s32 	%r6164, %r221, 1;
	mul.wide.s32 	%rd898, %r6164, 8;
	add.s64 	%rd177, %rd1, %rd898;
	ld.local.f64 	%fd2953, [%rd132+32];
	ld.global.u64 	%rd1171, [%rd173+8];

BB5_4370:
	mov.b64 	 %fd5199, %rd1171;
	add.f64 	%fd5200, %fd2953, %fd5199;
	mov.b64 	 %rd899, %fd5200;
	atom.global.cas.b64 	%rd180, [%rd177], %rd1171, %rd899;
	setp.ne.s64	%p4790, %rd1171, %rd180;
	mov.u64 	%rd1171, %rd180;
	@%p4790 bra 	BB5_4370;

	add.s32 	%r6165, %r221, 2;
	mul.wide.s32 	%rd900, %r6165, 8;
	add.s64 	%rd181, %rd1, %rd900;
	ld.local.f64 	%fd2954, [%rd132+40];
	ld.global.u64 	%rd1172, [%rd173+16];

BB5_4372:
	mov.b64 	 %fd5201, %rd1172;
	add.f64 	%fd5202, %fd2954, %fd5201;
	mov.b64 	 %rd901, %fd5202;
	atom.global.cas.b64 	%rd184, [%rd181], %rd1172, %rd901;
	setp.ne.s64	%p4791, %rd1172, %rd184;
	mov.u64 	%rd1172, %rd184;
	@%p4791 bra 	BB5_4372;

	add.s32 	%r222, %r216, %r221;
	mul.wide.s32 	%rd902, %r222, 8;
	add.s64 	%rd185, %rd1, %rd902;
	ld.local.f64 	%fd2955, [%rd132+168];
	ld.global.u64 	%rd1173, [%rd185];

BB5_4374:
	mov.b64 	 %fd5203, %rd1173;
	add.f64 	%fd5204, %fd2955, %fd5203;
	mov.b64 	 %rd903, %fd5204;
	atom.global.cas.b64 	%rd188, [%rd185], %rd1173, %rd903;
	setp.ne.s64	%p4792, %rd1173, %rd188;
	mov.u64 	%rd1173, %rd188;
	@%p4792 bra 	BB5_4374;

	add.s32 	%r6166, %r222, 1;
	mul.wide.s32 	%rd904, %r6166, 8;
	add.s64 	%rd189, %rd1, %rd904;
	ld.local.f64 	%fd2956, [%rd132+176];
	shl.b32 	%r223, %r216, 3;
	cvt.s64.s32	%rd905, %r223;
	add.s64 	%rd190, %rd177, %rd905;
	ld.global.u64 	%rd1174, [%rd190];

BB5_4376:
	mov.b64 	 %fd5205, %rd1174;
	add.f64 	%fd5206, %fd2956, %fd5205;
	mov.b64 	 %rd906, %fd5206;
	atom.global.cas.b64 	%rd193, [%rd189], %rd1174, %rd906;
	setp.ne.s64	%p4793, %rd1174, %rd193;
	mov.u64 	%rd1174, %rd193;
	@%p4793 bra 	BB5_4376;

	add.s32 	%r6168, %r222, 2;
	mul.wide.s32 	%rd907, %r6168, 8;
	add.s64 	%rd194, %rd1, %rd907;
	ld.local.f64 	%fd2957, [%rd132+184];
	ld.global.u64 	%rd1175, [%rd190+8];

BB5_4378:
	mov.b64 	 %fd5207, %rd1175;
	add.f64 	%fd5208, %fd2957, %fd5207;
	mov.b64 	 %rd908, %fd5208;
	atom.global.cas.b64 	%rd197, [%rd194], %rd1175, %rd908;
	setp.ne.s64	%p4794, %rd1175, %rd197;
	mov.u64 	%rd1175, %rd197;
	@%p4794 bra 	BB5_4378;

	cvt.u32.u64	%r6169, %rd172;
	mad.lo.s32 	%r224, %r213, 6, %r6169;
	mul.wide.s32 	%rd909, %r224, 8;
	add.s64 	%rd198, %rd1, %rd909;
	ld.local.f64 	%fd2958, [%rd132+312];
	ld.global.u64 	%rd1176, [%rd198];

BB5_4380:
	mov.b64 	 %fd5209, %rd1176;
	add.f64 	%fd5210, %fd2958, %fd5209;
	mov.b64 	 %rd910, %fd5210;
	atom.global.cas.b64 	%rd201, [%rd198], %rd1176, %rd910;
	setp.ne.s64	%p4795, %rd1176, %rd201;
	mov.u64 	%rd1176, %rd201;
	@%p4795 bra 	BB5_4380;

	add.s32 	%r6170, %r224, 1;
	mul.wide.s32 	%rd911, %r6170, 8;
	add.s64 	%rd202, %rd1, %rd911;
	ld.local.f64 	%fd2959, [%rd132+320];
	add.s64 	%rd203, %rd190, %rd905;
	ld.global.u64 	%rd1177, [%rd203];

BB5_4382:
	mov.b64 	 %fd5211, %rd1177;
	add.f64 	%fd5212, %fd2959, %fd5211;
	mov.b64 	 %rd913, %fd5212;
	atom.global.cas.b64 	%rd206, [%rd202], %rd1177, %rd913;
	setp.ne.s64	%p4796, %rd1177, %rd206;
	mov.u64 	%rd1177, %rd206;
	@%p4796 bra 	BB5_4382;

	add.s32 	%r6171, %r224, 2;
	mul.wide.s32 	%rd914, %r6171, 8;
	add.s64 	%rd207, %rd1, %rd914;
	ld.local.f64 	%fd2960, [%rd132+328];
	ld.global.u64 	%rd1178, [%rd203+8];

BB5_4384:
	mov.b64 	 %fd5213, %rd1178;
	add.f64 	%fd5214, %fd2960, %fd5213;
	mov.b64 	 %rd915, %fd5214;
	atom.global.cas.b64 	%rd210, [%rd207], %rd1178, %rd915;
	setp.ne.s64	%p4797, %rd1178, %rd210;
	mov.u64 	%rd1178, %rd210;
	@%p4797 bra 	BB5_4384;

BB5_4385:
	add.s64 	%rd211, %rd171, %rd635;
	ld.global.u32 	%r225, [%rd211];
	cvt.s64.s32	%rd212, %r225;
	setp.lt.s32	%p4798, %r225, 0;
	@%p4798 bra 	BB5_4404;

	mul.wide.s32 	%rd917, %r225, 8;
	add.s64 	%rd213, %rd1, %rd917;
	ld.local.f64 	%fd2961, [%rd132+48];
	ld.global.u64 	%rd1179, [%rd213];

BB5_4387:
	mov.b64 	 %fd5215, %rd1179;
	add.f64 	%fd5216, %fd2961, %fd5215;
	mov.b64 	 %rd918, %fd5216;
	atom.global.cas.b64 	%rd216, [%rd213], %rd1179, %rd918;
	setp.ne.s64	%p4799, %rd1179, %rd216;
	mov.u64 	%rd1179, %rd216;
	@%p4799 bra 	BB5_4387;

	add.s32 	%r6172, %r225, 1;
	mul.wide.s32 	%rd919, %r6172, 8;
	add.s64 	%rd217, %rd1, %rd919;
	ld.local.f64 	%fd2962, [%rd132+56];
	ld.global.u64 	%rd1180, [%rd213+8];

BB5_4389:
	mov.b64 	 %fd5217, %rd1180;
	add.f64 	%fd5218, %fd2962, %fd5217;
	mov.b64 	 %rd920, %fd5218;
	atom.global.cas.b64 	%rd220, [%rd217], %rd1180, %rd920;
	setp.ne.s64	%p4800, %rd1180, %rd220;
	mov.u64 	%rd1180, %rd220;
	@%p4800 bra 	BB5_4389;

	add.s32 	%r6173, %r225, 2;
	mul.wide.s32 	%rd921, %r6173, 8;
	add.s64 	%rd221, %rd1, %rd921;
	ld.local.f64 	%fd2963, [%rd132+64];
	ld.global.u64 	%rd1181, [%rd213+16];

BB5_4391:
	mov.b64 	 %fd5219, %rd1181;
	add.f64 	%fd5220, %fd2963, %fd5219;
	mov.b64 	 %rd922, %fd5220;
	atom.global.cas.b64 	%rd224, [%rd221], %rd1181, %rd922;
	setp.ne.s64	%p4801, %rd1181, %rd224;
	mov.u64 	%rd1181, %rd224;
	@%p4801 bra 	BB5_4391;

	add.s32 	%r226, %r216, %r225;
	mul.wide.s32 	%rd923, %r226, 8;
	add.s64 	%rd225, %rd1, %rd923;
	ld.local.f64 	%fd2964, [%rd132+192];
	ld.global.u64 	%rd1182, [%rd225];

BB5_4393:
	mov.b64 	 %fd5221, %rd1182;
	add.f64 	%fd5222, %fd2964, %fd5221;
	mov.b64 	 %rd924, %fd5222;
	atom.global.cas.b64 	%rd228, [%rd225], %rd1182, %rd924;
	setp.ne.s64	%p4802, %rd1182, %rd228;
	mov.u64 	%rd1182, %rd228;
	@%p4802 bra 	BB5_4393;

	add.s32 	%r6174, %r226, 1;
	mul.wide.s32 	%rd925, %r6174, 8;
	add.s64 	%rd229, %rd1, %rd925;
	ld.local.f64 	%fd2965, [%rd132+200];
	shl.b32 	%r227, %r216, 3;
	cvt.s64.s32	%rd926, %r227;
	add.s64 	%rd230, %rd217, %rd926;
	ld.global.u64 	%rd1183, [%rd230];

BB5_4395:
	mov.b64 	 %fd5223, %rd1183;
	add.f64 	%fd5224, %fd2965, %fd5223;
	mov.b64 	 %rd927, %fd5224;
	atom.global.cas.b64 	%rd233, [%rd229], %rd1183, %rd927;
	setp.ne.s64	%p4803, %rd1183, %rd233;
	mov.u64 	%rd1183, %rd233;
	@%p4803 bra 	BB5_4395;

	add.s32 	%r6176, %r226, 2;
	mul.wide.s32 	%rd928, %r6176, 8;
	add.s64 	%rd234, %rd1, %rd928;
	ld.local.f64 	%fd2966, [%rd132+208];
	ld.global.u64 	%rd1184, [%rd230+8];

BB5_4397:
	mov.b64 	 %fd5225, %rd1184;
	add.f64 	%fd5226, %fd2966, %fd5225;
	mov.b64 	 %rd929, %fd5226;
	atom.global.cas.b64 	%rd237, [%rd234], %rd1184, %rd929;
	setp.ne.s64	%p4804, %rd1184, %rd237;
	mov.u64 	%rd1184, %rd237;
	@%p4804 bra 	BB5_4397;

	cvt.u32.u64	%r6177, %rd212;
	mad.lo.s32 	%r228, %r213, 6, %r6177;
	mul.wide.s32 	%rd930, %r228, 8;
	add.s64 	%rd238, %rd1, %rd930;
	ld.local.f64 	%fd2967, [%rd132+336];
	ld.global.u64 	%rd1185, [%rd238];

BB5_4399:
	mov.b64 	 %fd5227, %rd1185;
	add.f64 	%fd5228, %fd2967, %fd5227;
	mov.b64 	 %rd931, %fd5228;
	atom.global.cas.b64 	%rd241, [%rd238], %rd1185, %rd931;
	setp.ne.s64	%p4805, %rd1185, %rd241;
	mov.u64 	%rd1185, %rd241;
	@%p4805 bra 	BB5_4399;

	add.s32 	%r6178, %r228, 1;
	mul.wide.s32 	%rd932, %r6178, 8;
	add.s64 	%rd242, %rd1, %rd932;
	ld.local.f64 	%fd2968, [%rd132+344];
	add.s64 	%rd243, %rd230, %rd926;
	ld.global.u64 	%rd1186, [%rd243];

BB5_4401:
	mov.b64 	 %fd5229, %rd1186;
	add.f64 	%fd5230, %fd2968, %fd5229;
	mov.b64 	 %rd934, %fd5230;
	atom.global.cas.b64 	%rd246, [%rd242], %rd1186, %rd934;
	setp.ne.s64	%p4806, %rd1186, %rd246;
	mov.u64 	%rd1186, %rd246;
	@%p4806 bra 	BB5_4401;

	add.s32 	%r6179, %r228, 2;
	mul.wide.s32 	%rd935, %r6179, 8;
	add.s64 	%rd247, %rd1, %rd935;
	ld.local.f64 	%fd2969, [%rd132+352];
	ld.global.u64 	%rd1187, [%rd243+8];

BB5_4403:
	mov.b64 	 %fd5231, %rd1187;
	add.f64 	%fd5232, %fd2969, %fd5231;
	mov.b64 	 %rd936, %fd5232;
	atom.global.cas.b64 	%rd250, [%rd247], %rd1187, %rd936;
	setp.ne.s64	%p4807, %rd1187, %rd250;
	mov.u64 	%rd1187, %rd250;
	@%p4807 bra 	BB5_4403;

BB5_4404:
	add.s64 	%rd251, %rd211, %rd635;
	ld.global.u32 	%r229, [%rd251];
	cvt.s64.s32	%rd252, %r229;
	setp.lt.s32	%p4808, %r229, 0;
	@%p4808 bra 	BB5_4423;

	mul.wide.s32 	%rd938, %r229, 8;
	add.s64 	%rd253, %rd1, %rd938;
	ld.local.f64 	%fd2970, [%rd132+72];
	ld.global.u64 	%rd1188, [%rd253];

BB5_4406:
	mov.b64 	 %fd5233, %rd1188;
	add.f64 	%fd5234, %fd2970, %fd5233;
	mov.b64 	 %rd939, %fd5234;
	atom.global.cas.b64 	%rd256, [%rd253], %rd1188, %rd939;
	setp.ne.s64	%p4809, %rd1188, %rd256;
	mov.u64 	%rd1188, %rd256;
	@%p4809 bra 	BB5_4406;

	add.s32 	%r6180, %r229, 1;
	mul.wide.s32 	%rd940, %r6180, 8;
	add.s64 	%rd257, %rd1, %rd940;
	ld.local.f64 	%fd2971, [%rd132+80];
	ld.global.u64 	%rd1189, [%rd253+8];

BB5_4408:
	mov.b64 	 %fd5235, %rd1189;
	add.f64 	%fd5236, %fd2971, %fd5235;
	mov.b64 	 %rd941, %fd5236;
	atom.global.cas.b64 	%rd260, [%rd257], %rd1189, %rd941;
	setp.ne.s64	%p4810, %rd1189, %rd260;
	mov.u64 	%rd1189, %rd260;
	@%p4810 bra 	BB5_4408;

	add.s32 	%r6181, %r229, 2;
	mul.wide.s32 	%rd942, %r6181, 8;
	add.s64 	%rd261, %rd1, %rd942;
	ld.local.f64 	%fd2972, [%rd132+88];
	ld.global.u64 	%rd1190, [%rd253+16];

BB5_4410:
	mov.b64 	 %fd5237, %rd1190;
	add.f64 	%fd5238, %fd2972, %fd5237;
	mov.b64 	 %rd943, %fd5238;
	atom.global.cas.b64 	%rd264, [%rd261], %rd1190, %rd943;
	setp.ne.s64	%p4811, %rd1190, %rd264;
	mov.u64 	%rd1190, %rd264;
	@%p4811 bra 	BB5_4410;

	add.s32 	%r230, %r216, %r229;
	mul.wide.s32 	%rd944, %r230, 8;
	add.s64 	%rd265, %rd1, %rd944;
	ld.local.f64 	%fd2973, [%rd132+216];
	ld.global.u64 	%rd1191, [%rd265];

BB5_4412:
	mov.b64 	 %fd5239, %rd1191;
	add.f64 	%fd5240, %fd2973, %fd5239;
	mov.b64 	 %rd945, %fd5240;
	atom.global.cas.b64 	%rd268, [%rd265], %rd1191, %rd945;
	setp.ne.s64	%p4812, %rd1191, %rd268;
	mov.u64 	%rd1191, %rd268;
	@%p4812 bra 	BB5_4412;

	add.s32 	%r6182, %r230, 1;
	mul.wide.s32 	%rd946, %r6182, 8;
	add.s64 	%rd269, %rd1, %rd946;
	ld.local.f64 	%fd2974, [%rd132+224];
	shl.b32 	%r231, %r216, 3;
	cvt.s64.s32	%rd947, %r231;
	add.s64 	%rd270, %rd257, %rd947;
	ld.global.u64 	%rd1192, [%rd270];

BB5_4414:
	mov.b64 	 %fd5241, %rd1192;
	add.f64 	%fd5242, %fd2974, %fd5241;
	mov.b64 	 %rd948, %fd5242;
	atom.global.cas.b64 	%rd273, [%rd269], %rd1192, %rd948;
	setp.ne.s64	%p4813, %rd1192, %rd273;
	mov.u64 	%rd1192, %rd273;
	@%p4813 bra 	BB5_4414;

	add.s32 	%r6184, %r230, 2;
	mul.wide.s32 	%rd949, %r6184, 8;
	add.s64 	%rd274, %rd1, %rd949;
	ld.local.f64 	%fd2975, [%rd132+232];
	ld.global.u64 	%rd1193, [%rd270+8];

BB5_4416:
	mov.b64 	 %fd5243, %rd1193;
	add.f64 	%fd5244, %fd2975, %fd5243;
	mov.b64 	 %rd950, %fd5244;
	atom.global.cas.b64 	%rd277, [%rd274], %rd1193, %rd950;
	setp.ne.s64	%p4814, %rd1193, %rd277;
	mov.u64 	%rd1193, %rd277;
	@%p4814 bra 	BB5_4416;

	cvt.u32.u64	%r6185, %rd252;
	mad.lo.s32 	%r232, %r213, 6, %r6185;
	mul.wide.s32 	%rd951, %r232, 8;
	add.s64 	%rd278, %rd1, %rd951;
	ld.local.f64 	%fd2976, [%rd132+360];
	ld.global.u64 	%rd1194, [%rd278];

BB5_4418:
	mov.b64 	 %fd5245, %rd1194;
	add.f64 	%fd5246, %fd2976, %fd5245;
	mov.b64 	 %rd952, %fd5246;
	atom.global.cas.b64 	%rd281, [%rd278], %rd1194, %rd952;
	setp.ne.s64	%p4815, %rd1194, %rd281;
	mov.u64 	%rd1194, %rd281;
	@%p4815 bra 	BB5_4418;

	add.s32 	%r6186, %r232, 1;
	mul.wide.s32 	%rd953, %r6186, 8;
	add.s64 	%rd282, %rd1, %rd953;
	ld.local.f64 	%fd2977, [%rd132+368];
	add.s64 	%rd283, %rd270, %rd947;
	ld.global.u64 	%rd1195, [%rd283];

BB5_4420:
	mov.b64 	 %fd5247, %rd1195;
	add.f64 	%fd5248, %fd2977, %fd5247;
	mov.b64 	 %rd955, %fd5248;
	atom.global.cas.b64 	%rd286, [%rd282], %rd1195, %rd955;
	setp.ne.s64	%p4816, %rd1195, %rd286;
	mov.u64 	%rd1195, %rd286;
	@%p4816 bra 	BB5_4420;

	add.s32 	%r6187, %r232, 2;
	mul.wide.s32 	%rd956, %r6187, 8;
	add.s64 	%rd287, %rd1, %rd956;
	ld.local.f64 	%fd2978, [%rd132+376];
	ld.global.u64 	%rd1196, [%rd283+8];

BB5_4422:
	mov.b64 	 %fd5249, %rd1196;
	add.f64 	%fd5250, %fd2978, %fd5249;
	mov.b64 	 %rd957, %fd5250;
	atom.global.cas.b64 	%rd290, [%rd287], %rd1196, %rd957;
	setp.ne.s64	%p4817, %rd1196, %rd290;
	mov.u64 	%rd1196, %rd290;
	@%p4817 bra 	BB5_4422;

BB5_4423:
	add.s64 	%rd291, %rd251, %rd635;
	ld.global.u32 	%r233, [%rd291];
	cvt.s64.s32	%rd292, %r233;
	setp.lt.s32	%p4818, %r233, 0;
	@%p4818 bra 	BB5_4442;

	mul.wide.s32 	%rd959, %r233, 8;
	add.s64 	%rd293, %rd1, %rd959;
	ld.local.f64 	%fd2979, [%rd132+96];
	ld.global.u64 	%rd1197, [%rd293];

BB5_4425:
	mov.b64 	 %fd5251, %rd1197;
	add.f64 	%fd5252, %fd2979, %fd5251;
	mov.b64 	 %rd960, %fd5252;
	atom.global.cas.b64 	%rd296, [%rd293], %rd1197, %rd960;
	setp.ne.s64	%p4819, %rd1197, %rd296;
	mov.u64 	%rd1197, %rd296;
	@%p4819 bra 	BB5_4425;

	add.s32 	%r6188, %r233, 1;
	mul.wide.s32 	%rd961, %r6188, 8;
	add.s64 	%rd297, %rd1, %rd961;
	ld.local.f64 	%fd2980, [%rd132+104];
	ld.global.u64 	%rd1198, [%rd293+8];

BB5_4427:
	mov.b64 	 %fd5253, %rd1198;
	add.f64 	%fd5254, %fd2980, %fd5253;
	mov.b64 	 %rd962, %fd5254;
	atom.global.cas.b64 	%rd300, [%rd297], %rd1198, %rd962;
	setp.ne.s64	%p4820, %rd1198, %rd300;
	mov.u64 	%rd1198, %rd300;
	@%p4820 bra 	BB5_4427;

	add.s32 	%r6189, %r233, 2;
	mul.wide.s32 	%rd963, %r6189, 8;
	add.s64 	%rd301, %rd1, %rd963;
	ld.local.f64 	%fd2981, [%rd132+112];
	ld.global.u64 	%rd1199, [%rd293+16];

BB5_4429:
	mov.b64 	 %fd5255, %rd1199;
	add.f64 	%fd5256, %fd2981, %fd5255;
	mov.b64 	 %rd964, %fd5256;
	atom.global.cas.b64 	%rd304, [%rd301], %rd1199, %rd964;
	setp.ne.s64	%p4821, %rd1199, %rd304;
	mov.u64 	%rd1199, %rd304;
	@%p4821 bra 	BB5_4429;

	add.s32 	%r234, %r216, %r233;
	mul.wide.s32 	%rd965, %r234, 8;
	add.s64 	%rd305, %rd1, %rd965;
	ld.local.f64 	%fd2982, [%rd132+240];
	ld.global.u64 	%rd1200, [%rd305];

BB5_4431:
	mov.b64 	 %fd5257, %rd1200;
	add.f64 	%fd5258, %fd2982, %fd5257;
	mov.b64 	 %rd966, %fd5258;
	atom.global.cas.b64 	%rd308, [%rd305], %rd1200, %rd966;
	setp.ne.s64	%p4822, %rd1200, %rd308;
	mov.u64 	%rd1200, %rd308;
	@%p4822 bra 	BB5_4431;

	add.s32 	%r6190, %r234, 1;
	mul.wide.s32 	%rd967, %r6190, 8;
	add.s64 	%rd309, %rd1, %rd967;
	ld.local.f64 	%fd2983, [%rd132+248];
	shl.b32 	%r235, %r216, 3;
	cvt.s64.s32	%rd968, %r235;
	add.s64 	%rd310, %rd297, %rd968;
	ld.global.u64 	%rd1201, [%rd310];

BB5_4433:
	mov.b64 	 %fd5259, %rd1201;
	add.f64 	%fd5260, %fd2983, %fd5259;
	mov.b64 	 %rd969, %fd5260;
	atom.global.cas.b64 	%rd313, [%rd309], %rd1201, %rd969;
	setp.ne.s64	%p4823, %rd1201, %rd313;
	mov.u64 	%rd1201, %rd313;
	@%p4823 bra 	BB5_4433;

	add.s32 	%r6192, %r234, 2;
	mul.wide.s32 	%rd970, %r6192, 8;
	add.s64 	%rd314, %rd1, %rd970;
	ld.local.f64 	%fd2984, [%rd132+256];
	ld.global.u64 	%rd1202, [%rd310+8];

BB5_4435:
	mov.b64 	 %fd5261, %rd1202;
	add.f64 	%fd5262, %fd2984, %fd5261;
	mov.b64 	 %rd971, %fd5262;
	atom.global.cas.b64 	%rd317, [%rd314], %rd1202, %rd971;
	setp.ne.s64	%p4824, %rd1202, %rd317;
	mov.u64 	%rd1202, %rd317;
	@%p4824 bra 	BB5_4435;

	cvt.u32.u64	%r6193, %rd292;
	mad.lo.s32 	%r236, %r213, 6, %r6193;
	mul.wide.s32 	%rd972, %r236, 8;
	add.s64 	%rd318, %rd1, %rd972;
	ld.local.f64 	%fd2985, [%rd132+384];
	ld.global.u64 	%rd1203, [%rd318];

BB5_4437:
	mov.b64 	 %fd5263, %rd1203;
	add.f64 	%fd5264, %fd2985, %fd5263;
	mov.b64 	 %rd973, %fd5264;
	atom.global.cas.b64 	%rd321, [%rd318], %rd1203, %rd973;
	setp.ne.s64	%p4825, %rd1203, %rd321;
	mov.u64 	%rd1203, %rd321;
	@%p4825 bra 	BB5_4437;

	add.s32 	%r6194, %r236, 1;
	mul.wide.s32 	%rd974, %r6194, 8;
	add.s64 	%rd322, %rd1, %rd974;
	ld.local.f64 	%fd2986, [%rd132+392];
	add.s64 	%rd323, %rd310, %rd968;
	ld.global.u64 	%rd1204, [%rd323];

BB5_4439:
	mov.b64 	 %fd5265, %rd1204;
	add.f64 	%fd5266, %fd2986, %fd5265;
	mov.b64 	 %rd976, %fd5266;
	atom.global.cas.b64 	%rd326, [%rd322], %rd1204, %rd976;
	setp.ne.s64	%p4826, %rd1204, %rd326;
	mov.u64 	%rd1204, %rd326;
	@%p4826 bra 	BB5_4439;

	add.s32 	%r6195, %r236, 2;
	mul.wide.s32 	%rd977, %r6195, 8;
	add.s64 	%rd327, %rd1, %rd977;
	ld.local.f64 	%fd2987, [%rd132+400];
	ld.global.u64 	%rd1205, [%rd323+8];

BB5_4441:
	mov.b64 	 %fd5267, %rd1205;
	add.f64 	%fd5268, %fd2987, %fd5267;
	mov.b64 	 %rd978, %fd5268;
	atom.global.cas.b64 	%rd330, [%rd327], %rd1205, %rd978;
	setp.ne.s64	%p4827, %rd1205, %rd330;
	mov.u64 	%rd1205, %rd330;
	@%p4827 bra 	BB5_4441;

BB5_4442:
	add.s64 	%rd980, %rd291, %rd635;
	ld.global.u32 	%r237, [%rd980];
	cvt.s64.s32	%rd331, %r237;
	setp.lt.s32	%p4828, %r237, 0;
	@%p4828 bra 	BB5_4461;

	mul.wide.s32 	%rd981, %r237, 8;
	add.s64 	%rd332, %rd1, %rd981;
	ld.local.f64 	%fd2988, [%rd132+120];
	ld.global.u64 	%rd1206, [%rd332];

BB5_4444:
	mov.b64 	 %fd5269, %rd1206;
	add.f64 	%fd5270, %fd2988, %fd5269;
	mov.b64 	 %rd982, %fd5270;
	atom.global.cas.b64 	%rd335, [%rd332], %rd1206, %rd982;
	setp.ne.s64	%p4829, %rd1206, %rd335;
	mov.u64 	%rd1206, %rd335;
	@%p4829 bra 	BB5_4444;

	add.s32 	%r6196, %r237, 1;
	mul.wide.s32 	%rd983, %r6196, 8;
	add.s64 	%rd336, %rd1, %rd983;
	ld.local.f64 	%fd2989, [%rd132+128];
	ld.global.u64 	%rd1207, [%rd332+8];

BB5_4446:
	mov.b64 	 %fd5271, %rd1207;
	add.f64 	%fd5272, %fd2989, %fd5271;
	mov.b64 	 %rd984, %fd5272;
	atom.global.cas.b64 	%rd339, [%rd336], %rd1207, %rd984;
	setp.ne.s64	%p4830, %rd1207, %rd339;
	mov.u64 	%rd1207, %rd339;
	@%p4830 bra 	BB5_4446;

	add.s32 	%r6197, %r237, 2;
	mul.wide.s32 	%rd985, %r6197, 8;
	add.s64 	%rd340, %rd1, %rd985;
	ld.local.f64 	%fd2990, [%rd132+136];
	ld.global.u64 	%rd1208, [%rd332+16];

BB5_4448:
	mov.b64 	 %fd5273, %rd1208;
	add.f64 	%fd5274, %fd2990, %fd5273;
	mov.b64 	 %rd986, %fd5274;
	atom.global.cas.b64 	%rd343, [%rd340], %rd1208, %rd986;
	setp.ne.s64	%p4831, %rd1208, %rd343;
	mov.u64 	%rd1208, %rd343;
	@%p4831 bra 	BB5_4448;

	add.s32 	%r238, %r216, %r237;
	mul.wide.s32 	%rd987, %r238, 8;
	add.s64 	%rd344, %rd1, %rd987;
	ld.local.f64 	%fd2991, [%rd132+264];
	ld.global.u64 	%rd1209, [%rd344];

BB5_4450:
	mov.b64 	 %fd5275, %rd1209;
	add.f64 	%fd5276, %fd2991, %fd5275;
	mov.b64 	 %rd988, %fd5276;
	atom.global.cas.b64 	%rd347, [%rd344], %rd1209, %rd988;
	setp.ne.s64	%p4832, %rd1209, %rd347;
	mov.u64 	%rd1209, %rd347;
	@%p4832 bra 	BB5_4450;

	add.s32 	%r6198, %r238, 1;
	mul.wide.s32 	%rd989, %r6198, 8;
	add.s64 	%rd348, %rd1, %rd989;
	ld.local.f64 	%fd2992, [%rd132+272];
	shl.b32 	%r239, %r216, 3;
	cvt.s64.s32	%rd990, %r239;
	add.s64 	%rd349, %rd336, %rd990;
	ld.global.u64 	%rd1210, [%rd349];

BB5_4452:
	mov.b64 	 %fd5277, %rd1210;
	add.f64 	%fd5278, %fd2992, %fd5277;
	mov.b64 	 %rd991, %fd5278;
	atom.global.cas.b64 	%rd352, [%rd348], %rd1210, %rd991;
	setp.ne.s64	%p4833, %rd1210, %rd352;
	mov.u64 	%rd1210, %rd352;
	@%p4833 bra 	BB5_4452;

	add.s32 	%r6200, %r238, 2;
	mul.wide.s32 	%rd992, %r6200, 8;
	add.s64 	%rd353, %rd1, %rd992;
	ld.local.f64 	%fd2993, [%rd132+280];
	ld.global.u64 	%rd1211, [%rd349+8];

BB5_4454:
	mov.b64 	 %fd5279, %rd1211;
	add.f64 	%fd5280, %fd2993, %fd5279;
	mov.b64 	 %rd993, %fd5280;
	atom.global.cas.b64 	%rd356, [%rd353], %rd1211, %rd993;
	setp.ne.s64	%p4834, %rd1211, %rd356;
	mov.u64 	%rd1211, %rd356;
	@%p4834 bra 	BB5_4454;

	cvt.u32.u64	%r6201, %rd331;
	mad.lo.s32 	%r240, %r213, 6, %r6201;
	mul.wide.s32 	%rd994, %r240, 8;
	add.s64 	%rd357, %rd1, %rd994;
	ld.local.f64 	%fd2994, [%rd132+408];
	ld.global.u64 	%rd1212, [%rd357];

BB5_4456:
	mov.b64 	 %fd5281, %rd1212;
	add.f64 	%fd5282, %fd2994, %fd5281;
	mov.b64 	 %rd995, %fd5282;
	atom.global.cas.b64 	%rd360, [%rd357], %rd1212, %rd995;
	setp.ne.s64	%p4835, %rd1212, %rd360;
	mov.u64 	%rd1212, %rd360;
	@%p4835 bra 	BB5_4456;

	add.s32 	%r6202, %r240, 1;
	mul.wide.s32 	%rd996, %r6202, 8;
	add.s64 	%rd361, %rd1, %rd996;
	ld.local.f64 	%fd2995, [%rd132+416];
	add.s64 	%rd362, %rd349, %rd990;
	ld.global.u64 	%rd1213, [%rd362];

BB5_4458:
	mov.b64 	 %fd5283, %rd1213;
	add.f64 	%fd5284, %fd2995, %fd5283;
	mov.b64 	 %rd998, %fd5284;
	atom.global.cas.b64 	%rd365, [%rd361], %rd1213, %rd998;
	setp.ne.s64	%p4836, %rd1213, %rd365;
	mov.u64 	%rd1213, %rd365;
	@%p4836 bra 	BB5_4458;

	add.s32 	%r6203, %r240, 2;
	mul.wide.s32 	%rd999, %r6203, 8;
	add.s64 	%rd366, %rd1, %rd999;
	ld.local.f64 	%fd2996, [%rd132+424];
	ld.global.u64 	%rd1214, [%rd362+8];

BB5_4460:
	mov.b64 	 %fd5285, %rd1214;
	add.f64 	%fd5286, %fd2996, %fd5285;
	mov.b64 	 %rd1000, %fd5286;
	atom.global.cas.b64 	%rd369, [%rd366], %rd1214, %rd1000;
	setp.ne.s64	%p4837, %rd1214, %rd369;
	mov.u64 	%rd1214, %rd369;
	@%p4837 bra 	BB5_4460;

BB5_4461:
	add.s32 	%r6289, %r6289, 1;
	setp.lt.s32	%p4838, %r6289, 6;
	@%p4838 bra 	BB5_4340;

BB5_4584:
	mov.u32 	%r6282, %tid.x;
	mov.u32 	%r6281, %ctaid.x;
	mov.u32 	%r6280, %ntid.x;
	mad.lo.s32 	%r6279, %r6280, %r6281, %r6282;
	ld.param.u64 	%rd1152, [kczCZForce_param_0];
	cvta.to.global.u64 	%rd1151, %rd1152;
	mad.lo.s32 	%r6262, %r260, 12, %r6279;
	mul.wide.s32 	%rd1130, %r6262, 8;
	add.s64 	%rd1131, %rd1151, %rd1130;
	st.global.f64 	[%rd1131], %fd5481;
	add.s64 	%rd1133, %rd113, %rd845;
	st.global.f64 	[%rd1133], %fd5480;
	mad.lo.s32 	%r6263, %r260, 14, %r6279;
	mul.wide.s32 	%rd1134, %r6263, 8;
	add.s64 	%rd1135, %rd1151, %rd1134;
	st.global.f64 	[%rd1135], %fd5479;
	add.s64 	%rd1136, %rd115, %rd845;
	st.global.f64 	[%rd1136], %fd5478;

BB5_4585:
	ret;
}

.func  (.param .b64 func_retval0) __internal_accurate_pow(
	.param .b64 __internal_accurate_pow_param_0,
	.param .b64 __internal_accurate_pow_param_1
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<53>;
	.reg .f64 	%fd<138>;


	ld.param.f64 	%fd12, [__internal_accurate_pow_param_0];
	ld.param.f64 	%fd13, [__internal_accurate_pow_param_1];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd12;
	}
	shr.u32 	%r51, %r50, 20;
	setp.ne.s32	%p1, %r51, 0;
	@%p1 bra 	BB6_2;

	mul.f64 	%fd14, %fd12, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd14;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd14;
	}
	shr.u32 	%r16, %r50, 20;
	add.s32 	%r51, %r16, -54;

BB6_2:
	add.s32 	%r52, %r51, -1023;
	and.b32  	%r17, %r50, -2146435073;
	or.b32  	%r18, %r17, 1072693248;
	mov.b64 	%fd135, {%r49, %r18};
	setp.lt.u32	%p2, %r18, 1073127583;
	@%p2 bra 	BB6_4;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd135;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd135;
	}
	add.s32 	%r21, %r20, -1048576;
	mov.b64 	%fd135, {%r19, %r21};
	add.s32 	%r52, %r51, -1022;

BB6_4:
	add.f64 	%fd15, %fd135, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd16, %fd15;
	neg.f64 	%fd17, %fd15;
	mov.f64 	%fd18, 0d3FF0000000000000;
	fma.rn.f64 	%fd19, %fd17, %fd16, %fd18;
	fma.rn.f64 	%fd20, %fd19, %fd19, %fd19;
	fma.rn.f64 	%fd21, %fd20, %fd16, %fd16;
	add.f64 	%fd22, %fd135, 0dBFF0000000000000;
	mul.f64 	%fd23, %fd22, %fd21;
	fma.rn.f64 	%fd24, %fd22, %fd21, %fd23;
	mul.f64 	%fd25, %fd24, %fd24;
	mov.f64 	%fd26, 0d3ED0F5D241AD3B5A;
	mov.f64 	%fd27, 0d3EB0F5FF7D2CAFE2;
	fma.rn.f64 	%fd28, %fd27, %fd25, %fd26;
	mov.f64 	%fd29, 0d3EF3B20A75488A3F;
	fma.rn.f64 	%fd30, %fd28, %fd25, %fd29;
	mov.f64 	%fd31, 0d3F1745CDE4FAECD5;
	fma.rn.f64 	%fd32, %fd30, %fd25, %fd31;
	mov.f64 	%fd33, 0d3F3C71C7258A578B;
	fma.rn.f64 	%fd34, %fd32, %fd25, %fd33;
	mov.f64 	%fd35, 0d3F6249249242B910;
	fma.rn.f64 	%fd36, %fd34, %fd25, %fd35;
	mov.f64 	%fd37, 0d3F89999999999DFB;
	fma.rn.f64 	%fd38, %fd36, %fd25, %fd37;
	sub.f64 	%fd39, %fd22, %fd24;
	add.f64 	%fd40, %fd39, %fd39;
	neg.f64 	%fd41, %fd24;
	fma.rn.f64 	%fd42, %fd41, %fd22, %fd40;
	mul.f64 	%fd43, %fd21, %fd42;
	fma.rn.f64 	%fd44, %fd25, %fd38, 0d3FB5555555555555;
	mov.f64 	%fd45, 0d3FB5555555555555;
	sub.f64 	%fd46, %fd45, %fd44;
	fma.rn.f64 	%fd47, %fd25, %fd38, %fd46;
	add.f64 	%fd48, %fd47, 0d0000000000000000;
	add.f64 	%fd49, %fd48, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd50, %fd44, %fd49;
	sub.f64 	%fd51, %fd44, %fd50;
	add.f64 	%fd52, %fd49, %fd51;
	mul.rn.f64 	%fd53, %fd24, %fd24;
	neg.f64 	%fd54, %fd53;
	fma.rn.f64 	%fd55, %fd24, %fd24, %fd54;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd43;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd43;
	}
	add.s32 	%r24, %r23, 1048576;
	mov.b64 	%fd56, {%r22, %r24};
	fma.rn.f64 	%fd57, %fd24, %fd56, %fd55;
	mul.rn.f64 	%fd58, %fd53, %fd24;
	neg.f64 	%fd59, %fd58;
	fma.rn.f64 	%fd60, %fd53, %fd24, %fd59;
	fma.rn.f64 	%fd61, %fd53, %fd43, %fd60;
	fma.rn.f64 	%fd62, %fd57, %fd24, %fd61;
	mul.rn.f64 	%fd63, %fd50, %fd58;
	neg.f64 	%fd64, %fd63;
	fma.rn.f64 	%fd65, %fd50, %fd58, %fd64;
	fma.rn.f64 	%fd66, %fd50, %fd62, %fd65;
	fma.rn.f64 	%fd67, %fd52, %fd58, %fd66;
	add.f64 	%fd68, %fd63, %fd67;
	sub.f64 	%fd69, %fd63, %fd68;
	add.f64 	%fd70, %fd67, %fd69;
	add.f64 	%fd71, %fd24, %fd68;
	sub.f64 	%fd72, %fd24, %fd71;
	add.f64 	%fd73, %fd68, %fd72;
	add.f64 	%fd74, %fd70, %fd73;
	add.f64 	%fd75, %fd43, %fd74;
	add.f64 	%fd76, %fd71, %fd75;
	sub.f64 	%fd77, %fd71, %fd76;
	add.f64 	%fd78, %fd75, %fd77;
	xor.b32  	%r25, %r52, -2147483648;
	mov.u32 	%r26, 1127219200;
	mov.b64 	%fd79, {%r25, %r26};
	mov.u32 	%r27, -2147483648;
	mov.b64 	%fd80, {%r27, %r26};
	sub.f64 	%fd81, %fd79, %fd80;
	mov.f64 	%fd82, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd83, %fd81, %fd82, %fd76;
	neg.f64 	%fd84, %fd81;
	fma.rn.f64 	%fd85, %fd84, %fd82, %fd83;
	sub.f64 	%fd86, %fd85, %fd76;
	sub.f64 	%fd87, %fd78, %fd86;
	mov.f64 	%fd88, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd89, %fd81, %fd88, %fd87;
	add.f64 	%fd90, %fd83, %fd89;
	sub.f64 	%fd91, %fd83, %fd90;
	add.f64 	%fd92, %fd89, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd13;
	}
	add.s32 	%r29, %r28, %r28;
	setp.gt.u32	%p3, %r29, -33554433;
	and.b32  	%r30, %r28, -15728641;
	selp.b32	%r31, %r30, %r28, %p3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd13;
	}
	mov.b64 	%fd93, {%r32, %r31};
	mul.rn.f64 	%fd94, %fd90, %fd93;
	neg.f64 	%fd95, %fd94;
	fma.rn.f64 	%fd96, %fd90, %fd93, %fd95;
	fma.rn.f64 	%fd97, %fd92, %fd93, %fd96;
	add.f64 	%fd4, %fd94, %fd97;
	sub.f64 	%fd98, %fd94, %fd4;
	add.f64 	%fd5, %fd97, %fd98;
	mov.f64 	%fd99, 0d4338000000000000;
	mov.f64 	%fd100, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd101, %fd4, %fd100, %fd99;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd101;
	}
	mov.f64 	%fd102, 0dC338000000000000;
	add.rn.f64 	%fd103, %fd101, %fd102;
	mov.f64 	%fd104, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd105, %fd103, %fd104, %fd4;
	mov.f64 	%fd106, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd107, %fd103, %fd106, %fd105;
	mov.f64 	%fd108, 0d3E928AF3FCA213EA;
	mov.f64 	%fd109, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd110, %fd109, %fd107, %fd108;
	mov.f64 	%fd111, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd112, %fd110, %fd107, %fd111;
	mov.f64 	%fd113, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd114, %fd112, %fd107, %fd113;
	mov.f64 	%fd115, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd116, %fd114, %fd107, %fd115;
	mov.f64 	%fd117, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd118, %fd116, %fd107, %fd117;
	mov.f64 	%fd119, 0d3F81111111122322;
	fma.rn.f64 	%fd120, %fd118, %fd107, %fd119;
	mov.f64 	%fd121, 0d3FA55555555502A1;
	fma.rn.f64 	%fd122, %fd120, %fd107, %fd121;
	mov.f64 	%fd123, 0d3FC5555555555511;
	fma.rn.f64 	%fd124, %fd122, %fd107, %fd123;
	mov.f64 	%fd125, 0d3FE000000000000B;
	fma.rn.f64 	%fd126, %fd124, %fd107, %fd125;
	fma.rn.f64 	%fd127, %fd126, %fd107, %fd18;
	fma.rn.f64 	%fd128, %fd127, %fd107, %fd18;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd128;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd128;
	}
	shl.b32 	%r33, %r13, 20;
	add.s32 	%r34, %r15, %r33;
	mov.b64 	%fd136, {%r14, %r34};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd4;
	}
	mov.b32 	 %f2, %r35;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p4, %f1, 0f4086232B;
	@%p4 bra 	BB6_7;

	setp.lt.f64	%p5, %fd4, 0d0000000000000000;
	add.f64 	%fd129, %fd4, 0d7FF0000000000000;
	selp.f64	%fd136, 0d0000000000000000, %fd129, %p5;
	setp.geu.f32	%p6, %f1, 0f40874800;
	@%p6 bra 	BB6_7;

	mov.f64 	%fd134, 0d4338000000000000;
	mov.f64 	%fd133, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd132, %fd4, %fd133, %fd134;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r48, %temp}, %fd132;
	}
	shr.u32 	%r36, %r48, 31;
	add.s32 	%r37, %r48, %r36;
	shr.s32 	%r38, %r37, 1;
	shl.b32 	%r39, %r38, 20;
	add.s32 	%r40, %r39, %r15;
	mov.b64 	%fd130, {%r14, %r40};
	sub.s32 	%r41, %r48, %r38;
	shl.b32 	%r42, %r41, 20;
	add.s32 	%r43, %r42, 1072693248;
	mov.u32 	%r44, 0;
	mov.b64 	%fd131, {%r44, %r43};
	mul.f64 	%fd136, %fd130, %fd131;

BB6_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd136;
	}
	and.b32  	%r46, %r45, 2147483647;
	setp.ne.s32	%p7, %r46, 2146435072;
	@%p7 bra 	BB6_9;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd136;
	}
	setp.eq.s32	%p8, %r47, 0;
	@%p8 bra 	BB6_10;

BB6_9:
	fma.rn.f64 	%fd136, %fd136, %fd5, %fd136;

BB6_10:
	st.param.f64	[func_retval0+0], %fd136;
	ret;
}


