
State Machine - |TestBench_LS|FSMReset
Name FSMReset.S3 FSMReset.S2 FSMReset.S1 FSMReset.S0 
FSMReset.S0 0 0 0 0 
FSMReset.S1 0 0 1 1 
FSMReset.S2 0 1 0 1 
FSMReset.S3 1 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.FSMBuffer[3]
Name allregs.dout.clk125.FSMBuffer[3].S3 allregs.dout.clk125.FSMBuffer[3].S2_2_2 allregs.dout.clk125.FSMBuffer[3].S2_2 allregs.dout.clk125.FSMBuffer[3].S2 allregs.dout.clk125.FSMBuffer[3].S1_1_1 allregs.dout.clk125.FSMBuffer[3].S1_1 allregs.dout.clk125.FSMBuffer[3].S1 allregs.dout.clk125.FSMBuffer[3].S0 
allregs.dout.clk125.FSMBuffer[3].S0 0 0 0 0 0 0 0 0 
allregs.dout.clk125.FSMBuffer[3].S1 0 0 0 0 0 0 1 1 
allregs.dout.clk125.FSMBuffer[3].S1_1 0 0 0 0 0 1 0 1 
allregs.dout.clk125.FSMBuffer[3].S1_1_1 0 0 0 0 1 0 0 1 
allregs.dout.clk125.FSMBuffer[3].S2 0 0 0 1 0 0 0 1 
allregs.dout.clk125.FSMBuffer[3].S2_2 0 0 1 0 0 0 0 1 
allregs.dout.clk125.FSMBuffer[3].S2_2_2 0 1 0 0 0 0 0 1 
allregs.dout.clk125.FSMBuffer[3].S3 1 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.FSMBuffer[2]
Name allregs.dout.clk125.FSMBuffer[2].S3 allregs.dout.clk125.FSMBuffer[2].S2_2_2 allregs.dout.clk125.FSMBuffer[2].S2_2 allregs.dout.clk125.FSMBuffer[2].S2 allregs.dout.clk125.FSMBuffer[2].S1_1_1 allregs.dout.clk125.FSMBuffer[2].S1_1 allregs.dout.clk125.FSMBuffer[2].S1 allregs.dout.clk125.FSMBuffer[2].S0 
allregs.dout.clk125.FSMBuffer[2].S0 0 0 0 0 0 0 0 0 
allregs.dout.clk125.FSMBuffer[2].S1 0 0 0 0 0 0 1 1 
allregs.dout.clk125.FSMBuffer[2].S1_1 0 0 0 0 0 1 0 1 
allregs.dout.clk125.FSMBuffer[2].S1_1_1 0 0 0 0 1 0 0 1 
allregs.dout.clk125.FSMBuffer[2].S2 0 0 0 1 0 0 0 1 
allregs.dout.clk125.FSMBuffer[2].S2_2 0 0 1 0 0 0 0 1 
allregs.dout.clk125.FSMBuffer[2].S2_2_2 0 1 0 0 0 0 0 1 
allregs.dout.clk125.FSMBuffer[2].S3 1 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.FSMBuffer[1]
Name allregs.dout.clk125.FSMBuffer[1].S3 allregs.dout.clk125.FSMBuffer[1].S2_2_2 allregs.dout.clk125.FSMBuffer[1].S2_2 allregs.dout.clk125.FSMBuffer[1].S2 allregs.dout.clk125.FSMBuffer[1].S1_1_1 allregs.dout.clk125.FSMBuffer[1].S1_1 allregs.dout.clk125.FSMBuffer[1].S1 allregs.dout.clk125.FSMBuffer[1].S0 
allregs.dout.clk125.FSMBuffer[1].S0 0 0 0 0 0 0 0 0 
allregs.dout.clk125.FSMBuffer[1].S1 0 0 0 0 0 0 1 1 
allregs.dout.clk125.FSMBuffer[1].S1_1 0 0 0 0 0 1 0 1 
allregs.dout.clk125.FSMBuffer[1].S1_1_1 0 0 0 0 1 0 0 1 
allregs.dout.clk125.FSMBuffer[1].S2 0 0 0 1 0 0 0 1 
allregs.dout.clk125.FSMBuffer[1].S2_2 0 0 1 0 0 0 0 1 
allregs.dout.clk125.FSMBuffer[1].S2_2_2 0 1 0 0 0 0 0 1 
allregs.dout.clk125.FSMBuffer[1].S3 1 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.FSMBuffer[0]
Name allregs.dout.clk125.FSMBuffer[0].S3 allregs.dout.clk125.FSMBuffer[0].S2_2_2 allregs.dout.clk125.FSMBuffer[0].S2_2 allregs.dout.clk125.FSMBuffer[0].S2 allregs.dout.clk125.FSMBuffer[0].S1_1_1 allregs.dout.clk125.FSMBuffer[0].S1_1 allregs.dout.clk125.FSMBuffer[0].S1 allregs.dout.clk125.FSMBuffer[0].S0 
allregs.dout.clk125.FSMBuffer[0].S0 0 0 0 0 0 0 0 0 
allregs.dout.clk125.FSMBuffer[0].S1 0 0 0 0 0 0 1 1 
allregs.dout.clk125.FSMBuffer[0].S1_1 0 0 0 0 0 1 0 1 
allregs.dout.clk125.FSMBuffer[0].S1_1_1 0 0 0 0 1 0 0 1 
allregs.dout.clk125.FSMBuffer[0].S2 0 0 0 1 0 0 0 1 
allregs.dout.clk125.FSMBuffer[0].S2_2 0 0 1 0 0 0 0 1 
allregs.dout.clk125.FSMBuffer[0].S2_2_2 0 1 0 0 0 0 0 1 
allregs.dout.clk125.FSMBuffer[0].S3 1 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.FSMReceive32bit
Name allregs.dout.clk125.FSMReceive32bit.S4 allregs.dout.clk125.FSMReceive32bit.S3_8 allregs.dout.clk125.FSMReceive32bit.S3_7 allregs.dout.clk125.FSMReceive32bit.S3_6 allregs.dout.clk125.FSMReceive32bit.S3_5 allregs.dout.clk125.FSMReceive32bit.S3_4 allregs.dout.clk125.FSMReceive32bit.S3_3 allregs.dout.clk125.FSMReceive32bit.S3_2 allregs.dout.clk125.FSMReceive32bit.S3_1 allregs.dout.clk125.FSMReceive32bit.S2 allregs.dout.clk125.FSMReceive32bit.S1 allregs.dout.clk125.FSMReceive32bit.S0 
allregs.dout.clk125.FSMReceive32bit.S0 0 0 0 0 0 0 0 0 0 0 0 0 
allregs.dout.clk125.FSMReceive32bit.S1 0 0 0 0 0 0 0 0 0 0 1 1 
allregs.dout.clk125.FSMReceive32bit.S2 0 0 0 0 0 0 0 0 0 1 0 1 
allregs.dout.clk125.FSMReceive32bit.S3_1 0 0 0 0 0 0 0 0 1 0 0 1 
allregs.dout.clk125.FSMReceive32bit.S3_2 0 0 0 0 0 0 0 1 0 0 0 1 
allregs.dout.clk125.FSMReceive32bit.S3_3 0 0 0 0 0 0 1 0 0 0 0 1 
allregs.dout.clk125.FSMReceive32bit.S3_4 0 0 0 0 0 1 0 0 0 0 0 1 
allregs.dout.clk125.FSMReceive32bit.S3_5 0 0 0 0 1 0 0 0 0 0 0 1 
allregs.dout.clk125.FSMReceive32bit.S3_6 0 0 0 1 0 0 0 0 0 0 0 1 
allregs.dout.clk125.FSMReceive32bit.S3_7 0 0 1 0 0 0 0 0 0 0 0 1 
allregs.dout.clk125.FSMReceive32bit.S3_8 0 1 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk125.FSMReceive32bit.S4 1 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.FSMSend[3]
Name allregs.dout.clk125.FSMSend[3].S2 allregs.dout.clk125.FSMSend[3].S1_3 allregs.dout.clk125.FSMSend[3].S1_2 allregs.dout.clk125.FSMSend[3].S1_1 allregs.dout.clk125.FSMSend[3].S1_header allregs.dout.clk125.FSMSend[3].S1 allregs.dout.clk125.FSMSend[3].S0 
allregs.dout.clk125.FSMSend[3].S0 0 0 0 0 0 0 0 
allregs.dout.clk125.FSMSend[3].S1 0 0 0 0 0 1 1 
allregs.dout.clk125.FSMSend[3].S1_header 0 0 0 0 1 0 1 
allregs.dout.clk125.FSMSend[3].S1_1 0 0 0 1 0 0 1 
allregs.dout.clk125.FSMSend[3].S1_2 0 0 1 0 0 0 1 
allregs.dout.clk125.FSMSend[3].S1_3 0 1 0 0 0 0 1 
allregs.dout.clk125.FSMSend[3].S2 1 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.FSMSend[2]
Name allregs.dout.clk125.FSMSend[2].S2 allregs.dout.clk125.FSMSend[2].S1_3 allregs.dout.clk125.FSMSend[2].S1_2 allregs.dout.clk125.FSMSend[2].S1_1 allregs.dout.clk125.FSMSend[2].S1_header allregs.dout.clk125.FSMSend[2].S1 allregs.dout.clk125.FSMSend[2].S0 
allregs.dout.clk125.FSMSend[2].S0 0 0 0 0 0 0 0 
allregs.dout.clk125.FSMSend[2].S1 0 0 0 0 0 1 1 
allregs.dout.clk125.FSMSend[2].S1_header 0 0 0 0 1 0 1 
allregs.dout.clk125.FSMSend[2].S1_1 0 0 0 1 0 0 1 
allregs.dout.clk125.FSMSend[2].S1_2 0 0 1 0 0 0 1 
allregs.dout.clk125.FSMSend[2].S1_3 0 1 0 0 0 0 1 
allregs.dout.clk125.FSMSend[2].S2 1 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.FSMSend[1]
Name allregs.dout.clk125.FSMSend[1].S2 allregs.dout.clk125.FSMSend[1].S1_3 allregs.dout.clk125.FSMSend[1].S1_2 allregs.dout.clk125.FSMSend[1].S1_1 allregs.dout.clk125.FSMSend[1].S1_header allregs.dout.clk125.FSMSend[1].S1 allregs.dout.clk125.FSMSend[1].S0 
allregs.dout.clk125.FSMSend[1].S0 0 0 0 0 0 0 0 
allregs.dout.clk125.FSMSend[1].S1 0 0 0 0 0 1 1 
allregs.dout.clk125.FSMSend[1].S1_header 0 0 0 0 1 0 1 
allregs.dout.clk125.FSMSend[1].S1_1 0 0 0 1 0 0 1 
allregs.dout.clk125.FSMSend[1].S1_2 0 0 1 0 0 0 1 
allregs.dout.clk125.FSMSend[1].S1_3 0 1 0 0 0 0 1 
allregs.dout.clk125.FSMSend[1].S2 1 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|allregs.dout.clk125.FSMSend[0]
Name allregs.dout.clk125.FSMSend[0].S2 allregs.dout.clk125.FSMSend[0].S1_3 allregs.dout.clk125.FSMSend[0].S1_2 allregs.dout.clk125.FSMSend[0].S1_1 allregs.dout.clk125.FSMSend[0].S1_header allregs.dout.clk125.FSMSend[0].S1 allregs.dout.clk125.FSMSend[0].S0 
allregs.dout.clk125.FSMSend[0].S0 0 0 0 0 0 0 0 
allregs.dout.clk125.FSMSend[0].S1 0 0 0 0 0 1 1 
allregs.dout.clk125.FSMSend[0].S1_header 0 0 0 0 1 0 1 
allregs.dout.clk125.FSMSend[0].S1_1 0 0 0 1 0 0 1 
allregs.dout.clk125.FSMSend[0].S1_2 0 0 1 0 0 0 1 
allregs.dout.clk125.FSMSend[0].S1_3 0 1 0 0 0 0 1 
allregs.dout.clk125.FSMSend[0].S2 1 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|sgmii1:sgmii|alttse1:alttse1_inst|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|state
Name state.STM_TYPE_TX_READ state.STM_TYPE_RX_READ state.STM_TYPE_WAIT_CYCLE state.STM_TYPE_END_READ state.STM_TYPE_NEXT_CYCLE state.STM_TYPE_IDLE 
state.STM_TYPE_IDLE 0 0 0 0 0 0 
state.STM_TYPE_NEXT_CYCLE 0 0 0 0 1 1 
state.STM_TYPE_END_READ 0 0 0 1 0 1 
state.STM_TYPE_WAIT_CYCLE 0 0 1 0 0 1 
state.STM_TYPE_RX_READ 0 1 0 0 0 1 
state.STM_TYPE_TX_READ 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|sgmii1:sgmii|alttse1:alttse1_inst|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|state
Name state.STM_TYP_CF_C2D state.STM_TYP_CF_C2C state.STM_TYP_CF_C2B state.STM_TYP_CF_C2A state.STM_TYP_CF_C1D state.STM_TYP_CF_C1C state.STM_TYP_CF_C1B state.STM_TYP_CF_C1A state.STM_TYP_FRM_END3 state.STM_TYP_FRM_DATA_ERR state.STM_TYP_FRM_START_ERR state.STM_TYP_FRM_END2 state.STM_TYP_FRM_END state.STM_TYP_FRM state.STM_TYP_FRM_START state.STM_TYP_IDLE 
state.STM_TYP_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.STM_TYP_FRM_START 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.STM_TYP_FRM 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.STM_TYP_FRM_END 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.STM_TYP_FRM_END2 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.STM_TYP_FRM_START_ERR 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.STM_TYP_FRM_DATA_ERR 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.STM_TYP_FRM_END3 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.STM_TYP_CF_C1A 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C1B 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C1C 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C1D 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C2A 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C2B 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C2C 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C2D 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|sgmii1:sgmii|alttse1:alttse1_inst|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_sync:U_SYNC|state
Name state.STM_TYP_SYNC_ACQU_4A state.STM_TYP_SYNC_ACQU_3A state.STM_TYP_SYNC_ACQU_2A state.STM_TYP_SYNC_ACQU_4 state.STM_TYP_SYNC_ACQU_3 state.STM_TYP_SYNC_ACQU_2 state.STM_TYP_SYNC_ACQU_1 state.STM_TYP_ACQU_SYNC_2 state.STM_TYP_ACQU_SYNC_1 state.STM_TYP_COMMA_3 state.STM_TYP_COMMA_2 state.STM_TYP_COMMA_1 state.STM_TYP_LOSS_OF_SYNC 
state.STM_TYP_LOSS_OF_SYNC 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.STM_TYP_COMMA_1 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.STM_TYP_COMMA_2 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.STM_TYP_COMMA_3 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.STM_TYP_ACQU_SYNC_1 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.STM_TYP_ACQU_SYNC_2 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_1 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_2 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_3 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_4 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_2A 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_3A 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_4A 1 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|sgmii1:sgmii|alttse1:alttse1_inst|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|state
Name state.STM_TYP_EARLY_END_EXTEND3 state.STM_TYP_EARLY_END_EXTEND2 state.STM_TYP_EARLY_END_EXTEND1 state.STM_TYP_FRM_END_EXTEND2 state.STM_TYP_FRM_END_EXTEND1 state.STM_TYP_RX_FAULT state.STM_TYP_RX_INVAL state.STM_TYP_AN_CD state.STM_TYP_AN_CC state.STM_TYP_AN_CB state.STM_TYP_EARLY_END state.STM_TYP_FALSE_CAR state.STM_TYP_FRM_END2 state.STM_TYP_FRM_END1 state.STM_TYP_FRM state.STM_TYP_FRM_START state.STM_TYP_RX_K state.STM_TYP_IDLE_D state.STM_TYP_K_WAIT 
state.STM_TYP_K_WAIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.STM_TYP_IDLE_D 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.STM_TYP_RX_K 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.STM_TYP_FRM_START 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.STM_TYP_FRM 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.STM_TYP_FRM_END1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.STM_TYP_FRM_END2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.STM_TYP_FALSE_CAR 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.STM_TYP_EARLY_END 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.STM_TYP_AN_CB 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.STM_TYP_AN_CC 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_AN_CD 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_RX_INVAL 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_RX_FAULT 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_FRM_END_EXTEND1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_FRM_END_EXTEND2 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_EARLY_END_EXTEND1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_EARLY_END_EXTEND2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_EARLY_END_EXTEND3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|sgmii1:sgmii|alttse1:alttse1_inst|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|state
Name state.STM_TYP_NO_AN_LINK state.STM_TYP_LINK_OK state.STM_TYP_IDLE_DETECT state.STM_TYP_COMPLETE_ACK state.STM_TYP_ACK_DETECT state.STM_TYP_ABILITY_DETECT state.STM_TYP_AUTONEG_RESTART state.STM_TYP_AUTONEG_ENA 
state.STM_TYP_AUTONEG_ENA 0 0 0 0 0 0 0 0 
state.STM_TYP_AUTONEG_RESTART 0 0 0 0 0 0 1 1 
state.STM_TYP_ABILITY_DETECT 0 0 0 0 0 1 0 1 
state.STM_TYP_ACK_DETECT 0 0 0 0 1 0 0 1 
state.STM_TYP_COMPLETE_ACK 0 0 0 1 0 0 0 1 
state.STM_TYP_IDLE_DETECT 0 0 1 0 0 0 0 1 
state.STM_TYP_LINK_OK 0 1 0 0 0 0 0 1 
state.STM_TYP_NO_AN_LINK 1 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|regfile1:rfile|allregs.dout.clk1.FSMmmslave
Name allregs.dout.clk1.FSMmmslave.S3 allregs.dout.clk1.FSMmmslave.S2 allregs.dout.clk1.FSMmmslave.S1 allregs.dout.clk1.FSMmmslave.S0 
allregs.dout.clk1.FSMmmslave.S0 0 0 0 0 
allregs.dout.clk1.FSMmmslave.S1 0 0 1 1 
allregs.dout.clk1.FSMmmslave.S2 0 1 0 1 
allregs.dout.clk1.FSMmmslave.S3 1 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|txrxint:txrx|framegen:fgen|allregs.dout.wclk[2].FSMframegen
Name allregs.dout.wclk[2].FSMframegen.S4 allregs.dout.wclk[2].FSMframegen.S3_1 allregs.dout.wclk[2].FSMframegen.S3 allregs.dout.wclk[2].FSMframegen.S2 allregs.dout.wclk[2].FSMframegen.S1 allregs.dout.wclk[2].FSMframegen.S0 
allregs.dout.wclk[2].FSMframegen.S0 0 0 0 0 0 0 
allregs.dout.wclk[2].FSMframegen.S1 0 0 0 0 1 1 
allregs.dout.wclk[2].FSMframegen.S2 0 0 0 1 0 1 
allregs.dout.wclk[2].FSMframegen.S3 0 0 1 0 0 1 
allregs.dout.wclk[2].FSMframegen.S3_1 0 1 0 0 0 1 
allregs.dout.wclk[2].FSMframegen.S4 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|txrxint:txrx|framegen:fgen|allregs.dout.wclk[1].FSMframegen
Name allregs.dout.wclk[1].FSMframegen.S4 allregs.dout.wclk[1].FSMframegen.S3_1 allregs.dout.wclk[1].FSMframegen.S3 allregs.dout.wclk[1].FSMframegen.S2 allregs.dout.wclk[1].FSMframegen.S1 allregs.dout.wclk[1].FSMframegen.S0 
allregs.dout.wclk[1].FSMframegen.S0 0 0 0 0 0 0 
allregs.dout.wclk[1].FSMframegen.S1 0 0 0 0 1 1 
allregs.dout.wclk[1].FSMframegen.S2 0 0 0 1 0 1 
allregs.dout.wclk[1].FSMframegen.S3 0 0 1 0 0 1 
allregs.dout.wclk[1].FSMframegen.S3_1 0 1 0 0 0 1 
allregs.dout.wclk[1].FSMframegen.S4 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|txrxint:txrx|cmdctrl:ctrl|allregs.dout.clk2.FSMmain
Name allregs.dout.clk2.FSMmain.S99 allregs.dout.clk2.FSMmain.S2 allregs.dout.clk2.FSMmain.S1_1 allregs.dout.clk2.FSMmain.S1 allregs.dout.clk2.FSMmain.S0 
allregs.dout.clk2.FSMmain.S0 0 0 0 0 0 
allregs.dout.clk2.FSMmain.S1 0 0 0 1 1 
allregs.dout.clk2.FSMmain.S1_1 0 0 1 0 1 
allregs.dout.clk2.FSMmain.S2 0 1 0 0 1 
allregs.dout.clk2.FSMmain.S99 1 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxframe1:rxframe|allregs.dout.clk2.FSMrxbufwr
Name allregs.dout.clk2.FSMrxbufwr.S3 allregs.dout.clk2.FSMrxbufwr.S2 allregs.dout.clk2.FSMrxbufwr.S1 allregs.dout.clk2.FSMrxbufwr.S0 
allregs.dout.clk2.FSMrxbufwr.S0 0 0 0 0 
allregs.dout.clk2.FSMrxbufwr.S1 0 0 1 1 
allregs.dout.clk2.FSMrxbufwr.S2 0 1 0 1 
allregs.dout.clk2.FSMrxbufwr.S3 1 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxframe1:rxframe|allregs.dout.clk1.FSMrxbufrd
Name allregs.dout.clk1.FSMrxbufrd.S11_1 allregs.dout.clk1.FSMrxbufrd.S11_0 allregs.dout.clk1.FSMrxbufrd.S10_1 allregs.dout.clk1.FSMrxbufrd.S10_0 allregs.dout.clk1.FSMrxbufrd.S9_3 allregs.dout.clk1.FSMrxbufrd.S9_2 allregs.dout.clk1.FSMrxbufrd.S9_1 allregs.dout.clk1.FSMrxbufrd.S9_0 allregs.dout.clk1.FSMrxbufrd.S8_2 allregs.dout.clk1.FSMrxbufrd.S8_1 allregs.dout.clk1.FSMrxbufrd.S8_0 allregs.dout.clk1.FSMrxbufrd.S7_37 allregs.dout.clk1.FSMrxbufrd.S7_36 allregs.dout.clk1.FSMrxbufrd.S7_35 allregs.dout.clk1.FSMrxbufrd.S7_34 allregs.dout.clk1.FSMrxbufrd.S7_33 allregs.dout.clk1.FSMrxbufrd.S7_32 allregs.dout.clk1.FSMrxbufrd.S7_31 allregs.dout.clk1.FSMrxbufrd.S7_30 allregs.dout.clk1.FSMrxbufrd.S7_29 allregs.dout.clk1.FSMrxbufrd.S7_28 allregs.dout.clk1.FSMrxbufrd.S7_27 allregs.dout.clk1.FSMrxbufrd.S7_26 allregs.dout.clk1.FSMrxbufrd.S7_25 allregs.dout.clk1.FSMrxbufrd.S7_24 allregs.dout.clk1.FSMrxbufrd.S7_23 allregs.dout.clk1.FSMrxbufrd.S7_22 allregs.dout.clk1.FSMrxbufrd.S7_21 allregs.dout.clk1.FSMrxbufrd.S7_20 allregs.dout.clk1.FSMrxbufrd.S7_LOOP1 allregs.dout.clk1.FSMrxbufrd.S7_19 allregs.dout.clk1.FSMrxbufrd.S7_18 allregs.dout.clk1.FSMrxbufrd.S7_17 allregs.dout.clk1.FSMrxbufrd.S7_16 allregs.dout.clk1.FSMrxbufrd.S7_15 allregs.dout.clk1.FSMrxbufrd.S7_14 allregs.dout.clk1.FSMrxbufrd.S7_13 allregs.dout.clk1.FSMrxbufrd.S7_12 allregs.dout.clk1.FSMrxbufrd.S7_11 allregs.dout.clk1.FSMrxbufrd.S7_10 allregs.dout.clk1.FSMrxbufrd.S7_9 allregs.dout.clk1.FSMrxbufrd.S7_8 allregs.dout.clk1.FSMrxbufrd.S7_7 allregs.dout.clk1.FSMrxbufrd.S7_6 allregs.dout.clk1.FSMrxbufrd.S7_5 allregs.dout.clk1.FSMrxbufrd.S7_4 allregs.dout.clk1.FSMrxbufrd.S7_3 allregs.dout.clk1.FSMrxbufrd.S7_2 allregs.dout.clk1.FSMrxbufrd.S7_1 allregs.dout.clk1.FSMrxbufrd.S7_0 allregs.dout.clk1.FSMrxbufrd.S6_1 allregs.dout.clk1.FSMrxbufrd.S6_0 allregs.dout.clk1.FSMrxbufrd.S5_5 allregs.dout.clk1.FSMrxbufrd.S5_4 allregs.dout.clk1.FSMrxbufrd.S5_3 allregs.dout.clk1.FSMrxbufrd.S5_2 allregs.dout.clk1.FSMrxbufrd.S5_1 allregs.dout.clk1.FSMrxbufrd.S5_0 allregs.dout.clk1.FSMrxbufrd.S4_5 allregs.dout.clk1.FSMrxbufrd.S4_4 allregs.dout.clk1.FSMrxbufrd.S4_3 allregs.dout.clk1.FSMrxbufrd.S4_2 allregs.dout.clk1.FSMrxbufrd.S4_1 allregs.dout.clk1.FSMrxbufrd.S4_0 allregs.dout.clk1.FSMrxbufrd.S3 allregs.dout.clk1.FSMrxbufrd.S2_1 allregs.dout.clk1.FSMrxbufrd.S2 allregs.dout.clk1.FSMrxbufrd.S1 allregs.dout.clk1.FSMrxbufrd.S0 
allregs.dout.clk1.FSMrxbufrd.S0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
allregs.dout.clk1.FSMrxbufrd.S1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
allregs.dout.clk1.FSMrxbufrd.S2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
allregs.dout.clk1.FSMrxbufrd.S2_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S6_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S6_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_LOOP1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_27 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_33 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_34 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_35 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_36 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_37 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S8_0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S8_1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S8_2 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S9_0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S9_1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S9_2 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S9_3 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S10_0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S10_1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S11_0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S11_1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txframe1:txframe|allregs.dout.clk2.FSMmaclutwrite
Name allregs.dout.clk2.FSMmaclutwrite.S2 allregs.dout.clk2.FSMmaclutwrite.S1 allregs.dout.clk2.FSMmaclutwrite.S0 
allregs.dout.clk2.FSMmaclutwrite.S0 0 0 0 
allregs.dout.clk2.FSMmaclutwrite.S1 0 1 1 
allregs.dout.clk2.FSMmaclutwrite.S2 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txframe1:txframe|allregs.dout.clk2.FSMtxframe
Name allregs.dout.clk2.FSMtxframe.S13_1 allregs.dout.clk2.FSMtxframe.S13_0 allregs.dout.clk2.FSMtxframe.S12_1 allregs.dout.clk2.FSMtxframe.S12_0 allregs.dout.clk2.FSMtxframe.S11_1 allregs.dout.clk2.FSMtxframe.S11_0 allregs.dout.clk2.FSMtxframe.S10_5 allregs.dout.clk2.FSMtxframe.S10_4 allregs.dout.clk2.FSMtxframe.S10_3 allregs.dout.clk2.FSMtxframe.S10_2 allregs.dout.clk2.FSMtxframe.S10_1 allregs.dout.clk2.FSMtxframe.S10_0 allregs.dout.clk2.FSMtxframe.S9 allregs.dout.clk2.FSMtxframe.S8_4 allregs.dout.clk2.FSMtxframe.S8_3 allregs.dout.clk2.FSMtxframe.S8_2 allregs.dout.clk2.FSMtxframe.S8_1 allregs.dout.clk2.FSMtxframe.S8_0 allregs.dout.clk2.FSMtxframe.S7_1 allregs.dout.clk2.FSMtxframe.S7_0 allregs.dout.clk2.FSMtxframe.S6_11 allregs.dout.clk2.FSMtxframe.S6_10 allregs.dout.clk2.FSMtxframe.S6_9 allregs.dout.clk2.FSMtxframe.S6_8 allregs.dout.clk2.FSMtxframe.S6_7 allregs.dout.clk2.FSMtxframe.S6_6 allregs.dout.clk2.FSMtxframe.S6_5 allregs.dout.clk2.FSMtxframe.S6_4 allregs.dout.clk2.FSMtxframe.S6_3 allregs.dout.clk2.FSMtxframe.S6_2 allregs.dout.clk2.FSMtxframe.UDP_7 allregs.dout.clk2.FSMtxframe.UDP_6 allregs.dout.clk2.FSMtxframe.UDP_5 allregs.dout.clk2.FSMtxframe.UDP_4 allregs.dout.clk2.FSMtxframe.UDP_3 allregs.dout.clk2.FSMtxframe.UDP_2 allregs.dout.clk2.FSMtxframe.UDP_1 allregs.dout.clk2.FSMtxframe.UDP_0 allregs.dout.clk2.FSMtxframe.IP_19 allregs.dout.clk2.FSMtxframe.IP_18 allregs.dout.clk2.FSMtxframe.IP_17 allregs.dout.clk2.FSMtxframe.IP_16 allregs.dout.clk2.FSMtxframe.IP_15 allregs.dout.clk2.FSMtxframe.IP_14 allregs.dout.clk2.FSMtxframe.IP_13 allregs.dout.clk2.FSMtxframe.IP_12 allregs.dout.clk2.FSMtxframe.IP_11 allregs.dout.clk2.FSMtxframe.IP_10 allregs.dout.clk2.FSMtxframe.IP_9 allregs.dout.clk2.FSMtxframe.IP_8 allregs.dout.clk2.FSMtxframe.IP_7 allregs.dout.clk2.FSMtxframe.IP_6 allregs.dout.clk2.FSMtxframe.IP_5 allregs.dout.clk2.FSMtxframe.IP_4 allregs.dout.clk2.FSMtxframe.IP_3 allregs.dout.clk2.FSMtxframe.IP_2 allregs.dout.clk2.FSMtxframe.IP_1 allregs.dout.clk2.FSMtxframe.IP_0 allregs.dout.clk2.FSMtxframe.S6_1 allregs.dout.clk2.FSMtxframe.S6_0 allregs.dout.clk2.FSMtxframe.S5_5 allregs.dout.clk2.FSMtxframe.S5_4 allregs.dout.clk2.FSMtxframe.S5_3 allregs.dout.clk2.FSMtxframe.S5_2 allregs.dout.clk2.FSMtxframe.S5_1 allregs.dout.clk2.FSMtxframe.S5_0 allregs.dout.clk2.FSMtxframe.S4_5 allregs.dout.clk2.FSMtxframe.S4_4 allregs.dout.clk2.FSMtxframe.S4_3 allregs.dout.clk2.FSMtxframe.S4_2 allregs.dout.clk2.FSMtxframe.S4_1 allregs.dout.clk2.FSMtxframe.S4_0 allregs.dout.clk2.FSMtxframe.S3_1 allregs.dout.clk2.FSMtxframe.S3_0 allregs.dout.clk2.FSMtxframe.S2_3 allregs.dout.clk2.FSMtxframe.S2_2 allregs.dout.clk2.FSMtxframe.S2_1 allregs.dout.clk2.FSMtxframe.S2_0 allregs.dout.clk2.FSMtxframe.S1 allregs.dout.clk2.FSMtxframe.S0 
allregs.dout.clk2.FSMtxframe.S0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
allregs.dout.clk2.FSMtxframe.S1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
allregs.dout.clk2.FSMtxframe.S2_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
allregs.dout.clk2.FSMtxframe.S2_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
allregs.dout.clk2.FSMtxframe.S2_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S2_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S3_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S3_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S7_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S7_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S8_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S8_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S8_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S8_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S8_4 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S9 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_2 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_3 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_4 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_5 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S11_0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S11_1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S12_0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S12_1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S13_0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S13_1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txframe1:txframe|allregs.dout.clk2.FSMtxframectrl
Name allregs.dout.clk2.FSMtxframectrl.S4 allregs.dout.clk2.FSMtxframectrl.S3 allregs.dout.clk2.FSMtxframectrl.S2 allregs.dout.clk2.FSMtxframectrl.S1_4 allregs.dout.clk2.FSMtxframectrl.S1_3 allregs.dout.clk2.FSMtxframectrl.S1_2 allregs.dout.clk2.FSMtxframectrl.S1_1 allregs.dout.clk2.FSMtxframectrl.S1_0 allregs.dout.clk2.FSMtxframectrl.S0 
allregs.dout.clk2.FSMtxframectrl.S0 0 0 0 0 0 0 0 0 0 
allregs.dout.clk2.FSMtxframectrl.S1_0 0 0 0 0 0 0 0 1 1 
allregs.dout.clk2.FSMtxframectrl.S1_1 0 0 0 0 0 0 1 0 1 
allregs.dout.clk2.FSMtxframectrl.S1_2 0 0 0 0 0 1 0 0 1 
allregs.dout.clk2.FSMtxframectrl.S1_3 0 0 0 0 1 0 0 0 1 
allregs.dout.clk2.FSMtxframectrl.S1_4 0 0 0 1 0 0 0 0 1 
allregs.dout.clk2.FSMtxframectrl.S2 0 0 1 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframectrl.S3 0 1 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframectrl.S4 1 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txframe1:txframe|maclut:mlut|allregs.dout.clk.FSMmaclutwrite
Name allregs.dout.clk.FSMmaclutwrite.S2 allregs.dout.clk.FSMmaclutwrite.S1 allregs.dout.clk.FSMmaclutwrite.S0 
allregs.dout.clk.FSMmaclutwrite.S0 0 0 0 
allregs.dout.clk.FSMmaclutwrite.S1 0 1 1 
allregs.dout.clk.FSMmaclutwrite.S2 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.clk2.FSMrxportwr[2]
Name allregs.dout.clk2.FSMrxportwr[2].S4 allregs.dout.clk2.FSMrxportwr[2].S2_0 allregs.dout.clk2.FSMrxportwr[2].S1_2 allregs.dout.clk2.FSMrxportwr[2].S1_1 allregs.dout.clk2.FSMrxportwr[2].S1 allregs.dout.clk2.FSMrxportwr[2].S0 
allregs.dout.clk2.FSMrxportwr[2].S0 0 0 0 0 0 0 
allregs.dout.clk2.FSMrxportwr[2].S1 0 0 0 0 1 1 
allregs.dout.clk2.FSMrxportwr[2].S1_1 0 0 0 1 0 1 
allregs.dout.clk2.FSMrxportwr[2].S1_2 0 0 1 0 0 1 
allregs.dout.clk2.FSMrxportwr[2].S2_0 0 1 0 0 0 1 
allregs.dout.clk2.FSMrxportwr[2].S4 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.clk2.FSMrxportwr[1]
Name allregs.dout.clk2.FSMrxportwr[1].S4 allregs.dout.clk2.FSMrxportwr[1].S2_0 allregs.dout.clk2.FSMrxportwr[1].S1_2 allregs.dout.clk2.FSMrxportwr[1].S1_1 allregs.dout.clk2.FSMrxportwr[1].S1 allregs.dout.clk2.FSMrxportwr[1].S0 
allregs.dout.clk2.FSMrxportwr[1].S0 0 0 0 0 0 0 
allregs.dout.clk2.FSMrxportwr[1].S1 0 0 0 0 1 1 
allregs.dout.clk2.FSMrxportwr[1].S1_1 0 0 0 1 0 1 
allregs.dout.clk2.FSMrxportwr[1].S1_2 0 0 1 0 0 1 
allregs.dout.clk2.FSMrxportwr[1].S2_0 0 1 0 0 0 1 
allregs.dout.clk2.FSMrxportwr[1].S4 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.clk2.FSMrxportwrena[2]
Name allregs.dout.clk2.FSMrxportwrena[2].S1_1 allregs.dout.clk2.FSMrxportwrena[2].S1_0 allregs.dout.clk2.FSMrxportwrena[2].S0 
allregs.dout.clk2.FSMrxportwrena[2].S0 0 0 0 
allregs.dout.clk2.FSMrxportwrena[2].S1_0 0 1 1 
allregs.dout.clk2.FSMrxportwrena[2].S1_1 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.clk2.FSMrxportwrena[1]
Name allregs.dout.clk2.FSMrxportwrena[1].S1_1 allregs.dout.clk2.FSMrxportwrena[1].S1_0 allregs.dout.clk2.FSMrxportwrena[1].S0 
allregs.dout.clk2.FSMrxportwrena[1].S0 0 0 0 
allregs.dout.clk2.FSMrxportwrena[1].S1_0 0 1 1 
allregs.dout.clk2.FSMrxportwrena[1].S1_1 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.rclk[2].FSMrxportrd
Name allregs.dout.rclk[2].FSMrxportrd.S3 allregs.dout.rclk[2].FSMrxportrd.S2_2 allregs.dout.rclk[2].FSMrxportrd.S2_1 allregs.dout.rclk[2].FSMrxportrd.S2_0 allregs.dout.rclk[2].FSMrxportrd.S1_3 allregs.dout.rclk[2].FSMrxportrd.S1_2 allregs.dout.rclk[2].FSMrxportrd.S1_1 allregs.dout.rclk[2].FSMrxportrd.S1 allregs.dout.rclk[2].FSMrxportrd.S0 
allregs.dout.rclk[2].FSMrxportrd.S0 0 0 0 0 0 0 0 0 0 
allregs.dout.rclk[2].FSMrxportrd.S1 0 0 0 0 0 0 0 1 1 
allregs.dout.rclk[2].FSMrxportrd.S1_1 0 0 0 0 0 0 1 0 1 
allregs.dout.rclk[2].FSMrxportrd.S1_2 0 0 0 0 0 1 0 0 1 
allregs.dout.rclk[2].FSMrxportrd.S1_3 0 0 0 0 1 0 0 0 1 
allregs.dout.rclk[2].FSMrxportrd.S2_0 0 0 0 1 0 0 0 0 1 
allregs.dout.rclk[2].FSMrxportrd.S2_1 0 0 1 0 0 0 0 0 1 
allregs.dout.rclk[2].FSMrxportrd.S2_2 0 1 0 0 0 0 0 0 1 
allregs.dout.rclk[2].FSMrxportrd.S3 1 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.rclk[1].FSMrxportrd
Name allregs.dout.rclk[1].FSMrxportrd.S3 allregs.dout.rclk[1].FSMrxportrd.S2_2 allregs.dout.rclk[1].FSMrxportrd.S2_1 allregs.dout.rclk[1].FSMrxportrd.S2_0 allregs.dout.rclk[1].FSMrxportrd.S1_3 allregs.dout.rclk[1].FSMrxportrd.S1_2 allregs.dout.rclk[1].FSMrxportrd.S1_1 allregs.dout.rclk[1].FSMrxportrd.S1 allregs.dout.rclk[1].FSMrxportrd.S0 
allregs.dout.rclk[1].FSMrxportrd.S0 0 0 0 0 0 0 0 0 0 
allregs.dout.rclk[1].FSMrxportrd.S1 0 0 0 0 0 0 0 1 1 
allregs.dout.rclk[1].FSMrxportrd.S1_1 0 0 0 0 0 0 1 0 1 
allregs.dout.rclk[1].FSMrxportrd.S1_2 0 0 0 0 0 1 0 0 1 
allregs.dout.rclk[1].FSMrxportrd.S1_3 0 0 0 0 1 0 0 0 1 
allregs.dout.rclk[1].FSMrxportrd.S2_0 0 0 0 1 0 0 0 0 1 
allregs.dout.rclk[1].FSMrxportrd.S2_1 0 0 1 0 0 0 0 0 1 
allregs.dout.rclk[1].FSMrxportrd.S2_2 0 1 0 0 0 0 0 0 1 
allregs.dout.rclk[1].FSMrxportrd.S3 1 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.clk2.FSMtxscheduler
Name allregs.dout.clk2.FSMtxscheduler.S2 allregs.dout.clk2.FSMtxscheduler.S1_1 allregs.dout.clk2.FSMtxscheduler.S1_0 allregs.dout.clk2.FSMtxscheduler.S1 allregs.dout.clk2.FSMtxscheduler.S0 
allregs.dout.clk2.FSMtxscheduler.S0 0 0 0 0 0 
allregs.dout.clk2.FSMtxscheduler.S1 0 0 0 1 1 
allregs.dout.clk2.FSMtxscheduler.S1_0 0 0 1 0 1 
allregs.dout.clk2.FSMtxscheduler.S1_1 0 1 0 0 1 
allregs.dout.clk2.FSMtxscheduler.S2 1 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.clk2.FSMtxportrd[2]
Name allregs.dout.clk2.FSMtxportrd[2].S4 allregs.dout.clk2.FSMtxportrd[2].S3 allregs.dout.clk2.FSMtxportrd[2].S2 allregs.dout.clk2.FSMtxportrd[2].S1 allregs.dout.clk2.FSMtxportrd[2].S0 
allregs.dout.clk2.FSMtxportrd[2].S0 0 0 0 0 0 
allregs.dout.clk2.FSMtxportrd[2].S1 0 0 0 1 1 
allregs.dout.clk2.FSMtxportrd[2].S2 0 0 1 0 1 
allregs.dout.clk2.FSMtxportrd[2].S3 0 1 0 0 1 
allregs.dout.clk2.FSMtxportrd[2].S4 1 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.clk2.FSMtxportrd[1]
Name allregs.dout.clk2.FSMtxportrd[1].S4 allregs.dout.clk2.FSMtxportrd[1].S3 allregs.dout.clk2.FSMtxportrd[1].S2 allregs.dout.clk2.FSMtxportrd[1].S1 allregs.dout.clk2.FSMtxportrd[1].S0 
allregs.dout.clk2.FSMtxportrd[1].S0 0 0 0 0 0 
allregs.dout.clk2.FSMtxportrd[1].S1 0 0 0 1 1 
allregs.dout.clk2.FSMtxportrd[1].S2 0 0 1 0 1 
allregs.dout.clk2.FSMtxportrd[1].S3 0 1 0 0 1 
allregs.dout.clk2.FSMtxportrd[1].S4 1 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.clk2.FSMtxportrdena[2]
Name allregs.dout.clk2.FSMtxportrdena[2].S1_1 allregs.dout.clk2.FSMtxportrdena[2].S1_0 allregs.dout.clk2.FSMtxportrdena[2].S0 
allregs.dout.clk2.FSMtxportrdena[2].S0 0 0 0 
allregs.dout.clk2.FSMtxportrdena[2].S1_0 0 1 1 
allregs.dout.clk2.FSMtxportrdena[2].S1_1 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.clk2.FSMtxportrdena[1]
Name allregs.dout.clk2.FSMtxportrdena[1].S1_1 allregs.dout.clk2.FSMtxportrdena[1].S1_0 allregs.dout.clk2.FSMtxportrdena[1].S0 
allregs.dout.clk2.FSMtxportrdena[1].S0 0 0 0 
allregs.dout.clk2.FSMtxportrdena[1].S1_0 0 1 1 
allregs.dout.clk2.FSMtxportrdena[1].S1_1 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.wclk[2].FSMtxportwr
Name allregs.dout.wclk[2].FSMtxportwr.S2_2 allregs.dout.wclk[2].FSMtxportwr.S2_1 allregs.dout.wclk[2].FSMtxportwr.S2_0 allregs.dout.wclk[2].FSMtxportwr.S1_1 allregs.dout.wclk[2].FSMtxportwr.S1 allregs.dout.wclk[2].FSMtxportwr.S0 
allregs.dout.wclk[2].FSMtxportwr.S0 0 0 0 0 0 0 
allregs.dout.wclk[2].FSMtxportwr.S1 0 0 0 0 1 1 
allregs.dout.wclk[2].FSMtxportwr.S1_1 0 0 0 1 0 1 
allregs.dout.wclk[2].FSMtxportwr.S2_0 0 0 1 0 0 1 
allregs.dout.wclk[2].FSMtxportwr.S2_1 0 1 0 0 0 1 
allregs.dout.wclk[2].FSMtxportwr.S2_2 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.wclk[1].FSMtxportwr
Name allregs.dout.wclk[1].FSMtxportwr.S2_2 allregs.dout.wclk[1].FSMtxportwr.S2_1 allregs.dout.wclk[1].FSMtxportwr.S2_0 allregs.dout.wclk[1].FSMtxportwr.S1_1 allregs.dout.wclk[1].FSMtxportwr.S1 allregs.dout.wclk[1].FSMtxportwr.S0 
allregs.dout.wclk[1].FSMtxportwr.S0 0 0 0 0 0 0 
allregs.dout.wclk[1].FSMtxportwr.S1 0 0 0 0 1 1 
allregs.dout.wclk[1].FSMtxportwr.S1_1 0 0 0 1 0 1 
allregs.dout.wclk[1].FSMtxportwr.S2_0 0 0 1 0 0 1 
allregs.dout.wclk[1].FSMtxportwr.S2_1 0 1 0 0 0 1 
allregs.dout.wclk[1].FSMtxportwr.S2_2 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|sgmii1:sgmii|alttse1:alttse1_inst|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|state
Name state.STM_TYPE_TX_READ state.STM_TYPE_RX_READ state.STM_TYPE_WAIT_CYCLE state.STM_TYPE_END_READ state.STM_TYPE_NEXT_CYCLE state.STM_TYPE_IDLE 
state.STM_TYPE_IDLE 0 0 0 0 0 0 
state.STM_TYPE_NEXT_CYCLE 0 0 0 0 1 1 
state.STM_TYPE_END_READ 0 0 0 1 0 1 
state.STM_TYPE_WAIT_CYCLE 0 0 1 0 0 1 
state.STM_TYPE_RX_READ 0 1 0 0 0 1 
state.STM_TYPE_TX_READ 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|sgmii1:sgmii|alttse1:alttse1_inst|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|state
Name state.STM_TYP_CF_C2D state.STM_TYP_CF_C2C state.STM_TYP_CF_C2B state.STM_TYP_CF_C2A state.STM_TYP_CF_C1D state.STM_TYP_CF_C1C state.STM_TYP_CF_C1B state.STM_TYP_CF_C1A state.STM_TYP_FRM_END3 state.STM_TYP_FRM_DATA_ERR state.STM_TYP_FRM_START_ERR state.STM_TYP_FRM_END2 state.STM_TYP_FRM_END state.STM_TYP_FRM state.STM_TYP_FRM_START state.STM_TYP_IDLE 
state.STM_TYP_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.STM_TYP_FRM_START 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.STM_TYP_FRM 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.STM_TYP_FRM_END 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.STM_TYP_FRM_END2 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.STM_TYP_FRM_START_ERR 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.STM_TYP_FRM_DATA_ERR 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.STM_TYP_FRM_END3 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.STM_TYP_CF_C1A 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C1B 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C1C 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C1D 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C2A 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C2B 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C2C 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C2D 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|sgmii1:sgmii|alttse1:alttse1_inst|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_sync:U_SYNC|state
Name state.STM_TYP_SYNC_ACQU_4A state.STM_TYP_SYNC_ACQU_3A state.STM_TYP_SYNC_ACQU_2A state.STM_TYP_SYNC_ACQU_4 state.STM_TYP_SYNC_ACQU_3 state.STM_TYP_SYNC_ACQU_2 state.STM_TYP_SYNC_ACQU_1 state.STM_TYP_ACQU_SYNC_2 state.STM_TYP_ACQU_SYNC_1 state.STM_TYP_COMMA_3 state.STM_TYP_COMMA_2 state.STM_TYP_COMMA_1 state.STM_TYP_LOSS_OF_SYNC 
state.STM_TYP_LOSS_OF_SYNC 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.STM_TYP_COMMA_1 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.STM_TYP_COMMA_2 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.STM_TYP_COMMA_3 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.STM_TYP_ACQU_SYNC_1 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.STM_TYP_ACQU_SYNC_2 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_1 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_2 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_3 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_4 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_2A 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_3A 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_4A 1 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|sgmii1:sgmii|alttse1:alttse1_inst|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|state
Name state.STM_TYP_EARLY_END_EXTEND3 state.STM_TYP_EARLY_END_EXTEND2 state.STM_TYP_EARLY_END_EXTEND1 state.STM_TYP_FRM_END_EXTEND2 state.STM_TYP_FRM_END_EXTEND1 state.STM_TYP_RX_FAULT state.STM_TYP_RX_INVAL state.STM_TYP_AN_CD state.STM_TYP_AN_CC state.STM_TYP_AN_CB state.STM_TYP_EARLY_END state.STM_TYP_FALSE_CAR state.STM_TYP_FRM_END2 state.STM_TYP_FRM_END1 state.STM_TYP_FRM state.STM_TYP_FRM_START state.STM_TYP_RX_K state.STM_TYP_IDLE_D state.STM_TYP_K_WAIT 
state.STM_TYP_K_WAIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.STM_TYP_IDLE_D 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.STM_TYP_RX_K 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.STM_TYP_FRM_START 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.STM_TYP_FRM 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.STM_TYP_FRM_END1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.STM_TYP_FRM_END2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.STM_TYP_FALSE_CAR 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.STM_TYP_EARLY_END 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.STM_TYP_AN_CB 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.STM_TYP_AN_CC 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_AN_CD 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_RX_INVAL 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_RX_FAULT 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_FRM_END_EXTEND1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_FRM_END_EXTEND2 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_EARLY_END_EXTEND1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_EARLY_END_EXTEND2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_EARLY_END_EXTEND3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|sgmii1:sgmii|alttse1:alttse1_inst|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|state
Name state.STM_TYP_NO_AN_LINK state.STM_TYP_LINK_OK state.STM_TYP_IDLE_DETECT state.STM_TYP_COMPLETE_ACK state.STM_TYP_ACK_DETECT state.STM_TYP_ABILITY_DETECT state.STM_TYP_AUTONEG_RESTART state.STM_TYP_AUTONEG_ENA 
state.STM_TYP_AUTONEG_ENA 0 0 0 0 0 0 0 0 
state.STM_TYP_AUTONEG_RESTART 0 0 0 0 0 0 1 1 
state.STM_TYP_ABILITY_DETECT 0 0 0 0 0 1 0 1 
state.STM_TYP_ACK_DETECT 0 0 0 0 1 0 0 1 
state.STM_TYP_COMPLETE_ACK 0 0 0 1 0 0 0 1 
state.STM_TYP_IDLE_DETECT 0 0 1 0 0 0 0 1 
state.STM_TYP_LINK_OK 0 1 0 0 0 0 0 1 
state.STM_TYP_NO_AN_LINK 1 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|regfile1:rfile|allregs.dout.clk1.FSMmmslave
Name allregs.dout.clk1.FSMmmslave.S3 allregs.dout.clk1.FSMmmslave.S2 allregs.dout.clk1.FSMmmslave.S1 allregs.dout.clk1.FSMmmslave.S0 
allregs.dout.clk1.FSMmmslave.S0 0 0 0 0 
allregs.dout.clk1.FSMmmslave.S1 0 0 1 1 
allregs.dout.clk1.FSMmmslave.S2 0 1 0 1 
allregs.dout.clk1.FSMmmslave.S3 1 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|txrxint:txrx|framegen:fgen|allregs.dout.wclk[2].FSMframegen
Name allregs.dout.wclk[2].FSMframegen.S4 allregs.dout.wclk[2].FSMframegen.S3_1 allregs.dout.wclk[2].FSMframegen.S3 allregs.dout.wclk[2].FSMframegen.S2 allregs.dout.wclk[2].FSMframegen.S1 allregs.dout.wclk[2].FSMframegen.S0 
allregs.dout.wclk[2].FSMframegen.S0 0 0 0 0 0 0 
allregs.dout.wclk[2].FSMframegen.S1 0 0 0 0 1 1 
allregs.dout.wclk[2].FSMframegen.S2 0 0 0 1 0 1 
allregs.dout.wclk[2].FSMframegen.S3 0 0 1 0 0 1 
allregs.dout.wclk[2].FSMframegen.S3_1 0 1 0 0 0 1 
allregs.dout.wclk[2].FSMframegen.S4 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|txrxint:txrx|framegen:fgen|allregs.dout.wclk[1].FSMframegen
Name allregs.dout.wclk[1].FSMframegen.S4 allregs.dout.wclk[1].FSMframegen.S3_1 allregs.dout.wclk[1].FSMframegen.S3 allregs.dout.wclk[1].FSMframegen.S2 allregs.dout.wclk[1].FSMframegen.S1 allregs.dout.wclk[1].FSMframegen.S0 
allregs.dout.wclk[1].FSMframegen.S0 0 0 0 0 0 0 
allregs.dout.wclk[1].FSMframegen.S1 0 0 0 0 1 1 
allregs.dout.wclk[1].FSMframegen.S2 0 0 0 1 0 1 
allregs.dout.wclk[1].FSMframegen.S3 0 0 1 0 0 1 
allregs.dout.wclk[1].FSMframegen.S3_1 0 1 0 0 0 1 
allregs.dout.wclk[1].FSMframegen.S4 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|txrxint:txrx|cmdctrl:ctrl|allregs.dout.clk2.FSMmain
Name allregs.dout.clk2.FSMmain.S99 allregs.dout.clk2.FSMmain.S2 allregs.dout.clk2.FSMmain.S1_1 allregs.dout.clk2.FSMmain.S1 allregs.dout.clk2.FSMmain.S0 
allregs.dout.clk2.FSMmain.S0 0 0 0 0 0 
allregs.dout.clk2.FSMmain.S1 0 0 0 1 1 
allregs.dout.clk2.FSMmain.S1_1 0 0 1 0 1 
allregs.dout.clk2.FSMmain.S2 0 1 0 0 1 
allregs.dout.clk2.FSMmain.S99 1 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxframe1:rxframe|allregs.dout.clk2.FSMrxbufwr
Name allregs.dout.clk2.FSMrxbufwr.S3 allregs.dout.clk2.FSMrxbufwr.S2 allregs.dout.clk2.FSMrxbufwr.S1 allregs.dout.clk2.FSMrxbufwr.S0 
allregs.dout.clk2.FSMrxbufwr.S0 0 0 0 0 
allregs.dout.clk2.FSMrxbufwr.S1 0 0 1 1 
allregs.dout.clk2.FSMrxbufwr.S2 0 1 0 1 
allregs.dout.clk2.FSMrxbufwr.S3 1 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxframe1:rxframe|allregs.dout.clk1.FSMrxbufrd
Name allregs.dout.clk1.FSMrxbufrd.S11_1 allregs.dout.clk1.FSMrxbufrd.S11_0 allregs.dout.clk1.FSMrxbufrd.S10_1 allregs.dout.clk1.FSMrxbufrd.S10_0 allregs.dout.clk1.FSMrxbufrd.S9_3 allregs.dout.clk1.FSMrxbufrd.S9_2 allregs.dout.clk1.FSMrxbufrd.S9_1 allregs.dout.clk1.FSMrxbufrd.S9_0 allregs.dout.clk1.FSMrxbufrd.S8_2 allregs.dout.clk1.FSMrxbufrd.S8_1 allregs.dout.clk1.FSMrxbufrd.S8_0 allregs.dout.clk1.FSMrxbufrd.S7_37 allregs.dout.clk1.FSMrxbufrd.S7_36 allregs.dout.clk1.FSMrxbufrd.S7_35 allregs.dout.clk1.FSMrxbufrd.S7_34 allregs.dout.clk1.FSMrxbufrd.S7_33 allregs.dout.clk1.FSMrxbufrd.S7_32 allregs.dout.clk1.FSMrxbufrd.S7_31 allregs.dout.clk1.FSMrxbufrd.S7_30 allregs.dout.clk1.FSMrxbufrd.S7_29 allregs.dout.clk1.FSMrxbufrd.S7_28 allregs.dout.clk1.FSMrxbufrd.S7_27 allregs.dout.clk1.FSMrxbufrd.S7_26 allregs.dout.clk1.FSMrxbufrd.S7_25 allregs.dout.clk1.FSMrxbufrd.S7_24 allregs.dout.clk1.FSMrxbufrd.S7_23 allregs.dout.clk1.FSMrxbufrd.S7_22 allregs.dout.clk1.FSMrxbufrd.S7_21 allregs.dout.clk1.FSMrxbufrd.S7_20 allregs.dout.clk1.FSMrxbufrd.S7_LOOP1 allregs.dout.clk1.FSMrxbufrd.S7_19 allregs.dout.clk1.FSMrxbufrd.S7_18 allregs.dout.clk1.FSMrxbufrd.S7_17 allregs.dout.clk1.FSMrxbufrd.S7_16 allregs.dout.clk1.FSMrxbufrd.S7_15 allregs.dout.clk1.FSMrxbufrd.S7_14 allregs.dout.clk1.FSMrxbufrd.S7_13 allregs.dout.clk1.FSMrxbufrd.S7_12 allregs.dout.clk1.FSMrxbufrd.S7_11 allregs.dout.clk1.FSMrxbufrd.S7_10 allregs.dout.clk1.FSMrxbufrd.S7_9 allregs.dout.clk1.FSMrxbufrd.S7_8 allregs.dout.clk1.FSMrxbufrd.S7_7 allregs.dout.clk1.FSMrxbufrd.S7_6 allregs.dout.clk1.FSMrxbufrd.S7_5 allregs.dout.clk1.FSMrxbufrd.S7_4 allregs.dout.clk1.FSMrxbufrd.S7_3 allregs.dout.clk1.FSMrxbufrd.S7_2 allregs.dout.clk1.FSMrxbufrd.S7_1 allregs.dout.clk1.FSMrxbufrd.S7_0 allregs.dout.clk1.FSMrxbufrd.S6_1 allregs.dout.clk1.FSMrxbufrd.S6_0 allregs.dout.clk1.FSMrxbufrd.S5_5 allregs.dout.clk1.FSMrxbufrd.S5_4 allregs.dout.clk1.FSMrxbufrd.S5_3 allregs.dout.clk1.FSMrxbufrd.S5_2 allregs.dout.clk1.FSMrxbufrd.S5_1 allregs.dout.clk1.FSMrxbufrd.S5_0 allregs.dout.clk1.FSMrxbufrd.S4_5 allregs.dout.clk1.FSMrxbufrd.S4_4 allregs.dout.clk1.FSMrxbufrd.S4_3 allregs.dout.clk1.FSMrxbufrd.S4_2 allregs.dout.clk1.FSMrxbufrd.S4_1 allregs.dout.clk1.FSMrxbufrd.S4_0 allregs.dout.clk1.FSMrxbufrd.S3 allregs.dout.clk1.FSMrxbufrd.S2_1 allregs.dout.clk1.FSMrxbufrd.S2 allregs.dout.clk1.FSMrxbufrd.S1 allregs.dout.clk1.FSMrxbufrd.S0 
allregs.dout.clk1.FSMrxbufrd.S0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
allregs.dout.clk1.FSMrxbufrd.S1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
allregs.dout.clk1.FSMrxbufrd.S2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
allregs.dout.clk1.FSMrxbufrd.S2_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S6_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S6_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_LOOP1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_27 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_33 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_34 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_35 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_36 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_37 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S8_0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S8_1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S8_2 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S9_0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S9_1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S9_2 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S9_3 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S10_0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S10_1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S11_0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S11_1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txframe1:txframe|allregs.dout.clk2.FSMmaclutwrite
Name allregs.dout.clk2.FSMmaclutwrite.S2 allregs.dout.clk2.FSMmaclutwrite.S1 allregs.dout.clk2.FSMmaclutwrite.S0 
allregs.dout.clk2.FSMmaclutwrite.S0 0 0 0 
allregs.dout.clk2.FSMmaclutwrite.S1 0 1 1 
allregs.dout.clk2.FSMmaclutwrite.S2 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txframe1:txframe|allregs.dout.clk2.FSMtxframe
Name allregs.dout.clk2.FSMtxframe.S13_1 allregs.dout.clk2.FSMtxframe.S13_0 allregs.dout.clk2.FSMtxframe.S12_1 allregs.dout.clk2.FSMtxframe.S12_0 allregs.dout.clk2.FSMtxframe.S11_1 allregs.dout.clk2.FSMtxframe.S11_0 allregs.dout.clk2.FSMtxframe.S10_5 allregs.dout.clk2.FSMtxframe.S10_4 allregs.dout.clk2.FSMtxframe.S10_3 allregs.dout.clk2.FSMtxframe.S10_2 allregs.dout.clk2.FSMtxframe.S10_1 allregs.dout.clk2.FSMtxframe.S10_0 allregs.dout.clk2.FSMtxframe.S9 allregs.dout.clk2.FSMtxframe.S8_4 allregs.dout.clk2.FSMtxframe.S8_3 allregs.dout.clk2.FSMtxframe.S8_2 allregs.dout.clk2.FSMtxframe.S8_1 allregs.dout.clk2.FSMtxframe.S8_0 allregs.dout.clk2.FSMtxframe.S7_1 allregs.dout.clk2.FSMtxframe.S7_0 allregs.dout.clk2.FSMtxframe.S6_11 allregs.dout.clk2.FSMtxframe.S6_10 allregs.dout.clk2.FSMtxframe.S6_9 allregs.dout.clk2.FSMtxframe.S6_8 allregs.dout.clk2.FSMtxframe.S6_7 allregs.dout.clk2.FSMtxframe.S6_6 allregs.dout.clk2.FSMtxframe.S6_5 allregs.dout.clk2.FSMtxframe.S6_4 allregs.dout.clk2.FSMtxframe.S6_3 allregs.dout.clk2.FSMtxframe.S6_2 allregs.dout.clk2.FSMtxframe.UDP_7 allregs.dout.clk2.FSMtxframe.UDP_6 allregs.dout.clk2.FSMtxframe.UDP_5 allregs.dout.clk2.FSMtxframe.UDP_4 allregs.dout.clk2.FSMtxframe.UDP_3 allregs.dout.clk2.FSMtxframe.UDP_2 allregs.dout.clk2.FSMtxframe.UDP_1 allregs.dout.clk2.FSMtxframe.UDP_0 allregs.dout.clk2.FSMtxframe.IP_19 allregs.dout.clk2.FSMtxframe.IP_18 allregs.dout.clk2.FSMtxframe.IP_17 allregs.dout.clk2.FSMtxframe.IP_16 allregs.dout.clk2.FSMtxframe.IP_15 allregs.dout.clk2.FSMtxframe.IP_14 allregs.dout.clk2.FSMtxframe.IP_13 allregs.dout.clk2.FSMtxframe.IP_12 allregs.dout.clk2.FSMtxframe.IP_11 allregs.dout.clk2.FSMtxframe.IP_10 allregs.dout.clk2.FSMtxframe.IP_9 allregs.dout.clk2.FSMtxframe.IP_8 allregs.dout.clk2.FSMtxframe.IP_7 allregs.dout.clk2.FSMtxframe.IP_6 allregs.dout.clk2.FSMtxframe.IP_5 allregs.dout.clk2.FSMtxframe.IP_4 allregs.dout.clk2.FSMtxframe.IP_3 allregs.dout.clk2.FSMtxframe.IP_2 allregs.dout.clk2.FSMtxframe.IP_1 allregs.dout.clk2.FSMtxframe.IP_0 allregs.dout.clk2.FSMtxframe.S6_1 allregs.dout.clk2.FSMtxframe.S6_0 allregs.dout.clk2.FSMtxframe.S5_5 allregs.dout.clk2.FSMtxframe.S5_4 allregs.dout.clk2.FSMtxframe.S5_3 allregs.dout.clk2.FSMtxframe.S5_2 allregs.dout.clk2.FSMtxframe.S5_1 allregs.dout.clk2.FSMtxframe.S5_0 allregs.dout.clk2.FSMtxframe.S4_5 allregs.dout.clk2.FSMtxframe.S4_4 allregs.dout.clk2.FSMtxframe.S4_3 allregs.dout.clk2.FSMtxframe.S4_2 allregs.dout.clk2.FSMtxframe.S4_1 allregs.dout.clk2.FSMtxframe.S4_0 allregs.dout.clk2.FSMtxframe.S3_1 allregs.dout.clk2.FSMtxframe.S3_0 allregs.dout.clk2.FSMtxframe.S2_3 allregs.dout.clk2.FSMtxframe.S2_2 allregs.dout.clk2.FSMtxframe.S2_1 allregs.dout.clk2.FSMtxframe.S2_0 allregs.dout.clk2.FSMtxframe.S1 allregs.dout.clk2.FSMtxframe.S0 
allregs.dout.clk2.FSMtxframe.S0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
allregs.dout.clk2.FSMtxframe.S1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
allregs.dout.clk2.FSMtxframe.S2_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
allregs.dout.clk2.FSMtxframe.S2_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
allregs.dout.clk2.FSMtxframe.S2_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S2_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S3_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S3_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S7_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S7_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S8_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S8_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S8_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S8_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S8_4 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S9 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_2 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_3 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_4 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_5 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S11_0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S11_1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S12_0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S12_1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S13_0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S13_1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txframe1:txframe|allregs.dout.clk2.FSMtxframectrl
Name allregs.dout.clk2.FSMtxframectrl.S4 allregs.dout.clk2.FSMtxframectrl.S3 allregs.dout.clk2.FSMtxframectrl.S2 allregs.dout.clk2.FSMtxframectrl.S1_4 allregs.dout.clk2.FSMtxframectrl.S1_3 allregs.dout.clk2.FSMtxframectrl.S1_2 allregs.dout.clk2.FSMtxframectrl.S1_1 allregs.dout.clk2.FSMtxframectrl.S1_0 allregs.dout.clk2.FSMtxframectrl.S0 
allregs.dout.clk2.FSMtxframectrl.S0 0 0 0 0 0 0 0 0 0 
allregs.dout.clk2.FSMtxframectrl.S1_0 0 0 0 0 0 0 0 1 1 
allregs.dout.clk2.FSMtxframectrl.S1_1 0 0 0 0 0 0 1 0 1 
allregs.dout.clk2.FSMtxframectrl.S1_2 0 0 0 0 0 1 0 0 1 
allregs.dout.clk2.FSMtxframectrl.S1_3 0 0 0 0 1 0 0 0 1 
allregs.dout.clk2.FSMtxframectrl.S1_4 0 0 0 1 0 0 0 0 1 
allregs.dout.clk2.FSMtxframectrl.S2 0 0 1 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframectrl.S3 0 1 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframectrl.S4 1 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txframe1:txframe|maclut:mlut|allregs.dout.clk.FSMmaclutwrite
Name allregs.dout.clk.FSMmaclutwrite.S2 allregs.dout.clk.FSMmaclutwrite.S1 allregs.dout.clk.FSMmaclutwrite.S0 
allregs.dout.clk.FSMmaclutwrite.S0 0 0 0 
allregs.dout.clk.FSMmaclutwrite.S1 0 1 1 
allregs.dout.clk.FSMmaclutwrite.S2 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.clk2.FSMrxportwr[2]
Name allregs.dout.clk2.FSMrxportwr[2].S4 allregs.dout.clk2.FSMrxportwr[2].S2_0 allregs.dout.clk2.FSMrxportwr[2].S1_2 allregs.dout.clk2.FSMrxportwr[2].S1_1 allregs.dout.clk2.FSMrxportwr[2].S1 allregs.dout.clk2.FSMrxportwr[2].S0 
allregs.dout.clk2.FSMrxportwr[2].S0 0 0 0 0 0 0 
allregs.dout.clk2.FSMrxportwr[2].S1 0 0 0 0 1 1 
allregs.dout.clk2.FSMrxportwr[2].S1_1 0 0 0 1 0 1 
allregs.dout.clk2.FSMrxportwr[2].S1_2 0 0 1 0 0 1 
allregs.dout.clk2.FSMrxportwr[2].S2_0 0 1 0 0 0 1 
allregs.dout.clk2.FSMrxportwr[2].S4 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.clk2.FSMrxportwr[1]
Name allregs.dout.clk2.FSMrxportwr[1].S4 allregs.dout.clk2.FSMrxportwr[1].S2_0 allregs.dout.clk2.FSMrxportwr[1].S1_2 allregs.dout.clk2.FSMrxportwr[1].S1_1 allregs.dout.clk2.FSMrxportwr[1].S1 allregs.dout.clk2.FSMrxportwr[1].S0 
allregs.dout.clk2.FSMrxportwr[1].S0 0 0 0 0 0 0 
allregs.dout.clk2.FSMrxportwr[1].S1 0 0 0 0 1 1 
allregs.dout.clk2.FSMrxportwr[1].S1_1 0 0 0 1 0 1 
allregs.dout.clk2.FSMrxportwr[1].S1_2 0 0 1 0 0 1 
allregs.dout.clk2.FSMrxportwr[1].S2_0 0 1 0 0 0 1 
allregs.dout.clk2.FSMrxportwr[1].S4 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.clk2.FSMrxportwrena[2]
Name allregs.dout.clk2.FSMrxportwrena[2].S1_1 allregs.dout.clk2.FSMrxportwrena[2].S1_0 allregs.dout.clk2.FSMrxportwrena[2].S0 
allregs.dout.clk2.FSMrxportwrena[2].S0 0 0 0 
allregs.dout.clk2.FSMrxportwrena[2].S1_0 0 1 1 
allregs.dout.clk2.FSMrxportwrena[2].S1_1 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.clk2.FSMrxportwrena[1]
Name allregs.dout.clk2.FSMrxportwrena[1].S1_1 allregs.dout.clk2.FSMrxportwrena[1].S1_0 allregs.dout.clk2.FSMrxportwrena[1].S0 
allregs.dout.clk2.FSMrxportwrena[1].S0 0 0 0 
allregs.dout.clk2.FSMrxportwrena[1].S1_0 0 1 1 
allregs.dout.clk2.FSMrxportwrena[1].S1_1 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.rclk[2].FSMrxportrd
Name allregs.dout.rclk[2].FSMrxportrd.S3 allregs.dout.rclk[2].FSMrxportrd.S2_2 allregs.dout.rclk[2].FSMrxportrd.S2_1 allregs.dout.rclk[2].FSMrxportrd.S2_0 allregs.dout.rclk[2].FSMrxportrd.S1_3 allregs.dout.rclk[2].FSMrxportrd.S1_2 allregs.dout.rclk[2].FSMrxportrd.S1_1 allregs.dout.rclk[2].FSMrxportrd.S1 allregs.dout.rclk[2].FSMrxportrd.S0 
allregs.dout.rclk[2].FSMrxportrd.S0 0 0 0 0 0 0 0 0 0 
allregs.dout.rclk[2].FSMrxportrd.S1 0 0 0 0 0 0 0 1 1 
allregs.dout.rclk[2].FSMrxportrd.S1_1 0 0 0 0 0 0 1 0 1 
allregs.dout.rclk[2].FSMrxportrd.S1_2 0 0 0 0 0 1 0 0 1 
allregs.dout.rclk[2].FSMrxportrd.S1_3 0 0 0 0 1 0 0 0 1 
allregs.dout.rclk[2].FSMrxportrd.S2_0 0 0 0 1 0 0 0 0 1 
allregs.dout.rclk[2].FSMrxportrd.S2_1 0 0 1 0 0 0 0 0 1 
allregs.dout.rclk[2].FSMrxportrd.S2_2 0 1 0 0 0 0 0 0 1 
allregs.dout.rclk[2].FSMrxportrd.S3 1 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.rclk[1].FSMrxportrd
Name allregs.dout.rclk[1].FSMrxportrd.S3 allregs.dout.rclk[1].FSMrxportrd.S2_2 allregs.dout.rclk[1].FSMrxportrd.S2_1 allregs.dout.rclk[1].FSMrxportrd.S2_0 allregs.dout.rclk[1].FSMrxportrd.S1_3 allregs.dout.rclk[1].FSMrxportrd.S1_2 allregs.dout.rclk[1].FSMrxportrd.S1_1 allregs.dout.rclk[1].FSMrxportrd.S1 allregs.dout.rclk[1].FSMrxportrd.S0 
allregs.dout.rclk[1].FSMrxportrd.S0 0 0 0 0 0 0 0 0 0 
allregs.dout.rclk[1].FSMrxportrd.S1 0 0 0 0 0 0 0 1 1 
allregs.dout.rclk[1].FSMrxportrd.S1_1 0 0 0 0 0 0 1 0 1 
allregs.dout.rclk[1].FSMrxportrd.S1_2 0 0 0 0 0 1 0 0 1 
allregs.dout.rclk[1].FSMrxportrd.S1_3 0 0 0 0 1 0 0 0 1 
allregs.dout.rclk[1].FSMrxportrd.S2_0 0 0 0 1 0 0 0 0 1 
allregs.dout.rclk[1].FSMrxportrd.S2_1 0 0 1 0 0 0 0 0 1 
allregs.dout.rclk[1].FSMrxportrd.S2_2 0 1 0 0 0 0 0 0 1 
allregs.dout.rclk[1].FSMrxportrd.S3 1 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.clk2.FSMtxscheduler
Name allregs.dout.clk2.FSMtxscheduler.S2 allregs.dout.clk2.FSMtxscheduler.S1_1 allregs.dout.clk2.FSMtxscheduler.S1_0 allregs.dout.clk2.FSMtxscheduler.S1 allregs.dout.clk2.FSMtxscheduler.S0 
allregs.dout.clk2.FSMtxscheduler.S0 0 0 0 0 0 
allregs.dout.clk2.FSMtxscheduler.S1 0 0 0 1 1 
allregs.dout.clk2.FSMtxscheduler.S1_0 0 0 1 0 1 
allregs.dout.clk2.FSMtxscheduler.S1_1 0 1 0 0 1 
allregs.dout.clk2.FSMtxscheduler.S2 1 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.clk2.FSMtxportrd[2]
Name allregs.dout.clk2.FSMtxportrd[2].S4 allregs.dout.clk2.FSMtxportrd[2].S3 allregs.dout.clk2.FSMtxportrd[2].S2 allregs.dout.clk2.FSMtxportrd[2].S1 allregs.dout.clk2.FSMtxportrd[2].S0 
allregs.dout.clk2.FSMtxportrd[2].S0 0 0 0 0 0 
allregs.dout.clk2.FSMtxportrd[2].S1 0 0 0 1 1 
allregs.dout.clk2.FSMtxportrd[2].S2 0 0 1 0 1 
allregs.dout.clk2.FSMtxportrd[2].S3 0 1 0 0 1 
allregs.dout.clk2.FSMtxportrd[2].S4 1 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.clk2.FSMtxportrd[1]
Name allregs.dout.clk2.FSMtxportrd[1].S4 allregs.dout.clk2.FSMtxportrd[1].S3 allregs.dout.clk2.FSMtxportrd[1].S2 allregs.dout.clk2.FSMtxportrd[1].S1 allregs.dout.clk2.FSMtxportrd[1].S0 
allregs.dout.clk2.FSMtxportrd[1].S0 0 0 0 0 0 
allregs.dout.clk2.FSMtxportrd[1].S1 0 0 0 1 1 
allregs.dout.clk2.FSMtxportrd[1].S2 0 0 1 0 1 
allregs.dout.clk2.FSMtxportrd[1].S3 0 1 0 0 1 
allregs.dout.clk2.FSMtxportrd[1].S4 1 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.clk2.FSMtxportrdena[2]
Name allregs.dout.clk2.FSMtxportrdena[2].S1_1 allregs.dout.clk2.FSMtxportrdena[2].S1_0 allregs.dout.clk2.FSMtxportrdena[2].S0 
allregs.dout.clk2.FSMtxportrdena[2].S0 0 0 0 
allregs.dout.clk2.FSMtxportrdena[2].S1_0 0 1 1 
allregs.dout.clk2.FSMtxportrdena[2].S1_1 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.clk2.FSMtxportrdena[1]
Name allregs.dout.clk2.FSMtxportrdena[1].S1_1 allregs.dout.clk2.FSMtxportrdena[1].S1_0 allregs.dout.clk2.FSMtxportrdena[1].S0 
allregs.dout.clk2.FSMtxportrdena[1].S0 0 0 0 
allregs.dout.clk2.FSMtxportrdena[1].S1_0 0 1 1 
allregs.dout.clk2.FSMtxportrdena[1].S1_1 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.wclk[2].FSMtxportwr
Name allregs.dout.wclk[2].FSMtxportwr.S2_2 allregs.dout.wclk[2].FSMtxportwr.S2_1 allregs.dout.wclk[2].FSMtxportwr.S2_0 allregs.dout.wclk[2].FSMtxportwr.S1_1 allregs.dout.wclk[2].FSMtxportwr.S1 allregs.dout.wclk[2].FSMtxportwr.S0 
allregs.dout.wclk[2].FSMtxportwr.S0 0 0 0 0 0 0 
allregs.dout.wclk[2].FSMtxportwr.S1 0 0 0 0 1 1 
allregs.dout.wclk[2].FSMtxportwr.S1_1 0 0 0 1 0 1 
allregs.dout.wclk[2].FSMtxportwr.S2_0 0 0 1 0 0 1 
allregs.dout.wclk[2].FSMtxportwr.S2_1 0 1 0 0 0 1 
allregs.dout.wclk[2].FSMtxportwr.S2_2 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.wclk[1].FSMtxportwr
Name allregs.dout.wclk[1].FSMtxportwr.S2_2 allregs.dout.wclk[1].FSMtxportwr.S2_1 allregs.dout.wclk[1].FSMtxportwr.S2_0 allregs.dout.wclk[1].FSMtxportwr.S1_1 allregs.dout.wclk[1].FSMtxportwr.S1 allregs.dout.wclk[1].FSMtxportwr.S0 
allregs.dout.wclk[1].FSMtxportwr.S0 0 0 0 0 0 0 
allregs.dout.wclk[1].FSMtxportwr.S1 0 0 0 0 1 1 
allregs.dout.wclk[1].FSMtxportwr.S1_1 0 0 0 1 0 1 
allregs.dout.wclk[1].FSMtxportwr.S2_0 0 0 1 0 0 1 
allregs.dout.wclk[1].FSMtxportwr.S2_1 0 1 0 0 0 1 
allregs.dout.wclk[1].FSMtxportwr.S2_2 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|sgmii1:sgmii|alttse1:alttse1_inst|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|state
Name state.STM_TYPE_TX_READ state.STM_TYPE_RX_READ state.STM_TYPE_WAIT_CYCLE state.STM_TYPE_END_READ state.STM_TYPE_NEXT_CYCLE state.STM_TYPE_IDLE 
state.STM_TYPE_IDLE 0 0 0 0 0 0 
state.STM_TYPE_NEXT_CYCLE 0 0 0 0 1 1 
state.STM_TYPE_END_READ 0 0 0 1 0 1 
state.STM_TYPE_WAIT_CYCLE 0 0 1 0 0 1 
state.STM_TYPE_RX_READ 0 1 0 0 0 1 
state.STM_TYPE_TX_READ 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|sgmii1:sgmii|alttse1:alttse1_inst|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|state
Name state.STM_TYP_CF_C2D state.STM_TYP_CF_C2C state.STM_TYP_CF_C2B state.STM_TYP_CF_C2A state.STM_TYP_CF_C1D state.STM_TYP_CF_C1C state.STM_TYP_CF_C1B state.STM_TYP_CF_C1A state.STM_TYP_FRM_END3 state.STM_TYP_FRM_DATA_ERR state.STM_TYP_FRM_START_ERR state.STM_TYP_FRM_END2 state.STM_TYP_FRM_END state.STM_TYP_FRM state.STM_TYP_FRM_START state.STM_TYP_IDLE 
state.STM_TYP_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.STM_TYP_FRM_START 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.STM_TYP_FRM 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.STM_TYP_FRM_END 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.STM_TYP_FRM_END2 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.STM_TYP_FRM_START_ERR 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.STM_TYP_FRM_DATA_ERR 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.STM_TYP_FRM_END3 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.STM_TYP_CF_C1A 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C1B 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C1C 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C1D 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C2A 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C2B 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C2C 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C2D 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|sgmii1:sgmii|alttse1:alttse1_inst|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_sync:U_SYNC|state
Name state.STM_TYP_SYNC_ACQU_4A state.STM_TYP_SYNC_ACQU_3A state.STM_TYP_SYNC_ACQU_2A state.STM_TYP_SYNC_ACQU_4 state.STM_TYP_SYNC_ACQU_3 state.STM_TYP_SYNC_ACQU_2 state.STM_TYP_SYNC_ACQU_1 state.STM_TYP_ACQU_SYNC_2 state.STM_TYP_ACQU_SYNC_1 state.STM_TYP_COMMA_3 state.STM_TYP_COMMA_2 state.STM_TYP_COMMA_1 state.STM_TYP_LOSS_OF_SYNC 
state.STM_TYP_LOSS_OF_SYNC 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.STM_TYP_COMMA_1 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.STM_TYP_COMMA_2 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.STM_TYP_COMMA_3 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.STM_TYP_ACQU_SYNC_1 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.STM_TYP_ACQU_SYNC_2 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_1 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_2 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_3 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_4 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_2A 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_3A 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_4A 1 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|sgmii1:sgmii|alttse1:alttse1_inst|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|state
Name state.STM_TYP_EARLY_END_EXTEND3 state.STM_TYP_EARLY_END_EXTEND2 state.STM_TYP_EARLY_END_EXTEND1 state.STM_TYP_FRM_END_EXTEND2 state.STM_TYP_FRM_END_EXTEND1 state.STM_TYP_RX_FAULT state.STM_TYP_RX_INVAL state.STM_TYP_AN_CD state.STM_TYP_AN_CC state.STM_TYP_AN_CB state.STM_TYP_EARLY_END state.STM_TYP_FALSE_CAR state.STM_TYP_FRM_END2 state.STM_TYP_FRM_END1 state.STM_TYP_FRM state.STM_TYP_FRM_START state.STM_TYP_RX_K state.STM_TYP_IDLE_D state.STM_TYP_K_WAIT 
state.STM_TYP_K_WAIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.STM_TYP_IDLE_D 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.STM_TYP_RX_K 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.STM_TYP_FRM_START 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.STM_TYP_FRM 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.STM_TYP_FRM_END1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.STM_TYP_FRM_END2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.STM_TYP_FALSE_CAR 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.STM_TYP_EARLY_END 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.STM_TYP_AN_CB 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.STM_TYP_AN_CC 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_AN_CD 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_RX_INVAL 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_RX_FAULT 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_FRM_END_EXTEND1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_FRM_END_EXTEND2 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_EARLY_END_EXTEND1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_EARLY_END_EXTEND2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_EARLY_END_EXTEND3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|sgmii1:sgmii|alttse1:alttse1_inst|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|state
Name state.STM_TYP_NO_AN_LINK state.STM_TYP_LINK_OK state.STM_TYP_IDLE_DETECT state.STM_TYP_COMPLETE_ACK state.STM_TYP_ACK_DETECT state.STM_TYP_ABILITY_DETECT state.STM_TYP_AUTONEG_RESTART state.STM_TYP_AUTONEG_ENA 
state.STM_TYP_AUTONEG_ENA 0 0 0 0 0 0 0 0 
state.STM_TYP_AUTONEG_RESTART 0 0 0 0 0 0 1 1 
state.STM_TYP_ABILITY_DETECT 0 0 0 0 0 1 0 1 
state.STM_TYP_ACK_DETECT 0 0 0 0 1 0 0 1 
state.STM_TYP_COMPLETE_ACK 0 0 0 1 0 0 0 1 
state.STM_TYP_IDLE_DETECT 0 0 1 0 0 0 0 1 
state.STM_TYP_LINK_OK 0 1 0 0 0 0 0 1 
state.STM_TYP_NO_AN_LINK 1 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|regfile1:rfile|allregs.dout.clk1.FSMmmslave
Name allregs.dout.clk1.FSMmmslave.S3 allregs.dout.clk1.FSMmmslave.S2 allregs.dout.clk1.FSMmmslave.S1 allregs.dout.clk1.FSMmmslave.S0 
allregs.dout.clk1.FSMmmslave.S0 0 0 0 0 
allregs.dout.clk1.FSMmmslave.S1 0 0 1 1 
allregs.dout.clk1.FSMmmslave.S2 0 1 0 1 
allregs.dout.clk1.FSMmmslave.S3 1 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|txrxint:txrx|framegen:fgen|allregs.dout.wclk[2].FSMframegen
Name allregs.dout.wclk[2].FSMframegen.S4 allregs.dout.wclk[2].FSMframegen.S3_1 allregs.dout.wclk[2].FSMframegen.S3 allregs.dout.wclk[2].FSMframegen.S2 allregs.dout.wclk[2].FSMframegen.S1 allregs.dout.wclk[2].FSMframegen.S0 
allregs.dout.wclk[2].FSMframegen.S0 0 0 0 0 0 0 
allregs.dout.wclk[2].FSMframegen.S1 0 0 0 0 1 1 
allregs.dout.wclk[2].FSMframegen.S2 0 0 0 1 0 1 
allregs.dout.wclk[2].FSMframegen.S3 0 0 1 0 0 1 
allregs.dout.wclk[2].FSMframegen.S3_1 0 1 0 0 0 1 
allregs.dout.wclk[2].FSMframegen.S4 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|txrxint:txrx|framegen:fgen|allregs.dout.wclk[1].FSMframegen
Name allregs.dout.wclk[1].FSMframegen.S4 allregs.dout.wclk[1].FSMframegen.S3_1 allregs.dout.wclk[1].FSMframegen.S3 allregs.dout.wclk[1].FSMframegen.S2 allregs.dout.wclk[1].FSMframegen.S1 allregs.dout.wclk[1].FSMframegen.S0 
allregs.dout.wclk[1].FSMframegen.S0 0 0 0 0 0 0 
allregs.dout.wclk[1].FSMframegen.S1 0 0 0 0 1 1 
allregs.dout.wclk[1].FSMframegen.S2 0 0 0 1 0 1 
allregs.dout.wclk[1].FSMframegen.S3 0 0 1 0 0 1 
allregs.dout.wclk[1].FSMframegen.S3_1 0 1 0 0 0 1 
allregs.dout.wclk[1].FSMframegen.S4 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|txrxint:txrx|cmdctrl:ctrl|allregs.dout.clk2.FSMmain
Name allregs.dout.clk2.FSMmain.S99 allregs.dout.clk2.FSMmain.S2 allregs.dout.clk2.FSMmain.S1_1 allregs.dout.clk2.FSMmain.S1 allregs.dout.clk2.FSMmain.S0 
allregs.dout.clk2.FSMmain.S0 0 0 0 0 0 
allregs.dout.clk2.FSMmain.S1 0 0 0 1 1 
allregs.dout.clk2.FSMmain.S1_1 0 0 1 0 1 
allregs.dout.clk2.FSMmain.S2 0 1 0 0 1 
allregs.dout.clk2.FSMmain.S99 1 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxframe1:rxframe|allregs.dout.clk2.FSMrxbufwr
Name allregs.dout.clk2.FSMrxbufwr.S3 allregs.dout.clk2.FSMrxbufwr.S2 allregs.dout.clk2.FSMrxbufwr.S1 allregs.dout.clk2.FSMrxbufwr.S0 
allregs.dout.clk2.FSMrxbufwr.S0 0 0 0 0 
allregs.dout.clk2.FSMrxbufwr.S1 0 0 1 1 
allregs.dout.clk2.FSMrxbufwr.S2 0 1 0 1 
allregs.dout.clk2.FSMrxbufwr.S3 1 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxframe1:rxframe|allregs.dout.clk1.FSMrxbufrd
Name allregs.dout.clk1.FSMrxbufrd.S11_1 allregs.dout.clk1.FSMrxbufrd.S11_0 allregs.dout.clk1.FSMrxbufrd.S10_1 allregs.dout.clk1.FSMrxbufrd.S10_0 allregs.dout.clk1.FSMrxbufrd.S9_3 allregs.dout.clk1.FSMrxbufrd.S9_2 allregs.dout.clk1.FSMrxbufrd.S9_1 allregs.dout.clk1.FSMrxbufrd.S9_0 allregs.dout.clk1.FSMrxbufrd.S8_2 allregs.dout.clk1.FSMrxbufrd.S8_1 allregs.dout.clk1.FSMrxbufrd.S8_0 allregs.dout.clk1.FSMrxbufrd.S7_37 allregs.dout.clk1.FSMrxbufrd.S7_36 allregs.dout.clk1.FSMrxbufrd.S7_35 allregs.dout.clk1.FSMrxbufrd.S7_34 allregs.dout.clk1.FSMrxbufrd.S7_33 allregs.dout.clk1.FSMrxbufrd.S7_32 allregs.dout.clk1.FSMrxbufrd.S7_31 allregs.dout.clk1.FSMrxbufrd.S7_30 allregs.dout.clk1.FSMrxbufrd.S7_29 allregs.dout.clk1.FSMrxbufrd.S7_28 allregs.dout.clk1.FSMrxbufrd.S7_27 allregs.dout.clk1.FSMrxbufrd.S7_26 allregs.dout.clk1.FSMrxbufrd.S7_25 allregs.dout.clk1.FSMrxbufrd.S7_24 allregs.dout.clk1.FSMrxbufrd.S7_23 allregs.dout.clk1.FSMrxbufrd.S7_22 allregs.dout.clk1.FSMrxbufrd.S7_21 allregs.dout.clk1.FSMrxbufrd.S7_20 allregs.dout.clk1.FSMrxbufrd.S7_LOOP1 allregs.dout.clk1.FSMrxbufrd.S7_19 allregs.dout.clk1.FSMrxbufrd.S7_18 allregs.dout.clk1.FSMrxbufrd.S7_17 allregs.dout.clk1.FSMrxbufrd.S7_16 allregs.dout.clk1.FSMrxbufrd.S7_15 allregs.dout.clk1.FSMrxbufrd.S7_14 allregs.dout.clk1.FSMrxbufrd.S7_13 allregs.dout.clk1.FSMrxbufrd.S7_12 allregs.dout.clk1.FSMrxbufrd.S7_11 allregs.dout.clk1.FSMrxbufrd.S7_10 allregs.dout.clk1.FSMrxbufrd.S7_9 allregs.dout.clk1.FSMrxbufrd.S7_8 allregs.dout.clk1.FSMrxbufrd.S7_7 allregs.dout.clk1.FSMrxbufrd.S7_6 allregs.dout.clk1.FSMrxbufrd.S7_5 allregs.dout.clk1.FSMrxbufrd.S7_4 allregs.dout.clk1.FSMrxbufrd.S7_3 allregs.dout.clk1.FSMrxbufrd.S7_2 allregs.dout.clk1.FSMrxbufrd.S7_1 allregs.dout.clk1.FSMrxbufrd.S7_0 allregs.dout.clk1.FSMrxbufrd.S6_1 allregs.dout.clk1.FSMrxbufrd.S6_0 allregs.dout.clk1.FSMrxbufrd.S5_5 allregs.dout.clk1.FSMrxbufrd.S5_4 allregs.dout.clk1.FSMrxbufrd.S5_3 allregs.dout.clk1.FSMrxbufrd.S5_2 allregs.dout.clk1.FSMrxbufrd.S5_1 allregs.dout.clk1.FSMrxbufrd.S5_0 allregs.dout.clk1.FSMrxbufrd.S4_5 allregs.dout.clk1.FSMrxbufrd.S4_4 allregs.dout.clk1.FSMrxbufrd.S4_3 allregs.dout.clk1.FSMrxbufrd.S4_2 allregs.dout.clk1.FSMrxbufrd.S4_1 allregs.dout.clk1.FSMrxbufrd.S4_0 allregs.dout.clk1.FSMrxbufrd.S3 allregs.dout.clk1.FSMrxbufrd.S2_1 allregs.dout.clk1.FSMrxbufrd.S2 allregs.dout.clk1.FSMrxbufrd.S1 allregs.dout.clk1.FSMrxbufrd.S0 
allregs.dout.clk1.FSMrxbufrd.S0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
allregs.dout.clk1.FSMrxbufrd.S1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
allregs.dout.clk1.FSMrxbufrd.S2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
allregs.dout.clk1.FSMrxbufrd.S2_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S6_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S6_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_LOOP1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_27 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_33 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_34 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_35 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_36 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_37 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S8_0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S8_1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S8_2 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S9_0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S9_1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S9_2 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S9_3 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S10_0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S10_1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S11_0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S11_1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txframe1:txframe|allregs.dout.clk2.FSMmaclutwrite
Name allregs.dout.clk2.FSMmaclutwrite.S2 allregs.dout.clk2.FSMmaclutwrite.S1 allregs.dout.clk2.FSMmaclutwrite.S0 
allregs.dout.clk2.FSMmaclutwrite.S0 0 0 0 
allregs.dout.clk2.FSMmaclutwrite.S1 0 1 1 
allregs.dout.clk2.FSMmaclutwrite.S2 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txframe1:txframe|allregs.dout.clk2.FSMtxframe
Name allregs.dout.clk2.FSMtxframe.S13_1 allregs.dout.clk2.FSMtxframe.S13_0 allregs.dout.clk2.FSMtxframe.S12_1 allregs.dout.clk2.FSMtxframe.S12_0 allregs.dout.clk2.FSMtxframe.S11_1 allregs.dout.clk2.FSMtxframe.S11_0 allregs.dout.clk2.FSMtxframe.S10_5 allregs.dout.clk2.FSMtxframe.S10_4 allregs.dout.clk2.FSMtxframe.S10_3 allregs.dout.clk2.FSMtxframe.S10_2 allregs.dout.clk2.FSMtxframe.S10_1 allregs.dout.clk2.FSMtxframe.S10_0 allregs.dout.clk2.FSMtxframe.S9 allregs.dout.clk2.FSMtxframe.S8_4 allregs.dout.clk2.FSMtxframe.S8_3 allregs.dout.clk2.FSMtxframe.S8_2 allregs.dout.clk2.FSMtxframe.S8_1 allregs.dout.clk2.FSMtxframe.S8_0 allregs.dout.clk2.FSMtxframe.S7_1 allregs.dout.clk2.FSMtxframe.S7_0 allregs.dout.clk2.FSMtxframe.S6_11 allregs.dout.clk2.FSMtxframe.S6_10 allregs.dout.clk2.FSMtxframe.S6_9 allregs.dout.clk2.FSMtxframe.S6_8 allregs.dout.clk2.FSMtxframe.S6_7 allregs.dout.clk2.FSMtxframe.S6_6 allregs.dout.clk2.FSMtxframe.S6_5 allregs.dout.clk2.FSMtxframe.S6_4 allregs.dout.clk2.FSMtxframe.S6_3 allregs.dout.clk2.FSMtxframe.S6_2 allregs.dout.clk2.FSMtxframe.UDP_7 allregs.dout.clk2.FSMtxframe.UDP_6 allregs.dout.clk2.FSMtxframe.UDP_5 allregs.dout.clk2.FSMtxframe.UDP_4 allregs.dout.clk2.FSMtxframe.UDP_3 allregs.dout.clk2.FSMtxframe.UDP_2 allregs.dout.clk2.FSMtxframe.UDP_1 allregs.dout.clk2.FSMtxframe.UDP_0 allregs.dout.clk2.FSMtxframe.IP_19 allregs.dout.clk2.FSMtxframe.IP_18 allregs.dout.clk2.FSMtxframe.IP_17 allregs.dout.clk2.FSMtxframe.IP_16 allregs.dout.clk2.FSMtxframe.IP_15 allregs.dout.clk2.FSMtxframe.IP_14 allregs.dout.clk2.FSMtxframe.IP_13 allregs.dout.clk2.FSMtxframe.IP_12 allregs.dout.clk2.FSMtxframe.IP_11 allregs.dout.clk2.FSMtxframe.IP_10 allregs.dout.clk2.FSMtxframe.IP_9 allregs.dout.clk2.FSMtxframe.IP_8 allregs.dout.clk2.FSMtxframe.IP_7 allregs.dout.clk2.FSMtxframe.IP_6 allregs.dout.clk2.FSMtxframe.IP_5 allregs.dout.clk2.FSMtxframe.IP_4 allregs.dout.clk2.FSMtxframe.IP_3 allregs.dout.clk2.FSMtxframe.IP_2 allregs.dout.clk2.FSMtxframe.IP_1 allregs.dout.clk2.FSMtxframe.IP_0 allregs.dout.clk2.FSMtxframe.S6_1 allregs.dout.clk2.FSMtxframe.S6_0 allregs.dout.clk2.FSMtxframe.S5_5 allregs.dout.clk2.FSMtxframe.S5_4 allregs.dout.clk2.FSMtxframe.S5_3 allregs.dout.clk2.FSMtxframe.S5_2 allregs.dout.clk2.FSMtxframe.S5_1 allregs.dout.clk2.FSMtxframe.S5_0 allregs.dout.clk2.FSMtxframe.S4_5 allregs.dout.clk2.FSMtxframe.S4_4 allregs.dout.clk2.FSMtxframe.S4_3 allregs.dout.clk2.FSMtxframe.S4_2 allregs.dout.clk2.FSMtxframe.S4_1 allregs.dout.clk2.FSMtxframe.S4_0 allregs.dout.clk2.FSMtxframe.S3_1 allregs.dout.clk2.FSMtxframe.S3_0 allregs.dout.clk2.FSMtxframe.S2_3 allregs.dout.clk2.FSMtxframe.S2_2 allregs.dout.clk2.FSMtxframe.S2_1 allregs.dout.clk2.FSMtxframe.S2_0 allregs.dout.clk2.FSMtxframe.S1 allregs.dout.clk2.FSMtxframe.S0 
allregs.dout.clk2.FSMtxframe.S0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
allregs.dout.clk2.FSMtxframe.S1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
allregs.dout.clk2.FSMtxframe.S2_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
allregs.dout.clk2.FSMtxframe.S2_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
allregs.dout.clk2.FSMtxframe.S2_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S2_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S3_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S3_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S7_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S7_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S8_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S8_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S8_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S8_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S8_4 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S9 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_2 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_3 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_4 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_5 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S11_0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S11_1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S12_0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S12_1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S13_0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S13_1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txframe1:txframe|allregs.dout.clk2.FSMtxframectrl
Name allregs.dout.clk2.FSMtxframectrl.S4 allregs.dout.clk2.FSMtxframectrl.S3 allregs.dout.clk2.FSMtxframectrl.S2 allregs.dout.clk2.FSMtxframectrl.S1_4 allregs.dout.clk2.FSMtxframectrl.S1_3 allregs.dout.clk2.FSMtxframectrl.S1_2 allregs.dout.clk2.FSMtxframectrl.S1_1 allregs.dout.clk2.FSMtxframectrl.S1_0 allregs.dout.clk2.FSMtxframectrl.S0 
allregs.dout.clk2.FSMtxframectrl.S0 0 0 0 0 0 0 0 0 0 
allregs.dout.clk2.FSMtxframectrl.S1_0 0 0 0 0 0 0 0 1 1 
allregs.dout.clk2.FSMtxframectrl.S1_1 0 0 0 0 0 0 1 0 1 
allregs.dout.clk2.FSMtxframectrl.S1_2 0 0 0 0 0 1 0 0 1 
allregs.dout.clk2.FSMtxframectrl.S1_3 0 0 0 0 1 0 0 0 1 
allregs.dout.clk2.FSMtxframectrl.S1_4 0 0 0 1 0 0 0 0 1 
allregs.dout.clk2.FSMtxframectrl.S2 0 0 1 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframectrl.S3 0 1 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframectrl.S4 1 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txframe1:txframe|maclut:mlut|allregs.dout.clk.FSMmaclutwrite
Name allregs.dout.clk.FSMmaclutwrite.S2 allregs.dout.clk.FSMmaclutwrite.S1 allregs.dout.clk.FSMmaclutwrite.S0 
allregs.dout.clk.FSMmaclutwrite.S0 0 0 0 
allregs.dout.clk.FSMmaclutwrite.S1 0 1 1 
allregs.dout.clk.FSMmaclutwrite.S2 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.clk2.FSMrxportwr[2]
Name allregs.dout.clk2.FSMrxportwr[2].S4 allregs.dout.clk2.FSMrxportwr[2].S2_0 allregs.dout.clk2.FSMrxportwr[2].S1_2 allregs.dout.clk2.FSMrxportwr[2].S1_1 allregs.dout.clk2.FSMrxportwr[2].S1 allregs.dout.clk2.FSMrxportwr[2].S0 
allregs.dout.clk2.FSMrxportwr[2].S0 0 0 0 0 0 0 
allregs.dout.clk2.FSMrxportwr[2].S1 0 0 0 0 1 1 
allregs.dout.clk2.FSMrxportwr[2].S1_1 0 0 0 1 0 1 
allregs.dout.clk2.FSMrxportwr[2].S1_2 0 0 1 0 0 1 
allregs.dout.clk2.FSMrxportwr[2].S2_0 0 1 0 0 0 1 
allregs.dout.clk2.FSMrxportwr[2].S4 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.clk2.FSMrxportwr[1]
Name allregs.dout.clk2.FSMrxportwr[1].S4 allregs.dout.clk2.FSMrxportwr[1].S2_0 allregs.dout.clk2.FSMrxportwr[1].S1_2 allregs.dout.clk2.FSMrxportwr[1].S1_1 allregs.dout.clk2.FSMrxportwr[1].S1 allregs.dout.clk2.FSMrxportwr[1].S0 
allregs.dout.clk2.FSMrxportwr[1].S0 0 0 0 0 0 0 
allregs.dout.clk2.FSMrxportwr[1].S1 0 0 0 0 1 1 
allregs.dout.clk2.FSMrxportwr[1].S1_1 0 0 0 1 0 1 
allregs.dout.clk2.FSMrxportwr[1].S1_2 0 0 1 0 0 1 
allregs.dout.clk2.FSMrxportwr[1].S2_0 0 1 0 0 0 1 
allregs.dout.clk2.FSMrxportwr[1].S4 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.clk2.FSMrxportwrena[2]
Name allregs.dout.clk2.FSMrxportwrena[2].S1_1 allregs.dout.clk2.FSMrxportwrena[2].S1_0 allregs.dout.clk2.FSMrxportwrena[2].S0 
allregs.dout.clk2.FSMrxportwrena[2].S0 0 0 0 
allregs.dout.clk2.FSMrxportwrena[2].S1_0 0 1 1 
allregs.dout.clk2.FSMrxportwrena[2].S1_1 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.clk2.FSMrxportwrena[1]
Name allregs.dout.clk2.FSMrxportwrena[1].S1_1 allregs.dout.clk2.FSMrxportwrena[1].S1_0 allregs.dout.clk2.FSMrxportwrena[1].S0 
allregs.dout.clk2.FSMrxportwrena[1].S0 0 0 0 
allregs.dout.clk2.FSMrxportwrena[1].S1_0 0 1 1 
allregs.dout.clk2.FSMrxportwrena[1].S1_1 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.rclk[2].FSMrxportrd
Name allregs.dout.rclk[2].FSMrxportrd.S3 allregs.dout.rclk[2].FSMrxportrd.S2_2 allregs.dout.rclk[2].FSMrxportrd.S2_1 allregs.dout.rclk[2].FSMrxportrd.S2_0 allregs.dout.rclk[2].FSMrxportrd.S1_3 allregs.dout.rclk[2].FSMrxportrd.S1_2 allregs.dout.rclk[2].FSMrxportrd.S1_1 allregs.dout.rclk[2].FSMrxportrd.S1 allregs.dout.rclk[2].FSMrxportrd.S0 
allregs.dout.rclk[2].FSMrxportrd.S0 0 0 0 0 0 0 0 0 0 
allregs.dout.rclk[2].FSMrxportrd.S1 0 0 0 0 0 0 0 1 1 
allregs.dout.rclk[2].FSMrxportrd.S1_1 0 0 0 0 0 0 1 0 1 
allregs.dout.rclk[2].FSMrxportrd.S1_2 0 0 0 0 0 1 0 0 1 
allregs.dout.rclk[2].FSMrxportrd.S1_3 0 0 0 0 1 0 0 0 1 
allregs.dout.rclk[2].FSMrxportrd.S2_0 0 0 0 1 0 0 0 0 1 
allregs.dout.rclk[2].FSMrxportrd.S2_1 0 0 1 0 0 0 0 0 1 
allregs.dout.rclk[2].FSMrxportrd.S2_2 0 1 0 0 0 0 0 0 1 
allregs.dout.rclk[2].FSMrxportrd.S3 1 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.rclk[1].FSMrxportrd
Name allregs.dout.rclk[1].FSMrxportrd.S3 allregs.dout.rclk[1].FSMrxportrd.S2_2 allregs.dout.rclk[1].FSMrxportrd.S2_1 allregs.dout.rclk[1].FSMrxportrd.S2_0 allregs.dout.rclk[1].FSMrxportrd.S1_3 allregs.dout.rclk[1].FSMrxportrd.S1_2 allregs.dout.rclk[1].FSMrxportrd.S1_1 allregs.dout.rclk[1].FSMrxportrd.S1 allregs.dout.rclk[1].FSMrxportrd.S0 
allregs.dout.rclk[1].FSMrxportrd.S0 0 0 0 0 0 0 0 0 0 
allregs.dout.rclk[1].FSMrxportrd.S1 0 0 0 0 0 0 0 1 1 
allregs.dout.rclk[1].FSMrxportrd.S1_1 0 0 0 0 0 0 1 0 1 
allregs.dout.rclk[1].FSMrxportrd.S1_2 0 0 0 0 0 1 0 0 1 
allregs.dout.rclk[1].FSMrxportrd.S1_3 0 0 0 0 1 0 0 0 1 
allregs.dout.rclk[1].FSMrxportrd.S2_0 0 0 0 1 0 0 0 0 1 
allregs.dout.rclk[1].FSMrxportrd.S2_1 0 0 1 0 0 0 0 0 1 
allregs.dout.rclk[1].FSMrxportrd.S2_2 0 1 0 0 0 0 0 0 1 
allregs.dout.rclk[1].FSMrxportrd.S3 1 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.clk2.FSMtxscheduler
Name allregs.dout.clk2.FSMtxscheduler.S2 allregs.dout.clk2.FSMtxscheduler.S1_1 allregs.dout.clk2.FSMtxscheduler.S1_0 allregs.dout.clk2.FSMtxscheduler.S1 allregs.dout.clk2.FSMtxscheduler.S0 
allregs.dout.clk2.FSMtxscheduler.S0 0 0 0 0 0 
allregs.dout.clk2.FSMtxscheduler.S1 0 0 0 1 1 
allregs.dout.clk2.FSMtxscheduler.S1_0 0 0 1 0 1 
allregs.dout.clk2.FSMtxscheduler.S1_1 0 1 0 0 1 
allregs.dout.clk2.FSMtxscheduler.S2 1 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.clk2.FSMtxportrd[2]
Name allregs.dout.clk2.FSMtxportrd[2].S4 allregs.dout.clk2.FSMtxportrd[2].S3 allregs.dout.clk2.FSMtxportrd[2].S2 allregs.dout.clk2.FSMtxportrd[2].S1 allregs.dout.clk2.FSMtxportrd[2].S0 
allregs.dout.clk2.FSMtxportrd[2].S0 0 0 0 0 0 
allregs.dout.clk2.FSMtxportrd[2].S1 0 0 0 1 1 
allregs.dout.clk2.FSMtxportrd[2].S2 0 0 1 0 1 
allregs.dout.clk2.FSMtxportrd[2].S3 0 1 0 0 1 
allregs.dout.clk2.FSMtxportrd[2].S4 1 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.clk2.FSMtxportrd[1]
Name allregs.dout.clk2.FSMtxportrd[1].S4 allregs.dout.clk2.FSMtxportrd[1].S3 allregs.dout.clk2.FSMtxportrd[1].S2 allregs.dout.clk2.FSMtxportrd[1].S1 allregs.dout.clk2.FSMtxportrd[1].S0 
allregs.dout.clk2.FSMtxportrd[1].S0 0 0 0 0 0 
allregs.dout.clk2.FSMtxportrd[1].S1 0 0 0 1 1 
allregs.dout.clk2.FSMtxportrd[1].S2 0 0 1 0 1 
allregs.dout.clk2.FSMtxportrd[1].S3 0 1 0 0 1 
allregs.dout.clk2.FSMtxportrd[1].S4 1 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.clk2.FSMtxportrdena[2]
Name allregs.dout.clk2.FSMtxportrdena[2].S1_1 allregs.dout.clk2.FSMtxportrdena[2].S1_0 allregs.dout.clk2.FSMtxportrdena[2].S0 
allregs.dout.clk2.FSMtxportrdena[2].S0 0 0 0 
allregs.dout.clk2.FSMtxportrdena[2].S1_0 0 1 1 
allregs.dout.clk2.FSMtxportrdena[2].S1_1 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.clk2.FSMtxportrdena[1]
Name allregs.dout.clk2.FSMtxportrdena[1].S1_1 allregs.dout.clk2.FSMtxportrdena[1].S1_0 allregs.dout.clk2.FSMtxportrdena[1].S0 
allregs.dout.clk2.FSMtxportrdena[1].S0 0 0 0 
allregs.dout.clk2.FSMtxportrdena[1].S1_0 0 1 1 
allregs.dout.clk2.FSMtxportrdena[1].S1_1 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.wclk[2].FSMtxportwr
Name allregs.dout.wclk[2].FSMtxportwr.S2_2 allregs.dout.wclk[2].FSMtxportwr.S2_1 allregs.dout.wclk[2].FSMtxportwr.S2_0 allregs.dout.wclk[2].FSMtxportwr.S1_1 allregs.dout.wclk[2].FSMtxportwr.S1 allregs.dout.wclk[2].FSMtxportwr.S0 
allregs.dout.wclk[2].FSMtxportwr.S0 0 0 0 0 0 0 
allregs.dout.wclk[2].FSMtxportwr.S1 0 0 0 0 1 1 
allregs.dout.wclk[2].FSMtxportwr.S1_1 0 0 0 1 0 1 
allregs.dout.wclk[2].FSMtxportwr.S2_0 0 0 1 0 0 1 
allregs.dout.wclk[2].FSMtxportwr.S2_1 0 1 0 0 0 1 
allregs.dout.wclk[2].FSMtxportwr.S2_2 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.wclk[1].FSMtxportwr
Name allregs.dout.wclk[1].FSMtxportwr.S2_2 allregs.dout.wclk[1].FSMtxportwr.S2_1 allregs.dout.wclk[1].FSMtxportwr.S2_0 allregs.dout.wclk[1].FSMtxportwr.S1_1 allregs.dout.wclk[1].FSMtxportwr.S1 allregs.dout.wclk[1].FSMtxportwr.S0 
allregs.dout.wclk[1].FSMtxportwr.S0 0 0 0 0 0 0 
allregs.dout.wclk[1].FSMtxportwr.S1 0 0 0 0 1 1 
allregs.dout.wclk[1].FSMtxportwr.S1_1 0 0 0 1 0 1 
allregs.dout.wclk[1].FSMtxportwr.S2_0 0 0 1 0 0 1 
allregs.dout.wclk[1].FSMtxportwr.S2_1 0 1 0 0 0 1 
allregs.dout.wclk[1].FSMtxportwr.S2_2 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|sgmii1:sgmii|alttse1:alttse1_inst|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|state
Name state.STM_TYPE_TX_READ state.STM_TYPE_RX_READ state.STM_TYPE_WAIT_CYCLE state.STM_TYPE_END_READ state.STM_TYPE_NEXT_CYCLE state.STM_TYPE_IDLE 
state.STM_TYPE_IDLE 0 0 0 0 0 0 
state.STM_TYPE_NEXT_CYCLE 0 0 0 0 1 1 
state.STM_TYPE_END_READ 0 0 0 1 0 1 
state.STM_TYPE_WAIT_CYCLE 0 0 1 0 0 1 
state.STM_TYPE_RX_READ 0 1 0 0 0 1 
state.STM_TYPE_TX_READ 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|sgmii1:sgmii|alttse1:alttse1_inst|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|state
Name state.STM_TYP_CF_C2D state.STM_TYP_CF_C2C state.STM_TYP_CF_C2B state.STM_TYP_CF_C2A state.STM_TYP_CF_C1D state.STM_TYP_CF_C1C state.STM_TYP_CF_C1B state.STM_TYP_CF_C1A state.STM_TYP_FRM_END3 state.STM_TYP_FRM_DATA_ERR state.STM_TYP_FRM_START_ERR state.STM_TYP_FRM_END2 state.STM_TYP_FRM_END state.STM_TYP_FRM state.STM_TYP_FRM_START state.STM_TYP_IDLE 
state.STM_TYP_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.STM_TYP_FRM_START 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.STM_TYP_FRM 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.STM_TYP_FRM_END 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.STM_TYP_FRM_END2 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.STM_TYP_FRM_START_ERR 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.STM_TYP_FRM_DATA_ERR 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.STM_TYP_FRM_END3 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.STM_TYP_CF_C1A 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C1B 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C1C 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C1D 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C2A 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C2B 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C2C 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_CF_C2D 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|sgmii1:sgmii|alttse1:alttse1_inst|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_sync:U_SYNC|state
Name state.STM_TYP_SYNC_ACQU_4A state.STM_TYP_SYNC_ACQU_3A state.STM_TYP_SYNC_ACQU_2A state.STM_TYP_SYNC_ACQU_4 state.STM_TYP_SYNC_ACQU_3 state.STM_TYP_SYNC_ACQU_2 state.STM_TYP_SYNC_ACQU_1 state.STM_TYP_ACQU_SYNC_2 state.STM_TYP_ACQU_SYNC_1 state.STM_TYP_COMMA_3 state.STM_TYP_COMMA_2 state.STM_TYP_COMMA_1 state.STM_TYP_LOSS_OF_SYNC 
state.STM_TYP_LOSS_OF_SYNC 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.STM_TYP_COMMA_1 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.STM_TYP_COMMA_2 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.STM_TYP_COMMA_3 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.STM_TYP_ACQU_SYNC_1 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.STM_TYP_ACQU_SYNC_2 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_1 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_2 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_3 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_4 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_2A 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_3A 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_SYNC_ACQU_4A 1 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|sgmii1:sgmii|alttse1:alttse1_inst|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|state
Name state.STM_TYP_EARLY_END_EXTEND3 state.STM_TYP_EARLY_END_EXTEND2 state.STM_TYP_EARLY_END_EXTEND1 state.STM_TYP_FRM_END_EXTEND2 state.STM_TYP_FRM_END_EXTEND1 state.STM_TYP_RX_FAULT state.STM_TYP_RX_INVAL state.STM_TYP_AN_CD state.STM_TYP_AN_CC state.STM_TYP_AN_CB state.STM_TYP_EARLY_END state.STM_TYP_FALSE_CAR state.STM_TYP_FRM_END2 state.STM_TYP_FRM_END1 state.STM_TYP_FRM state.STM_TYP_FRM_START state.STM_TYP_RX_K state.STM_TYP_IDLE_D state.STM_TYP_K_WAIT 
state.STM_TYP_K_WAIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.STM_TYP_IDLE_D 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.STM_TYP_RX_K 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.STM_TYP_FRM_START 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.STM_TYP_FRM 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.STM_TYP_FRM_END1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.STM_TYP_FRM_END2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.STM_TYP_FALSE_CAR 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.STM_TYP_EARLY_END 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.STM_TYP_AN_CB 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.STM_TYP_AN_CC 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_AN_CD 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_RX_INVAL 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_RX_FAULT 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_FRM_END_EXTEND1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_FRM_END_EXTEND2 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_EARLY_END_EXTEND1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_EARLY_END_EXTEND2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.STM_TYP_EARLY_END_EXTEND3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|sgmii1:sgmii|alttse1:alttse1_inst|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|state
Name state.STM_TYP_NO_AN_LINK state.STM_TYP_LINK_OK state.STM_TYP_IDLE_DETECT state.STM_TYP_COMPLETE_ACK state.STM_TYP_ACK_DETECT state.STM_TYP_ABILITY_DETECT state.STM_TYP_AUTONEG_RESTART state.STM_TYP_AUTONEG_ENA 
state.STM_TYP_AUTONEG_ENA 0 0 0 0 0 0 0 0 
state.STM_TYP_AUTONEG_RESTART 0 0 0 0 0 0 1 1 
state.STM_TYP_ABILITY_DETECT 0 0 0 0 0 1 0 1 
state.STM_TYP_ACK_DETECT 0 0 0 0 1 0 0 1 
state.STM_TYP_COMPLETE_ACK 0 0 0 1 0 0 0 1 
state.STM_TYP_IDLE_DETECT 0 0 1 0 0 0 0 1 
state.STM_TYP_LINK_OK 0 1 0 0 0 0 0 1 
state.STM_TYP_NO_AN_LINK 1 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|regfile1:rfile|allregs.dout.clk1.FSMmmslave
Name allregs.dout.clk1.FSMmmslave.S3 allregs.dout.clk1.FSMmmslave.S2 allregs.dout.clk1.FSMmmslave.S1 allregs.dout.clk1.FSMmmslave.S0 
allregs.dout.clk1.FSMmmslave.S0 0 0 0 0 
allregs.dout.clk1.FSMmmslave.S1 0 0 1 1 
allregs.dout.clk1.FSMmmslave.S2 0 1 0 1 
allregs.dout.clk1.FSMmmslave.S3 1 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|txrxint:txrx|framegen:fgen|allregs.dout.wclk[2].FSMframegen
Name allregs.dout.wclk[2].FSMframegen.S4 allregs.dout.wclk[2].FSMframegen.S3_1 allregs.dout.wclk[2].FSMframegen.S3 allregs.dout.wclk[2].FSMframegen.S2 allregs.dout.wclk[2].FSMframegen.S1 allregs.dout.wclk[2].FSMframegen.S0 
allregs.dout.wclk[2].FSMframegen.S0 0 0 0 0 0 0 
allregs.dout.wclk[2].FSMframegen.S1 0 0 0 0 1 1 
allregs.dout.wclk[2].FSMframegen.S2 0 0 0 1 0 1 
allregs.dout.wclk[2].FSMframegen.S3 0 0 1 0 0 1 
allregs.dout.wclk[2].FSMframegen.S3_1 0 1 0 0 0 1 
allregs.dout.wclk[2].FSMframegen.S4 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|txrxint:txrx|framegen:fgen|allregs.dout.wclk[1].FSMframegen
Name allregs.dout.wclk[1].FSMframegen.S4 allregs.dout.wclk[1].FSMframegen.S3_1 allregs.dout.wclk[1].FSMframegen.S3 allregs.dout.wclk[1].FSMframegen.S2 allregs.dout.wclk[1].FSMframegen.S1 allregs.dout.wclk[1].FSMframegen.S0 
allregs.dout.wclk[1].FSMframegen.S0 0 0 0 0 0 0 
allregs.dout.wclk[1].FSMframegen.S1 0 0 0 0 1 1 
allregs.dout.wclk[1].FSMframegen.S2 0 0 0 1 0 1 
allregs.dout.wclk[1].FSMframegen.S3 0 0 1 0 0 1 
allregs.dout.wclk[1].FSMframegen.S3_1 0 1 0 0 0 1 
allregs.dout.wclk[1].FSMframegen.S4 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|txrxint:txrx|cmdctrl:ctrl|allregs.dout.clk2.FSMmain
Name allregs.dout.clk2.FSMmain.S99 allregs.dout.clk2.FSMmain.S2 allregs.dout.clk2.FSMmain.S1_1 allregs.dout.clk2.FSMmain.S1 allregs.dout.clk2.FSMmain.S0 
allregs.dout.clk2.FSMmain.S0 0 0 0 0 0 
allregs.dout.clk2.FSMmain.S1 0 0 0 1 1 
allregs.dout.clk2.FSMmain.S1_1 0 0 1 0 1 
allregs.dout.clk2.FSMmain.S2 0 1 0 0 1 
allregs.dout.clk2.FSMmain.S99 1 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxframe1:rxframe|allregs.dout.clk2.FSMrxbufwr
Name allregs.dout.clk2.FSMrxbufwr.S3 allregs.dout.clk2.FSMrxbufwr.S2 allregs.dout.clk2.FSMrxbufwr.S1 allregs.dout.clk2.FSMrxbufwr.S0 
allregs.dout.clk2.FSMrxbufwr.S0 0 0 0 0 
allregs.dout.clk2.FSMrxbufwr.S1 0 0 1 1 
allregs.dout.clk2.FSMrxbufwr.S2 0 1 0 1 
allregs.dout.clk2.FSMrxbufwr.S3 1 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxframe1:rxframe|allregs.dout.clk1.FSMrxbufrd
Name allregs.dout.clk1.FSMrxbufrd.S11_1 allregs.dout.clk1.FSMrxbufrd.S11_0 allregs.dout.clk1.FSMrxbufrd.S10_1 allregs.dout.clk1.FSMrxbufrd.S10_0 allregs.dout.clk1.FSMrxbufrd.S9_3 allregs.dout.clk1.FSMrxbufrd.S9_2 allregs.dout.clk1.FSMrxbufrd.S9_1 allregs.dout.clk1.FSMrxbufrd.S9_0 allregs.dout.clk1.FSMrxbufrd.S8_2 allregs.dout.clk1.FSMrxbufrd.S8_1 allregs.dout.clk1.FSMrxbufrd.S8_0 allregs.dout.clk1.FSMrxbufrd.S7_37 allregs.dout.clk1.FSMrxbufrd.S7_36 allregs.dout.clk1.FSMrxbufrd.S7_35 allregs.dout.clk1.FSMrxbufrd.S7_34 allregs.dout.clk1.FSMrxbufrd.S7_33 allregs.dout.clk1.FSMrxbufrd.S7_32 allregs.dout.clk1.FSMrxbufrd.S7_31 allregs.dout.clk1.FSMrxbufrd.S7_30 allregs.dout.clk1.FSMrxbufrd.S7_29 allregs.dout.clk1.FSMrxbufrd.S7_28 allregs.dout.clk1.FSMrxbufrd.S7_27 allregs.dout.clk1.FSMrxbufrd.S7_26 allregs.dout.clk1.FSMrxbufrd.S7_25 allregs.dout.clk1.FSMrxbufrd.S7_24 allregs.dout.clk1.FSMrxbufrd.S7_23 allregs.dout.clk1.FSMrxbufrd.S7_22 allregs.dout.clk1.FSMrxbufrd.S7_21 allregs.dout.clk1.FSMrxbufrd.S7_20 allregs.dout.clk1.FSMrxbufrd.S7_LOOP1 allregs.dout.clk1.FSMrxbufrd.S7_19 allregs.dout.clk1.FSMrxbufrd.S7_18 allregs.dout.clk1.FSMrxbufrd.S7_17 allregs.dout.clk1.FSMrxbufrd.S7_16 allregs.dout.clk1.FSMrxbufrd.S7_15 allregs.dout.clk1.FSMrxbufrd.S7_14 allregs.dout.clk1.FSMrxbufrd.S7_13 allregs.dout.clk1.FSMrxbufrd.S7_12 allregs.dout.clk1.FSMrxbufrd.S7_11 allregs.dout.clk1.FSMrxbufrd.S7_10 allregs.dout.clk1.FSMrxbufrd.S7_9 allregs.dout.clk1.FSMrxbufrd.S7_8 allregs.dout.clk1.FSMrxbufrd.S7_7 allregs.dout.clk1.FSMrxbufrd.S7_6 allregs.dout.clk1.FSMrxbufrd.S7_5 allregs.dout.clk1.FSMrxbufrd.S7_4 allregs.dout.clk1.FSMrxbufrd.S7_3 allregs.dout.clk1.FSMrxbufrd.S7_2 allregs.dout.clk1.FSMrxbufrd.S7_1 allregs.dout.clk1.FSMrxbufrd.S7_0 allregs.dout.clk1.FSMrxbufrd.S6_1 allregs.dout.clk1.FSMrxbufrd.S6_0 allregs.dout.clk1.FSMrxbufrd.S5_5 allregs.dout.clk1.FSMrxbufrd.S5_4 allregs.dout.clk1.FSMrxbufrd.S5_3 allregs.dout.clk1.FSMrxbufrd.S5_2 allregs.dout.clk1.FSMrxbufrd.S5_1 allregs.dout.clk1.FSMrxbufrd.S5_0 allregs.dout.clk1.FSMrxbufrd.S4_5 allregs.dout.clk1.FSMrxbufrd.S4_4 allregs.dout.clk1.FSMrxbufrd.S4_3 allregs.dout.clk1.FSMrxbufrd.S4_2 allregs.dout.clk1.FSMrxbufrd.S4_1 allregs.dout.clk1.FSMrxbufrd.S4_0 allregs.dout.clk1.FSMrxbufrd.S3 allregs.dout.clk1.FSMrxbufrd.S2_1 allregs.dout.clk1.FSMrxbufrd.S2 allregs.dout.clk1.FSMrxbufrd.S1 allregs.dout.clk1.FSMrxbufrd.S0 
allregs.dout.clk1.FSMrxbufrd.S0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
allregs.dout.clk1.FSMrxbufrd.S1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
allregs.dout.clk1.FSMrxbufrd.S2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
allregs.dout.clk1.FSMrxbufrd.S2_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S4_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S5_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S6_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S6_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_LOOP1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_27 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_33 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_34 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_35 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_36 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S7_37 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S8_0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S8_1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S8_2 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S9_0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S9_1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S9_2 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S9_3 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S10_0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S10_1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S11_0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk1.FSMrxbufrd.S11_1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txframe1:txframe|allregs.dout.clk2.FSMmaclutwrite
Name allregs.dout.clk2.FSMmaclutwrite.S2 allregs.dout.clk2.FSMmaclutwrite.S1 allregs.dout.clk2.FSMmaclutwrite.S0 
allregs.dout.clk2.FSMmaclutwrite.S0 0 0 0 
allregs.dout.clk2.FSMmaclutwrite.S1 0 1 1 
allregs.dout.clk2.FSMmaclutwrite.S2 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txframe1:txframe|allregs.dout.clk2.FSMtxframe
Name allregs.dout.clk2.FSMtxframe.S13_1 allregs.dout.clk2.FSMtxframe.S13_0 allregs.dout.clk2.FSMtxframe.S12_1 allregs.dout.clk2.FSMtxframe.S12_0 allregs.dout.clk2.FSMtxframe.S11_1 allregs.dout.clk2.FSMtxframe.S11_0 allregs.dout.clk2.FSMtxframe.S10_5 allregs.dout.clk2.FSMtxframe.S10_4 allregs.dout.clk2.FSMtxframe.S10_3 allregs.dout.clk2.FSMtxframe.S10_2 allregs.dout.clk2.FSMtxframe.S10_1 allregs.dout.clk2.FSMtxframe.S10_0 allregs.dout.clk2.FSMtxframe.S9 allregs.dout.clk2.FSMtxframe.S8_4 allregs.dout.clk2.FSMtxframe.S8_3 allregs.dout.clk2.FSMtxframe.S8_2 allregs.dout.clk2.FSMtxframe.S8_1 allregs.dout.clk2.FSMtxframe.S8_0 allregs.dout.clk2.FSMtxframe.S7_1 allregs.dout.clk2.FSMtxframe.S7_0 allregs.dout.clk2.FSMtxframe.S6_11 allregs.dout.clk2.FSMtxframe.S6_10 allregs.dout.clk2.FSMtxframe.S6_9 allregs.dout.clk2.FSMtxframe.S6_8 allregs.dout.clk2.FSMtxframe.S6_7 allregs.dout.clk2.FSMtxframe.S6_6 allregs.dout.clk2.FSMtxframe.S6_5 allregs.dout.clk2.FSMtxframe.S6_4 allregs.dout.clk2.FSMtxframe.S6_3 allregs.dout.clk2.FSMtxframe.S6_2 allregs.dout.clk2.FSMtxframe.UDP_7 allregs.dout.clk2.FSMtxframe.UDP_6 allregs.dout.clk2.FSMtxframe.UDP_5 allregs.dout.clk2.FSMtxframe.UDP_4 allregs.dout.clk2.FSMtxframe.UDP_3 allregs.dout.clk2.FSMtxframe.UDP_2 allregs.dout.clk2.FSMtxframe.UDP_1 allregs.dout.clk2.FSMtxframe.UDP_0 allregs.dout.clk2.FSMtxframe.IP_19 allregs.dout.clk2.FSMtxframe.IP_18 allregs.dout.clk2.FSMtxframe.IP_17 allregs.dout.clk2.FSMtxframe.IP_16 allregs.dout.clk2.FSMtxframe.IP_15 allregs.dout.clk2.FSMtxframe.IP_14 allregs.dout.clk2.FSMtxframe.IP_13 allregs.dout.clk2.FSMtxframe.IP_12 allregs.dout.clk2.FSMtxframe.IP_11 allregs.dout.clk2.FSMtxframe.IP_10 allregs.dout.clk2.FSMtxframe.IP_9 allregs.dout.clk2.FSMtxframe.IP_8 allregs.dout.clk2.FSMtxframe.IP_7 allregs.dout.clk2.FSMtxframe.IP_6 allregs.dout.clk2.FSMtxframe.IP_5 allregs.dout.clk2.FSMtxframe.IP_4 allregs.dout.clk2.FSMtxframe.IP_3 allregs.dout.clk2.FSMtxframe.IP_2 allregs.dout.clk2.FSMtxframe.IP_1 allregs.dout.clk2.FSMtxframe.IP_0 allregs.dout.clk2.FSMtxframe.S6_1 allregs.dout.clk2.FSMtxframe.S6_0 allregs.dout.clk2.FSMtxframe.S5_5 allregs.dout.clk2.FSMtxframe.S5_4 allregs.dout.clk2.FSMtxframe.S5_3 allregs.dout.clk2.FSMtxframe.S5_2 allregs.dout.clk2.FSMtxframe.S5_1 allregs.dout.clk2.FSMtxframe.S5_0 allregs.dout.clk2.FSMtxframe.S4_5 allregs.dout.clk2.FSMtxframe.S4_4 allregs.dout.clk2.FSMtxframe.S4_3 allregs.dout.clk2.FSMtxframe.S4_2 allregs.dout.clk2.FSMtxframe.S4_1 allregs.dout.clk2.FSMtxframe.S4_0 allregs.dout.clk2.FSMtxframe.S3_1 allregs.dout.clk2.FSMtxframe.S3_0 allregs.dout.clk2.FSMtxframe.S2_3 allregs.dout.clk2.FSMtxframe.S2_2 allregs.dout.clk2.FSMtxframe.S2_1 allregs.dout.clk2.FSMtxframe.S2_0 allregs.dout.clk2.FSMtxframe.S1 allregs.dout.clk2.FSMtxframe.S0 
allregs.dout.clk2.FSMtxframe.S0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
allregs.dout.clk2.FSMtxframe.S1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
allregs.dout.clk2.FSMtxframe.S2_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
allregs.dout.clk2.FSMtxframe.S2_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
allregs.dout.clk2.FSMtxframe.S2_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S2_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S3_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S3_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S4_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S5_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.IP_19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.UDP_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S6_11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S7_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S7_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S8_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S8_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S8_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S8_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S8_4 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S9 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_2 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_3 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_4 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S10_5 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S11_0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S11_1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S12_0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S12_1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S13_0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframe.S13_1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txframe1:txframe|allregs.dout.clk2.FSMtxframectrl
Name allregs.dout.clk2.FSMtxframectrl.S4 allregs.dout.clk2.FSMtxframectrl.S3 allregs.dout.clk2.FSMtxframectrl.S2 allregs.dout.clk2.FSMtxframectrl.S1_4 allregs.dout.clk2.FSMtxframectrl.S1_3 allregs.dout.clk2.FSMtxframectrl.S1_2 allregs.dout.clk2.FSMtxframectrl.S1_1 allregs.dout.clk2.FSMtxframectrl.S1_0 allregs.dout.clk2.FSMtxframectrl.S0 
allregs.dout.clk2.FSMtxframectrl.S0 0 0 0 0 0 0 0 0 0 
allregs.dout.clk2.FSMtxframectrl.S1_0 0 0 0 0 0 0 0 1 1 
allregs.dout.clk2.FSMtxframectrl.S1_1 0 0 0 0 0 0 1 0 1 
allregs.dout.clk2.FSMtxframectrl.S1_2 0 0 0 0 0 1 0 0 1 
allregs.dout.clk2.FSMtxframectrl.S1_3 0 0 0 0 1 0 0 0 1 
allregs.dout.clk2.FSMtxframectrl.S1_4 0 0 0 1 0 0 0 0 1 
allregs.dout.clk2.FSMtxframectrl.S2 0 0 1 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframectrl.S3 0 1 0 0 0 0 0 0 1 
allregs.dout.clk2.FSMtxframectrl.S4 1 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txframe1:txframe|maclut:mlut|allregs.dout.clk.FSMmaclutwrite
Name allregs.dout.clk.FSMmaclutwrite.S2 allregs.dout.clk.FSMmaclutwrite.S1 allregs.dout.clk.FSMmaclutwrite.S0 
allregs.dout.clk.FSMmaclutwrite.S0 0 0 0 
allregs.dout.clk.FSMmaclutwrite.S1 0 1 1 
allregs.dout.clk.FSMmaclutwrite.S2 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.clk2.FSMrxportwr[2]
Name allregs.dout.clk2.FSMrxportwr[2].S4 allregs.dout.clk2.FSMrxportwr[2].S2_0 allregs.dout.clk2.FSMrxportwr[2].S1_2 allregs.dout.clk2.FSMrxportwr[2].S1_1 allregs.dout.clk2.FSMrxportwr[2].S1 allregs.dout.clk2.FSMrxportwr[2].S0 
allregs.dout.clk2.FSMrxportwr[2].S0 0 0 0 0 0 0 
allregs.dout.clk2.FSMrxportwr[2].S1 0 0 0 0 1 1 
allregs.dout.clk2.FSMrxportwr[2].S1_1 0 0 0 1 0 1 
allregs.dout.clk2.FSMrxportwr[2].S1_2 0 0 1 0 0 1 
allregs.dout.clk2.FSMrxportwr[2].S2_0 0 1 0 0 0 1 
allregs.dout.clk2.FSMrxportwr[2].S4 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.clk2.FSMrxportwr[1]
Name allregs.dout.clk2.FSMrxportwr[1].S4 allregs.dout.clk2.FSMrxportwr[1].S2_0 allregs.dout.clk2.FSMrxportwr[1].S1_2 allregs.dout.clk2.FSMrxportwr[1].S1_1 allregs.dout.clk2.FSMrxportwr[1].S1 allregs.dout.clk2.FSMrxportwr[1].S0 
allregs.dout.clk2.FSMrxportwr[1].S0 0 0 0 0 0 0 
allregs.dout.clk2.FSMrxportwr[1].S1 0 0 0 0 1 1 
allregs.dout.clk2.FSMrxportwr[1].S1_1 0 0 0 1 0 1 
allregs.dout.clk2.FSMrxportwr[1].S1_2 0 0 1 0 0 1 
allregs.dout.clk2.FSMrxportwr[1].S2_0 0 1 0 0 0 1 
allregs.dout.clk2.FSMrxportwr[1].S4 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.clk2.FSMrxportwrena[2]
Name allregs.dout.clk2.FSMrxportwrena[2].S1_1 allregs.dout.clk2.FSMrxportwrena[2].S1_0 allregs.dout.clk2.FSMrxportwrena[2].S0 
allregs.dout.clk2.FSMrxportwrena[2].S0 0 0 0 
allregs.dout.clk2.FSMrxportwrena[2].S1_0 0 1 1 
allregs.dout.clk2.FSMrxportwrena[2].S1_1 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.clk2.FSMrxportwrena[1]
Name allregs.dout.clk2.FSMrxportwrena[1].S1_1 allregs.dout.clk2.FSMrxportwrena[1].S1_0 allregs.dout.clk2.FSMrxportwrena[1].S0 
allregs.dout.clk2.FSMrxportwrena[1].S0 0 0 0 
allregs.dout.clk2.FSMrxportwrena[1].S1_0 0 1 1 
allregs.dout.clk2.FSMrxportwrena[1].S1_1 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.rclk[2].FSMrxportrd
Name allregs.dout.rclk[2].FSMrxportrd.S3 allregs.dout.rclk[2].FSMrxportrd.S2_2 allregs.dout.rclk[2].FSMrxportrd.S2_1 allregs.dout.rclk[2].FSMrxportrd.S2_0 allregs.dout.rclk[2].FSMrxportrd.S1_3 allregs.dout.rclk[2].FSMrxportrd.S1_2 allregs.dout.rclk[2].FSMrxportrd.S1_1 allregs.dout.rclk[2].FSMrxportrd.S1 allregs.dout.rclk[2].FSMrxportrd.S0 
allregs.dout.rclk[2].FSMrxportrd.S0 0 0 0 0 0 0 0 0 0 
allregs.dout.rclk[2].FSMrxportrd.S1 0 0 0 0 0 0 0 1 1 
allregs.dout.rclk[2].FSMrxportrd.S1_1 0 0 0 0 0 0 1 0 1 
allregs.dout.rclk[2].FSMrxportrd.S1_2 0 0 0 0 0 1 0 0 1 
allregs.dout.rclk[2].FSMrxportrd.S1_3 0 0 0 0 1 0 0 0 1 
allregs.dout.rclk[2].FSMrxportrd.S2_0 0 0 0 1 0 0 0 0 1 
allregs.dout.rclk[2].FSMrxportrd.S2_1 0 0 1 0 0 0 0 0 1 
allregs.dout.rclk[2].FSMrxportrd.S2_2 0 1 0 0 0 0 0 0 1 
allregs.dout.rclk[2].FSMrxportrd.S3 1 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|allregs.dout.rclk[1].FSMrxportrd
Name allregs.dout.rclk[1].FSMrxportrd.S3 allregs.dout.rclk[1].FSMrxportrd.S2_2 allregs.dout.rclk[1].FSMrxportrd.S2_1 allregs.dout.rclk[1].FSMrxportrd.S2_0 allregs.dout.rclk[1].FSMrxportrd.S1_3 allregs.dout.rclk[1].FSMrxportrd.S1_2 allregs.dout.rclk[1].FSMrxportrd.S1_1 allregs.dout.rclk[1].FSMrxportrd.S1 allregs.dout.rclk[1].FSMrxportrd.S0 
allregs.dout.rclk[1].FSMrxportrd.S0 0 0 0 0 0 0 0 0 0 
allregs.dout.rclk[1].FSMrxportrd.S1 0 0 0 0 0 0 0 1 1 
allregs.dout.rclk[1].FSMrxportrd.S1_1 0 0 0 0 0 0 1 0 1 
allregs.dout.rclk[1].FSMrxportrd.S1_2 0 0 0 0 0 1 0 0 1 
allregs.dout.rclk[1].FSMrxportrd.S1_3 0 0 0 0 1 0 0 0 1 
allregs.dout.rclk[1].FSMrxportrd.S2_0 0 0 0 1 0 0 0 0 1 
allregs.dout.rclk[1].FSMrxportrd.S2_1 0 0 1 0 0 0 0 0 1 
allregs.dout.rclk[1].FSMrxportrd.S2_2 0 1 0 0 0 0 0 0 1 
allregs.dout.rclk[1].FSMrxportrd.S3 1 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.clk2.FSMtxscheduler
Name allregs.dout.clk2.FSMtxscheduler.S2 allregs.dout.clk2.FSMtxscheduler.S1_1 allregs.dout.clk2.FSMtxscheduler.S1_0 allregs.dout.clk2.FSMtxscheduler.S1 allregs.dout.clk2.FSMtxscheduler.S0 
allregs.dout.clk2.FSMtxscheduler.S0 0 0 0 0 0 
allregs.dout.clk2.FSMtxscheduler.S1 0 0 0 1 1 
allregs.dout.clk2.FSMtxscheduler.S1_0 0 0 1 0 1 
allregs.dout.clk2.FSMtxscheduler.S1_1 0 1 0 0 1 
allregs.dout.clk2.FSMtxscheduler.S2 1 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.clk2.FSMtxportrd[2]
Name allregs.dout.clk2.FSMtxportrd[2].S4 allregs.dout.clk2.FSMtxportrd[2].S3 allregs.dout.clk2.FSMtxportrd[2].S2 allregs.dout.clk2.FSMtxportrd[2].S1 allregs.dout.clk2.FSMtxportrd[2].S0 
allregs.dout.clk2.FSMtxportrd[2].S0 0 0 0 0 0 
allregs.dout.clk2.FSMtxportrd[2].S1 0 0 0 1 1 
allregs.dout.clk2.FSMtxportrd[2].S2 0 0 1 0 1 
allregs.dout.clk2.FSMtxportrd[2].S3 0 1 0 0 1 
allregs.dout.clk2.FSMtxportrd[2].S4 1 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.clk2.FSMtxportrd[1]
Name allregs.dout.clk2.FSMtxportrd[1].S4 allregs.dout.clk2.FSMtxportrd[1].S3 allregs.dout.clk2.FSMtxportrd[1].S2 allregs.dout.clk2.FSMtxportrd[1].S1 allregs.dout.clk2.FSMtxportrd[1].S0 
allregs.dout.clk2.FSMtxportrd[1].S0 0 0 0 0 0 
allregs.dout.clk2.FSMtxportrd[1].S1 0 0 0 1 1 
allregs.dout.clk2.FSMtxportrd[1].S2 0 0 1 0 1 
allregs.dout.clk2.FSMtxportrd[1].S3 0 1 0 0 1 
allregs.dout.clk2.FSMtxportrd[1].S4 1 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.clk2.FSMtxportrdena[2]
Name allregs.dout.clk2.FSMtxportrdena[2].S1_1 allregs.dout.clk2.FSMtxportrdena[2].S1_0 allregs.dout.clk2.FSMtxportrdena[2].S0 
allregs.dout.clk2.FSMtxportrdena[2].S0 0 0 0 
allregs.dout.clk2.FSMtxportrdena[2].S1_0 0 1 1 
allregs.dout.clk2.FSMtxportrdena[2].S1_1 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.clk2.FSMtxportrdena[1]
Name allregs.dout.clk2.FSMtxportrdena[1].S1_1 allregs.dout.clk2.FSMtxportrdena[1].S1_0 allregs.dout.clk2.FSMtxportrdena[1].S0 
allregs.dout.clk2.FSMtxportrdena[1].S0 0 0 0 
allregs.dout.clk2.FSMtxportrdena[1].S1_0 0 1 1 
allregs.dout.clk2.FSMtxportrdena[1].S1_1 1 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.wclk[2].FSMtxportwr
Name allregs.dout.wclk[2].FSMtxportwr.S2_2 allregs.dout.wclk[2].FSMtxportwr.S2_1 allregs.dout.wclk[2].FSMtxportwr.S2_0 allregs.dout.wclk[2].FSMtxportwr.S1_1 allregs.dout.wclk[2].FSMtxportwr.S1 allregs.dout.wclk[2].FSMtxportwr.S0 
allregs.dout.wclk[2].FSMtxportwr.S0 0 0 0 0 0 0 
allregs.dout.wclk[2].FSMtxportwr.S1 0 0 0 0 1 1 
allregs.dout.wclk[2].FSMtxportwr.S1_1 0 0 0 1 0 1 
allregs.dout.wclk[2].FSMtxportwr.S2_0 0 0 1 0 0 1 
allregs.dout.wclk[2].FSMtxportwr.S2_1 0 1 0 0 0 1 
allregs.dout.wclk[2].FSMtxportwr.S2_2 1 0 0 0 0 1 

State Machine - |TestBench_LS|Controller:c0|ethlink:ethlink_inst|mac_sgmii:\MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|allregs.dout.wclk[1].FSMtxportwr
Name allregs.dout.wclk[1].FSMtxportwr.S2_2 allregs.dout.wclk[1].FSMtxportwr.S2_1 allregs.dout.wclk[1].FSMtxportwr.S2_0 allregs.dout.wclk[1].FSMtxportwr.S1_1 allregs.dout.wclk[1].FSMtxportwr.S1 allregs.dout.wclk[1].FSMtxportwr.S0 
allregs.dout.wclk[1].FSMtxportwr.S0 0 0 0 0 0 0 
allregs.dout.wclk[1].FSMtxportwr.S1 0 0 0 0 1 1 
allregs.dout.wclk[1].FSMtxportwr.S1_1 0 0 0 1 0 1 
allregs.dout.wclk[1].FSMtxportwr.S2_0 0 0 1 0 0 1 
allregs.dout.wclk[1].FSMtxportwr.S2_1 0 1 0 0 0 1 
allregs.dout.wclk[1].FSMtxportwr.S2_2 1 0 0 0 0 1 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_nios_cpu:nios_cpu|testbench_ls_nios_cpu_cpu:cpu|A_mul_cell_result_sel
Name A_mul_cell_result_sel.00 A_mul_cell_result_sel.10 A_mul_cell_result_sel.01 
A_mul_cell_result_sel.00 0 0 0 
A_mul_cell_result_sel.01 1 0 1 
A_mul_cell_result_sel.10 1 1 0 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_nios_cpu:nios_cpu|testbench_ls_nios_cpu_cpu:cpu|testbench_ls_nios_cpu_cpu_nios2_oci:the_testbench_ls_nios_cpu_cpu_nios2_oci|testbench_ls_nios_cpu_cpu_debug_slave_wrapper:the_testbench_ls_nios_cpu_cpu_debug_slave_wrapper|testbench_ls_nios_cpu_cpu_debug_slave_tck:the_testbench_ls_nios_cpu_cpu_debug_slave_tck|DRsize
Name DRsize.101 DRsize.100 DRsize.011 DRsize.010 DRsize.001 DRsize.000 
DRsize.000 0 0 0 0 0 0 
DRsize.001 0 0 0 0 1 1 
DRsize.010 0 0 0 1 0 1 
DRsize.011 0 0 1 0 0 1 
DRsize.100 0 1 0 0 0 1 
DRsize.101 1 0 0 0 0 1 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_ddr2_ram:ddr2_ram_1|testbench_ls_ddr2_ram_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|ecc_state_sm
Name ecc_state_sm.FULL_RD ecc_state_sm.0100 ecc_state_sm.FULL_WR ecc_state_sm.PARWR_WR ecc_state_sm.0001 ecc_state_sm.IDLE ecc_state_sm.CORRECT_WR 
ecc_state_sm.IDLE 0 0 0 0 0 0 0 
ecc_state_sm.0001 0 0 0 0 1 1 0 
ecc_state_sm.PARWR_WR 0 0 0 1 0 1 0 
ecc_state_sm.FULL_WR 0 0 1 0 0 1 0 
ecc_state_sm.0100 0 1 0 0 0 1 0 
ecc_state_sm.FULL_RD 1 0 0 0 0 1 0 
ecc_state_sm.CORRECT_WR 0 0 0 0 0 1 1 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_ddr2_ram:ddr2_ram_1|testbench_ls_ddr2_ram_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
Name state.READ_SEND_WAIT state.READ_SEND_ISSUE state.READ_DATA_WAIT state.READ_CMD_WAIT state.READ_ASSERT state.RETURN_PACKET state.WRITE_WAIT state.GET_WRITE_DATA state.GET_ADDR4 state.GET_ADDR3 state.GET_ADDR2 state.GET_ADDR1 state.GET_SIZE2 state.GET_SIZE1 state.GET_EXTRA state.0000 
state.0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.GET_EXTRA 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.GET_SIZE1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.GET_SIZE2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.GET_ADDR1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.GET_ADDR2 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.GET_ADDR3 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.GET_ADDR4 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.GET_WRITE_DATA 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.WRITE_WAIT 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.RETURN_PACKET 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.READ_ASSERT 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.READ_CMD_WAIT 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_DATA_WAIT 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_ISSUE 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_WAIT 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_ddr2_ram:ddr2_ram_1|testbench_ls_ddr2_ram_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
Name read_state.ST_HEADER read_state.ST_READ_DATA read_state.ST_PADDED 
read_state.ST_HEADER 0 0 0 
read_state.ST_PADDED 1 0 1 
read_state.ST_READ_DATA 1 1 0 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_ddr2_ram:ddr2_ram_1|testbench_ls_ddr2_ram_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
Name write_state.ST_WRITE_DATA write_state.ST_HEADER_2 write_state.ST_HEADER_1 write_state.ST_BYPASS 
write_state.ST_BYPASS 0 0 0 0 
write_state.ST_HEADER_1 0 0 1 1 
write_state.ST_HEADER_2 0 1 0 1 
write_state.ST_WRITE_DATA 1 0 0 1 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_ddr2_ram:ddr2_ram_1|testbench_ls_ddr2_ram_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state
Name state.STATE_RW_REFRESH state.STATE_RW_DONE state.STATE_RW_EXEC state.STATE_RW_IDLE state.STATE_RW_RESTORE 
state.STATE_RW_IDLE 0 0 0 0 0 
state.STATE_RW_EXEC 0 0 1 1 0 
state.STATE_RW_DONE 0 1 0 1 0 
state.STATE_RW_REFRESH 1 0 0 1 0 
state.STATE_RW_RESTORE 0 0 0 1 1 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_ddr2_ram:ddr2_ram_1|testbench_ls_ddr2_ram_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|state
Name state.RW_MGR_STATE_DONE state.RW_MGR_STATE_READING state.RW_MGR_STATE_RUNNING state.RW_MGR_STATE_IDLE 
state.RW_MGR_STATE_IDLE 0 0 0 0 
state.RW_MGR_STATE_RUNNING 0 0 1 1 
state.RW_MGR_STATE_READING 0 1 0 1 
state.RW_MGR_STATE_DONE 1 0 0 1 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_ddr2_ram:ddr2_ram_1|testbench_ls_ddr2_ram_s0:s0|sequencer_data_mgr:sequencer_data_mgr_inst|state_avl_curr
Name state_avl_curr.STATE_AVL_DONE 
state_avl_curr.STATE_AVL_IDLE 0 
state_avl_curr.STATE_AVL_DONE 1 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_ddr2_ram:ddr2_ram_1|testbench_ls_ddr2_ram_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_phy_curr
Name state_phy_curr.STATE_PHY_DONE 
state_phy_curr.STATE_PHY_IDLE 0 
state_phy_curr.STATE_PHY_DONE 1 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_ddr2_ram:ddr2_ram_1|testbench_ls_ddr2_ram_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_avl_curr
Name state_avl_curr.STATE_AVL_IDLE state_avl_curr.STATE_AVL_DONE state_avl_curr.STATE_AVL_EXEC 
state_avl_curr.STATE_AVL_IDLE 0 0 0 
state_avl_curr.STATE_AVL_EXEC 1 0 1 
state_avl_curr.STATE_AVL_DONE 1 1 0 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_ddr2_ram:ddr2_ram_1|testbench_ls_ddr2_ram_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state
Name state.READ4 state.READ3 state.READ2 state.WRITE2 state.IDLE state.INIT 
state.INIT 0 0 0 0 0 0 
state.IDLE 0 0 0 0 1 1 
state.WRITE2 0 0 0 1 0 1 
state.READ2 0 0 1 0 0 1 
state.READ3 0 1 0 0 0 1 
state.READ4 1 0 0 0 0 1 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_ddr2_ram:ddr2_ram_1|testbench_ls_ddr2_ram_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr
Name scc_state_curr.STATE_SCC_IDLE scc_state_curr.STATE_SCC_DONE scc_state_curr.STATE_SCC_LOAD 
scc_state_curr.STATE_SCC_IDLE 0 0 0 
scc_state_curr.STATE_SCC_LOAD 1 0 1 
scc_state_curr.STATE_SCC_DONE 1 1 0 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_ddr2_ram:ddr2_ram|testbench_ls_ddr2_ram_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|ecc_state_sm
Name ecc_state_sm.FULL_RD ecc_state_sm.0100 ecc_state_sm.FULL_WR ecc_state_sm.PARWR_WR ecc_state_sm.0001 ecc_state_sm.IDLE ecc_state_sm.CORRECT_WR 
ecc_state_sm.IDLE 0 0 0 0 0 0 0 
ecc_state_sm.0001 0 0 0 0 1 1 0 
ecc_state_sm.PARWR_WR 0 0 0 1 0 1 0 
ecc_state_sm.FULL_WR 0 0 1 0 0 1 0 
ecc_state_sm.0100 0 1 0 0 0 1 0 
ecc_state_sm.FULL_RD 1 0 0 0 0 1 0 
ecc_state_sm.CORRECT_WR 0 0 0 0 0 1 1 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_ddr2_ram:ddr2_ram|testbench_ls_ddr2_ram_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
Name state.READ_SEND_WAIT state.READ_SEND_ISSUE state.READ_DATA_WAIT state.READ_CMD_WAIT state.READ_ASSERT state.RETURN_PACKET state.WRITE_WAIT state.GET_WRITE_DATA state.GET_ADDR4 state.GET_ADDR3 state.GET_ADDR2 state.GET_ADDR1 state.GET_SIZE2 state.GET_SIZE1 state.GET_EXTRA state.0000 
state.0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.GET_EXTRA 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.GET_SIZE1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.GET_SIZE2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.GET_ADDR1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.GET_ADDR2 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.GET_ADDR3 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.GET_ADDR4 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.GET_WRITE_DATA 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.WRITE_WAIT 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.RETURN_PACKET 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.READ_ASSERT 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.READ_CMD_WAIT 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_DATA_WAIT 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_ISSUE 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_WAIT 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_ddr2_ram:ddr2_ram|testbench_ls_ddr2_ram_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
Name read_state.ST_HEADER read_state.ST_READ_DATA read_state.ST_PADDED 
read_state.ST_HEADER 0 0 0 
read_state.ST_PADDED 1 0 1 
read_state.ST_READ_DATA 1 1 0 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_ddr2_ram:ddr2_ram|testbench_ls_ddr2_ram_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
Name write_state.ST_WRITE_DATA write_state.ST_HEADER_2 write_state.ST_HEADER_1 write_state.ST_BYPASS 
write_state.ST_BYPASS 0 0 0 0 
write_state.ST_HEADER_1 0 0 1 1 
write_state.ST_HEADER_2 0 1 0 1 
write_state.ST_WRITE_DATA 1 0 0 1 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_ddr2_ram:ddr2_ram|testbench_ls_ddr2_ram_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state
Name state.STATE_RW_REFRESH state.STATE_RW_DONE state.STATE_RW_EXEC state.STATE_RW_IDLE state.STATE_RW_RESTORE 
state.STATE_RW_IDLE 0 0 0 0 0 
state.STATE_RW_EXEC 0 0 1 1 0 
state.STATE_RW_DONE 0 1 0 1 0 
state.STATE_RW_REFRESH 1 0 0 1 0 
state.STATE_RW_RESTORE 0 0 0 1 1 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_ddr2_ram:ddr2_ram|testbench_ls_ddr2_ram_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|state
Name state.RW_MGR_STATE_DONE state.RW_MGR_STATE_READING state.RW_MGR_STATE_RUNNING state.RW_MGR_STATE_IDLE 
state.RW_MGR_STATE_IDLE 0 0 0 0 
state.RW_MGR_STATE_RUNNING 0 0 1 1 
state.RW_MGR_STATE_READING 0 1 0 1 
state.RW_MGR_STATE_DONE 1 0 0 1 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_ddr2_ram:ddr2_ram|testbench_ls_ddr2_ram_s0:s0|sequencer_data_mgr:sequencer_data_mgr_inst|state_avl_curr
Name state_avl_curr.STATE_AVL_DONE 
state_avl_curr.STATE_AVL_IDLE 0 
state_avl_curr.STATE_AVL_DONE 1 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_ddr2_ram:ddr2_ram|testbench_ls_ddr2_ram_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_phy_curr
Name state_phy_curr.STATE_PHY_DONE 
state_phy_curr.STATE_PHY_IDLE 0 
state_phy_curr.STATE_PHY_DONE 1 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_ddr2_ram:ddr2_ram|testbench_ls_ddr2_ram_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_avl_curr
Name state_avl_curr.STATE_AVL_IDLE state_avl_curr.STATE_AVL_DONE state_avl_curr.STATE_AVL_EXEC 
state_avl_curr.STATE_AVL_IDLE 0 0 0 
state_avl_curr.STATE_AVL_EXEC 1 0 1 
state_avl_curr.STATE_AVL_DONE 1 1 0 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_ddr2_ram:ddr2_ram|testbench_ls_ddr2_ram_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state
Name state.READ4 state.READ3 state.READ2 state.WRITE2 state.IDLE state.INIT 
state.INIT 0 0 0 0 0 0 
state.IDLE 0 0 0 0 1 1 
state.WRITE2 0 0 0 1 0 1 
state.READ2 0 0 1 0 0 1 
state.READ3 0 1 0 0 0 1 
state.READ4 1 0 0 0 0 1 

State Machine - |TestBench_LS|testbench_ls:u0|testbench_ls_ddr2_ram:ddr2_ram|testbench_ls_ddr2_ram_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr
Name scc_state_curr.STATE_SCC_IDLE scc_state_curr.STATE_SCC_DONE scc_state_curr.STATE_SCC_LOAD 
scc_state_curr.STATE_SCC_IDLE 0 0 0 
scc_state_curr.STATE_SCC_LOAD 1 0 1 
scc_state_curr.STATE_SCC_DONE 1 1 0 

State Machine - |TestBench_LS|SOBEOBDispatcher:SOBEOBDispatcher0|state
Name state.eob state.run state.sob state.idle 
state.idle 0 0 0 0 
state.sob 0 0 1 1 
state.run 0 1 0 1 
state.eob 1 0 0 1 
