Skipping final_memory.syn.v, seems like a file meant for synthesis
Skipping memc.syn.v, seems like a file meant for synthesis
Skipping memv.syn.v, seems like a file meant for synthesis
-------------------------------------------------
Step: 1
Compiling the following verilog files: cache.v clkrst.v dff.v final_memory.v four_bank_mem.v memc.v mem_system_hier.v mem_system_perfbench.v mem_system_randbench.v mem_system_ref.v mem_system.v memv.v replacement.v victimway.v 
Top module: mem_system_randbench
Compilation log in wsrun.log
Executing rm -rf __work dump.wlf dump.vcd diff.trace diff.ptrace archsim.trace archsim.ptrace verilogsim.trace verilogsim.ptrace
Executing vlib __work
** Error: (vlib-35) Failed to create directory "__work".
File exists. (errno = EEXIST)
Executing vlog +define+RANDSEED=3 -work __work cache.v clkrst.v dff.v final_memory.v four_bank_mem.v memc.v mem_system_hier.v mem_system_perfbench.v mem_system_randbench.v mem_system_ref.v mem_system.v memv.v replacement.v victimway.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 19:53:19 on Apr 22,2023
vlog "+define+RANDSEED=3" -work __work cache.v clkrst.v dff.v final_memory.v four_bank_mem.v memc.v mem_system_hier.v mem_system_perfbench.v mem_system_randbench.v mem_system_ref.v mem_system.v memv.v replacement.v victimway.v 
-- Compiling module cache
-- Compiling module clkrst
-- Compiling module dff
-- Compiling module final_memory
-- Compiling module four_bank_mem
-- Compiling module memc
-- Compiling module mem_system_hier
-- Compiling module mem_system_perfbench
-- Compiling module mem_system_randbench
-- Compiling module mem_system_ref
-- Compiling module mem_system
-- Compiling module memv
-- Compiling module replacement
-- Compiling module victimway

Top level modules:
	mem_system_perfbench
	mem_system_randbench
	replacement
	victimway
End time: 19:53:22 on Apr 22,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.7c

# vsim -c mem_system_randbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:53:22 on Apr 22,2023
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-70-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.mem_system_randbench
# Loading __work.mem_system_hier
# Loading __work.clkrst
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.mem_system_ref
# log -howmany -rec /* 
# 1569
#  run -all
Skipping final_memory.syn.v, seems like a file meant for synthesis
Skipping memc.syn.v, seems like a file meant for synthesis
Skipping memv.syn.v, seems like a file meant for synthesis
-------------------------------------------------
Step: 1
Compiling the following verilog files: cache.v clkrst.v dff.v final_memory.v four_bank_mem.v memc.v mem_system_hier.v mem_system_perfbench.v mem_system_randbench.v mem_system_ref.v mem_system.v memv.v replacement.v victimway.v 
Top module: mem_system_randbench
Compilation log in wsrun.log
Executing rm -rf __work dump.wlf dump.vcd diff.trace diff.ptrace archsim.trace archsim.ptrace verilogsim.trace verilogsim.ptrace
Executing vlib __work
** Error: (vlib-35) Failed to create directory "__work".
File exists. (errno = EEXIST)
Executing vlog +define+RANDSEED=3 -work __work cache.v clkrst.v dff.v final_memory.v four_bank_mem.v memc.v mem_system_hier.v mem_system_perfbench.v mem_system_randbench.v mem_system_ref.v mem_system.v memv.v replacement.v victimway.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 19:53:34 on Apr 22,2023
vlog "+define+RANDSEED=3" -work __work cache.v clkrst.v dff.v 