
BMP180.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b44  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000180  08006c08  08006c08  00007c08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d88  08006d88  00008070  2**0
                  CONTENTS
  4 .ARM          00000000  08006d88  08006d88  00008070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006d88  08006d88  00008070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d88  08006d88  00007d88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006d8c  08006d8c  00007d8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08006d90  00008000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000270  20000070  08006e00  00008070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002e0  08006e00  000082e0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00008070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d7e9  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002040  00000000  00000000  00015881  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab0  00000000  00000000  000178c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000856  00000000  00000000  00018378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013a69  00000000  00000000  00018bce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f3d4  00000000  00000000  0002c637  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00077b5d  00000000  00000000  0003ba0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b3568  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ec8  00000000  00000000  000b35ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000b6474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006bec 	.word	0x08006bec

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08006bec 	.word	0x08006bec

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <__aeabi_cdrcmple>:
 8000418:	4684      	mov	ip, r0
 800041a:	0010      	movs	r0, r2
 800041c:	4662      	mov	r2, ip
 800041e:	468c      	mov	ip, r1
 8000420:	0019      	movs	r1, r3
 8000422:	4663      	mov	r3, ip
 8000424:	e000      	b.n	8000428 <__aeabi_cdcmpeq>
 8000426:	46c0      	nop			@ (mov r8, r8)

08000428 <__aeabi_cdcmpeq>:
 8000428:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800042a:	f000 ff69 	bl	8001300 <__ledf2>
 800042e:	2800      	cmp	r0, #0
 8000430:	d401      	bmi.n	8000436 <__aeabi_cdcmpeq+0xe>
 8000432:	2100      	movs	r1, #0
 8000434:	42c8      	cmn	r0, r1
 8000436:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000438 <__aeabi_dcmpeq>:
 8000438:	b510      	push	{r4, lr}
 800043a:	f000 fea9 	bl	8001190 <__eqdf2>
 800043e:	4240      	negs	r0, r0
 8000440:	3001      	adds	r0, #1
 8000442:	bd10      	pop	{r4, pc}

08000444 <__aeabi_dcmplt>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f000 ff5b 	bl	8001300 <__ledf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	db01      	blt.n	8000452 <__aeabi_dcmplt+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			@ (mov r8, r8)

08000458 <__aeabi_dcmple>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 ff51 	bl	8001300 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	dd01      	ble.n	8000466 <__aeabi_dcmple+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmpgt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 fed3 	bl	8001218 <__gedf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dc01      	bgt.n	800047a <__aeabi_dcmpgt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpge>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 fec9 	bl	8001218 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	da01      	bge.n	800048e <__aeabi_dcmpge+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dadd>:
 8000494:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000496:	4657      	mov	r7, sl
 8000498:	464e      	mov	r6, r9
 800049a:	4645      	mov	r5, r8
 800049c:	46de      	mov	lr, fp
 800049e:	b5e0      	push	{r5, r6, r7, lr}
 80004a0:	b083      	sub	sp, #12
 80004a2:	9000      	str	r0, [sp, #0]
 80004a4:	9101      	str	r1, [sp, #4]
 80004a6:	030c      	lsls	r4, r1, #12
 80004a8:	004f      	lsls	r7, r1, #1
 80004aa:	0fce      	lsrs	r6, r1, #31
 80004ac:	0a61      	lsrs	r1, r4, #9
 80004ae:	9c00      	ldr	r4, [sp, #0]
 80004b0:	031d      	lsls	r5, r3, #12
 80004b2:	0f64      	lsrs	r4, r4, #29
 80004b4:	430c      	orrs	r4, r1
 80004b6:	9900      	ldr	r1, [sp, #0]
 80004b8:	9200      	str	r2, [sp, #0]
 80004ba:	9301      	str	r3, [sp, #4]
 80004bc:	00c8      	lsls	r0, r1, #3
 80004be:	0059      	lsls	r1, r3, #1
 80004c0:	0d4b      	lsrs	r3, r1, #21
 80004c2:	4699      	mov	r9, r3
 80004c4:	9a00      	ldr	r2, [sp, #0]
 80004c6:	9b01      	ldr	r3, [sp, #4]
 80004c8:	0a6d      	lsrs	r5, r5, #9
 80004ca:	0fd9      	lsrs	r1, r3, #31
 80004cc:	0f53      	lsrs	r3, r2, #29
 80004ce:	432b      	orrs	r3, r5
 80004d0:	469a      	mov	sl, r3
 80004d2:	9b00      	ldr	r3, [sp, #0]
 80004d4:	0d7f      	lsrs	r7, r7, #21
 80004d6:	00da      	lsls	r2, r3, #3
 80004d8:	4694      	mov	ip, r2
 80004da:	464a      	mov	r2, r9
 80004dc:	46b0      	mov	r8, r6
 80004de:	1aba      	subs	r2, r7, r2
 80004e0:	428e      	cmp	r6, r1
 80004e2:	d100      	bne.n	80004e6 <__aeabi_dadd+0x52>
 80004e4:	e0b0      	b.n	8000648 <__aeabi_dadd+0x1b4>
 80004e6:	2a00      	cmp	r2, #0
 80004e8:	dc00      	bgt.n	80004ec <__aeabi_dadd+0x58>
 80004ea:	e078      	b.n	80005de <__aeabi_dadd+0x14a>
 80004ec:	4649      	mov	r1, r9
 80004ee:	2900      	cmp	r1, #0
 80004f0:	d100      	bne.n	80004f4 <__aeabi_dadd+0x60>
 80004f2:	e0e9      	b.n	80006c8 <__aeabi_dadd+0x234>
 80004f4:	49c9      	ldr	r1, [pc, #804]	@ (800081c <__aeabi_dadd+0x388>)
 80004f6:	428f      	cmp	r7, r1
 80004f8:	d100      	bne.n	80004fc <__aeabi_dadd+0x68>
 80004fa:	e195      	b.n	8000828 <__aeabi_dadd+0x394>
 80004fc:	2501      	movs	r5, #1
 80004fe:	2a38      	cmp	r2, #56	@ 0x38
 8000500:	dc16      	bgt.n	8000530 <__aeabi_dadd+0x9c>
 8000502:	2180      	movs	r1, #128	@ 0x80
 8000504:	4653      	mov	r3, sl
 8000506:	0409      	lsls	r1, r1, #16
 8000508:	430b      	orrs	r3, r1
 800050a:	469a      	mov	sl, r3
 800050c:	2a1f      	cmp	r2, #31
 800050e:	dd00      	ble.n	8000512 <__aeabi_dadd+0x7e>
 8000510:	e1e7      	b.n	80008e2 <__aeabi_dadd+0x44e>
 8000512:	2120      	movs	r1, #32
 8000514:	4655      	mov	r5, sl
 8000516:	1a8b      	subs	r3, r1, r2
 8000518:	4661      	mov	r1, ip
 800051a:	409d      	lsls	r5, r3
 800051c:	40d1      	lsrs	r1, r2
 800051e:	430d      	orrs	r5, r1
 8000520:	4661      	mov	r1, ip
 8000522:	4099      	lsls	r1, r3
 8000524:	1e4b      	subs	r3, r1, #1
 8000526:	4199      	sbcs	r1, r3
 8000528:	4653      	mov	r3, sl
 800052a:	40d3      	lsrs	r3, r2
 800052c:	430d      	orrs	r5, r1
 800052e:	1ae4      	subs	r4, r4, r3
 8000530:	1b45      	subs	r5, r0, r5
 8000532:	42a8      	cmp	r0, r5
 8000534:	4180      	sbcs	r0, r0
 8000536:	4240      	negs	r0, r0
 8000538:	1a24      	subs	r4, r4, r0
 800053a:	0223      	lsls	r3, r4, #8
 800053c:	d400      	bmi.n	8000540 <__aeabi_dadd+0xac>
 800053e:	e10f      	b.n	8000760 <__aeabi_dadd+0x2cc>
 8000540:	0264      	lsls	r4, r4, #9
 8000542:	0a64      	lsrs	r4, r4, #9
 8000544:	2c00      	cmp	r4, #0
 8000546:	d100      	bne.n	800054a <__aeabi_dadd+0xb6>
 8000548:	e139      	b.n	80007be <__aeabi_dadd+0x32a>
 800054a:	0020      	movs	r0, r4
 800054c:	f001 fe3a 	bl	80021c4 <__clzsi2>
 8000550:	0003      	movs	r3, r0
 8000552:	3b08      	subs	r3, #8
 8000554:	2120      	movs	r1, #32
 8000556:	0028      	movs	r0, r5
 8000558:	1aca      	subs	r2, r1, r3
 800055a:	40d0      	lsrs	r0, r2
 800055c:	409c      	lsls	r4, r3
 800055e:	0002      	movs	r2, r0
 8000560:	409d      	lsls	r5, r3
 8000562:	4322      	orrs	r2, r4
 8000564:	429f      	cmp	r7, r3
 8000566:	dd00      	ble.n	800056a <__aeabi_dadd+0xd6>
 8000568:	e173      	b.n	8000852 <__aeabi_dadd+0x3be>
 800056a:	1bd8      	subs	r0, r3, r7
 800056c:	3001      	adds	r0, #1
 800056e:	1a09      	subs	r1, r1, r0
 8000570:	002c      	movs	r4, r5
 8000572:	408d      	lsls	r5, r1
 8000574:	40c4      	lsrs	r4, r0
 8000576:	1e6b      	subs	r3, r5, #1
 8000578:	419d      	sbcs	r5, r3
 800057a:	0013      	movs	r3, r2
 800057c:	40c2      	lsrs	r2, r0
 800057e:	408b      	lsls	r3, r1
 8000580:	4325      	orrs	r5, r4
 8000582:	2700      	movs	r7, #0
 8000584:	0014      	movs	r4, r2
 8000586:	431d      	orrs	r5, r3
 8000588:	076b      	lsls	r3, r5, #29
 800058a:	d009      	beq.n	80005a0 <__aeabi_dadd+0x10c>
 800058c:	230f      	movs	r3, #15
 800058e:	402b      	ands	r3, r5
 8000590:	2b04      	cmp	r3, #4
 8000592:	d005      	beq.n	80005a0 <__aeabi_dadd+0x10c>
 8000594:	1d2b      	adds	r3, r5, #4
 8000596:	42ab      	cmp	r3, r5
 8000598:	41ad      	sbcs	r5, r5
 800059a:	426d      	negs	r5, r5
 800059c:	1964      	adds	r4, r4, r5
 800059e:	001d      	movs	r5, r3
 80005a0:	0223      	lsls	r3, r4, #8
 80005a2:	d400      	bmi.n	80005a6 <__aeabi_dadd+0x112>
 80005a4:	e12d      	b.n	8000802 <__aeabi_dadd+0x36e>
 80005a6:	4a9d      	ldr	r2, [pc, #628]	@ (800081c <__aeabi_dadd+0x388>)
 80005a8:	3701      	adds	r7, #1
 80005aa:	4297      	cmp	r7, r2
 80005ac:	d100      	bne.n	80005b0 <__aeabi_dadd+0x11c>
 80005ae:	e0d3      	b.n	8000758 <__aeabi_dadd+0x2c4>
 80005b0:	4646      	mov	r6, r8
 80005b2:	499b      	ldr	r1, [pc, #620]	@ (8000820 <__aeabi_dadd+0x38c>)
 80005b4:	08ed      	lsrs	r5, r5, #3
 80005b6:	4021      	ands	r1, r4
 80005b8:	074a      	lsls	r2, r1, #29
 80005ba:	432a      	orrs	r2, r5
 80005bc:	057c      	lsls	r4, r7, #21
 80005be:	024d      	lsls	r5, r1, #9
 80005c0:	0b2d      	lsrs	r5, r5, #12
 80005c2:	0d64      	lsrs	r4, r4, #21
 80005c4:	0524      	lsls	r4, r4, #20
 80005c6:	432c      	orrs	r4, r5
 80005c8:	07f6      	lsls	r6, r6, #31
 80005ca:	4334      	orrs	r4, r6
 80005cc:	0010      	movs	r0, r2
 80005ce:	0021      	movs	r1, r4
 80005d0:	b003      	add	sp, #12
 80005d2:	bcf0      	pop	{r4, r5, r6, r7}
 80005d4:	46bb      	mov	fp, r7
 80005d6:	46b2      	mov	sl, r6
 80005d8:	46a9      	mov	r9, r5
 80005da:	46a0      	mov	r8, r4
 80005dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005de:	2a00      	cmp	r2, #0
 80005e0:	d100      	bne.n	80005e4 <__aeabi_dadd+0x150>
 80005e2:	e084      	b.n	80006ee <__aeabi_dadd+0x25a>
 80005e4:	464a      	mov	r2, r9
 80005e6:	1bd2      	subs	r2, r2, r7
 80005e8:	2f00      	cmp	r7, #0
 80005ea:	d000      	beq.n	80005ee <__aeabi_dadd+0x15a>
 80005ec:	e16d      	b.n	80008ca <__aeabi_dadd+0x436>
 80005ee:	0025      	movs	r5, r4
 80005f0:	4305      	orrs	r5, r0
 80005f2:	d100      	bne.n	80005f6 <__aeabi_dadd+0x162>
 80005f4:	e127      	b.n	8000846 <__aeabi_dadd+0x3b2>
 80005f6:	1e56      	subs	r6, r2, #1
 80005f8:	2a01      	cmp	r2, #1
 80005fa:	d100      	bne.n	80005fe <__aeabi_dadd+0x16a>
 80005fc:	e23b      	b.n	8000a76 <__aeabi_dadd+0x5e2>
 80005fe:	4d87      	ldr	r5, [pc, #540]	@ (800081c <__aeabi_dadd+0x388>)
 8000600:	42aa      	cmp	r2, r5
 8000602:	d100      	bne.n	8000606 <__aeabi_dadd+0x172>
 8000604:	e26a      	b.n	8000adc <__aeabi_dadd+0x648>
 8000606:	2501      	movs	r5, #1
 8000608:	2e38      	cmp	r6, #56	@ 0x38
 800060a:	dc12      	bgt.n	8000632 <__aeabi_dadd+0x19e>
 800060c:	0032      	movs	r2, r6
 800060e:	2a1f      	cmp	r2, #31
 8000610:	dd00      	ble.n	8000614 <__aeabi_dadd+0x180>
 8000612:	e1f8      	b.n	8000a06 <__aeabi_dadd+0x572>
 8000614:	2620      	movs	r6, #32
 8000616:	0025      	movs	r5, r4
 8000618:	1ab6      	subs	r6, r6, r2
 800061a:	0007      	movs	r7, r0
 800061c:	4653      	mov	r3, sl
 800061e:	40b0      	lsls	r0, r6
 8000620:	40d4      	lsrs	r4, r2
 8000622:	40b5      	lsls	r5, r6
 8000624:	40d7      	lsrs	r7, r2
 8000626:	1e46      	subs	r6, r0, #1
 8000628:	41b0      	sbcs	r0, r6
 800062a:	1b1b      	subs	r3, r3, r4
 800062c:	469a      	mov	sl, r3
 800062e:	433d      	orrs	r5, r7
 8000630:	4305      	orrs	r5, r0
 8000632:	4662      	mov	r2, ip
 8000634:	1b55      	subs	r5, r2, r5
 8000636:	45ac      	cmp	ip, r5
 8000638:	4192      	sbcs	r2, r2
 800063a:	4653      	mov	r3, sl
 800063c:	4252      	negs	r2, r2
 800063e:	000e      	movs	r6, r1
 8000640:	464f      	mov	r7, r9
 8000642:	4688      	mov	r8, r1
 8000644:	1a9c      	subs	r4, r3, r2
 8000646:	e778      	b.n	800053a <__aeabi_dadd+0xa6>
 8000648:	2a00      	cmp	r2, #0
 800064a:	dc00      	bgt.n	800064e <__aeabi_dadd+0x1ba>
 800064c:	e08e      	b.n	800076c <__aeabi_dadd+0x2d8>
 800064e:	4649      	mov	r1, r9
 8000650:	2900      	cmp	r1, #0
 8000652:	d175      	bne.n	8000740 <__aeabi_dadd+0x2ac>
 8000654:	4661      	mov	r1, ip
 8000656:	4653      	mov	r3, sl
 8000658:	4319      	orrs	r1, r3
 800065a:	d100      	bne.n	800065e <__aeabi_dadd+0x1ca>
 800065c:	e0f6      	b.n	800084c <__aeabi_dadd+0x3b8>
 800065e:	1e51      	subs	r1, r2, #1
 8000660:	2a01      	cmp	r2, #1
 8000662:	d100      	bne.n	8000666 <__aeabi_dadd+0x1d2>
 8000664:	e191      	b.n	800098a <__aeabi_dadd+0x4f6>
 8000666:	4d6d      	ldr	r5, [pc, #436]	@ (800081c <__aeabi_dadd+0x388>)
 8000668:	42aa      	cmp	r2, r5
 800066a:	d100      	bne.n	800066e <__aeabi_dadd+0x1da>
 800066c:	e0dc      	b.n	8000828 <__aeabi_dadd+0x394>
 800066e:	2501      	movs	r5, #1
 8000670:	2938      	cmp	r1, #56	@ 0x38
 8000672:	dc14      	bgt.n	800069e <__aeabi_dadd+0x20a>
 8000674:	000a      	movs	r2, r1
 8000676:	2a1f      	cmp	r2, #31
 8000678:	dd00      	ble.n	800067c <__aeabi_dadd+0x1e8>
 800067a:	e1a2      	b.n	80009c2 <__aeabi_dadd+0x52e>
 800067c:	2120      	movs	r1, #32
 800067e:	4653      	mov	r3, sl
 8000680:	1a89      	subs	r1, r1, r2
 8000682:	408b      	lsls	r3, r1
 8000684:	001d      	movs	r5, r3
 8000686:	4663      	mov	r3, ip
 8000688:	40d3      	lsrs	r3, r2
 800068a:	431d      	orrs	r5, r3
 800068c:	4663      	mov	r3, ip
 800068e:	408b      	lsls	r3, r1
 8000690:	0019      	movs	r1, r3
 8000692:	1e4b      	subs	r3, r1, #1
 8000694:	4199      	sbcs	r1, r3
 8000696:	4653      	mov	r3, sl
 8000698:	40d3      	lsrs	r3, r2
 800069a:	430d      	orrs	r5, r1
 800069c:	18e4      	adds	r4, r4, r3
 800069e:	182d      	adds	r5, r5, r0
 80006a0:	4285      	cmp	r5, r0
 80006a2:	4180      	sbcs	r0, r0
 80006a4:	4240      	negs	r0, r0
 80006a6:	1824      	adds	r4, r4, r0
 80006a8:	0223      	lsls	r3, r4, #8
 80006aa:	d559      	bpl.n	8000760 <__aeabi_dadd+0x2cc>
 80006ac:	4b5b      	ldr	r3, [pc, #364]	@ (800081c <__aeabi_dadd+0x388>)
 80006ae:	3701      	adds	r7, #1
 80006b0:	429f      	cmp	r7, r3
 80006b2:	d051      	beq.n	8000758 <__aeabi_dadd+0x2c4>
 80006b4:	2101      	movs	r1, #1
 80006b6:	4b5a      	ldr	r3, [pc, #360]	@ (8000820 <__aeabi_dadd+0x38c>)
 80006b8:	086a      	lsrs	r2, r5, #1
 80006ba:	401c      	ands	r4, r3
 80006bc:	4029      	ands	r1, r5
 80006be:	430a      	orrs	r2, r1
 80006c0:	07e5      	lsls	r5, r4, #31
 80006c2:	4315      	orrs	r5, r2
 80006c4:	0864      	lsrs	r4, r4, #1
 80006c6:	e75f      	b.n	8000588 <__aeabi_dadd+0xf4>
 80006c8:	4661      	mov	r1, ip
 80006ca:	4653      	mov	r3, sl
 80006cc:	4319      	orrs	r1, r3
 80006ce:	d100      	bne.n	80006d2 <__aeabi_dadd+0x23e>
 80006d0:	e0bc      	b.n	800084c <__aeabi_dadd+0x3b8>
 80006d2:	1e51      	subs	r1, r2, #1
 80006d4:	2a01      	cmp	r2, #1
 80006d6:	d100      	bne.n	80006da <__aeabi_dadd+0x246>
 80006d8:	e164      	b.n	80009a4 <__aeabi_dadd+0x510>
 80006da:	4d50      	ldr	r5, [pc, #320]	@ (800081c <__aeabi_dadd+0x388>)
 80006dc:	42aa      	cmp	r2, r5
 80006de:	d100      	bne.n	80006e2 <__aeabi_dadd+0x24e>
 80006e0:	e16a      	b.n	80009b8 <__aeabi_dadd+0x524>
 80006e2:	2501      	movs	r5, #1
 80006e4:	2938      	cmp	r1, #56	@ 0x38
 80006e6:	dd00      	ble.n	80006ea <__aeabi_dadd+0x256>
 80006e8:	e722      	b.n	8000530 <__aeabi_dadd+0x9c>
 80006ea:	000a      	movs	r2, r1
 80006ec:	e70e      	b.n	800050c <__aeabi_dadd+0x78>
 80006ee:	4a4d      	ldr	r2, [pc, #308]	@ (8000824 <__aeabi_dadd+0x390>)
 80006f0:	1c7d      	adds	r5, r7, #1
 80006f2:	4215      	tst	r5, r2
 80006f4:	d000      	beq.n	80006f8 <__aeabi_dadd+0x264>
 80006f6:	e0d0      	b.n	800089a <__aeabi_dadd+0x406>
 80006f8:	0025      	movs	r5, r4
 80006fa:	4662      	mov	r2, ip
 80006fc:	4653      	mov	r3, sl
 80006fe:	4305      	orrs	r5, r0
 8000700:	431a      	orrs	r2, r3
 8000702:	2f00      	cmp	r7, #0
 8000704:	d000      	beq.n	8000708 <__aeabi_dadd+0x274>
 8000706:	e137      	b.n	8000978 <__aeabi_dadd+0x4e4>
 8000708:	2d00      	cmp	r5, #0
 800070a:	d100      	bne.n	800070e <__aeabi_dadd+0x27a>
 800070c:	e1a8      	b.n	8000a60 <__aeabi_dadd+0x5cc>
 800070e:	2a00      	cmp	r2, #0
 8000710:	d100      	bne.n	8000714 <__aeabi_dadd+0x280>
 8000712:	e16a      	b.n	80009ea <__aeabi_dadd+0x556>
 8000714:	4663      	mov	r3, ip
 8000716:	1ac5      	subs	r5, r0, r3
 8000718:	4653      	mov	r3, sl
 800071a:	1ae2      	subs	r2, r4, r3
 800071c:	42a8      	cmp	r0, r5
 800071e:	419b      	sbcs	r3, r3
 8000720:	425b      	negs	r3, r3
 8000722:	1ad3      	subs	r3, r2, r3
 8000724:	021a      	lsls	r2, r3, #8
 8000726:	d400      	bmi.n	800072a <__aeabi_dadd+0x296>
 8000728:	e203      	b.n	8000b32 <__aeabi_dadd+0x69e>
 800072a:	4663      	mov	r3, ip
 800072c:	1a1d      	subs	r5, r3, r0
 800072e:	45ac      	cmp	ip, r5
 8000730:	4192      	sbcs	r2, r2
 8000732:	4653      	mov	r3, sl
 8000734:	4252      	negs	r2, r2
 8000736:	1b1c      	subs	r4, r3, r4
 8000738:	000e      	movs	r6, r1
 800073a:	4688      	mov	r8, r1
 800073c:	1aa4      	subs	r4, r4, r2
 800073e:	e723      	b.n	8000588 <__aeabi_dadd+0xf4>
 8000740:	4936      	ldr	r1, [pc, #216]	@ (800081c <__aeabi_dadd+0x388>)
 8000742:	428f      	cmp	r7, r1
 8000744:	d070      	beq.n	8000828 <__aeabi_dadd+0x394>
 8000746:	2501      	movs	r5, #1
 8000748:	2a38      	cmp	r2, #56	@ 0x38
 800074a:	dca8      	bgt.n	800069e <__aeabi_dadd+0x20a>
 800074c:	2180      	movs	r1, #128	@ 0x80
 800074e:	4653      	mov	r3, sl
 8000750:	0409      	lsls	r1, r1, #16
 8000752:	430b      	orrs	r3, r1
 8000754:	469a      	mov	sl, r3
 8000756:	e78e      	b.n	8000676 <__aeabi_dadd+0x1e2>
 8000758:	003c      	movs	r4, r7
 800075a:	2500      	movs	r5, #0
 800075c:	2200      	movs	r2, #0
 800075e:	e731      	b.n	80005c4 <__aeabi_dadd+0x130>
 8000760:	2307      	movs	r3, #7
 8000762:	402b      	ands	r3, r5
 8000764:	2b00      	cmp	r3, #0
 8000766:	d000      	beq.n	800076a <__aeabi_dadd+0x2d6>
 8000768:	e710      	b.n	800058c <__aeabi_dadd+0xf8>
 800076a:	e093      	b.n	8000894 <__aeabi_dadd+0x400>
 800076c:	2a00      	cmp	r2, #0
 800076e:	d074      	beq.n	800085a <__aeabi_dadd+0x3c6>
 8000770:	464a      	mov	r2, r9
 8000772:	1bd2      	subs	r2, r2, r7
 8000774:	2f00      	cmp	r7, #0
 8000776:	d100      	bne.n	800077a <__aeabi_dadd+0x2e6>
 8000778:	e0c7      	b.n	800090a <__aeabi_dadd+0x476>
 800077a:	4928      	ldr	r1, [pc, #160]	@ (800081c <__aeabi_dadd+0x388>)
 800077c:	4589      	cmp	r9, r1
 800077e:	d100      	bne.n	8000782 <__aeabi_dadd+0x2ee>
 8000780:	e185      	b.n	8000a8e <__aeabi_dadd+0x5fa>
 8000782:	2501      	movs	r5, #1
 8000784:	2a38      	cmp	r2, #56	@ 0x38
 8000786:	dc12      	bgt.n	80007ae <__aeabi_dadd+0x31a>
 8000788:	2180      	movs	r1, #128	@ 0x80
 800078a:	0409      	lsls	r1, r1, #16
 800078c:	430c      	orrs	r4, r1
 800078e:	2a1f      	cmp	r2, #31
 8000790:	dd00      	ble.n	8000794 <__aeabi_dadd+0x300>
 8000792:	e1ab      	b.n	8000aec <__aeabi_dadd+0x658>
 8000794:	2120      	movs	r1, #32
 8000796:	0025      	movs	r5, r4
 8000798:	1a89      	subs	r1, r1, r2
 800079a:	0007      	movs	r7, r0
 800079c:	4088      	lsls	r0, r1
 800079e:	408d      	lsls	r5, r1
 80007a0:	40d7      	lsrs	r7, r2
 80007a2:	1e41      	subs	r1, r0, #1
 80007a4:	4188      	sbcs	r0, r1
 80007a6:	40d4      	lsrs	r4, r2
 80007a8:	433d      	orrs	r5, r7
 80007aa:	4305      	orrs	r5, r0
 80007ac:	44a2      	add	sl, r4
 80007ae:	4465      	add	r5, ip
 80007b0:	4565      	cmp	r5, ip
 80007b2:	4192      	sbcs	r2, r2
 80007b4:	4252      	negs	r2, r2
 80007b6:	4452      	add	r2, sl
 80007b8:	0014      	movs	r4, r2
 80007ba:	464f      	mov	r7, r9
 80007bc:	e774      	b.n	80006a8 <__aeabi_dadd+0x214>
 80007be:	0028      	movs	r0, r5
 80007c0:	f001 fd00 	bl	80021c4 <__clzsi2>
 80007c4:	0003      	movs	r3, r0
 80007c6:	3318      	adds	r3, #24
 80007c8:	2b1f      	cmp	r3, #31
 80007ca:	dc00      	bgt.n	80007ce <__aeabi_dadd+0x33a>
 80007cc:	e6c2      	b.n	8000554 <__aeabi_dadd+0xc0>
 80007ce:	002a      	movs	r2, r5
 80007d0:	3808      	subs	r0, #8
 80007d2:	4082      	lsls	r2, r0
 80007d4:	429f      	cmp	r7, r3
 80007d6:	dd00      	ble.n	80007da <__aeabi_dadd+0x346>
 80007d8:	e0a9      	b.n	800092e <__aeabi_dadd+0x49a>
 80007da:	1bdb      	subs	r3, r3, r7
 80007dc:	1c58      	adds	r0, r3, #1
 80007de:	281f      	cmp	r0, #31
 80007e0:	dc00      	bgt.n	80007e4 <__aeabi_dadd+0x350>
 80007e2:	e1ac      	b.n	8000b3e <__aeabi_dadd+0x6aa>
 80007e4:	0015      	movs	r5, r2
 80007e6:	3b1f      	subs	r3, #31
 80007e8:	40dd      	lsrs	r5, r3
 80007ea:	2820      	cmp	r0, #32
 80007ec:	d005      	beq.n	80007fa <__aeabi_dadd+0x366>
 80007ee:	2340      	movs	r3, #64	@ 0x40
 80007f0:	1a1b      	subs	r3, r3, r0
 80007f2:	409a      	lsls	r2, r3
 80007f4:	1e53      	subs	r3, r2, #1
 80007f6:	419a      	sbcs	r2, r3
 80007f8:	4315      	orrs	r5, r2
 80007fa:	2307      	movs	r3, #7
 80007fc:	2700      	movs	r7, #0
 80007fe:	402b      	ands	r3, r5
 8000800:	e7b0      	b.n	8000764 <__aeabi_dadd+0x2d0>
 8000802:	08ed      	lsrs	r5, r5, #3
 8000804:	4b05      	ldr	r3, [pc, #20]	@ (800081c <__aeabi_dadd+0x388>)
 8000806:	0762      	lsls	r2, r4, #29
 8000808:	432a      	orrs	r2, r5
 800080a:	08e4      	lsrs	r4, r4, #3
 800080c:	429f      	cmp	r7, r3
 800080e:	d00f      	beq.n	8000830 <__aeabi_dadd+0x39c>
 8000810:	0324      	lsls	r4, r4, #12
 8000812:	0b25      	lsrs	r5, r4, #12
 8000814:	057c      	lsls	r4, r7, #21
 8000816:	0d64      	lsrs	r4, r4, #21
 8000818:	e6d4      	b.n	80005c4 <__aeabi_dadd+0x130>
 800081a:	46c0      	nop			@ (mov r8, r8)
 800081c:	000007ff 	.word	0x000007ff
 8000820:	ff7fffff 	.word	0xff7fffff
 8000824:	000007fe 	.word	0x000007fe
 8000828:	08c0      	lsrs	r0, r0, #3
 800082a:	0762      	lsls	r2, r4, #29
 800082c:	4302      	orrs	r2, r0
 800082e:	08e4      	lsrs	r4, r4, #3
 8000830:	0013      	movs	r3, r2
 8000832:	4323      	orrs	r3, r4
 8000834:	d100      	bne.n	8000838 <__aeabi_dadd+0x3a4>
 8000836:	e186      	b.n	8000b46 <__aeabi_dadd+0x6b2>
 8000838:	2580      	movs	r5, #128	@ 0x80
 800083a:	032d      	lsls	r5, r5, #12
 800083c:	4325      	orrs	r5, r4
 800083e:	032d      	lsls	r5, r5, #12
 8000840:	4cc3      	ldr	r4, [pc, #780]	@ (8000b50 <__aeabi_dadd+0x6bc>)
 8000842:	0b2d      	lsrs	r5, r5, #12
 8000844:	e6be      	b.n	80005c4 <__aeabi_dadd+0x130>
 8000846:	4660      	mov	r0, ip
 8000848:	4654      	mov	r4, sl
 800084a:	000e      	movs	r6, r1
 800084c:	0017      	movs	r7, r2
 800084e:	08c5      	lsrs	r5, r0, #3
 8000850:	e7d8      	b.n	8000804 <__aeabi_dadd+0x370>
 8000852:	4cc0      	ldr	r4, [pc, #768]	@ (8000b54 <__aeabi_dadd+0x6c0>)
 8000854:	1aff      	subs	r7, r7, r3
 8000856:	4014      	ands	r4, r2
 8000858:	e696      	b.n	8000588 <__aeabi_dadd+0xf4>
 800085a:	4abf      	ldr	r2, [pc, #764]	@ (8000b58 <__aeabi_dadd+0x6c4>)
 800085c:	1c79      	adds	r1, r7, #1
 800085e:	4211      	tst	r1, r2
 8000860:	d16b      	bne.n	800093a <__aeabi_dadd+0x4a6>
 8000862:	0022      	movs	r2, r4
 8000864:	4302      	orrs	r2, r0
 8000866:	2f00      	cmp	r7, #0
 8000868:	d000      	beq.n	800086c <__aeabi_dadd+0x3d8>
 800086a:	e0db      	b.n	8000a24 <__aeabi_dadd+0x590>
 800086c:	2a00      	cmp	r2, #0
 800086e:	d100      	bne.n	8000872 <__aeabi_dadd+0x3de>
 8000870:	e12d      	b.n	8000ace <__aeabi_dadd+0x63a>
 8000872:	4662      	mov	r2, ip
 8000874:	4653      	mov	r3, sl
 8000876:	431a      	orrs	r2, r3
 8000878:	d100      	bne.n	800087c <__aeabi_dadd+0x3e8>
 800087a:	e0b6      	b.n	80009ea <__aeabi_dadd+0x556>
 800087c:	4663      	mov	r3, ip
 800087e:	18c5      	adds	r5, r0, r3
 8000880:	4285      	cmp	r5, r0
 8000882:	4180      	sbcs	r0, r0
 8000884:	4454      	add	r4, sl
 8000886:	4240      	negs	r0, r0
 8000888:	1824      	adds	r4, r4, r0
 800088a:	0223      	lsls	r3, r4, #8
 800088c:	d502      	bpl.n	8000894 <__aeabi_dadd+0x400>
 800088e:	000f      	movs	r7, r1
 8000890:	4bb0      	ldr	r3, [pc, #704]	@ (8000b54 <__aeabi_dadd+0x6c0>)
 8000892:	401c      	ands	r4, r3
 8000894:	003a      	movs	r2, r7
 8000896:	0028      	movs	r0, r5
 8000898:	e7d8      	b.n	800084c <__aeabi_dadd+0x3b8>
 800089a:	4662      	mov	r2, ip
 800089c:	1a85      	subs	r5, r0, r2
 800089e:	42a8      	cmp	r0, r5
 80008a0:	4192      	sbcs	r2, r2
 80008a2:	4653      	mov	r3, sl
 80008a4:	4252      	negs	r2, r2
 80008a6:	4691      	mov	r9, r2
 80008a8:	1ae3      	subs	r3, r4, r3
 80008aa:	001a      	movs	r2, r3
 80008ac:	464b      	mov	r3, r9
 80008ae:	1ad2      	subs	r2, r2, r3
 80008b0:	0013      	movs	r3, r2
 80008b2:	4691      	mov	r9, r2
 80008b4:	021a      	lsls	r2, r3, #8
 80008b6:	d454      	bmi.n	8000962 <__aeabi_dadd+0x4ce>
 80008b8:	464a      	mov	r2, r9
 80008ba:	464c      	mov	r4, r9
 80008bc:	432a      	orrs	r2, r5
 80008be:	d000      	beq.n	80008c2 <__aeabi_dadd+0x42e>
 80008c0:	e640      	b.n	8000544 <__aeabi_dadd+0xb0>
 80008c2:	2600      	movs	r6, #0
 80008c4:	2400      	movs	r4, #0
 80008c6:	2500      	movs	r5, #0
 80008c8:	e67c      	b.n	80005c4 <__aeabi_dadd+0x130>
 80008ca:	4da1      	ldr	r5, [pc, #644]	@ (8000b50 <__aeabi_dadd+0x6bc>)
 80008cc:	45a9      	cmp	r9, r5
 80008ce:	d100      	bne.n	80008d2 <__aeabi_dadd+0x43e>
 80008d0:	e090      	b.n	80009f4 <__aeabi_dadd+0x560>
 80008d2:	2501      	movs	r5, #1
 80008d4:	2a38      	cmp	r2, #56	@ 0x38
 80008d6:	dd00      	ble.n	80008da <__aeabi_dadd+0x446>
 80008d8:	e6ab      	b.n	8000632 <__aeabi_dadd+0x19e>
 80008da:	2580      	movs	r5, #128	@ 0x80
 80008dc:	042d      	lsls	r5, r5, #16
 80008de:	432c      	orrs	r4, r5
 80008e0:	e695      	b.n	800060e <__aeabi_dadd+0x17a>
 80008e2:	0011      	movs	r1, r2
 80008e4:	4655      	mov	r5, sl
 80008e6:	3920      	subs	r1, #32
 80008e8:	40cd      	lsrs	r5, r1
 80008ea:	46a9      	mov	r9, r5
 80008ec:	2a20      	cmp	r2, #32
 80008ee:	d006      	beq.n	80008fe <__aeabi_dadd+0x46a>
 80008f0:	2140      	movs	r1, #64	@ 0x40
 80008f2:	4653      	mov	r3, sl
 80008f4:	1a8a      	subs	r2, r1, r2
 80008f6:	4093      	lsls	r3, r2
 80008f8:	4662      	mov	r2, ip
 80008fa:	431a      	orrs	r2, r3
 80008fc:	4694      	mov	ip, r2
 80008fe:	4665      	mov	r5, ip
 8000900:	1e6b      	subs	r3, r5, #1
 8000902:	419d      	sbcs	r5, r3
 8000904:	464b      	mov	r3, r9
 8000906:	431d      	orrs	r5, r3
 8000908:	e612      	b.n	8000530 <__aeabi_dadd+0x9c>
 800090a:	0021      	movs	r1, r4
 800090c:	4301      	orrs	r1, r0
 800090e:	d100      	bne.n	8000912 <__aeabi_dadd+0x47e>
 8000910:	e0c4      	b.n	8000a9c <__aeabi_dadd+0x608>
 8000912:	1e51      	subs	r1, r2, #1
 8000914:	2a01      	cmp	r2, #1
 8000916:	d100      	bne.n	800091a <__aeabi_dadd+0x486>
 8000918:	e0fb      	b.n	8000b12 <__aeabi_dadd+0x67e>
 800091a:	4d8d      	ldr	r5, [pc, #564]	@ (8000b50 <__aeabi_dadd+0x6bc>)
 800091c:	42aa      	cmp	r2, r5
 800091e:	d100      	bne.n	8000922 <__aeabi_dadd+0x48e>
 8000920:	e0b5      	b.n	8000a8e <__aeabi_dadd+0x5fa>
 8000922:	2501      	movs	r5, #1
 8000924:	2938      	cmp	r1, #56	@ 0x38
 8000926:	dd00      	ble.n	800092a <__aeabi_dadd+0x496>
 8000928:	e741      	b.n	80007ae <__aeabi_dadd+0x31a>
 800092a:	000a      	movs	r2, r1
 800092c:	e72f      	b.n	800078e <__aeabi_dadd+0x2fa>
 800092e:	4c89      	ldr	r4, [pc, #548]	@ (8000b54 <__aeabi_dadd+0x6c0>)
 8000930:	1aff      	subs	r7, r7, r3
 8000932:	4014      	ands	r4, r2
 8000934:	0762      	lsls	r2, r4, #29
 8000936:	08e4      	lsrs	r4, r4, #3
 8000938:	e76a      	b.n	8000810 <__aeabi_dadd+0x37c>
 800093a:	4a85      	ldr	r2, [pc, #532]	@ (8000b50 <__aeabi_dadd+0x6bc>)
 800093c:	4291      	cmp	r1, r2
 800093e:	d100      	bne.n	8000942 <__aeabi_dadd+0x4ae>
 8000940:	e0e3      	b.n	8000b0a <__aeabi_dadd+0x676>
 8000942:	4663      	mov	r3, ip
 8000944:	18c2      	adds	r2, r0, r3
 8000946:	4282      	cmp	r2, r0
 8000948:	4180      	sbcs	r0, r0
 800094a:	0023      	movs	r3, r4
 800094c:	4240      	negs	r0, r0
 800094e:	4453      	add	r3, sl
 8000950:	181b      	adds	r3, r3, r0
 8000952:	07dd      	lsls	r5, r3, #31
 8000954:	085c      	lsrs	r4, r3, #1
 8000956:	2307      	movs	r3, #7
 8000958:	0852      	lsrs	r2, r2, #1
 800095a:	4315      	orrs	r5, r2
 800095c:	000f      	movs	r7, r1
 800095e:	402b      	ands	r3, r5
 8000960:	e700      	b.n	8000764 <__aeabi_dadd+0x2d0>
 8000962:	4663      	mov	r3, ip
 8000964:	1a1d      	subs	r5, r3, r0
 8000966:	45ac      	cmp	ip, r5
 8000968:	4192      	sbcs	r2, r2
 800096a:	4653      	mov	r3, sl
 800096c:	4252      	negs	r2, r2
 800096e:	1b1c      	subs	r4, r3, r4
 8000970:	000e      	movs	r6, r1
 8000972:	4688      	mov	r8, r1
 8000974:	1aa4      	subs	r4, r4, r2
 8000976:	e5e5      	b.n	8000544 <__aeabi_dadd+0xb0>
 8000978:	2d00      	cmp	r5, #0
 800097a:	d000      	beq.n	800097e <__aeabi_dadd+0x4ea>
 800097c:	e091      	b.n	8000aa2 <__aeabi_dadd+0x60e>
 800097e:	2a00      	cmp	r2, #0
 8000980:	d138      	bne.n	80009f4 <__aeabi_dadd+0x560>
 8000982:	2480      	movs	r4, #128	@ 0x80
 8000984:	2600      	movs	r6, #0
 8000986:	0324      	lsls	r4, r4, #12
 8000988:	e756      	b.n	8000838 <__aeabi_dadd+0x3a4>
 800098a:	4663      	mov	r3, ip
 800098c:	18c5      	adds	r5, r0, r3
 800098e:	4285      	cmp	r5, r0
 8000990:	4180      	sbcs	r0, r0
 8000992:	4454      	add	r4, sl
 8000994:	4240      	negs	r0, r0
 8000996:	1824      	adds	r4, r4, r0
 8000998:	2701      	movs	r7, #1
 800099a:	0223      	lsls	r3, r4, #8
 800099c:	d400      	bmi.n	80009a0 <__aeabi_dadd+0x50c>
 800099e:	e6df      	b.n	8000760 <__aeabi_dadd+0x2cc>
 80009a0:	2702      	movs	r7, #2
 80009a2:	e687      	b.n	80006b4 <__aeabi_dadd+0x220>
 80009a4:	4663      	mov	r3, ip
 80009a6:	1ac5      	subs	r5, r0, r3
 80009a8:	42a8      	cmp	r0, r5
 80009aa:	4180      	sbcs	r0, r0
 80009ac:	4653      	mov	r3, sl
 80009ae:	4240      	negs	r0, r0
 80009b0:	1ae4      	subs	r4, r4, r3
 80009b2:	2701      	movs	r7, #1
 80009b4:	1a24      	subs	r4, r4, r0
 80009b6:	e5c0      	b.n	800053a <__aeabi_dadd+0xa6>
 80009b8:	0762      	lsls	r2, r4, #29
 80009ba:	08c0      	lsrs	r0, r0, #3
 80009bc:	4302      	orrs	r2, r0
 80009be:	08e4      	lsrs	r4, r4, #3
 80009c0:	e736      	b.n	8000830 <__aeabi_dadd+0x39c>
 80009c2:	0011      	movs	r1, r2
 80009c4:	4653      	mov	r3, sl
 80009c6:	3920      	subs	r1, #32
 80009c8:	40cb      	lsrs	r3, r1
 80009ca:	4699      	mov	r9, r3
 80009cc:	2a20      	cmp	r2, #32
 80009ce:	d006      	beq.n	80009de <__aeabi_dadd+0x54a>
 80009d0:	2140      	movs	r1, #64	@ 0x40
 80009d2:	4653      	mov	r3, sl
 80009d4:	1a8a      	subs	r2, r1, r2
 80009d6:	4093      	lsls	r3, r2
 80009d8:	4662      	mov	r2, ip
 80009da:	431a      	orrs	r2, r3
 80009dc:	4694      	mov	ip, r2
 80009de:	4665      	mov	r5, ip
 80009e0:	1e6b      	subs	r3, r5, #1
 80009e2:	419d      	sbcs	r5, r3
 80009e4:	464b      	mov	r3, r9
 80009e6:	431d      	orrs	r5, r3
 80009e8:	e659      	b.n	800069e <__aeabi_dadd+0x20a>
 80009ea:	0762      	lsls	r2, r4, #29
 80009ec:	08c0      	lsrs	r0, r0, #3
 80009ee:	4302      	orrs	r2, r0
 80009f0:	08e4      	lsrs	r4, r4, #3
 80009f2:	e70d      	b.n	8000810 <__aeabi_dadd+0x37c>
 80009f4:	4653      	mov	r3, sl
 80009f6:	075a      	lsls	r2, r3, #29
 80009f8:	4663      	mov	r3, ip
 80009fa:	08d8      	lsrs	r0, r3, #3
 80009fc:	4653      	mov	r3, sl
 80009fe:	000e      	movs	r6, r1
 8000a00:	4302      	orrs	r2, r0
 8000a02:	08dc      	lsrs	r4, r3, #3
 8000a04:	e714      	b.n	8000830 <__aeabi_dadd+0x39c>
 8000a06:	0015      	movs	r5, r2
 8000a08:	0026      	movs	r6, r4
 8000a0a:	3d20      	subs	r5, #32
 8000a0c:	40ee      	lsrs	r6, r5
 8000a0e:	2a20      	cmp	r2, #32
 8000a10:	d003      	beq.n	8000a1a <__aeabi_dadd+0x586>
 8000a12:	2540      	movs	r5, #64	@ 0x40
 8000a14:	1aaa      	subs	r2, r5, r2
 8000a16:	4094      	lsls	r4, r2
 8000a18:	4320      	orrs	r0, r4
 8000a1a:	1e42      	subs	r2, r0, #1
 8000a1c:	4190      	sbcs	r0, r2
 8000a1e:	0005      	movs	r5, r0
 8000a20:	4335      	orrs	r5, r6
 8000a22:	e606      	b.n	8000632 <__aeabi_dadd+0x19e>
 8000a24:	2a00      	cmp	r2, #0
 8000a26:	d07c      	beq.n	8000b22 <__aeabi_dadd+0x68e>
 8000a28:	4662      	mov	r2, ip
 8000a2a:	4653      	mov	r3, sl
 8000a2c:	08c0      	lsrs	r0, r0, #3
 8000a2e:	431a      	orrs	r2, r3
 8000a30:	d100      	bne.n	8000a34 <__aeabi_dadd+0x5a0>
 8000a32:	e6fa      	b.n	800082a <__aeabi_dadd+0x396>
 8000a34:	0762      	lsls	r2, r4, #29
 8000a36:	4310      	orrs	r0, r2
 8000a38:	2280      	movs	r2, #128	@ 0x80
 8000a3a:	08e4      	lsrs	r4, r4, #3
 8000a3c:	0312      	lsls	r2, r2, #12
 8000a3e:	4214      	tst	r4, r2
 8000a40:	d008      	beq.n	8000a54 <__aeabi_dadd+0x5c0>
 8000a42:	08d9      	lsrs	r1, r3, #3
 8000a44:	4211      	tst	r1, r2
 8000a46:	d105      	bne.n	8000a54 <__aeabi_dadd+0x5c0>
 8000a48:	4663      	mov	r3, ip
 8000a4a:	08d8      	lsrs	r0, r3, #3
 8000a4c:	4653      	mov	r3, sl
 8000a4e:	000c      	movs	r4, r1
 8000a50:	075b      	lsls	r3, r3, #29
 8000a52:	4318      	orrs	r0, r3
 8000a54:	0f42      	lsrs	r2, r0, #29
 8000a56:	00c0      	lsls	r0, r0, #3
 8000a58:	08c0      	lsrs	r0, r0, #3
 8000a5a:	0752      	lsls	r2, r2, #29
 8000a5c:	4302      	orrs	r2, r0
 8000a5e:	e6e7      	b.n	8000830 <__aeabi_dadd+0x39c>
 8000a60:	2a00      	cmp	r2, #0
 8000a62:	d100      	bne.n	8000a66 <__aeabi_dadd+0x5d2>
 8000a64:	e72d      	b.n	80008c2 <__aeabi_dadd+0x42e>
 8000a66:	4663      	mov	r3, ip
 8000a68:	08d8      	lsrs	r0, r3, #3
 8000a6a:	4653      	mov	r3, sl
 8000a6c:	075a      	lsls	r2, r3, #29
 8000a6e:	000e      	movs	r6, r1
 8000a70:	4302      	orrs	r2, r0
 8000a72:	08dc      	lsrs	r4, r3, #3
 8000a74:	e6cc      	b.n	8000810 <__aeabi_dadd+0x37c>
 8000a76:	4663      	mov	r3, ip
 8000a78:	1a1d      	subs	r5, r3, r0
 8000a7a:	45ac      	cmp	ip, r5
 8000a7c:	4192      	sbcs	r2, r2
 8000a7e:	4653      	mov	r3, sl
 8000a80:	4252      	negs	r2, r2
 8000a82:	1b1c      	subs	r4, r3, r4
 8000a84:	000e      	movs	r6, r1
 8000a86:	4688      	mov	r8, r1
 8000a88:	1aa4      	subs	r4, r4, r2
 8000a8a:	3701      	adds	r7, #1
 8000a8c:	e555      	b.n	800053a <__aeabi_dadd+0xa6>
 8000a8e:	4663      	mov	r3, ip
 8000a90:	08d9      	lsrs	r1, r3, #3
 8000a92:	4653      	mov	r3, sl
 8000a94:	075a      	lsls	r2, r3, #29
 8000a96:	430a      	orrs	r2, r1
 8000a98:	08dc      	lsrs	r4, r3, #3
 8000a9a:	e6c9      	b.n	8000830 <__aeabi_dadd+0x39c>
 8000a9c:	4660      	mov	r0, ip
 8000a9e:	4654      	mov	r4, sl
 8000aa0:	e6d4      	b.n	800084c <__aeabi_dadd+0x3b8>
 8000aa2:	08c0      	lsrs	r0, r0, #3
 8000aa4:	2a00      	cmp	r2, #0
 8000aa6:	d100      	bne.n	8000aaa <__aeabi_dadd+0x616>
 8000aa8:	e6bf      	b.n	800082a <__aeabi_dadd+0x396>
 8000aaa:	0762      	lsls	r2, r4, #29
 8000aac:	4310      	orrs	r0, r2
 8000aae:	2280      	movs	r2, #128	@ 0x80
 8000ab0:	08e4      	lsrs	r4, r4, #3
 8000ab2:	0312      	lsls	r2, r2, #12
 8000ab4:	4214      	tst	r4, r2
 8000ab6:	d0cd      	beq.n	8000a54 <__aeabi_dadd+0x5c0>
 8000ab8:	08dd      	lsrs	r5, r3, #3
 8000aba:	4215      	tst	r5, r2
 8000abc:	d1ca      	bne.n	8000a54 <__aeabi_dadd+0x5c0>
 8000abe:	4663      	mov	r3, ip
 8000ac0:	08d8      	lsrs	r0, r3, #3
 8000ac2:	4653      	mov	r3, sl
 8000ac4:	075b      	lsls	r3, r3, #29
 8000ac6:	000e      	movs	r6, r1
 8000ac8:	002c      	movs	r4, r5
 8000aca:	4318      	orrs	r0, r3
 8000acc:	e7c2      	b.n	8000a54 <__aeabi_dadd+0x5c0>
 8000ace:	4663      	mov	r3, ip
 8000ad0:	08d9      	lsrs	r1, r3, #3
 8000ad2:	4653      	mov	r3, sl
 8000ad4:	075a      	lsls	r2, r3, #29
 8000ad6:	430a      	orrs	r2, r1
 8000ad8:	08dc      	lsrs	r4, r3, #3
 8000ada:	e699      	b.n	8000810 <__aeabi_dadd+0x37c>
 8000adc:	4663      	mov	r3, ip
 8000ade:	08d8      	lsrs	r0, r3, #3
 8000ae0:	4653      	mov	r3, sl
 8000ae2:	075a      	lsls	r2, r3, #29
 8000ae4:	000e      	movs	r6, r1
 8000ae6:	4302      	orrs	r2, r0
 8000ae8:	08dc      	lsrs	r4, r3, #3
 8000aea:	e6a1      	b.n	8000830 <__aeabi_dadd+0x39c>
 8000aec:	0011      	movs	r1, r2
 8000aee:	0027      	movs	r7, r4
 8000af0:	3920      	subs	r1, #32
 8000af2:	40cf      	lsrs	r7, r1
 8000af4:	2a20      	cmp	r2, #32
 8000af6:	d003      	beq.n	8000b00 <__aeabi_dadd+0x66c>
 8000af8:	2140      	movs	r1, #64	@ 0x40
 8000afa:	1a8a      	subs	r2, r1, r2
 8000afc:	4094      	lsls	r4, r2
 8000afe:	4320      	orrs	r0, r4
 8000b00:	1e42      	subs	r2, r0, #1
 8000b02:	4190      	sbcs	r0, r2
 8000b04:	0005      	movs	r5, r0
 8000b06:	433d      	orrs	r5, r7
 8000b08:	e651      	b.n	80007ae <__aeabi_dadd+0x31a>
 8000b0a:	000c      	movs	r4, r1
 8000b0c:	2500      	movs	r5, #0
 8000b0e:	2200      	movs	r2, #0
 8000b10:	e558      	b.n	80005c4 <__aeabi_dadd+0x130>
 8000b12:	4460      	add	r0, ip
 8000b14:	4560      	cmp	r0, ip
 8000b16:	4192      	sbcs	r2, r2
 8000b18:	4454      	add	r4, sl
 8000b1a:	4252      	negs	r2, r2
 8000b1c:	0005      	movs	r5, r0
 8000b1e:	18a4      	adds	r4, r4, r2
 8000b20:	e73a      	b.n	8000998 <__aeabi_dadd+0x504>
 8000b22:	4653      	mov	r3, sl
 8000b24:	075a      	lsls	r2, r3, #29
 8000b26:	4663      	mov	r3, ip
 8000b28:	08d9      	lsrs	r1, r3, #3
 8000b2a:	4653      	mov	r3, sl
 8000b2c:	430a      	orrs	r2, r1
 8000b2e:	08dc      	lsrs	r4, r3, #3
 8000b30:	e67e      	b.n	8000830 <__aeabi_dadd+0x39c>
 8000b32:	001a      	movs	r2, r3
 8000b34:	001c      	movs	r4, r3
 8000b36:	432a      	orrs	r2, r5
 8000b38:	d000      	beq.n	8000b3c <__aeabi_dadd+0x6a8>
 8000b3a:	e6ab      	b.n	8000894 <__aeabi_dadd+0x400>
 8000b3c:	e6c1      	b.n	80008c2 <__aeabi_dadd+0x42e>
 8000b3e:	2120      	movs	r1, #32
 8000b40:	2500      	movs	r5, #0
 8000b42:	1a09      	subs	r1, r1, r0
 8000b44:	e519      	b.n	800057a <__aeabi_dadd+0xe6>
 8000b46:	2200      	movs	r2, #0
 8000b48:	2500      	movs	r5, #0
 8000b4a:	4c01      	ldr	r4, [pc, #4]	@ (8000b50 <__aeabi_dadd+0x6bc>)
 8000b4c:	e53a      	b.n	80005c4 <__aeabi_dadd+0x130>
 8000b4e:	46c0      	nop			@ (mov r8, r8)
 8000b50:	000007ff 	.word	0x000007ff
 8000b54:	ff7fffff 	.word	0xff7fffff
 8000b58:	000007fe 	.word	0x000007fe

08000b5c <__aeabi_ddiv>:
 8000b5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b5e:	46de      	mov	lr, fp
 8000b60:	4645      	mov	r5, r8
 8000b62:	4657      	mov	r7, sl
 8000b64:	464e      	mov	r6, r9
 8000b66:	b5e0      	push	{r5, r6, r7, lr}
 8000b68:	b087      	sub	sp, #28
 8000b6a:	9200      	str	r2, [sp, #0]
 8000b6c:	9301      	str	r3, [sp, #4]
 8000b6e:	030b      	lsls	r3, r1, #12
 8000b70:	0b1b      	lsrs	r3, r3, #12
 8000b72:	469b      	mov	fp, r3
 8000b74:	0fca      	lsrs	r2, r1, #31
 8000b76:	004b      	lsls	r3, r1, #1
 8000b78:	0004      	movs	r4, r0
 8000b7a:	4680      	mov	r8, r0
 8000b7c:	0d5b      	lsrs	r3, r3, #21
 8000b7e:	9202      	str	r2, [sp, #8]
 8000b80:	d100      	bne.n	8000b84 <__aeabi_ddiv+0x28>
 8000b82:	e16a      	b.n	8000e5a <__aeabi_ddiv+0x2fe>
 8000b84:	4ad4      	ldr	r2, [pc, #848]	@ (8000ed8 <__aeabi_ddiv+0x37c>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d100      	bne.n	8000b8c <__aeabi_ddiv+0x30>
 8000b8a:	e18c      	b.n	8000ea6 <__aeabi_ddiv+0x34a>
 8000b8c:	4659      	mov	r1, fp
 8000b8e:	0f42      	lsrs	r2, r0, #29
 8000b90:	00c9      	lsls	r1, r1, #3
 8000b92:	430a      	orrs	r2, r1
 8000b94:	2180      	movs	r1, #128	@ 0x80
 8000b96:	0409      	lsls	r1, r1, #16
 8000b98:	4311      	orrs	r1, r2
 8000b9a:	00c2      	lsls	r2, r0, #3
 8000b9c:	4690      	mov	r8, r2
 8000b9e:	4acf      	ldr	r2, [pc, #828]	@ (8000edc <__aeabi_ddiv+0x380>)
 8000ba0:	4689      	mov	r9, r1
 8000ba2:	4692      	mov	sl, r2
 8000ba4:	449a      	add	sl, r3
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	2400      	movs	r4, #0
 8000baa:	9303      	str	r3, [sp, #12]
 8000bac:	9e00      	ldr	r6, [sp, #0]
 8000bae:	9f01      	ldr	r7, [sp, #4]
 8000bb0:	033b      	lsls	r3, r7, #12
 8000bb2:	0b1b      	lsrs	r3, r3, #12
 8000bb4:	469b      	mov	fp, r3
 8000bb6:	007b      	lsls	r3, r7, #1
 8000bb8:	0030      	movs	r0, r6
 8000bba:	0d5b      	lsrs	r3, r3, #21
 8000bbc:	0ffd      	lsrs	r5, r7, #31
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d100      	bne.n	8000bc4 <__aeabi_ddiv+0x68>
 8000bc2:	e128      	b.n	8000e16 <__aeabi_ddiv+0x2ba>
 8000bc4:	4ac4      	ldr	r2, [pc, #784]	@ (8000ed8 <__aeabi_ddiv+0x37c>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d100      	bne.n	8000bcc <__aeabi_ddiv+0x70>
 8000bca:	e177      	b.n	8000ebc <__aeabi_ddiv+0x360>
 8000bcc:	4659      	mov	r1, fp
 8000bce:	0f72      	lsrs	r2, r6, #29
 8000bd0:	00c9      	lsls	r1, r1, #3
 8000bd2:	430a      	orrs	r2, r1
 8000bd4:	2180      	movs	r1, #128	@ 0x80
 8000bd6:	0409      	lsls	r1, r1, #16
 8000bd8:	4311      	orrs	r1, r2
 8000bda:	468b      	mov	fp, r1
 8000bdc:	49bf      	ldr	r1, [pc, #764]	@ (8000edc <__aeabi_ddiv+0x380>)
 8000bde:	00f2      	lsls	r2, r6, #3
 8000be0:	468c      	mov	ip, r1
 8000be2:	4651      	mov	r1, sl
 8000be4:	4463      	add	r3, ip
 8000be6:	1acb      	subs	r3, r1, r3
 8000be8:	469a      	mov	sl, r3
 8000bea:	2300      	movs	r3, #0
 8000bec:	9e02      	ldr	r6, [sp, #8]
 8000bee:	406e      	eors	r6, r5
 8000bf0:	2c0f      	cmp	r4, #15
 8000bf2:	d827      	bhi.n	8000c44 <__aeabi_ddiv+0xe8>
 8000bf4:	49ba      	ldr	r1, [pc, #744]	@ (8000ee0 <__aeabi_ddiv+0x384>)
 8000bf6:	00a4      	lsls	r4, r4, #2
 8000bf8:	5909      	ldr	r1, [r1, r4]
 8000bfa:	468f      	mov	pc, r1
 8000bfc:	46cb      	mov	fp, r9
 8000bfe:	4642      	mov	r2, r8
 8000c00:	9e02      	ldr	r6, [sp, #8]
 8000c02:	9b03      	ldr	r3, [sp, #12]
 8000c04:	2b02      	cmp	r3, #2
 8000c06:	d016      	beq.n	8000c36 <__aeabi_ddiv+0xda>
 8000c08:	2b03      	cmp	r3, #3
 8000c0a:	d100      	bne.n	8000c0e <__aeabi_ddiv+0xb2>
 8000c0c:	e2a6      	b.n	800115c <__aeabi_ddiv+0x600>
 8000c0e:	2b01      	cmp	r3, #1
 8000c10:	d000      	beq.n	8000c14 <__aeabi_ddiv+0xb8>
 8000c12:	e0df      	b.n	8000dd4 <__aeabi_ddiv+0x278>
 8000c14:	2200      	movs	r2, #0
 8000c16:	2300      	movs	r3, #0
 8000c18:	2400      	movs	r4, #0
 8000c1a:	4690      	mov	r8, r2
 8000c1c:	051b      	lsls	r3, r3, #20
 8000c1e:	4323      	orrs	r3, r4
 8000c20:	07f6      	lsls	r6, r6, #31
 8000c22:	4333      	orrs	r3, r6
 8000c24:	4640      	mov	r0, r8
 8000c26:	0019      	movs	r1, r3
 8000c28:	b007      	add	sp, #28
 8000c2a:	bcf0      	pop	{r4, r5, r6, r7}
 8000c2c:	46bb      	mov	fp, r7
 8000c2e:	46b2      	mov	sl, r6
 8000c30:	46a9      	mov	r9, r5
 8000c32:	46a0      	mov	r8, r4
 8000c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c36:	2200      	movs	r2, #0
 8000c38:	2400      	movs	r4, #0
 8000c3a:	4690      	mov	r8, r2
 8000c3c:	4ba6      	ldr	r3, [pc, #664]	@ (8000ed8 <__aeabi_ddiv+0x37c>)
 8000c3e:	e7ed      	b.n	8000c1c <__aeabi_ddiv+0xc0>
 8000c40:	002e      	movs	r6, r5
 8000c42:	e7df      	b.n	8000c04 <__aeabi_ddiv+0xa8>
 8000c44:	45cb      	cmp	fp, r9
 8000c46:	d200      	bcs.n	8000c4a <__aeabi_ddiv+0xee>
 8000c48:	e1d4      	b.n	8000ff4 <__aeabi_ddiv+0x498>
 8000c4a:	d100      	bne.n	8000c4e <__aeabi_ddiv+0xf2>
 8000c4c:	e1cf      	b.n	8000fee <__aeabi_ddiv+0x492>
 8000c4e:	2301      	movs	r3, #1
 8000c50:	425b      	negs	r3, r3
 8000c52:	469c      	mov	ip, r3
 8000c54:	4644      	mov	r4, r8
 8000c56:	4648      	mov	r0, r9
 8000c58:	2700      	movs	r7, #0
 8000c5a:	44e2      	add	sl, ip
 8000c5c:	465b      	mov	r3, fp
 8000c5e:	0e15      	lsrs	r5, r2, #24
 8000c60:	021b      	lsls	r3, r3, #8
 8000c62:	431d      	orrs	r5, r3
 8000c64:	0c19      	lsrs	r1, r3, #16
 8000c66:	042b      	lsls	r3, r5, #16
 8000c68:	0212      	lsls	r2, r2, #8
 8000c6a:	9500      	str	r5, [sp, #0]
 8000c6c:	0c1d      	lsrs	r5, r3, #16
 8000c6e:	4691      	mov	r9, r2
 8000c70:	9102      	str	r1, [sp, #8]
 8000c72:	9503      	str	r5, [sp, #12]
 8000c74:	f7ff fae0 	bl	8000238 <__aeabi_uidivmod>
 8000c78:	0002      	movs	r2, r0
 8000c7a:	436a      	muls	r2, r5
 8000c7c:	040b      	lsls	r3, r1, #16
 8000c7e:	0c21      	lsrs	r1, r4, #16
 8000c80:	4680      	mov	r8, r0
 8000c82:	4319      	orrs	r1, r3
 8000c84:	428a      	cmp	r2, r1
 8000c86:	d909      	bls.n	8000c9c <__aeabi_ddiv+0x140>
 8000c88:	9d00      	ldr	r5, [sp, #0]
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	46ac      	mov	ip, r5
 8000c8e:	425b      	negs	r3, r3
 8000c90:	4461      	add	r1, ip
 8000c92:	469c      	mov	ip, r3
 8000c94:	44e0      	add	r8, ip
 8000c96:	428d      	cmp	r5, r1
 8000c98:	d800      	bhi.n	8000c9c <__aeabi_ddiv+0x140>
 8000c9a:	e1fb      	b.n	8001094 <__aeabi_ddiv+0x538>
 8000c9c:	1a88      	subs	r0, r1, r2
 8000c9e:	9902      	ldr	r1, [sp, #8]
 8000ca0:	f7ff faca 	bl	8000238 <__aeabi_uidivmod>
 8000ca4:	9a03      	ldr	r2, [sp, #12]
 8000ca6:	0424      	lsls	r4, r4, #16
 8000ca8:	4342      	muls	r2, r0
 8000caa:	0409      	lsls	r1, r1, #16
 8000cac:	0c24      	lsrs	r4, r4, #16
 8000cae:	0003      	movs	r3, r0
 8000cb0:	430c      	orrs	r4, r1
 8000cb2:	42a2      	cmp	r2, r4
 8000cb4:	d906      	bls.n	8000cc4 <__aeabi_ddiv+0x168>
 8000cb6:	9900      	ldr	r1, [sp, #0]
 8000cb8:	3b01      	subs	r3, #1
 8000cba:	468c      	mov	ip, r1
 8000cbc:	4464      	add	r4, ip
 8000cbe:	42a1      	cmp	r1, r4
 8000cc0:	d800      	bhi.n	8000cc4 <__aeabi_ddiv+0x168>
 8000cc2:	e1e1      	b.n	8001088 <__aeabi_ddiv+0x52c>
 8000cc4:	1aa0      	subs	r0, r4, r2
 8000cc6:	4642      	mov	r2, r8
 8000cc8:	0412      	lsls	r2, r2, #16
 8000cca:	431a      	orrs	r2, r3
 8000ccc:	4693      	mov	fp, r2
 8000cce:	464b      	mov	r3, r9
 8000cd0:	4659      	mov	r1, fp
 8000cd2:	0c1b      	lsrs	r3, r3, #16
 8000cd4:	001d      	movs	r5, r3
 8000cd6:	9304      	str	r3, [sp, #16]
 8000cd8:	040b      	lsls	r3, r1, #16
 8000cda:	4649      	mov	r1, r9
 8000cdc:	0409      	lsls	r1, r1, #16
 8000cde:	0c09      	lsrs	r1, r1, #16
 8000ce0:	000c      	movs	r4, r1
 8000ce2:	0c1b      	lsrs	r3, r3, #16
 8000ce4:	435c      	muls	r4, r3
 8000ce6:	0c12      	lsrs	r2, r2, #16
 8000ce8:	436b      	muls	r3, r5
 8000cea:	4688      	mov	r8, r1
 8000cec:	4351      	muls	r1, r2
 8000cee:	436a      	muls	r2, r5
 8000cf0:	0c25      	lsrs	r5, r4, #16
 8000cf2:	46ac      	mov	ip, r5
 8000cf4:	185b      	adds	r3, r3, r1
 8000cf6:	4463      	add	r3, ip
 8000cf8:	4299      	cmp	r1, r3
 8000cfa:	d903      	bls.n	8000d04 <__aeabi_ddiv+0x1a8>
 8000cfc:	2180      	movs	r1, #128	@ 0x80
 8000cfe:	0249      	lsls	r1, r1, #9
 8000d00:	468c      	mov	ip, r1
 8000d02:	4462      	add	r2, ip
 8000d04:	0c19      	lsrs	r1, r3, #16
 8000d06:	0424      	lsls	r4, r4, #16
 8000d08:	041b      	lsls	r3, r3, #16
 8000d0a:	0c24      	lsrs	r4, r4, #16
 8000d0c:	188a      	adds	r2, r1, r2
 8000d0e:	191c      	adds	r4, r3, r4
 8000d10:	4290      	cmp	r0, r2
 8000d12:	d302      	bcc.n	8000d1a <__aeabi_ddiv+0x1be>
 8000d14:	d116      	bne.n	8000d44 <__aeabi_ddiv+0x1e8>
 8000d16:	42a7      	cmp	r7, r4
 8000d18:	d214      	bcs.n	8000d44 <__aeabi_ddiv+0x1e8>
 8000d1a:	465b      	mov	r3, fp
 8000d1c:	9d00      	ldr	r5, [sp, #0]
 8000d1e:	3b01      	subs	r3, #1
 8000d20:	444f      	add	r7, r9
 8000d22:	9305      	str	r3, [sp, #20]
 8000d24:	454f      	cmp	r7, r9
 8000d26:	419b      	sbcs	r3, r3
 8000d28:	46ac      	mov	ip, r5
 8000d2a:	425b      	negs	r3, r3
 8000d2c:	4463      	add	r3, ip
 8000d2e:	18c0      	adds	r0, r0, r3
 8000d30:	4285      	cmp	r5, r0
 8000d32:	d300      	bcc.n	8000d36 <__aeabi_ddiv+0x1da>
 8000d34:	e1a1      	b.n	800107a <__aeabi_ddiv+0x51e>
 8000d36:	4282      	cmp	r2, r0
 8000d38:	d900      	bls.n	8000d3c <__aeabi_ddiv+0x1e0>
 8000d3a:	e1f6      	b.n	800112a <__aeabi_ddiv+0x5ce>
 8000d3c:	d100      	bne.n	8000d40 <__aeabi_ddiv+0x1e4>
 8000d3e:	e1f1      	b.n	8001124 <__aeabi_ddiv+0x5c8>
 8000d40:	9b05      	ldr	r3, [sp, #20]
 8000d42:	469b      	mov	fp, r3
 8000d44:	1b3c      	subs	r4, r7, r4
 8000d46:	42a7      	cmp	r7, r4
 8000d48:	41bf      	sbcs	r7, r7
 8000d4a:	9d00      	ldr	r5, [sp, #0]
 8000d4c:	1a80      	subs	r0, r0, r2
 8000d4e:	427f      	negs	r7, r7
 8000d50:	1bc0      	subs	r0, r0, r7
 8000d52:	4285      	cmp	r5, r0
 8000d54:	d100      	bne.n	8000d58 <__aeabi_ddiv+0x1fc>
 8000d56:	e1d0      	b.n	80010fa <__aeabi_ddiv+0x59e>
 8000d58:	9902      	ldr	r1, [sp, #8]
 8000d5a:	f7ff fa6d 	bl	8000238 <__aeabi_uidivmod>
 8000d5e:	9a03      	ldr	r2, [sp, #12]
 8000d60:	040b      	lsls	r3, r1, #16
 8000d62:	4342      	muls	r2, r0
 8000d64:	0c21      	lsrs	r1, r4, #16
 8000d66:	0007      	movs	r7, r0
 8000d68:	4319      	orrs	r1, r3
 8000d6a:	428a      	cmp	r2, r1
 8000d6c:	d900      	bls.n	8000d70 <__aeabi_ddiv+0x214>
 8000d6e:	e178      	b.n	8001062 <__aeabi_ddiv+0x506>
 8000d70:	1a88      	subs	r0, r1, r2
 8000d72:	9902      	ldr	r1, [sp, #8]
 8000d74:	f7ff fa60 	bl	8000238 <__aeabi_uidivmod>
 8000d78:	9a03      	ldr	r2, [sp, #12]
 8000d7a:	0424      	lsls	r4, r4, #16
 8000d7c:	4342      	muls	r2, r0
 8000d7e:	0409      	lsls	r1, r1, #16
 8000d80:	0c24      	lsrs	r4, r4, #16
 8000d82:	0003      	movs	r3, r0
 8000d84:	430c      	orrs	r4, r1
 8000d86:	42a2      	cmp	r2, r4
 8000d88:	d900      	bls.n	8000d8c <__aeabi_ddiv+0x230>
 8000d8a:	e15d      	b.n	8001048 <__aeabi_ddiv+0x4ec>
 8000d8c:	4641      	mov	r1, r8
 8000d8e:	1aa4      	subs	r4, r4, r2
 8000d90:	043a      	lsls	r2, r7, #16
 8000d92:	431a      	orrs	r2, r3
 8000d94:	9d04      	ldr	r5, [sp, #16]
 8000d96:	0413      	lsls	r3, r2, #16
 8000d98:	0c1b      	lsrs	r3, r3, #16
 8000d9a:	4359      	muls	r1, r3
 8000d9c:	4647      	mov	r7, r8
 8000d9e:	436b      	muls	r3, r5
 8000da0:	469c      	mov	ip, r3
 8000da2:	0c10      	lsrs	r0, r2, #16
 8000da4:	4347      	muls	r7, r0
 8000da6:	0c0b      	lsrs	r3, r1, #16
 8000da8:	44bc      	add	ip, r7
 8000daa:	4463      	add	r3, ip
 8000dac:	4368      	muls	r0, r5
 8000dae:	429f      	cmp	r7, r3
 8000db0:	d903      	bls.n	8000dba <__aeabi_ddiv+0x25e>
 8000db2:	2580      	movs	r5, #128	@ 0x80
 8000db4:	026d      	lsls	r5, r5, #9
 8000db6:	46ac      	mov	ip, r5
 8000db8:	4460      	add	r0, ip
 8000dba:	0c1f      	lsrs	r7, r3, #16
 8000dbc:	0409      	lsls	r1, r1, #16
 8000dbe:	041b      	lsls	r3, r3, #16
 8000dc0:	0c09      	lsrs	r1, r1, #16
 8000dc2:	183f      	adds	r7, r7, r0
 8000dc4:	185b      	adds	r3, r3, r1
 8000dc6:	42bc      	cmp	r4, r7
 8000dc8:	d200      	bcs.n	8000dcc <__aeabi_ddiv+0x270>
 8000dca:	e102      	b.n	8000fd2 <__aeabi_ddiv+0x476>
 8000dcc:	d100      	bne.n	8000dd0 <__aeabi_ddiv+0x274>
 8000dce:	e0fd      	b.n	8000fcc <__aeabi_ddiv+0x470>
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	431a      	orrs	r2, r3
 8000dd4:	4b43      	ldr	r3, [pc, #268]	@ (8000ee4 <__aeabi_ddiv+0x388>)
 8000dd6:	4453      	add	r3, sl
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	dc00      	bgt.n	8000dde <__aeabi_ddiv+0x282>
 8000ddc:	e0ae      	b.n	8000f3c <__aeabi_ddiv+0x3e0>
 8000dde:	0751      	lsls	r1, r2, #29
 8000de0:	d000      	beq.n	8000de4 <__aeabi_ddiv+0x288>
 8000de2:	e198      	b.n	8001116 <__aeabi_ddiv+0x5ba>
 8000de4:	4659      	mov	r1, fp
 8000de6:	01c9      	lsls	r1, r1, #7
 8000de8:	d506      	bpl.n	8000df8 <__aeabi_ddiv+0x29c>
 8000dea:	4659      	mov	r1, fp
 8000dec:	4b3e      	ldr	r3, [pc, #248]	@ (8000ee8 <__aeabi_ddiv+0x38c>)
 8000dee:	4019      	ands	r1, r3
 8000df0:	2380      	movs	r3, #128	@ 0x80
 8000df2:	468b      	mov	fp, r1
 8000df4:	00db      	lsls	r3, r3, #3
 8000df6:	4453      	add	r3, sl
 8000df8:	493c      	ldr	r1, [pc, #240]	@ (8000eec <__aeabi_ddiv+0x390>)
 8000dfa:	428b      	cmp	r3, r1
 8000dfc:	dd00      	ble.n	8000e00 <__aeabi_ddiv+0x2a4>
 8000dfe:	e71a      	b.n	8000c36 <__aeabi_ddiv+0xda>
 8000e00:	4659      	mov	r1, fp
 8000e02:	08d2      	lsrs	r2, r2, #3
 8000e04:	0749      	lsls	r1, r1, #29
 8000e06:	4311      	orrs	r1, r2
 8000e08:	465a      	mov	r2, fp
 8000e0a:	055b      	lsls	r3, r3, #21
 8000e0c:	0254      	lsls	r4, r2, #9
 8000e0e:	4688      	mov	r8, r1
 8000e10:	0b24      	lsrs	r4, r4, #12
 8000e12:	0d5b      	lsrs	r3, r3, #21
 8000e14:	e702      	b.n	8000c1c <__aeabi_ddiv+0xc0>
 8000e16:	465a      	mov	r2, fp
 8000e18:	9b00      	ldr	r3, [sp, #0]
 8000e1a:	431a      	orrs	r2, r3
 8000e1c:	d100      	bne.n	8000e20 <__aeabi_ddiv+0x2c4>
 8000e1e:	e07e      	b.n	8000f1e <__aeabi_ddiv+0x3c2>
 8000e20:	465b      	mov	r3, fp
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d100      	bne.n	8000e28 <__aeabi_ddiv+0x2cc>
 8000e26:	e100      	b.n	800102a <__aeabi_ddiv+0x4ce>
 8000e28:	4658      	mov	r0, fp
 8000e2a:	f001 f9cb 	bl	80021c4 <__clzsi2>
 8000e2e:	0002      	movs	r2, r0
 8000e30:	0003      	movs	r3, r0
 8000e32:	3a0b      	subs	r2, #11
 8000e34:	271d      	movs	r7, #29
 8000e36:	9e00      	ldr	r6, [sp, #0]
 8000e38:	1aba      	subs	r2, r7, r2
 8000e3a:	0019      	movs	r1, r3
 8000e3c:	4658      	mov	r0, fp
 8000e3e:	40d6      	lsrs	r6, r2
 8000e40:	3908      	subs	r1, #8
 8000e42:	4088      	lsls	r0, r1
 8000e44:	0032      	movs	r2, r6
 8000e46:	4302      	orrs	r2, r0
 8000e48:	4693      	mov	fp, r2
 8000e4a:	9a00      	ldr	r2, [sp, #0]
 8000e4c:	408a      	lsls	r2, r1
 8000e4e:	4928      	ldr	r1, [pc, #160]	@ (8000ef0 <__aeabi_ddiv+0x394>)
 8000e50:	4453      	add	r3, sl
 8000e52:	468a      	mov	sl, r1
 8000e54:	449a      	add	sl, r3
 8000e56:	2300      	movs	r3, #0
 8000e58:	e6c8      	b.n	8000bec <__aeabi_ddiv+0x90>
 8000e5a:	465b      	mov	r3, fp
 8000e5c:	4303      	orrs	r3, r0
 8000e5e:	4699      	mov	r9, r3
 8000e60:	d056      	beq.n	8000f10 <__aeabi_ddiv+0x3b4>
 8000e62:	465b      	mov	r3, fp
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d100      	bne.n	8000e6a <__aeabi_ddiv+0x30e>
 8000e68:	e0cd      	b.n	8001006 <__aeabi_ddiv+0x4aa>
 8000e6a:	4658      	mov	r0, fp
 8000e6c:	f001 f9aa 	bl	80021c4 <__clzsi2>
 8000e70:	230b      	movs	r3, #11
 8000e72:	425b      	negs	r3, r3
 8000e74:	469c      	mov	ip, r3
 8000e76:	0002      	movs	r2, r0
 8000e78:	4484      	add	ip, r0
 8000e7a:	4666      	mov	r6, ip
 8000e7c:	231d      	movs	r3, #29
 8000e7e:	1b9b      	subs	r3, r3, r6
 8000e80:	0026      	movs	r6, r4
 8000e82:	0011      	movs	r1, r2
 8000e84:	4658      	mov	r0, fp
 8000e86:	40de      	lsrs	r6, r3
 8000e88:	3908      	subs	r1, #8
 8000e8a:	4088      	lsls	r0, r1
 8000e8c:	0033      	movs	r3, r6
 8000e8e:	4303      	orrs	r3, r0
 8000e90:	4699      	mov	r9, r3
 8000e92:	0023      	movs	r3, r4
 8000e94:	408b      	lsls	r3, r1
 8000e96:	4698      	mov	r8, r3
 8000e98:	4b16      	ldr	r3, [pc, #88]	@ (8000ef4 <__aeabi_ddiv+0x398>)
 8000e9a:	2400      	movs	r4, #0
 8000e9c:	1a9b      	subs	r3, r3, r2
 8000e9e:	469a      	mov	sl, r3
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	9303      	str	r3, [sp, #12]
 8000ea4:	e682      	b.n	8000bac <__aeabi_ddiv+0x50>
 8000ea6:	465a      	mov	r2, fp
 8000ea8:	4302      	orrs	r2, r0
 8000eaa:	4691      	mov	r9, r2
 8000eac:	d12a      	bne.n	8000f04 <__aeabi_ddiv+0x3a8>
 8000eae:	2200      	movs	r2, #0
 8000eb0:	469a      	mov	sl, r3
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	4690      	mov	r8, r2
 8000eb6:	2408      	movs	r4, #8
 8000eb8:	9303      	str	r3, [sp, #12]
 8000eba:	e677      	b.n	8000bac <__aeabi_ddiv+0x50>
 8000ebc:	465a      	mov	r2, fp
 8000ebe:	9b00      	ldr	r3, [sp, #0]
 8000ec0:	431a      	orrs	r2, r3
 8000ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ef8 <__aeabi_ddiv+0x39c>)
 8000ec4:	469c      	mov	ip, r3
 8000ec6:	44e2      	add	sl, ip
 8000ec8:	2a00      	cmp	r2, #0
 8000eca:	d117      	bne.n	8000efc <__aeabi_ddiv+0x3a0>
 8000ecc:	2302      	movs	r3, #2
 8000ece:	431c      	orrs	r4, r3
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	469b      	mov	fp, r3
 8000ed4:	3302      	adds	r3, #2
 8000ed6:	e689      	b.n	8000bec <__aeabi_ddiv+0x90>
 8000ed8:	000007ff 	.word	0x000007ff
 8000edc:	fffffc01 	.word	0xfffffc01
 8000ee0:	08006c50 	.word	0x08006c50
 8000ee4:	000003ff 	.word	0x000003ff
 8000ee8:	feffffff 	.word	0xfeffffff
 8000eec:	000007fe 	.word	0x000007fe
 8000ef0:	000003f3 	.word	0x000003f3
 8000ef4:	fffffc0d 	.word	0xfffffc0d
 8000ef8:	fffff801 	.word	0xfffff801
 8000efc:	2303      	movs	r3, #3
 8000efe:	0032      	movs	r2, r6
 8000f00:	431c      	orrs	r4, r3
 8000f02:	e673      	b.n	8000bec <__aeabi_ddiv+0x90>
 8000f04:	469a      	mov	sl, r3
 8000f06:	2303      	movs	r3, #3
 8000f08:	46d9      	mov	r9, fp
 8000f0a:	240c      	movs	r4, #12
 8000f0c:	9303      	str	r3, [sp, #12]
 8000f0e:	e64d      	b.n	8000bac <__aeabi_ddiv+0x50>
 8000f10:	2300      	movs	r3, #0
 8000f12:	4698      	mov	r8, r3
 8000f14:	469a      	mov	sl, r3
 8000f16:	3301      	adds	r3, #1
 8000f18:	2404      	movs	r4, #4
 8000f1a:	9303      	str	r3, [sp, #12]
 8000f1c:	e646      	b.n	8000bac <__aeabi_ddiv+0x50>
 8000f1e:	2301      	movs	r3, #1
 8000f20:	431c      	orrs	r4, r3
 8000f22:	2300      	movs	r3, #0
 8000f24:	469b      	mov	fp, r3
 8000f26:	3301      	adds	r3, #1
 8000f28:	e660      	b.n	8000bec <__aeabi_ddiv+0x90>
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	2480      	movs	r4, #128	@ 0x80
 8000f2e:	4698      	mov	r8, r3
 8000f30:	2600      	movs	r6, #0
 8000f32:	4b92      	ldr	r3, [pc, #584]	@ (800117c <__aeabi_ddiv+0x620>)
 8000f34:	0324      	lsls	r4, r4, #12
 8000f36:	e671      	b.n	8000c1c <__aeabi_ddiv+0xc0>
 8000f38:	2201      	movs	r2, #1
 8000f3a:	4252      	negs	r2, r2
 8000f3c:	2101      	movs	r1, #1
 8000f3e:	1ac9      	subs	r1, r1, r3
 8000f40:	2938      	cmp	r1, #56	@ 0x38
 8000f42:	dd00      	ble.n	8000f46 <__aeabi_ddiv+0x3ea>
 8000f44:	e666      	b.n	8000c14 <__aeabi_ddiv+0xb8>
 8000f46:	291f      	cmp	r1, #31
 8000f48:	dc00      	bgt.n	8000f4c <__aeabi_ddiv+0x3f0>
 8000f4a:	e0ab      	b.n	80010a4 <__aeabi_ddiv+0x548>
 8000f4c:	201f      	movs	r0, #31
 8000f4e:	4240      	negs	r0, r0
 8000f50:	1ac3      	subs	r3, r0, r3
 8000f52:	4658      	mov	r0, fp
 8000f54:	40d8      	lsrs	r0, r3
 8000f56:	0003      	movs	r3, r0
 8000f58:	2920      	cmp	r1, #32
 8000f5a:	d004      	beq.n	8000f66 <__aeabi_ddiv+0x40a>
 8000f5c:	4658      	mov	r0, fp
 8000f5e:	4988      	ldr	r1, [pc, #544]	@ (8001180 <__aeabi_ddiv+0x624>)
 8000f60:	4451      	add	r1, sl
 8000f62:	4088      	lsls	r0, r1
 8000f64:	4302      	orrs	r2, r0
 8000f66:	1e51      	subs	r1, r2, #1
 8000f68:	418a      	sbcs	r2, r1
 8000f6a:	431a      	orrs	r2, r3
 8000f6c:	2307      	movs	r3, #7
 8000f6e:	0019      	movs	r1, r3
 8000f70:	2400      	movs	r4, #0
 8000f72:	4011      	ands	r1, r2
 8000f74:	4213      	tst	r3, r2
 8000f76:	d00c      	beq.n	8000f92 <__aeabi_ddiv+0x436>
 8000f78:	230f      	movs	r3, #15
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	2b04      	cmp	r3, #4
 8000f7e:	d100      	bne.n	8000f82 <__aeabi_ddiv+0x426>
 8000f80:	e0f9      	b.n	8001176 <__aeabi_ddiv+0x61a>
 8000f82:	1d11      	adds	r1, r2, #4
 8000f84:	4291      	cmp	r1, r2
 8000f86:	419b      	sbcs	r3, r3
 8000f88:	000a      	movs	r2, r1
 8000f8a:	425b      	negs	r3, r3
 8000f8c:	0759      	lsls	r1, r3, #29
 8000f8e:	025b      	lsls	r3, r3, #9
 8000f90:	0b1c      	lsrs	r4, r3, #12
 8000f92:	08d2      	lsrs	r2, r2, #3
 8000f94:	430a      	orrs	r2, r1
 8000f96:	4690      	mov	r8, r2
 8000f98:	2300      	movs	r3, #0
 8000f9a:	e63f      	b.n	8000c1c <__aeabi_ddiv+0xc0>
 8000f9c:	2480      	movs	r4, #128	@ 0x80
 8000f9e:	464b      	mov	r3, r9
 8000fa0:	0324      	lsls	r4, r4, #12
 8000fa2:	4223      	tst	r3, r4
 8000fa4:	d009      	beq.n	8000fba <__aeabi_ddiv+0x45e>
 8000fa6:	465b      	mov	r3, fp
 8000fa8:	4223      	tst	r3, r4
 8000faa:	d106      	bne.n	8000fba <__aeabi_ddiv+0x45e>
 8000fac:	431c      	orrs	r4, r3
 8000fae:	0324      	lsls	r4, r4, #12
 8000fb0:	002e      	movs	r6, r5
 8000fb2:	4690      	mov	r8, r2
 8000fb4:	4b71      	ldr	r3, [pc, #452]	@ (800117c <__aeabi_ddiv+0x620>)
 8000fb6:	0b24      	lsrs	r4, r4, #12
 8000fb8:	e630      	b.n	8000c1c <__aeabi_ddiv+0xc0>
 8000fba:	2480      	movs	r4, #128	@ 0x80
 8000fbc:	464b      	mov	r3, r9
 8000fbe:	0324      	lsls	r4, r4, #12
 8000fc0:	431c      	orrs	r4, r3
 8000fc2:	0324      	lsls	r4, r4, #12
 8000fc4:	9e02      	ldr	r6, [sp, #8]
 8000fc6:	4b6d      	ldr	r3, [pc, #436]	@ (800117c <__aeabi_ddiv+0x620>)
 8000fc8:	0b24      	lsrs	r4, r4, #12
 8000fca:	e627      	b.n	8000c1c <__aeabi_ddiv+0xc0>
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d100      	bne.n	8000fd2 <__aeabi_ddiv+0x476>
 8000fd0:	e700      	b.n	8000dd4 <__aeabi_ddiv+0x278>
 8000fd2:	9800      	ldr	r0, [sp, #0]
 8000fd4:	1e51      	subs	r1, r2, #1
 8000fd6:	4684      	mov	ip, r0
 8000fd8:	4464      	add	r4, ip
 8000fda:	4284      	cmp	r4, r0
 8000fdc:	d200      	bcs.n	8000fe0 <__aeabi_ddiv+0x484>
 8000fde:	e084      	b.n	80010ea <__aeabi_ddiv+0x58e>
 8000fe0:	42bc      	cmp	r4, r7
 8000fe2:	d200      	bcs.n	8000fe6 <__aeabi_ddiv+0x48a>
 8000fe4:	e0ae      	b.n	8001144 <__aeabi_ddiv+0x5e8>
 8000fe6:	d100      	bne.n	8000fea <__aeabi_ddiv+0x48e>
 8000fe8:	e0c1      	b.n	800116e <__aeabi_ddiv+0x612>
 8000fea:	000a      	movs	r2, r1
 8000fec:	e6f0      	b.n	8000dd0 <__aeabi_ddiv+0x274>
 8000fee:	4542      	cmp	r2, r8
 8000ff0:	d900      	bls.n	8000ff4 <__aeabi_ddiv+0x498>
 8000ff2:	e62c      	b.n	8000c4e <__aeabi_ddiv+0xf2>
 8000ff4:	464b      	mov	r3, r9
 8000ff6:	07dc      	lsls	r4, r3, #31
 8000ff8:	0858      	lsrs	r0, r3, #1
 8000ffa:	4643      	mov	r3, r8
 8000ffc:	085b      	lsrs	r3, r3, #1
 8000ffe:	431c      	orrs	r4, r3
 8001000:	4643      	mov	r3, r8
 8001002:	07df      	lsls	r7, r3, #31
 8001004:	e62a      	b.n	8000c5c <__aeabi_ddiv+0x100>
 8001006:	f001 f8dd 	bl	80021c4 <__clzsi2>
 800100a:	2315      	movs	r3, #21
 800100c:	469c      	mov	ip, r3
 800100e:	4484      	add	ip, r0
 8001010:	0002      	movs	r2, r0
 8001012:	4663      	mov	r3, ip
 8001014:	3220      	adds	r2, #32
 8001016:	2b1c      	cmp	r3, #28
 8001018:	dc00      	bgt.n	800101c <__aeabi_ddiv+0x4c0>
 800101a:	e72e      	b.n	8000e7a <__aeabi_ddiv+0x31e>
 800101c:	0023      	movs	r3, r4
 800101e:	3808      	subs	r0, #8
 8001020:	4083      	lsls	r3, r0
 8001022:	4699      	mov	r9, r3
 8001024:	2300      	movs	r3, #0
 8001026:	4698      	mov	r8, r3
 8001028:	e736      	b.n	8000e98 <__aeabi_ddiv+0x33c>
 800102a:	f001 f8cb 	bl	80021c4 <__clzsi2>
 800102e:	0002      	movs	r2, r0
 8001030:	0003      	movs	r3, r0
 8001032:	3215      	adds	r2, #21
 8001034:	3320      	adds	r3, #32
 8001036:	2a1c      	cmp	r2, #28
 8001038:	dc00      	bgt.n	800103c <__aeabi_ddiv+0x4e0>
 800103a:	e6fb      	b.n	8000e34 <__aeabi_ddiv+0x2d8>
 800103c:	9900      	ldr	r1, [sp, #0]
 800103e:	3808      	subs	r0, #8
 8001040:	4081      	lsls	r1, r0
 8001042:	2200      	movs	r2, #0
 8001044:	468b      	mov	fp, r1
 8001046:	e702      	b.n	8000e4e <__aeabi_ddiv+0x2f2>
 8001048:	9900      	ldr	r1, [sp, #0]
 800104a:	3b01      	subs	r3, #1
 800104c:	468c      	mov	ip, r1
 800104e:	4464      	add	r4, ip
 8001050:	42a1      	cmp	r1, r4
 8001052:	d900      	bls.n	8001056 <__aeabi_ddiv+0x4fa>
 8001054:	e69a      	b.n	8000d8c <__aeabi_ddiv+0x230>
 8001056:	42a2      	cmp	r2, r4
 8001058:	d800      	bhi.n	800105c <__aeabi_ddiv+0x500>
 800105a:	e697      	b.n	8000d8c <__aeabi_ddiv+0x230>
 800105c:	1e83      	subs	r3, r0, #2
 800105e:	4464      	add	r4, ip
 8001060:	e694      	b.n	8000d8c <__aeabi_ddiv+0x230>
 8001062:	46ac      	mov	ip, r5
 8001064:	4461      	add	r1, ip
 8001066:	3f01      	subs	r7, #1
 8001068:	428d      	cmp	r5, r1
 800106a:	d900      	bls.n	800106e <__aeabi_ddiv+0x512>
 800106c:	e680      	b.n	8000d70 <__aeabi_ddiv+0x214>
 800106e:	428a      	cmp	r2, r1
 8001070:	d800      	bhi.n	8001074 <__aeabi_ddiv+0x518>
 8001072:	e67d      	b.n	8000d70 <__aeabi_ddiv+0x214>
 8001074:	1e87      	subs	r7, r0, #2
 8001076:	4461      	add	r1, ip
 8001078:	e67a      	b.n	8000d70 <__aeabi_ddiv+0x214>
 800107a:	4285      	cmp	r5, r0
 800107c:	d000      	beq.n	8001080 <__aeabi_ddiv+0x524>
 800107e:	e65f      	b.n	8000d40 <__aeabi_ddiv+0x1e4>
 8001080:	45b9      	cmp	r9, r7
 8001082:	d900      	bls.n	8001086 <__aeabi_ddiv+0x52a>
 8001084:	e65c      	b.n	8000d40 <__aeabi_ddiv+0x1e4>
 8001086:	e656      	b.n	8000d36 <__aeabi_ddiv+0x1da>
 8001088:	42a2      	cmp	r2, r4
 800108a:	d800      	bhi.n	800108e <__aeabi_ddiv+0x532>
 800108c:	e61a      	b.n	8000cc4 <__aeabi_ddiv+0x168>
 800108e:	1e83      	subs	r3, r0, #2
 8001090:	4464      	add	r4, ip
 8001092:	e617      	b.n	8000cc4 <__aeabi_ddiv+0x168>
 8001094:	428a      	cmp	r2, r1
 8001096:	d800      	bhi.n	800109a <__aeabi_ddiv+0x53e>
 8001098:	e600      	b.n	8000c9c <__aeabi_ddiv+0x140>
 800109a:	46ac      	mov	ip, r5
 800109c:	1e83      	subs	r3, r0, #2
 800109e:	4698      	mov	r8, r3
 80010a0:	4461      	add	r1, ip
 80010a2:	e5fb      	b.n	8000c9c <__aeabi_ddiv+0x140>
 80010a4:	4837      	ldr	r0, [pc, #220]	@ (8001184 <__aeabi_ddiv+0x628>)
 80010a6:	0014      	movs	r4, r2
 80010a8:	4450      	add	r0, sl
 80010aa:	4082      	lsls	r2, r0
 80010ac:	465b      	mov	r3, fp
 80010ae:	0017      	movs	r7, r2
 80010b0:	4083      	lsls	r3, r0
 80010b2:	40cc      	lsrs	r4, r1
 80010b4:	1e7a      	subs	r2, r7, #1
 80010b6:	4197      	sbcs	r7, r2
 80010b8:	4323      	orrs	r3, r4
 80010ba:	433b      	orrs	r3, r7
 80010bc:	001a      	movs	r2, r3
 80010be:	465b      	mov	r3, fp
 80010c0:	40cb      	lsrs	r3, r1
 80010c2:	0751      	lsls	r1, r2, #29
 80010c4:	d009      	beq.n	80010da <__aeabi_ddiv+0x57e>
 80010c6:	210f      	movs	r1, #15
 80010c8:	4011      	ands	r1, r2
 80010ca:	2904      	cmp	r1, #4
 80010cc:	d005      	beq.n	80010da <__aeabi_ddiv+0x57e>
 80010ce:	1d11      	adds	r1, r2, #4
 80010d0:	4291      	cmp	r1, r2
 80010d2:	4192      	sbcs	r2, r2
 80010d4:	4252      	negs	r2, r2
 80010d6:	189b      	adds	r3, r3, r2
 80010d8:	000a      	movs	r2, r1
 80010da:	0219      	lsls	r1, r3, #8
 80010dc:	d400      	bmi.n	80010e0 <__aeabi_ddiv+0x584>
 80010de:	e755      	b.n	8000f8c <__aeabi_ddiv+0x430>
 80010e0:	2200      	movs	r2, #0
 80010e2:	2301      	movs	r3, #1
 80010e4:	2400      	movs	r4, #0
 80010e6:	4690      	mov	r8, r2
 80010e8:	e598      	b.n	8000c1c <__aeabi_ddiv+0xc0>
 80010ea:	000a      	movs	r2, r1
 80010ec:	42bc      	cmp	r4, r7
 80010ee:	d000      	beq.n	80010f2 <__aeabi_ddiv+0x596>
 80010f0:	e66e      	b.n	8000dd0 <__aeabi_ddiv+0x274>
 80010f2:	454b      	cmp	r3, r9
 80010f4:	d000      	beq.n	80010f8 <__aeabi_ddiv+0x59c>
 80010f6:	e66b      	b.n	8000dd0 <__aeabi_ddiv+0x274>
 80010f8:	e66c      	b.n	8000dd4 <__aeabi_ddiv+0x278>
 80010fa:	4b23      	ldr	r3, [pc, #140]	@ (8001188 <__aeabi_ddiv+0x62c>)
 80010fc:	4a23      	ldr	r2, [pc, #140]	@ (800118c <__aeabi_ddiv+0x630>)
 80010fe:	4453      	add	r3, sl
 8001100:	4592      	cmp	sl, r2
 8001102:	da00      	bge.n	8001106 <__aeabi_ddiv+0x5aa>
 8001104:	e718      	b.n	8000f38 <__aeabi_ddiv+0x3dc>
 8001106:	2101      	movs	r1, #1
 8001108:	4249      	negs	r1, r1
 800110a:	1d0a      	adds	r2, r1, #4
 800110c:	428a      	cmp	r2, r1
 800110e:	4189      	sbcs	r1, r1
 8001110:	4249      	negs	r1, r1
 8001112:	448b      	add	fp, r1
 8001114:	e666      	b.n	8000de4 <__aeabi_ddiv+0x288>
 8001116:	210f      	movs	r1, #15
 8001118:	4011      	ands	r1, r2
 800111a:	2904      	cmp	r1, #4
 800111c:	d100      	bne.n	8001120 <__aeabi_ddiv+0x5c4>
 800111e:	e661      	b.n	8000de4 <__aeabi_ddiv+0x288>
 8001120:	0011      	movs	r1, r2
 8001122:	e7f2      	b.n	800110a <__aeabi_ddiv+0x5ae>
 8001124:	42bc      	cmp	r4, r7
 8001126:	d800      	bhi.n	800112a <__aeabi_ddiv+0x5ce>
 8001128:	e60a      	b.n	8000d40 <__aeabi_ddiv+0x1e4>
 800112a:	2302      	movs	r3, #2
 800112c:	425b      	negs	r3, r3
 800112e:	469c      	mov	ip, r3
 8001130:	9900      	ldr	r1, [sp, #0]
 8001132:	444f      	add	r7, r9
 8001134:	454f      	cmp	r7, r9
 8001136:	419b      	sbcs	r3, r3
 8001138:	44e3      	add	fp, ip
 800113a:	468c      	mov	ip, r1
 800113c:	425b      	negs	r3, r3
 800113e:	4463      	add	r3, ip
 8001140:	18c0      	adds	r0, r0, r3
 8001142:	e5ff      	b.n	8000d44 <__aeabi_ddiv+0x1e8>
 8001144:	4649      	mov	r1, r9
 8001146:	9d00      	ldr	r5, [sp, #0]
 8001148:	0048      	lsls	r0, r1, #1
 800114a:	4548      	cmp	r0, r9
 800114c:	4189      	sbcs	r1, r1
 800114e:	46ac      	mov	ip, r5
 8001150:	4249      	negs	r1, r1
 8001152:	4461      	add	r1, ip
 8001154:	4681      	mov	r9, r0
 8001156:	3a02      	subs	r2, #2
 8001158:	1864      	adds	r4, r4, r1
 800115a:	e7c7      	b.n	80010ec <__aeabi_ddiv+0x590>
 800115c:	2480      	movs	r4, #128	@ 0x80
 800115e:	465b      	mov	r3, fp
 8001160:	0324      	lsls	r4, r4, #12
 8001162:	431c      	orrs	r4, r3
 8001164:	0324      	lsls	r4, r4, #12
 8001166:	4690      	mov	r8, r2
 8001168:	4b04      	ldr	r3, [pc, #16]	@ (800117c <__aeabi_ddiv+0x620>)
 800116a:	0b24      	lsrs	r4, r4, #12
 800116c:	e556      	b.n	8000c1c <__aeabi_ddiv+0xc0>
 800116e:	4599      	cmp	r9, r3
 8001170:	d3e8      	bcc.n	8001144 <__aeabi_ddiv+0x5e8>
 8001172:	000a      	movs	r2, r1
 8001174:	e7bd      	b.n	80010f2 <__aeabi_ddiv+0x596>
 8001176:	2300      	movs	r3, #0
 8001178:	e708      	b.n	8000f8c <__aeabi_ddiv+0x430>
 800117a:	46c0      	nop			@ (mov r8, r8)
 800117c:	000007ff 	.word	0x000007ff
 8001180:	0000043e 	.word	0x0000043e
 8001184:	0000041e 	.word	0x0000041e
 8001188:	000003ff 	.word	0x000003ff
 800118c:	fffffc02 	.word	0xfffffc02

08001190 <__eqdf2>:
 8001190:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001192:	4657      	mov	r7, sl
 8001194:	46de      	mov	lr, fp
 8001196:	464e      	mov	r6, r9
 8001198:	4645      	mov	r5, r8
 800119a:	b5e0      	push	{r5, r6, r7, lr}
 800119c:	000d      	movs	r5, r1
 800119e:	0004      	movs	r4, r0
 80011a0:	0fe8      	lsrs	r0, r5, #31
 80011a2:	4683      	mov	fp, r0
 80011a4:	0309      	lsls	r1, r1, #12
 80011a6:	0fd8      	lsrs	r0, r3, #31
 80011a8:	0b09      	lsrs	r1, r1, #12
 80011aa:	4682      	mov	sl, r0
 80011ac:	4819      	ldr	r0, [pc, #100]	@ (8001214 <__eqdf2+0x84>)
 80011ae:	468c      	mov	ip, r1
 80011b0:	031f      	lsls	r7, r3, #12
 80011b2:	0069      	lsls	r1, r5, #1
 80011b4:	005e      	lsls	r6, r3, #1
 80011b6:	0d49      	lsrs	r1, r1, #21
 80011b8:	0b3f      	lsrs	r7, r7, #12
 80011ba:	0d76      	lsrs	r6, r6, #21
 80011bc:	4281      	cmp	r1, r0
 80011be:	d018      	beq.n	80011f2 <__eqdf2+0x62>
 80011c0:	4286      	cmp	r6, r0
 80011c2:	d00f      	beq.n	80011e4 <__eqdf2+0x54>
 80011c4:	2001      	movs	r0, #1
 80011c6:	42b1      	cmp	r1, r6
 80011c8:	d10d      	bne.n	80011e6 <__eqdf2+0x56>
 80011ca:	45bc      	cmp	ip, r7
 80011cc:	d10b      	bne.n	80011e6 <__eqdf2+0x56>
 80011ce:	4294      	cmp	r4, r2
 80011d0:	d109      	bne.n	80011e6 <__eqdf2+0x56>
 80011d2:	45d3      	cmp	fp, sl
 80011d4:	d01c      	beq.n	8001210 <__eqdf2+0x80>
 80011d6:	2900      	cmp	r1, #0
 80011d8:	d105      	bne.n	80011e6 <__eqdf2+0x56>
 80011da:	4660      	mov	r0, ip
 80011dc:	4320      	orrs	r0, r4
 80011de:	1e43      	subs	r3, r0, #1
 80011e0:	4198      	sbcs	r0, r3
 80011e2:	e000      	b.n	80011e6 <__eqdf2+0x56>
 80011e4:	2001      	movs	r0, #1
 80011e6:	bcf0      	pop	{r4, r5, r6, r7}
 80011e8:	46bb      	mov	fp, r7
 80011ea:	46b2      	mov	sl, r6
 80011ec:	46a9      	mov	r9, r5
 80011ee:	46a0      	mov	r8, r4
 80011f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011f2:	2001      	movs	r0, #1
 80011f4:	428e      	cmp	r6, r1
 80011f6:	d1f6      	bne.n	80011e6 <__eqdf2+0x56>
 80011f8:	4661      	mov	r1, ip
 80011fa:	4339      	orrs	r1, r7
 80011fc:	000f      	movs	r7, r1
 80011fe:	4317      	orrs	r7, r2
 8001200:	4327      	orrs	r7, r4
 8001202:	d1f0      	bne.n	80011e6 <__eqdf2+0x56>
 8001204:	465b      	mov	r3, fp
 8001206:	4652      	mov	r2, sl
 8001208:	1a98      	subs	r0, r3, r2
 800120a:	1e43      	subs	r3, r0, #1
 800120c:	4198      	sbcs	r0, r3
 800120e:	e7ea      	b.n	80011e6 <__eqdf2+0x56>
 8001210:	2000      	movs	r0, #0
 8001212:	e7e8      	b.n	80011e6 <__eqdf2+0x56>
 8001214:	000007ff 	.word	0x000007ff

08001218 <__gedf2>:
 8001218:	b5f0      	push	{r4, r5, r6, r7, lr}
 800121a:	4657      	mov	r7, sl
 800121c:	464e      	mov	r6, r9
 800121e:	4645      	mov	r5, r8
 8001220:	46de      	mov	lr, fp
 8001222:	b5e0      	push	{r5, r6, r7, lr}
 8001224:	000d      	movs	r5, r1
 8001226:	030f      	lsls	r7, r1, #12
 8001228:	0b39      	lsrs	r1, r7, #12
 800122a:	b083      	sub	sp, #12
 800122c:	0004      	movs	r4, r0
 800122e:	4680      	mov	r8, r0
 8001230:	9101      	str	r1, [sp, #4]
 8001232:	0058      	lsls	r0, r3, #1
 8001234:	0fe9      	lsrs	r1, r5, #31
 8001236:	4f31      	ldr	r7, [pc, #196]	@ (80012fc <__gedf2+0xe4>)
 8001238:	0d40      	lsrs	r0, r0, #21
 800123a:	468c      	mov	ip, r1
 800123c:	006e      	lsls	r6, r5, #1
 800123e:	0319      	lsls	r1, r3, #12
 8001240:	4682      	mov	sl, r0
 8001242:	4691      	mov	r9, r2
 8001244:	0d76      	lsrs	r6, r6, #21
 8001246:	0b09      	lsrs	r1, r1, #12
 8001248:	0fd8      	lsrs	r0, r3, #31
 800124a:	42be      	cmp	r6, r7
 800124c:	d01f      	beq.n	800128e <__gedf2+0x76>
 800124e:	45ba      	cmp	sl, r7
 8001250:	d00f      	beq.n	8001272 <__gedf2+0x5a>
 8001252:	2e00      	cmp	r6, #0
 8001254:	d12f      	bne.n	80012b6 <__gedf2+0x9e>
 8001256:	4655      	mov	r5, sl
 8001258:	9e01      	ldr	r6, [sp, #4]
 800125a:	4334      	orrs	r4, r6
 800125c:	2d00      	cmp	r5, #0
 800125e:	d127      	bne.n	80012b0 <__gedf2+0x98>
 8001260:	430a      	orrs	r2, r1
 8001262:	d03a      	beq.n	80012da <__gedf2+0xc2>
 8001264:	2c00      	cmp	r4, #0
 8001266:	d145      	bne.n	80012f4 <__gedf2+0xdc>
 8001268:	2800      	cmp	r0, #0
 800126a:	d11a      	bne.n	80012a2 <__gedf2+0x8a>
 800126c:	2001      	movs	r0, #1
 800126e:	4240      	negs	r0, r0
 8001270:	e017      	b.n	80012a2 <__gedf2+0x8a>
 8001272:	4311      	orrs	r1, r2
 8001274:	d13b      	bne.n	80012ee <__gedf2+0xd6>
 8001276:	2e00      	cmp	r6, #0
 8001278:	d102      	bne.n	8001280 <__gedf2+0x68>
 800127a:	9f01      	ldr	r7, [sp, #4]
 800127c:	4327      	orrs	r7, r4
 800127e:	d0f3      	beq.n	8001268 <__gedf2+0x50>
 8001280:	4584      	cmp	ip, r0
 8001282:	d109      	bne.n	8001298 <__gedf2+0x80>
 8001284:	4663      	mov	r3, ip
 8001286:	2b00      	cmp	r3, #0
 8001288:	d0f0      	beq.n	800126c <__gedf2+0x54>
 800128a:	4660      	mov	r0, ip
 800128c:	e009      	b.n	80012a2 <__gedf2+0x8a>
 800128e:	9f01      	ldr	r7, [sp, #4]
 8001290:	4327      	orrs	r7, r4
 8001292:	d12c      	bne.n	80012ee <__gedf2+0xd6>
 8001294:	45b2      	cmp	sl, r6
 8001296:	d024      	beq.n	80012e2 <__gedf2+0xca>
 8001298:	4663      	mov	r3, ip
 800129a:	2002      	movs	r0, #2
 800129c:	3b01      	subs	r3, #1
 800129e:	4018      	ands	r0, r3
 80012a0:	3801      	subs	r0, #1
 80012a2:	b003      	add	sp, #12
 80012a4:	bcf0      	pop	{r4, r5, r6, r7}
 80012a6:	46bb      	mov	fp, r7
 80012a8:	46b2      	mov	sl, r6
 80012aa:	46a9      	mov	r9, r5
 80012ac:	46a0      	mov	r8, r4
 80012ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012b0:	2c00      	cmp	r4, #0
 80012b2:	d0d9      	beq.n	8001268 <__gedf2+0x50>
 80012b4:	e7e4      	b.n	8001280 <__gedf2+0x68>
 80012b6:	4654      	mov	r4, sl
 80012b8:	2c00      	cmp	r4, #0
 80012ba:	d0ed      	beq.n	8001298 <__gedf2+0x80>
 80012bc:	4584      	cmp	ip, r0
 80012be:	d1eb      	bne.n	8001298 <__gedf2+0x80>
 80012c0:	4556      	cmp	r6, sl
 80012c2:	dce9      	bgt.n	8001298 <__gedf2+0x80>
 80012c4:	dbde      	blt.n	8001284 <__gedf2+0x6c>
 80012c6:	9b01      	ldr	r3, [sp, #4]
 80012c8:	428b      	cmp	r3, r1
 80012ca:	d8e5      	bhi.n	8001298 <__gedf2+0x80>
 80012cc:	d1da      	bne.n	8001284 <__gedf2+0x6c>
 80012ce:	45c8      	cmp	r8, r9
 80012d0:	d8e2      	bhi.n	8001298 <__gedf2+0x80>
 80012d2:	2000      	movs	r0, #0
 80012d4:	45c8      	cmp	r8, r9
 80012d6:	d2e4      	bcs.n	80012a2 <__gedf2+0x8a>
 80012d8:	e7d4      	b.n	8001284 <__gedf2+0x6c>
 80012da:	2000      	movs	r0, #0
 80012dc:	2c00      	cmp	r4, #0
 80012de:	d0e0      	beq.n	80012a2 <__gedf2+0x8a>
 80012e0:	e7da      	b.n	8001298 <__gedf2+0x80>
 80012e2:	4311      	orrs	r1, r2
 80012e4:	d103      	bne.n	80012ee <__gedf2+0xd6>
 80012e6:	4584      	cmp	ip, r0
 80012e8:	d1d6      	bne.n	8001298 <__gedf2+0x80>
 80012ea:	2000      	movs	r0, #0
 80012ec:	e7d9      	b.n	80012a2 <__gedf2+0x8a>
 80012ee:	2002      	movs	r0, #2
 80012f0:	4240      	negs	r0, r0
 80012f2:	e7d6      	b.n	80012a2 <__gedf2+0x8a>
 80012f4:	4584      	cmp	ip, r0
 80012f6:	d0e6      	beq.n	80012c6 <__gedf2+0xae>
 80012f8:	e7ce      	b.n	8001298 <__gedf2+0x80>
 80012fa:	46c0      	nop			@ (mov r8, r8)
 80012fc:	000007ff 	.word	0x000007ff

08001300 <__ledf2>:
 8001300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001302:	4657      	mov	r7, sl
 8001304:	464e      	mov	r6, r9
 8001306:	4645      	mov	r5, r8
 8001308:	46de      	mov	lr, fp
 800130a:	b5e0      	push	{r5, r6, r7, lr}
 800130c:	000d      	movs	r5, r1
 800130e:	030f      	lsls	r7, r1, #12
 8001310:	0004      	movs	r4, r0
 8001312:	4680      	mov	r8, r0
 8001314:	0fe8      	lsrs	r0, r5, #31
 8001316:	0b39      	lsrs	r1, r7, #12
 8001318:	4684      	mov	ip, r0
 800131a:	b083      	sub	sp, #12
 800131c:	0058      	lsls	r0, r3, #1
 800131e:	4f30      	ldr	r7, [pc, #192]	@ (80013e0 <__ledf2+0xe0>)
 8001320:	0d40      	lsrs	r0, r0, #21
 8001322:	9101      	str	r1, [sp, #4]
 8001324:	031e      	lsls	r6, r3, #12
 8001326:	0069      	lsls	r1, r5, #1
 8001328:	4682      	mov	sl, r0
 800132a:	4691      	mov	r9, r2
 800132c:	0d49      	lsrs	r1, r1, #21
 800132e:	0b36      	lsrs	r6, r6, #12
 8001330:	0fd8      	lsrs	r0, r3, #31
 8001332:	42b9      	cmp	r1, r7
 8001334:	d020      	beq.n	8001378 <__ledf2+0x78>
 8001336:	45ba      	cmp	sl, r7
 8001338:	d00f      	beq.n	800135a <__ledf2+0x5a>
 800133a:	2900      	cmp	r1, #0
 800133c:	d12b      	bne.n	8001396 <__ledf2+0x96>
 800133e:	9901      	ldr	r1, [sp, #4]
 8001340:	430c      	orrs	r4, r1
 8001342:	4651      	mov	r1, sl
 8001344:	2900      	cmp	r1, #0
 8001346:	d137      	bne.n	80013b8 <__ledf2+0xb8>
 8001348:	4332      	orrs	r2, r6
 800134a:	d038      	beq.n	80013be <__ledf2+0xbe>
 800134c:	2c00      	cmp	r4, #0
 800134e:	d144      	bne.n	80013da <__ledf2+0xda>
 8001350:	2800      	cmp	r0, #0
 8001352:	d119      	bne.n	8001388 <__ledf2+0x88>
 8001354:	2001      	movs	r0, #1
 8001356:	4240      	negs	r0, r0
 8001358:	e016      	b.n	8001388 <__ledf2+0x88>
 800135a:	4316      	orrs	r6, r2
 800135c:	d113      	bne.n	8001386 <__ledf2+0x86>
 800135e:	2900      	cmp	r1, #0
 8001360:	d102      	bne.n	8001368 <__ledf2+0x68>
 8001362:	9f01      	ldr	r7, [sp, #4]
 8001364:	4327      	orrs	r7, r4
 8001366:	d0f3      	beq.n	8001350 <__ledf2+0x50>
 8001368:	4584      	cmp	ip, r0
 800136a:	d020      	beq.n	80013ae <__ledf2+0xae>
 800136c:	4663      	mov	r3, ip
 800136e:	2002      	movs	r0, #2
 8001370:	3b01      	subs	r3, #1
 8001372:	4018      	ands	r0, r3
 8001374:	3801      	subs	r0, #1
 8001376:	e007      	b.n	8001388 <__ledf2+0x88>
 8001378:	9f01      	ldr	r7, [sp, #4]
 800137a:	4327      	orrs	r7, r4
 800137c:	d103      	bne.n	8001386 <__ledf2+0x86>
 800137e:	458a      	cmp	sl, r1
 8001380:	d1f4      	bne.n	800136c <__ledf2+0x6c>
 8001382:	4316      	orrs	r6, r2
 8001384:	d01f      	beq.n	80013c6 <__ledf2+0xc6>
 8001386:	2002      	movs	r0, #2
 8001388:	b003      	add	sp, #12
 800138a:	bcf0      	pop	{r4, r5, r6, r7}
 800138c:	46bb      	mov	fp, r7
 800138e:	46b2      	mov	sl, r6
 8001390:	46a9      	mov	r9, r5
 8001392:	46a0      	mov	r8, r4
 8001394:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001396:	4654      	mov	r4, sl
 8001398:	2c00      	cmp	r4, #0
 800139a:	d0e7      	beq.n	800136c <__ledf2+0x6c>
 800139c:	4584      	cmp	ip, r0
 800139e:	d1e5      	bne.n	800136c <__ledf2+0x6c>
 80013a0:	4551      	cmp	r1, sl
 80013a2:	dce3      	bgt.n	800136c <__ledf2+0x6c>
 80013a4:	db03      	blt.n	80013ae <__ledf2+0xae>
 80013a6:	9b01      	ldr	r3, [sp, #4]
 80013a8:	42b3      	cmp	r3, r6
 80013aa:	d8df      	bhi.n	800136c <__ledf2+0x6c>
 80013ac:	d00f      	beq.n	80013ce <__ledf2+0xce>
 80013ae:	4663      	mov	r3, ip
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d0cf      	beq.n	8001354 <__ledf2+0x54>
 80013b4:	4660      	mov	r0, ip
 80013b6:	e7e7      	b.n	8001388 <__ledf2+0x88>
 80013b8:	2c00      	cmp	r4, #0
 80013ba:	d0c9      	beq.n	8001350 <__ledf2+0x50>
 80013bc:	e7d4      	b.n	8001368 <__ledf2+0x68>
 80013be:	2000      	movs	r0, #0
 80013c0:	2c00      	cmp	r4, #0
 80013c2:	d0e1      	beq.n	8001388 <__ledf2+0x88>
 80013c4:	e7d2      	b.n	800136c <__ledf2+0x6c>
 80013c6:	4584      	cmp	ip, r0
 80013c8:	d1d0      	bne.n	800136c <__ledf2+0x6c>
 80013ca:	2000      	movs	r0, #0
 80013cc:	e7dc      	b.n	8001388 <__ledf2+0x88>
 80013ce:	45c8      	cmp	r8, r9
 80013d0:	d8cc      	bhi.n	800136c <__ledf2+0x6c>
 80013d2:	2000      	movs	r0, #0
 80013d4:	45c8      	cmp	r8, r9
 80013d6:	d2d7      	bcs.n	8001388 <__ledf2+0x88>
 80013d8:	e7e9      	b.n	80013ae <__ledf2+0xae>
 80013da:	4584      	cmp	ip, r0
 80013dc:	d0e3      	beq.n	80013a6 <__ledf2+0xa6>
 80013de:	e7c5      	b.n	800136c <__ledf2+0x6c>
 80013e0:	000007ff 	.word	0x000007ff

080013e4 <__aeabi_dmul>:
 80013e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013e6:	4657      	mov	r7, sl
 80013e8:	46de      	mov	lr, fp
 80013ea:	464e      	mov	r6, r9
 80013ec:	4645      	mov	r5, r8
 80013ee:	b5e0      	push	{r5, r6, r7, lr}
 80013f0:	001f      	movs	r7, r3
 80013f2:	030b      	lsls	r3, r1, #12
 80013f4:	0b1b      	lsrs	r3, r3, #12
 80013f6:	0016      	movs	r6, r2
 80013f8:	469a      	mov	sl, r3
 80013fa:	0fca      	lsrs	r2, r1, #31
 80013fc:	004b      	lsls	r3, r1, #1
 80013fe:	0004      	movs	r4, r0
 8001400:	4693      	mov	fp, r2
 8001402:	b087      	sub	sp, #28
 8001404:	0d5b      	lsrs	r3, r3, #21
 8001406:	d100      	bne.n	800140a <__aeabi_dmul+0x26>
 8001408:	e0d5      	b.n	80015b6 <__aeabi_dmul+0x1d2>
 800140a:	4abb      	ldr	r2, [pc, #748]	@ (80016f8 <__aeabi_dmul+0x314>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d100      	bne.n	8001412 <__aeabi_dmul+0x2e>
 8001410:	e0f8      	b.n	8001604 <__aeabi_dmul+0x220>
 8001412:	4651      	mov	r1, sl
 8001414:	0f42      	lsrs	r2, r0, #29
 8001416:	00c9      	lsls	r1, r1, #3
 8001418:	430a      	orrs	r2, r1
 800141a:	2180      	movs	r1, #128	@ 0x80
 800141c:	0409      	lsls	r1, r1, #16
 800141e:	4311      	orrs	r1, r2
 8001420:	00c2      	lsls	r2, r0, #3
 8001422:	4691      	mov	r9, r2
 8001424:	4ab5      	ldr	r2, [pc, #724]	@ (80016fc <__aeabi_dmul+0x318>)
 8001426:	468a      	mov	sl, r1
 8001428:	189d      	adds	r5, r3, r2
 800142a:	2300      	movs	r3, #0
 800142c:	4698      	mov	r8, r3
 800142e:	9302      	str	r3, [sp, #8]
 8001430:	033c      	lsls	r4, r7, #12
 8001432:	007b      	lsls	r3, r7, #1
 8001434:	0ffa      	lsrs	r2, r7, #31
 8001436:	0030      	movs	r0, r6
 8001438:	0b24      	lsrs	r4, r4, #12
 800143a:	0d5b      	lsrs	r3, r3, #21
 800143c:	9200      	str	r2, [sp, #0]
 800143e:	d100      	bne.n	8001442 <__aeabi_dmul+0x5e>
 8001440:	e096      	b.n	8001570 <__aeabi_dmul+0x18c>
 8001442:	4aad      	ldr	r2, [pc, #692]	@ (80016f8 <__aeabi_dmul+0x314>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d031      	beq.n	80014ac <__aeabi_dmul+0xc8>
 8001448:	0f72      	lsrs	r2, r6, #29
 800144a:	00e4      	lsls	r4, r4, #3
 800144c:	4322      	orrs	r2, r4
 800144e:	2480      	movs	r4, #128	@ 0x80
 8001450:	0424      	lsls	r4, r4, #16
 8001452:	4314      	orrs	r4, r2
 8001454:	4aa9      	ldr	r2, [pc, #676]	@ (80016fc <__aeabi_dmul+0x318>)
 8001456:	00f0      	lsls	r0, r6, #3
 8001458:	4694      	mov	ip, r2
 800145a:	4463      	add	r3, ip
 800145c:	195b      	adds	r3, r3, r5
 800145e:	1c5a      	adds	r2, r3, #1
 8001460:	9201      	str	r2, [sp, #4]
 8001462:	4642      	mov	r2, r8
 8001464:	2600      	movs	r6, #0
 8001466:	2a0a      	cmp	r2, #10
 8001468:	dc42      	bgt.n	80014f0 <__aeabi_dmul+0x10c>
 800146a:	465a      	mov	r2, fp
 800146c:	9900      	ldr	r1, [sp, #0]
 800146e:	404a      	eors	r2, r1
 8001470:	4693      	mov	fp, r2
 8001472:	4642      	mov	r2, r8
 8001474:	2a02      	cmp	r2, #2
 8001476:	dc32      	bgt.n	80014de <__aeabi_dmul+0xfa>
 8001478:	3a01      	subs	r2, #1
 800147a:	2a01      	cmp	r2, #1
 800147c:	d900      	bls.n	8001480 <__aeabi_dmul+0x9c>
 800147e:	e149      	b.n	8001714 <__aeabi_dmul+0x330>
 8001480:	2e02      	cmp	r6, #2
 8001482:	d100      	bne.n	8001486 <__aeabi_dmul+0xa2>
 8001484:	e0ca      	b.n	800161c <__aeabi_dmul+0x238>
 8001486:	2e01      	cmp	r6, #1
 8001488:	d13d      	bne.n	8001506 <__aeabi_dmul+0x122>
 800148a:	2300      	movs	r3, #0
 800148c:	2400      	movs	r4, #0
 800148e:	2200      	movs	r2, #0
 8001490:	0010      	movs	r0, r2
 8001492:	465a      	mov	r2, fp
 8001494:	051b      	lsls	r3, r3, #20
 8001496:	4323      	orrs	r3, r4
 8001498:	07d2      	lsls	r2, r2, #31
 800149a:	4313      	orrs	r3, r2
 800149c:	0019      	movs	r1, r3
 800149e:	b007      	add	sp, #28
 80014a0:	bcf0      	pop	{r4, r5, r6, r7}
 80014a2:	46bb      	mov	fp, r7
 80014a4:	46b2      	mov	sl, r6
 80014a6:	46a9      	mov	r9, r5
 80014a8:	46a0      	mov	r8, r4
 80014aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014ac:	4b92      	ldr	r3, [pc, #584]	@ (80016f8 <__aeabi_dmul+0x314>)
 80014ae:	4326      	orrs	r6, r4
 80014b0:	18eb      	adds	r3, r5, r3
 80014b2:	2e00      	cmp	r6, #0
 80014b4:	d100      	bne.n	80014b8 <__aeabi_dmul+0xd4>
 80014b6:	e0bb      	b.n	8001630 <__aeabi_dmul+0x24c>
 80014b8:	2203      	movs	r2, #3
 80014ba:	4641      	mov	r1, r8
 80014bc:	4311      	orrs	r1, r2
 80014be:	465a      	mov	r2, fp
 80014c0:	4688      	mov	r8, r1
 80014c2:	9900      	ldr	r1, [sp, #0]
 80014c4:	404a      	eors	r2, r1
 80014c6:	2180      	movs	r1, #128	@ 0x80
 80014c8:	0109      	lsls	r1, r1, #4
 80014ca:	468c      	mov	ip, r1
 80014cc:	0029      	movs	r1, r5
 80014ce:	4461      	add	r1, ip
 80014d0:	9101      	str	r1, [sp, #4]
 80014d2:	4641      	mov	r1, r8
 80014d4:	290a      	cmp	r1, #10
 80014d6:	dd00      	ble.n	80014da <__aeabi_dmul+0xf6>
 80014d8:	e233      	b.n	8001942 <__aeabi_dmul+0x55e>
 80014da:	4693      	mov	fp, r2
 80014dc:	2603      	movs	r6, #3
 80014de:	4642      	mov	r2, r8
 80014e0:	2701      	movs	r7, #1
 80014e2:	4097      	lsls	r7, r2
 80014e4:	21a6      	movs	r1, #166	@ 0xa6
 80014e6:	003a      	movs	r2, r7
 80014e8:	00c9      	lsls	r1, r1, #3
 80014ea:	400a      	ands	r2, r1
 80014ec:	420f      	tst	r7, r1
 80014ee:	d031      	beq.n	8001554 <__aeabi_dmul+0x170>
 80014f0:	9e02      	ldr	r6, [sp, #8]
 80014f2:	2e02      	cmp	r6, #2
 80014f4:	d100      	bne.n	80014f8 <__aeabi_dmul+0x114>
 80014f6:	e235      	b.n	8001964 <__aeabi_dmul+0x580>
 80014f8:	2e03      	cmp	r6, #3
 80014fa:	d100      	bne.n	80014fe <__aeabi_dmul+0x11a>
 80014fc:	e1d2      	b.n	80018a4 <__aeabi_dmul+0x4c0>
 80014fe:	4654      	mov	r4, sl
 8001500:	4648      	mov	r0, r9
 8001502:	2e01      	cmp	r6, #1
 8001504:	d0c1      	beq.n	800148a <__aeabi_dmul+0xa6>
 8001506:	9a01      	ldr	r2, [sp, #4]
 8001508:	4b7d      	ldr	r3, [pc, #500]	@ (8001700 <__aeabi_dmul+0x31c>)
 800150a:	4694      	mov	ip, r2
 800150c:	4463      	add	r3, ip
 800150e:	2b00      	cmp	r3, #0
 8001510:	dc00      	bgt.n	8001514 <__aeabi_dmul+0x130>
 8001512:	e0c0      	b.n	8001696 <__aeabi_dmul+0x2b2>
 8001514:	0742      	lsls	r2, r0, #29
 8001516:	d009      	beq.n	800152c <__aeabi_dmul+0x148>
 8001518:	220f      	movs	r2, #15
 800151a:	4002      	ands	r2, r0
 800151c:	2a04      	cmp	r2, #4
 800151e:	d005      	beq.n	800152c <__aeabi_dmul+0x148>
 8001520:	1d02      	adds	r2, r0, #4
 8001522:	4282      	cmp	r2, r0
 8001524:	4180      	sbcs	r0, r0
 8001526:	4240      	negs	r0, r0
 8001528:	1824      	adds	r4, r4, r0
 800152a:	0010      	movs	r0, r2
 800152c:	01e2      	lsls	r2, r4, #7
 800152e:	d506      	bpl.n	800153e <__aeabi_dmul+0x15a>
 8001530:	4b74      	ldr	r3, [pc, #464]	@ (8001704 <__aeabi_dmul+0x320>)
 8001532:	9a01      	ldr	r2, [sp, #4]
 8001534:	401c      	ands	r4, r3
 8001536:	2380      	movs	r3, #128	@ 0x80
 8001538:	4694      	mov	ip, r2
 800153a:	00db      	lsls	r3, r3, #3
 800153c:	4463      	add	r3, ip
 800153e:	4a72      	ldr	r2, [pc, #456]	@ (8001708 <__aeabi_dmul+0x324>)
 8001540:	4293      	cmp	r3, r2
 8001542:	dc6b      	bgt.n	800161c <__aeabi_dmul+0x238>
 8001544:	0762      	lsls	r2, r4, #29
 8001546:	08c0      	lsrs	r0, r0, #3
 8001548:	0264      	lsls	r4, r4, #9
 800154a:	055b      	lsls	r3, r3, #21
 800154c:	4302      	orrs	r2, r0
 800154e:	0b24      	lsrs	r4, r4, #12
 8001550:	0d5b      	lsrs	r3, r3, #21
 8001552:	e79d      	b.n	8001490 <__aeabi_dmul+0xac>
 8001554:	2190      	movs	r1, #144	@ 0x90
 8001556:	0089      	lsls	r1, r1, #2
 8001558:	420f      	tst	r7, r1
 800155a:	d163      	bne.n	8001624 <__aeabi_dmul+0x240>
 800155c:	2288      	movs	r2, #136	@ 0x88
 800155e:	423a      	tst	r2, r7
 8001560:	d100      	bne.n	8001564 <__aeabi_dmul+0x180>
 8001562:	e0d7      	b.n	8001714 <__aeabi_dmul+0x330>
 8001564:	9b00      	ldr	r3, [sp, #0]
 8001566:	46a2      	mov	sl, r4
 8001568:	469b      	mov	fp, r3
 800156a:	4681      	mov	r9, r0
 800156c:	9602      	str	r6, [sp, #8]
 800156e:	e7bf      	b.n	80014f0 <__aeabi_dmul+0x10c>
 8001570:	0023      	movs	r3, r4
 8001572:	4333      	orrs	r3, r6
 8001574:	d100      	bne.n	8001578 <__aeabi_dmul+0x194>
 8001576:	e07f      	b.n	8001678 <__aeabi_dmul+0x294>
 8001578:	2c00      	cmp	r4, #0
 800157a:	d100      	bne.n	800157e <__aeabi_dmul+0x19a>
 800157c:	e1ad      	b.n	80018da <__aeabi_dmul+0x4f6>
 800157e:	0020      	movs	r0, r4
 8001580:	f000 fe20 	bl	80021c4 <__clzsi2>
 8001584:	0002      	movs	r2, r0
 8001586:	0003      	movs	r3, r0
 8001588:	3a0b      	subs	r2, #11
 800158a:	201d      	movs	r0, #29
 800158c:	0019      	movs	r1, r3
 800158e:	1a82      	subs	r2, r0, r2
 8001590:	0030      	movs	r0, r6
 8001592:	3908      	subs	r1, #8
 8001594:	40d0      	lsrs	r0, r2
 8001596:	408c      	lsls	r4, r1
 8001598:	4304      	orrs	r4, r0
 800159a:	0030      	movs	r0, r6
 800159c:	4088      	lsls	r0, r1
 800159e:	4a5b      	ldr	r2, [pc, #364]	@ (800170c <__aeabi_dmul+0x328>)
 80015a0:	1aeb      	subs	r3, r5, r3
 80015a2:	4694      	mov	ip, r2
 80015a4:	4463      	add	r3, ip
 80015a6:	1c5a      	adds	r2, r3, #1
 80015a8:	9201      	str	r2, [sp, #4]
 80015aa:	4642      	mov	r2, r8
 80015ac:	2600      	movs	r6, #0
 80015ae:	2a0a      	cmp	r2, #10
 80015b0:	dc00      	bgt.n	80015b4 <__aeabi_dmul+0x1d0>
 80015b2:	e75a      	b.n	800146a <__aeabi_dmul+0x86>
 80015b4:	e79c      	b.n	80014f0 <__aeabi_dmul+0x10c>
 80015b6:	4653      	mov	r3, sl
 80015b8:	4303      	orrs	r3, r0
 80015ba:	4699      	mov	r9, r3
 80015bc:	d054      	beq.n	8001668 <__aeabi_dmul+0x284>
 80015be:	4653      	mov	r3, sl
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d100      	bne.n	80015c6 <__aeabi_dmul+0x1e2>
 80015c4:	e177      	b.n	80018b6 <__aeabi_dmul+0x4d2>
 80015c6:	4650      	mov	r0, sl
 80015c8:	f000 fdfc 	bl	80021c4 <__clzsi2>
 80015cc:	230b      	movs	r3, #11
 80015ce:	425b      	negs	r3, r3
 80015d0:	469c      	mov	ip, r3
 80015d2:	0002      	movs	r2, r0
 80015d4:	4484      	add	ip, r0
 80015d6:	0011      	movs	r1, r2
 80015d8:	4650      	mov	r0, sl
 80015da:	3908      	subs	r1, #8
 80015dc:	4088      	lsls	r0, r1
 80015de:	231d      	movs	r3, #29
 80015e0:	4680      	mov	r8, r0
 80015e2:	4660      	mov	r0, ip
 80015e4:	1a1b      	subs	r3, r3, r0
 80015e6:	0020      	movs	r0, r4
 80015e8:	40d8      	lsrs	r0, r3
 80015ea:	0003      	movs	r3, r0
 80015ec:	4640      	mov	r0, r8
 80015ee:	4303      	orrs	r3, r0
 80015f0:	469a      	mov	sl, r3
 80015f2:	0023      	movs	r3, r4
 80015f4:	408b      	lsls	r3, r1
 80015f6:	4699      	mov	r9, r3
 80015f8:	2300      	movs	r3, #0
 80015fa:	4d44      	ldr	r5, [pc, #272]	@ (800170c <__aeabi_dmul+0x328>)
 80015fc:	4698      	mov	r8, r3
 80015fe:	1aad      	subs	r5, r5, r2
 8001600:	9302      	str	r3, [sp, #8]
 8001602:	e715      	b.n	8001430 <__aeabi_dmul+0x4c>
 8001604:	4652      	mov	r2, sl
 8001606:	4302      	orrs	r2, r0
 8001608:	4691      	mov	r9, r2
 800160a:	d126      	bne.n	800165a <__aeabi_dmul+0x276>
 800160c:	2200      	movs	r2, #0
 800160e:	001d      	movs	r5, r3
 8001610:	2302      	movs	r3, #2
 8001612:	4692      	mov	sl, r2
 8001614:	3208      	adds	r2, #8
 8001616:	4690      	mov	r8, r2
 8001618:	9302      	str	r3, [sp, #8]
 800161a:	e709      	b.n	8001430 <__aeabi_dmul+0x4c>
 800161c:	2400      	movs	r4, #0
 800161e:	2200      	movs	r2, #0
 8001620:	4b35      	ldr	r3, [pc, #212]	@ (80016f8 <__aeabi_dmul+0x314>)
 8001622:	e735      	b.n	8001490 <__aeabi_dmul+0xac>
 8001624:	2300      	movs	r3, #0
 8001626:	2480      	movs	r4, #128	@ 0x80
 8001628:	469b      	mov	fp, r3
 800162a:	0324      	lsls	r4, r4, #12
 800162c:	4b32      	ldr	r3, [pc, #200]	@ (80016f8 <__aeabi_dmul+0x314>)
 800162e:	e72f      	b.n	8001490 <__aeabi_dmul+0xac>
 8001630:	2202      	movs	r2, #2
 8001632:	4641      	mov	r1, r8
 8001634:	4311      	orrs	r1, r2
 8001636:	2280      	movs	r2, #128	@ 0x80
 8001638:	0112      	lsls	r2, r2, #4
 800163a:	4694      	mov	ip, r2
 800163c:	002a      	movs	r2, r5
 800163e:	4462      	add	r2, ip
 8001640:	4688      	mov	r8, r1
 8001642:	9201      	str	r2, [sp, #4]
 8001644:	290a      	cmp	r1, #10
 8001646:	dd00      	ble.n	800164a <__aeabi_dmul+0x266>
 8001648:	e752      	b.n	80014f0 <__aeabi_dmul+0x10c>
 800164a:	465a      	mov	r2, fp
 800164c:	2000      	movs	r0, #0
 800164e:	9900      	ldr	r1, [sp, #0]
 8001650:	0004      	movs	r4, r0
 8001652:	404a      	eors	r2, r1
 8001654:	4693      	mov	fp, r2
 8001656:	2602      	movs	r6, #2
 8001658:	e70b      	b.n	8001472 <__aeabi_dmul+0x8e>
 800165a:	220c      	movs	r2, #12
 800165c:	001d      	movs	r5, r3
 800165e:	2303      	movs	r3, #3
 8001660:	4681      	mov	r9, r0
 8001662:	4690      	mov	r8, r2
 8001664:	9302      	str	r3, [sp, #8]
 8001666:	e6e3      	b.n	8001430 <__aeabi_dmul+0x4c>
 8001668:	2300      	movs	r3, #0
 800166a:	469a      	mov	sl, r3
 800166c:	3304      	adds	r3, #4
 800166e:	4698      	mov	r8, r3
 8001670:	3b03      	subs	r3, #3
 8001672:	2500      	movs	r5, #0
 8001674:	9302      	str	r3, [sp, #8]
 8001676:	e6db      	b.n	8001430 <__aeabi_dmul+0x4c>
 8001678:	4642      	mov	r2, r8
 800167a:	3301      	adds	r3, #1
 800167c:	431a      	orrs	r2, r3
 800167e:	002b      	movs	r3, r5
 8001680:	4690      	mov	r8, r2
 8001682:	1c5a      	adds	r2, r3, #1
 8001684:	9201      	str	r2, [sp, #4]
 8001686:	4642      	mov	r2, r8
 8001688:	2400      	movs	r4, #0
 800168a:	2000      	movs	r0, #0
 800168c:	2601      	movs	r6, #1
 800168e:	2a0a      	cmp	r2, #10
 8001690:	dc00      	bgt.n	8001694 <__aeabi_dmul+0x2b0>
 8001692:	e6ea      	b.n	800146a <__aeabi_dmul+0x86>
 8001694:	e72c      	b.n	80014f0 <__aeabi_dmul+0x10c>
 8001696:	2201      	movs	r2, #1
 8001698:	1ad2      	subs	r2, r2, r3
 800169a:	2a38      	cmp	r2, #56	@ 0x38
 800169c:	dd00      	ble.n	80016a0 <__aeabi_dmul+0x2bc>
 800169e:	e6f4      	b.n	800148a <__aeabi_dmul+0xa6>
 80016a0:	2a1f      	cmp	r2, #31
 80016a2:	dc00      	bgt.n	80016a6 <__aeabi_dmul+0x2c2>
 80016a4:	e12a      	b.n	80018fc <__aeabi_dmul+0x518>
 80016a6:	211f      	movs	r1, #31
 80016a8:	4249      	negs	r1, r1
 80016aa:	1acb      	subs	r3, r1, r3
 80016ac:	0021      	movs	r1, r4
 80016ae:	40d9      	lsrs	r1, r3
 80016b0:	000b      	movs	r3, r1
 80016b2:	2a20      	cmp	r2, #32
 80016b4:	d005      	beq.n	80016c2 <__aeabi_dmul+0x2de>
 80016b6:	4a16      	ldr	r2, [pc, #88]	@ (8001710 <__aeabi_dmul+0x32c>)
 80016b8:	9d01      	ldr	r5, [sp, #4]
 80016ba:	4694      	mov	ip, r2
 80016bc:	4465      	add	r5, ip
 80016be:	40ac      	lsls	r4, r5
 80016c0:	4320      	orrs	r0, r4
 80016c2:	1e42      	subs	r2, r0, #1
 80016c4:	4190      	sbcs	r0, r2
 80016c6:	4318      	orrs	r0, r3
 80016c8:	2307      	movs	r3, #7
 80016ca:	0019      	movs	r1, r3
 80016cc:	2400      	movs	r4, #0
 80016ce:	4001      	ands	r1, r0
 80016d0:	4203      	tst	r3, r0
 80016d2:	d00c      	beq.n	80016ee <__aeabi_dmul+0x30a>
 80016d4:	230f      	movs	r3, #15
 80016d6:	4003      	ands	r3, r0
 80016d8:	2b04      	cmp	r3, #4
 80016da:	d100      	bne.n	80016de <__aeabi_dmul+0x2fa>
 80016dc:	e140      	b.n	8001960 <__aeabi_dmul+0x57c>
 80016de:	1d03      	adds	r3, r0, #4
 80016e0:	4283      	cmp	r3, r0
 80016e2:	41a4      	sbcs	r4, r4
 80016e4:	0018      	movs	r0, r3
 80016e6:	4264      	negs	r4, r4
 80016e8:	0761      	lsls	r1, r4, #29
 80016ea:	0264      	lsls	r4, r4, #9
 80016ec:	0b24      	lsrs	r4, r4, #12
 80016ee:	08c2      	lsrs	r2, r0, #3
 80016f0:	2300      	movs	r3, #0
 80016f2:	430a      	orrs	r2, r1
 80016f4:	e6cc      	b.n	8001490 <__aeabi_dmul+0xac>
 80016f6:	46c0      	nop			@ (mov r8, r8)
 80016f8:	000007ff 	.word	0x000007ff
 80016fc:	fffffc01 	.word	0xfffffc01
 8001700:	000003ff 	.word	0x000003ff
 8001704:	feffffff 	.word	0xfeffffff
 8001708:	000007fe 	.word	0x000007fe
 800170c:	fffffc0d 	.word	0xfffffc0d
 8001710:	0000043e 	.word	0x0000043e
 8001714:	4649      	mov	r1, r9
 8001716:	464a      	mov	r2, r9
 8001718:	0409      	lsls	r1, r1, #16
 800171a:	0c09      	lsrs	r1, r1, #16
 800171c:	000d      	movs	r5, r1
 800171e:	0c16      	lsrs	r6, r2, #16
 8001720:	0c02      	lsrs	r2, r0, #16
 8001722:	0400      	lsls	r0, r0, #16
 8001724:	0c00      	lsrs	r0, r0, #16
 8001726:	4345      	muls	r5, r0
 8001728:	46ac      	mov	ip, r5
 800172a:	0005      	movs	r5, r0
 800172c:	4375      	muls	r5, r6
 800172e:	46a8      	mov	r8, r5
 8001730:	0015      	movs	r5, r2
 8001732:	000f      	movs	r7, r1
 8001734:	4375      	muls	r5, r6
 8001736:	9200      	str	r2, [sp, #0]
 8001738:	9502      	str	r5, [sp, #8]
 800173a:	002a      	movs	r2, r5
 800173c:	9d00      	ldr	r5, [sp, #0]
 800173e:	436f      	muls	r7, r5
 8001740:	4665      	mov	r5, ip
 8001742:	0c2d      	lsrs	r5, r5, #16
 8001744:	46a9      	mov	r9, r5
 8001746:	4447      	add	r7, r8
 8001748:	444f      	add	r7, r9
 800174a:	45b8      	cmp	r8, r7
 800174c:	d905      	bls.n	800175a <__aeabi_dmul+0x376>
 800174e:	0015      	movs	r5, r2
 8001750:	2280      	movs	r2, #128	@ 0x80
 8001752:	0252      	lsls	r2, r2, #9
 8001754:	4690      	mov	r8, r2
 8001756:	4445      	add	r5, r8
 8001758:	9502      	str	r5, [sp, #8]
 800175a:	0c3d      	lsrs	r5, r7, #16
 800175c:	9503      	str	r5, [sp, #12]
 800175e:	4665      	mov	r5, ip
 8001760:	042d      	lsls	r5, r5, #16
 8001762:	043f      	lsls	r7, r7, #16
 8001764:	0c2d      	lsrs	r5, r5, #16
 8001766:	46ac      	mov	ip, r5
 8001768:	003d      	movs	r5, r7
 800176a:	4465      	add	r5, ip
 800176c:	9504      	str	r5, [sp, #16]
 800176e:	0c25      	lsrs	r5, r4, #16
 8001770:	0424      	lsls	r4, r4, #16
 8001772:	0c24      	lsrs	r4, r4, #16
 8001774:	46ac      	mov	ip, r5
 8001776:	0025      	movs	r5, r4
 8001778:	4375      	muls	r5, r6
 800177a:	46a8      	mov	r8, r5
 800177c:	4665      	mov	r5, ip
 800177e:	000f      	movs	r7, r1
 8001780:	4369      	muls	r1, r5
 8001782:	4441      	add	r1, r8
 8001784:	4689      	mov	r9, r1
 8001786:	4367      	muls	r7, r4
 8001788:	0c39      	lsrs	r1, r7, #16
 800178a:	4449      	add	r1, r9
 800178c:	436e      	muls	r6, r5
 800178e:	4588      	cmp	r8, r1
 8001790:	d903      	bls.n	800179a <__aeabi_dmul+0x3b6>
 8001792:	2280      	movs	r2, #128	@ 0x80
 8001794:	0252      	lsls	r2, r2, #9
 8001796:	4690      	mov	r8, r2
 8001798:	4446      	add	r6, r8
 800179a:	0c0d      	lsrs	r5, r1, #16
 800179c:	46a8      	mov	r8, r5
 800179e:	0035      	movs	r5, r6
 80017a0:	4445      	add	r5, r8
 80017a2:	9505      	str	r5, [sp, #20]
 80017a4:	9d03      	ldr	r5, [sp, #12]
 80017a6:	043f      	lsls	r7, r7, #16
 80017a8:	46a8      	mov	r8, r5
 80017aa:	0c3f      	lsrs	r7, r7, #16
 80017ac:	0409      	lsls	r1, r1, #16
 80017ae:	19c9      	adds	r1, r1, r7
 80017b0:	4488      	add	r8, r1
 80017b2:	4645      	mov	r5, r8
 80017b4:	9503      	str	r5, [sp, #12]
 80017b6:	4655      	mov	r5, sl
 80017b8:	042e      	lsls	r6, r5, #16
 80017ba:	0c36      	lsrs	r6, r6, #16
 80017bc:	0c2f      	lsrs	r7, r5, #16
 80017be:	0035      	movs	r5, r6
 80017c0:	4345      	muls	r5, r0
 80017c2:	4378      	muls	r0, r7
 80017c4:	4681      	mov	r9, r0
 80017c6:	0038      	movs	r0, r7
 80017c8:	46a8      	mov	r8, r5
 80017ca:	0c2d      	lsrs	r5, r5, #16
 80017cc:	46aa      	mov	sl, r5
 80017ce:	9a00      	ldr	r2, [sp, #0]
 80017d0:	4350      	muls	r0, r2
 80017d2:	4372      	muls	r2, r6
 80017d4:	444a      	add	r2, r9
 80017d6:	4452      	add	r2, sl
 80017d8:	4591      	cmp	r9, r2
 80017da:	d903      	bls.n	80017e4 <__aeabi_dmul+0x400>
 80017dc:	2580      	movs	r5, #128	@ 0x80
 80017de:	026d      	lsls	r5, r5, #9
 80017e0:	46a9      	mov	r9, r5
 80017e2:	4448      	add	r0, r9
 80017e4:	0c15      	lsrs	r5, r2, #16
 80017e6:	46a9      	mov	r9, r5
 80017e8:	4645      	mov	r5, r8
 80017ea:	042d      	lsls	r5, r5, #16
 80017ec:	0c2d      	lsrs	r5, r5, #16
 80017ee:	46a8      	mov	r8, r5
 80017f0:	4665      	mov	r5, ip
 80017f2:	437d      	muls	r5, r7
 80017f4:	0412      	lsls	r2, r2, #16
 80017f6:	4448      	add	r0, r9
 80017f8:	4490      	add	r8, r2
 80017fa:	46a9      	mov	r9, r5
 80017fc:	0032      	movs	r2, r6
 80017fe:	4665      	mov	r5, ip
 8001800:	4362      	muls	r2, r4
 8001802:	436e      	muls	r6, r5
 8001804:	437c      	muls	r4, r7
 8001806:	0c17      	lsrs	r7, r2, #16
 8001808:	1936      	adds	r6, r6, r4
 800180a:	19bf      	adds	r7, r7, r6
 800180c:	42bc      	cmp	r4, r7
 800180e:	d903      	bls.n	8001818 <__aeabi_dmul+0x434>
 8001810:	2480      	movs	r4, #128	@ 0x80
 8001812:	0264      	lsls	r4, r4, #9
 8001814:	46a4      	mov	ip, r4
 8001816:	44e1      	add	r9, ip
 8001818:	9c02      	ldr	r4, [sp, #8]
 800181a:	9e03      	ldr	r6, [sp, #12]
 800181c:	46a4      	mov	ip, r4
 800181e:	9d05      	ldr	r5, [sp, #20]
 8001820:	4466      	add	r6, ip
 8001822:	428e      	cmp	r6, r1
 8001824:	4189      	sbcs	r1, r1
 8001826:	46ac      	mov	ip, r5
 8001828:	0412      	lsls	r2, r2, #16
 800182a:	043c      	lsls	r4, r7, #16
 800182c:	0c12      	lsrs	r2, r2, #16
 800182e:	18a2      	adds	r2, r4, r2
 8001830:	4462      	add	r2, ip
 8001832:	4249      	negs	r1, r1
 8001834:	1854      	adds	r4, r2, r1
 8001836:	4446      	add	r6, r8
 8001838:	46a4      	mov	ip, r4
 800183a:	4546      	cmp	r6, r8
 800183c:	41a4      	sbcs	r4, r4
 800183e:	4682      	mov	sl, r0
 8001840:	4264      	negs	r4, r4
 8001842:	46a0      	mov	r8, r4
 8001844:	42aa      	cmp	r2, r5
 8001846:	4192      	sbcs	r2, r2
 8001848:	458c      	cmp	ip, r1
 800184a:	4189      	sbcs	r1, r1
 800184c:	44e2      	add	sl, ip
 800184e:	44d0      	add	r8, sl
 8001850:	4249      	negs	r1, r1
 8001852:	4252      	negs	r2, r2
 8001854:	430a      	orrs	r2, r1
 8001856:	45a0      	cmp	r8, r4
 8001858:	41a4      	sbcs	r4, r4
 800185a:	4582      	cmp	sl, r0
 800185c:	4189      	sbcs	r1, r1
 800185e:	4264      	negs	r4, r4
 8001860:	4249      	negs	r1, r1
 8001862:	430c      	orrs	r4, r1
 8001864:	4641      	mov	r1, r8
 8001866:	0c3f      	lsrs	r7, r7, #16
 8001868:	19d2      	adds	r2, r2, r7
 800186a:	1912      	adds	r2, r2, r4
 800186c:	0dcc      	lsrs	r4, r1, #23
 800186e:	9904      	ldr	r1, [sp, #16]
 8001870:	0270      	lsls	r0, r6, #9
 8001872:	4308      	orrs	r0, r1
 8001874:	1e41      	subs	r1, r0, #1
 8001876:	4188      	sbcs	r0, r1
 8001878:	4641      	mov	r1, r8
 800187a:	444a      	add	r2, r9
 800187c:	0df6      	lsrs	r6, r6, #23
 800187e:	0252      	lsls	r2, r2, #9
 8001880:	4330      	orrs	r0, r6
 8001882:	0249      	lsls	r1, r1, #9
 8001884:	4314      	orrs	r4, r2
 8001886:	4308      	orrs	r0, r1
 8001888:	01d2      	lsls	r2, r2, #7
 800188a:	d535      	bpl.n	80018f8 <__aeabi_dmul+0x514>
 800188c:	2201      	movs	r2, #1
 800188e:	0843      	lsrs	r3, r0, #1
 8001890:	4002      	ands	r2, r0
 8001892:	4313      	orrs	r3, r2
 8001894:	07e0      	lsls	r0, r4, #31
 8001896:	4318      	orrs	r0, r3
 8001898:	0864      	lsrs	r4, r4, #1
 800189a:	e634      	b.n	8001506 <__aeabi_dmul+0x122>
 800189c:	9b00      	ldr	r3, [sp, #0]
 800189e:	46a2      	mov	sl, r4
 80018a0:	469b      	mov	fp, r3
 80018a2:	4681      	mov	r9, r0
 80018a4:	2480      	movs	r4, #128	@ 0x80
 80018a6:	4653      	mov	r3, sl
 80018a8:	0324      	lsls	r4, r4, #12
 80018aa:	431c      	orrs	r4, r3
 80018ac:	0324      	lsls	r4, r4, #12
 80018ae:	464a      	mov	r2, r9
 80018b0:	4b2e      	ldr	r3, [pc, #184]	@ (800196c <__aeabi_dmul+0x588>)
 80018b2:	0b24      	lsrs	r4, r4, #12
 80018b4:	e5ec      	b.n	8001490 <__aeabi_dmul+0xac>
 80018b6:	f000 fc85 	bl	80021c4 <__clzsi2>
 80018ba:	2315      	movs	r3, #21
 80018bc:	469c      	mov	ip, r3
 80018be:	4484      	add	ip, r0
 80018c0:	0002      	movs	r2, r0
 80018c2:	4663      	mov	r3, ip
 80018c4:	3220      	adds	r2, #32
 80018c6:	2b1c      	cmp	r3, #28
 80018c8:	dc00      	bgt.n	80018cc <__aeabi_dmul+0x4e8>
 80018ca:	e684      	b.n	80015d6 <__aeabi_dmul+0x1f2>
 80018cc:	2300      	movs	r3, #0
 80018ce:	4699      	mov	r9, r3
 80018d0:	0023      	movs	r3, r4
 80018d2:	3808      	subs	r0, #8
 80018d4:	4083      	lsls	r3, r0
 80018d6:	469a      	mov	sl, r3
 80018d8:	e68e      	b.n	80015f8 <__aeabi_dmul+0x214>
 80018da:	f000 fc73 	bl	80021c4 <__clzsi2>
 80018de:	0002      	movs	r2, r0
 80018e0:	0003      	movs	r3, r0
 80018e2:	3215      	adds	r2, #21
 80018e4:	3320      	adds	r3, #32
 80018e6:	2a1c      	cmp	r2, #28
 80018e8:	dc00      	bgt.n	80018ec <__aeabi_dmul+0x508>
 80018ea:	e64e      	b.n	800158a <__aeabi_dmul+0x1a6>
 80018ec:	0002      	movs	r2, r0
 80018ee:	0034      	movs	r4, r6
 80018f0:	3a08      	subs	r2, #8
 80018f2:	2000      	movs	r0, #0
 80018f4:	4094      	lsls	r4, r2
 80018f6:	e652      	b.n	800159e <__aeabi_dmul+0x1ba>
 80018f8:	9301      	str	r3, [sp, #4]
 80018fa:	e604      	b.n	8001506 <__aeabi_dmul+0x122>
 80018fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001970 <__aeabi_dmul+0x58c>)
 80018fe:	0021      	movs	r1, r4
 8001900:	469c      	mov	ip, r3
 8001902:	0003      	movs	r3, r0
 8001904:	9d01      	ldr	r5, [sp, #4]
 8001906:	40d3      	lsrs	r3, r2
 8001908:	4465      	add	r5, ip
 800190a:	40a9      	lsls	r1, r5
 800190c:	4319      	orrs	r1, r3
 800190e:	0003      	movs	r3, r0
 8001910:	40ab      	lsls	r3, r5
 8001912:	1e58      	subs	r0, r3, #1
 8001914:	4183      	sbcs	r3, r0
 8001916:	4319      	orrs	r1, r3
 8001918:	0008      	movs	r0, r1
 800191a:	40d4      	lsrs	r4, r2
 800191c:	074b      	lsls	r3, r1, #29
 800191e:	d009      	beq.n	8001934 <__aeabi_dmul+0x550>
 8001920:	230f      	movs	r3, #15
 8001922:	400b      	ands	r3, r1
 8001924:	2b04      	cmp	r3, #4
 8001926:	d005      	beq.n	8001934 <__aeabi_dmul+0x550>
 8001928:	1d0b      	adds	r3, r1, #4
 800192a:	428b      	cmp	r3, r1
 800192c:	4180      	sbcs	r0, r0
 800192e:	4240      	negs	r0, r0
 8001930:	1824      	adds	r4, r4, r0
 8001932:	0018      	movs	r0, r3
 8001934:	0223      	lsls	r3, r4, #8
 8001936:	d400      	bmi.n	800193a <__aeabi_dmul+0x556>
 8001938:	e6d6      	b.n	80016e8 <__aeabi_dmul+0x304>
 800193a:	2301      	movs	r3, #1
 800193c:	2400      	movs	r4, #0
 800193e:	2200      	movs	r2, #0
 8001940:	e5a6      	b.n	8001490 <__aeabi_dmul+0xac>
 8001942:	290f      	cmp	r1, #15
 8001944:	d1aa      	bne.n	800189c <__aeabi_dmul+0x4b8>
 8001946:	2380      	movs	r3, #128	@ 0x80
 8001948:	4652      	mov	r2, sl
 800194a:	031b      	lsls	r3, r3, #12
 800194c:	421a      	tst	r2, r3
 800194e:	d0a9      	beq.n	80018a4 <__aeabi_dmul+0x4c0>
 8001950:	421c      	tst	r4, r3
 8001952:	d1a7      	bne.n	80018a4 <__aeabi_dmul+0x4c0>
 8001954:	431c      	orrs	r4, r3
 8001956:	9b00      	ldr	r3, [sp, #0]
 8001958:	0002      	movs	r2, r0
 800195a:	469b      	mov	fp, r3
 800195c:	4b03      	ldr	r3, [pc, #12]	@ (800196c <__aeabi_dmul+0x588>)
 800195e:	e597      	b.n	8001490 <__aeabi_dmul+0xac>
 8001960:	2400      	movs	r4, #0
 8001962:	e6c1      	b.n	80016e8 <__aeabi_dmul+0x304>
 8001964:	2400      	movs	r4, #0
 8001966:	4b01      	ldr	r3, [pc, #4]	@ (800196c <__aeabi_dmul+0x588>)
 8001968:	0022      	movs	r2, r4
 800196a:	e591      	b.n	8001490 <__aeabi_dmul+0xac>
 800196c:	000007ff 	.word	0x000007ff
 8001970:	0000041e 	.word	0x0000041e

08001974 <__aeabi_dsub>:
 8001974:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001976:	464e      	mov	r6, r9
 8001978:	4645      	mov	r5, r8
 800197a:	46de      	mov	lr, fp
 800197c:	4657      	mov	r7, sl
 800197e:	b5e0      	push	{r5, r6, r7, lr}
 8001980:	b085      	sub	sp, #20
 8001982:	9000      	str	r0, [sp, #0]
 8001984:	9101      	str	r1, [sp, #4]
 8001986:	030c      	lsls	r4, r1, #12
 8001988:	004f      	lsls	r7, r1, #1
 800198a:	0fce      	lsrs	r6, r1, #31
 800198c:	0a61      	lsrs	r1, r4, #9
 800198e:	9c00      	ldr	r4, [sp, #0]
 8001990:	46b0      	mov	r8, r6
 8001992:	0f64      	lsrs	r4, r4, #29
 8001994:	430c      	orrs	r4, r1
 8001996:	9900      	ldr	r1, [sp, #0]
 8001998:	0d7f      	lsrs	r7, r7, #21
 800199a:	00c8      	lsls	r0, r1, #3
 800199c:	0011      	movs	r1, r2
 800199e:	001a      	movs	r2, r3
 80019a0:	031b      	lsls	r3, r3, #12
 80019a2:	469c      	mov	ip, r3
 80019a4:	9100      	str	r1, [sp, #0]
 80019a6:	9201      	str	r2, [sp, #4]
 80019a8:	0051      	lsls	r1, r2, #1
 80019aa:	0d4b      	lsrs	r3, r1, #21
 80019ac:	4699      	mov	r9, r3
 80019ae:	9b01      	ldr	r3, [sp, #4]
 80019b0:	9d00      	ldr	r5, [sp, #0]
 80019b2:	0fd9      	lsrs	r1, r3, #31
 80019b4:	4663      	mov	r3, ip
 80019b6:	0f6a      	lsrs	r2, r5, #29
 80019b8:	0a5b      	lsrs	r3, r3, #9
 80019ba:	4313      	orrs	r3, r2
 80019bc:	00ea      	lsls	r2, r5, #3
 80019be:	4694      	mov	ip, r2
 80019c0:	4693      	mov	fp, r2
 80019c2:	4ac1      	ldr	r2, [pc, #772]	@ (8001cc8 <__aeabi_dsub+0x354>)
 80019c4:	9003      	str	r0, [sp, #12]
 80019c6:	9302      	str	r3, [sp, #8]
 80019c8:	4591      	cmp	r9, r2
 80019ca:	d100      	bne.n	80019ce <__aeabi_dsub+0x5a>
 80019cc:	e0cd      	b.n	8001b6a <__aeabi_dsub+0x1f6>
 80019ce:	2501      	movs	r5, #1
 80019d0:	4069      	eors	r1, r5
 80019d2:	464d      	mov	r5, r9
 80019d4:	1b7d      	subs	r5, r7, r5
 80019d6:	46aa      	mov	sl, r5
 80019d8:	428e      	cmp	r6, r1
 80019da:	d100      	bne.n	80019de <__aeabi_dsub+0x6a>
 80019dc:	e080      	b.n	8001ae0 <__aeabi_dsub+0x16c>
 80019de:	2d00      	cmp	r5, #0
 80019e0:	dc00      	bgt.n	80019e4 <__aeabi_dsub+0x70>
 80019e2:	e335      	b.n	8002050 <__aeabi_dsub+0x6dc>
 80019e4:	4649      	mov	r1, r9
 80019e6:	2900      	cmp	r1, #0
 80019e8:	d100      	bne.n	80019ec <__aeabi_dsub+0x78>
 80019ea:	e0df      	b.n	8001bac <__aeabi_dsub+0x238>
 80019ec:	4297      	cmp	r7, r2
 80019ee:	d100      	bne.n	80019f2 <__aeabi_dsub+0x7e>
 80019f0:	e194      	b.n	8001d1c <__aeabi_dsub+0x3a8>
 80019f2:	4652      	mov	r2, sl
 80019f4:	2501      	movs	r5, #1
 80019f6:	2a38      	cmp	r2, #56	@ 0x38
 80019f8:	dc19      	bgt.n	8001a2e <__aeabi_dsub+0xba>
 80019fa:	2280      	movs	r2, #128	@ 0x80
 80019fc:	9b02      	ldr	r3, [sp, #8]
 80019fe:	0412      	lsls	r2, r2, #16
 8001a00:	4313      	orrs	r3, r2
 8001a02:	9302      	str	r3, [sp, #8]
 8001a04:	4652      	mov	r2, sl
 8001a06:	2a1f      	cmp	r2, #31
 8001a08:	dd00      	ble.n	8001a0c <__aeabi_dsub+0x98>
 8001a0a:	e1e3      	b.n	8001dd4 <__aeabi_dsub+0x460>
 8001a0c:	4653      	mov	r3, sl
 8001a0e:	2220      	movs	r2, #32
 8001a10:	4661      	mov	r1, ip
 8001a12:	9d02      	ldr	r5, [sp, #8]
 8001a14:	1ad2      	subs	r2, r2, r3
 8001a16:	4095      	lsls	r5, r2
 8001a18:	40d9      	lsrs	r1, r3
 8001a1a:	430d      	orrs	r5, r1
 8001a1c:	4661      	mov	r1, ip
 8001a1e:	4091      	lsls	r1, r2
 8001a20:	000a      	movs	r2, r1
 8001a22:	1e51      	subs	r1, r2, #1
 8001a24:	418a      	sbcs	r2, r1
 8001a26:	4315      	orrs	r5, r2
 8001a28:	9a02      	ldr	r2, [sp, #8]
 8001a2a:	40da      	lsrs	r2, r3
 8001a2c:	1aa4      	subs	r4, r4, r2
 8001a2e:	1b45      	subs	r5, r0, r5
 8001a30:	42a8      	cmp	r0, r5
 8001a32:	4180      	sbcs	r0, r0
 8001a34:	4240      	negs	r0, r0
 8001a36:	1a24      	subs	r4, r4, r0
 8001a38:	0223      	lsls	r3, r4, #8
 8001a3a:	d400      	bmi.n	8001a3e <__aeabi_dsub+0xca>
 8001a3c:	e13d      	b.n	8001cba <__aeabi_dsub+0x346>
 8001a3e:	0264      	lsls	r4, r4, #9
 8001a40:	0a64      	lsrs	r4, r4, #9
 8001a42:	2c00      	cmp	r4, #0
 8001a44:	d100      	bne.n	8001a48 <__aeabi_dsub+0xd4>
 8001a46:	e147      	b.n	8001cd8 <__aeabi_dsub+0x364>
 8001a48:	0020      	movs	r0, r4
 8001a4a:	f000 fbbb 	bl	80021c4 <__clzsi2>
 8001a4e:	0003      	movs	r3, r0
 8001a50:	3b08      	subs	r3, #8
 8001a52:	2120      	movs	r1, #32
 8001a54:	0028      	movs	r0, r5
 8001a56:	1aca      	subs	r2, r1, r3
 8001a58:	40d0      	lsrs	r0, r2
 8001a5a:	409c      	lsls	r4, r3
 8001a5c:	0002      	movs	r2, r0
 8001a5e:	409d      	lsls	r5, r3
 8001a60:	4322      	orrs	r2, r4
 8001a62:	429f      	cmp	r7, r3
 8001a64:	dd00      	ble.n	8001a68 <__aeabi_dsub+0xf4>
 8001a66:	e177      	b.n	8001d58 <__aeabi_dsub+0x3e4>
 8001a68:	1bd8      	subs	r0, r3, r7
 8001a6a:	3001      	adds	r0, #1
 8001a6c:	1a09      	subs	r1, r1, r0
 8001a6e:	002c      	movs	r4, r5
 8001a70:	408d      	lsls	r5, r1
 8001a72:	40c4      	lsrs	r4, r0
 8001a74:	1e6b      	subs	r3, r5, #1
 8001a76:	419d      	sbcs	r5, r3
 8001a78:	0013      	movs	r3, r2
 8001a7a:	40c2      	lsrs	r2, r0
 8001a7c:	408b      	lsls	r3, r1
 8001a7e:	4325      	orrs	r5, r4
 8001a80:	2700      	movs	r7, #0
 8001a82:	0014      	movs	r4, r2
 8001a84:	431d      	orrs	r5, r3
 8001a86:	076b      	lsls	r3, r5, #29
 8001a88:	d009      	beq.n	8001a9e <__aeabi_dsub+0x12a>
 8001a8a:	230f      	movs	r3, #15
 8001a8c:	402b      	ands	r3, r5
 8001a8e:	2b04      	cmp	r3, #4
 8001a90:	d005      	beq.n	8001a9e <__aeabi_dsub+0x12a>
 8001a92:	1d2b      	adds	r3, r5, #4
 8001a94:	42ab      	cmp	r3, r5
 8001a96:	41ad      	sbcs	r5, r5
 8001a98:	426d      	negs	r5, r5
 8001a9a:	1964      	adds	r4, r4, r5
 8001a9c:	001d      	movs	r5, r3
 8001a9e:	0223      	lsls	r3, r4, #8
 8001aa0:	d400      	bmi.n	8001aa4 <__aeabi_dsub+0x130>
 8001aa2:	e140      	b.n	8001d26 <__aeabi_dsub+0x3b2>
 8001aa4:	4a88      	ldr	r2, [pc, #544]	@ (8001cc8 <__aeabi_dsub+0x354>)
 8001aa6:	3701      	adds	r7, #1
 8001aa8:	4297      	cmp	r7, r2
 8001aaa:	d100      	bne.n	8001aae <__aeabi_dsub+0x13a>
 8001aac:	e101      	b.n	8001cb2 <__aeabi_dsub+0x33e>
 8001aae:	2601      	movs	r6, #1
 8001ab0:	4643      	mov	r3, r8
 8001ab2:	4986      	ldr	r1, [pc, #536]	@ (8001ccc <__aeabi_dsub+0x358>)
 8001ab4:	08ed      	lsrs	r5, r5, #3
 8001ab6:	4021      	ands	r1, r4
 8001ab8:	074a      	lsls	r2, r1, #29
 8001aba:	432a      	orrs	r2, r5
 8001abc:	057c      	lsls	r4, r7, #21
 8001abe:	024d      	lsls	r5, r1, #9
 8001ac0:	0b2d      	lsrs	r5, r5, #12
 8001ac2:	0d64      	lsrs	r4, r4, #21
 8001ac4:	401e      	ands	r6, r3
 8001ac6:	0524      	lsls	r4, r4, #20
 8001ac8:	432c      	orrs	r4, r5
 8001aca:	07f6      	lsls	r6, r6, #31
 8001acc:	4334      	orrs	r4, r6
 8001ace:	0010      	movs	r0, r2
 8001ad0:	0021      	movs	r1, r4
 8001ad2:	b005      	add	sp, #20
 8001ad4:	bcf0      	pop	{r4, r5, r6, r7}
 8001ad6:	46bb      	mov	fp, r7
 8001ad8:	46b2      	mov	sl, r6
 8001ada:	46a9      	mov	r9, r5
 8001adc:	46a0      	mov	r8, r4
 8001ade:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ae0:	2d00      	cmp	r5, #0
 8001ae2:	dc00      	bgt.n	8001ae6 <__aeabi_dsub+0x172>
 8001ae4:	e2d0      	b.n	8002088 <__aeabi_dsub+0x714>
 8001ae6:	4649      	mov	r1, r9
 8001ae8:	2900      	cmp	r1, #0
 8001aea:	d000      	beq.n	8001aee <__aeabi_dsub+0x17a>
 8001aec:	e0d4      	b.n	8001c98 <__aeabi_dsub+0x324>
 8001aee:	4661      	mov	r1, ip
 8001af0:	9b02      	ldr	r3, [sp, #8]
 8001af2:	4319      	orrs	r1, r3
 8001af4:	d100      	bne.n	8001af8 <__aeabi_dsub+0x184>
 8001af6:	e12b      	b.n	8001d50 <__aeabi_dsub+0x3dc>
 8001af8:	1e69      	subs	r1, r5, #1
 8001afa:	2d01      	cmp	r5, #1
 8001afc:	d100      	bne.n	8001b00 <__aeabi_dsub+0x18c>
 8001afe:	e1d9      	b.n	8001eb4 <__aeabi_dsub+0x540>
 8001b00:	4295      	cmp	r5, r2
 8001b02:	d100      	bne.n	8001b06 <__aeabi_dsub+0x192>
 8001b04:	e10a      	b.n	8001d1c <__aeabi_dsub+0x3a8>
 8001b06:	2501      	movs	r5, #1
 8001b08:	2938      	cmp	r1, #56	@ 0x38
 8001b0a:	dc17      	bgt.n	8001b3c <__aeabi_dsub+0x1c8>
 8001b0c:	468a      	mov	sl, r1
 8001b0e:	4653      	mov	r3, sl
 8001b10:	2b1f      	cmp	r3, #31
 8001b12:	dd00      	ble.n	8001b16 <__aeabi_dsub+0x1a2>
 8001b14:	e1e7      	b.n	8001ee6 <__aeabi_dsub+0x572>
 8001b16:	2220      	movs	r2, #32
 8001b18:	1ad2      	subs	r2, r2, r3
 8001b1a:	9b02      	ldr	r3, [sp, #8]
 8001b1c:	4661      	mov	r1, ip
 8001b1e:	4093      	lsls	r3, r2
 8001b20:	001d      	movs	r5, r3
 8001b22:	4653      	mov	r3, sl
 8001b24:	40d9      	lsrs	r1, r3
 8001b26:	4663      	mov	r3, ip
 8001b28:	4093      	lsls	r3, r2
 8001b2a:	001a      	movs	r2, r3
 8001b2c:	430d      	orrs	r5, r1
 8001b2e:	1e51      	subs	r1, r2, #1
 8001b30:	418a      	sbcs	r2, r1
 8001b32:	4653      	mov	r3, sl
 8001b34:	4315      	orrs	r5, r2
 8001b36:	9a02      	ldr	r2, [sp, #8]
 8001b38:	40da      	lsrs	r2, r3
 8001b3a:	18a4      	adds	r4, r4, r2
 8001b3c:	182d      	adds	r5, r5, r0
 8001b3e:	4285      	cmp	r5, r0
 8001b40:	4180      	sbcs	r0, r0
 8001b42:	4240      	negs	r0, r0
 8001b44:	1824      	adds	r4, r4, r0
 8001b46:	0223      	lsls	r3, r4, #8
 8001b48:	d400      	bmi.n	8001b4c <__aeabi_dsub+0x1d8>
 8001b4a:	e0b6      	b.n	8001cba <__aeabi_dsub+0x346>
 8001b4c:	4b5e      	ldr	r3, [pc, #376]	@ (8001cc8 <__aeabi_dsub+0x354>)
 8001b4e:	3701      	adds	r7, #1
 8001b50:	429f      	cmp	r7, r3
 8001b52:	d100      	bne.n	8001b56 <__aeabi_dsub+0x1e2>
 8001b54:	e0ad      	b.n	8001cb2 <__aeabi_dsub+0x33e>
 8001b56:	2101      	movs	r1, #1
 8001b58:	4b5c      	ldr	r3, [pc, #368]	@ (8001ccc <__aeabi_dsub+0x358>)
 8001b5a:	086a      	lsrs	r2, r5, #1
 8001b5c:	401c      	ands	r4, r3
 8001b5e:	4029      	ands	r1, r5
 8001b60:	430a      	orrs	r2, r1
 8001b62:	07e5      	lsls	r5, r4, #31
 8001b64:	4315      	orrs	r5, r2
 8001b66:	0864      	lsrs	r4, r4, #1
 8001b68:	e78d      	b.n	8001a86 <__aeabi_dsub+0x112>
 8001b6a:	4a59      	ldr	r2, [pc, #356]	@ (8001cd0 <__aeabi_dsub+0x35c>)
 8001b6c:	9b02      	ldr	r3, [sp, #8]
 8001b6e:	4692      	mov	sl, r2
 8001b70:	4662      	mov	r2, ip
 8001b72:	44ba      	add	sl, r7
 8001b74:	431a      	orrs	r2, r3
 8001b76:	d02c      	beq.n	8001bd2 <__aeabi_dsub+0x25e>
 8001b78:	428e      	cmp	r6, r1
 8001b7a:	d02e      	beq.n	8001bda <__aeabi_dsub+0x266>
 8001b7c:	4652      	mov	r2, sl
 8001b7e:	2a00      	cmp	r2, #0
 8001b80:	d060      	beq.n	8001c44 <__aeabi_dsub+0x2d0>
 8001b82:	2f00      	cmp	r7, #0
 8001b84:	d100      	bne.n	8001b88 <__aeabi_dsub+0x214>
 8001b86:	e0db      	b.n	8001d40 <__aeabi_dsub+0x3cc>
 8001b88:	4663      	mov	r3, ip
 8001b8a:	000e      	movs	r6, r1
 8001b8c:	9c02      	ldr	r4, [sp, #8]
 8001b8e:	08d8      	lsrs	r0, r3, #3
 8001b90:	0762      	lsls	r2, r4, #29
 8001b92:	4302      	orrs	r2, r0
 8001b94:	08e4      	lsrs	r4, r4, #3
 8001b96:	0013      	movs	r3, r2
 8001b98:	4323      	orrs	r3, r4
 8001b9a:	d100      	bne.n	8001b9e <__aeabi_dsub+0x22a>
 8001b9c:	e254      	b.n	8002048 <__aeabi_dsub+0x6d4>
 8001b9e:	2580      	movs	r5, #128	@ 0x80
 8001ba0:	032d      	lsls	r5, r5, #12
 8001ba2:	4325      	orrs	r5, r4
 8001ba4:	032d      	lsls	r5, r5, #12
 8001ba6:	4c48      	ldr	r4, [pc, #288]	@ (8001cc8 <__aeabi_dsub+0x354>)
 8001ba8:	0b2d      	lsrs	r5, r5, #12
 8001baa:	e78c      	b.n	8001ac6 <__aeabi_dsub+0x152>
 8001bac:	4661      	mov	r1, ip
 8001bae:	9b02      	ldr	r3, [sp, #8]
 8001bb0:	4319      	orrs	r1, r3
 8001bb2:	d100      	bne.n	8001bb6 <__aeabi_dsub+0x242>
 8001bb4:	e0cc      	b.n	8001d50 <__aeabi_dsub+0x3dc>
 8001bb6:	0029      	movs	r1, r5
 8001bb8:	3901      	subs	r1, #1
 8001bba:	2d01      	cmp	r5, #1
 8001bbc:	d100      	bne.n	8001bc0 <__aeabi_dsub+0x24c>
 8001bbe:	e188      	b.n	8001ed2 <__aeabi_dsub+0x55e>
 8001bc0:	4295      	cmp	r5, r2
 8001bc2:	d100      	bne.n	8001bc6 <__aeabi_dsub+0x252>
 8001bc4:	e0aa      	b.n	8001d1c <__aeabi_dsub+0x3a8>
 8001bc6:	2501      	movs	r5, #1
 8001bc8:	2938      	cmp	r1, #56	@ 0x38
 8001bca:	dd00      	ble.n	8001bce <__aeabi_dsub+0x25a>
 8001bcc:	e72f      	b.n	8001a2e <__aeabi_dsub+0xba>
 8001bce:	468a      	mov	sl, r1
 8001bd0:	e718      	b.n	8001a04 <__aeabi_dsub+0x90>
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	4051      	eors	r1, r2
 8001bd6:	428e      	cmp	r6, r1
 8001bd8:	d1d0      	bne.n	8001b7c <__aeabi_dsub+0x208>
 8001bda:	4653      	mov	r3, sl
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d100      	bne.n	8001be2 <__aeabi_dsub+0x26e>
 8001be0:	e0be      	b.n	8001d60 <__aeabi_dsub+0x3ec>
 8001be2:	2f00      	cmp	r7, #0
 8001be4:	d000      	beq.n	8001be8 <__aeabi_dsub+0x274>
 8001be6:	e138      	b.n	8001e5a <__aeabi_dsub+0x4e6>
 8001be8:	46ca      	mov	sl, r9
 8001bea:	0022      	movs	r2, r4
 8001bec:	4302      	orrs	r2, r0
 8001bee:	d100      	bne.n	8001bf2 <__aeabi_dsub+0x27e>
 8001bf0:	e1e2      	b.n	8001fb8 <__aeabi_dsub+0x644>
 8001bf2:	4653      	mov	r3, sl
 8001bf4:	1e59      	subs	r1, r3, #1
 8001bf6:	2b01      	cmp	r3, #1
 8001bf8:	d100      	bne.n	8001bfc <__aeabi_dsub+0x288>
 8001bfa:	e20d      	b.n	8002018 <__aeabi_dsub+0x6a4>
 8001bfc:	4a32      	ldr	r2, [pc, #200]	@ (8001cc8 <__aeabi_dsub+0x354>)
 8001bfe:	4592      	cmp	sl, r2
 8001c00:	d100      	bne.n	8001c04 <__aeabi_dsub+0x290>
 8001c02:	e1d2      	b.n	8001faa <__aeabi_dsub+0x636>
 8001c04:	2701      	movs	r7, #1
 8001c06:	2938      	cmp	r1, #56	@ 0x38
 8001c08:	dc13      	bgt.n	8001c32 <__aeabi_dsub+0x2be>
 8001c0a:	291f      	cmp	r1, #31
 8001c0c:	dd00      	ble.n	8001c10 <__aeabi_dsub+0x29c>
 8001c0e:	e1ee      	b.n	8001fee <__aeabi_dsub+0x67a>
 8001c10:	2220      	movs	r2, #32
 8001c12:	9b02      	ldr	r3, [sp, #8]
 8001c14:	1a52      	subs	r2, r2, r1
 8001c16:	0025      	movs	r5, r4
 8001c18:	0007      	movs	r7, r0
 8001c1a:	469a      	mov	sl, r3
 8001c1c:	40cc      	lsrs	r4, r1
 8001c1e:	4090      	lsls	r0, r2
 8001c20:	4095      	lsls	r5, r2
 8001c22:	40cf      	lsrs	r7, r1
 8001c24:	44a2      	add	sl, r4
 8001c26:	1e42      	subs	r2, r0, #1
 8001c28:	4190      	sbcs	r0, r2
 8001c2a:	4653      	mov	r3, sl
 8001c2c:	432f      	orrs	r7, r5
 8001c2e:	4307      	orrs	r7, r0
 8001c30:	9302      	str	r3, [sp, #8]
 8001c32:	003d      	movs	r5, r7
 8001c34:	4465      	add	r5, ip
 8001c36:	4565      	cmp	r5, ip
 8001c38:	4192      	sbcs	r2, r2
 8001c3a:	9b02      	ldr	r3, [sp, #8]
 8001c3c:	4252      	negs	r2, r2
 8001c3e:	464f      	mov	r7, r9
 8001c40:	18d4      	adds	r4, r2, r3
 8001c42:	e780      	b.n	8001b46 <__aeabi_dsub+0x1d2>
 8001c44:	4a23      	ldr	r2, [pc, #140]	@ (8001cd4 <__aeabi_dsub+0x360>)
 8001c46:	1c7d      	adds	r5, r7, #1
 8001c48:	4215      	tst	r5, r2
 8001c4a:	d000      	beq.n	8001c4e <__aeabi_dsub+0x2da>
 8001c4c:	e0aa      	b.n	8001da4 <__aeabi_dsub+0x430>
 8001c4e:	4662      	mov	r2, ip
 8001c50:	0025      	movs	r5, r4
 8001c52:	9b02      	ldr	r3, [sp, #8]
 8001c54:	4305      	orrs	r5, r0
 8001c56:	431a      	orrs	r2, r3
 8001c58:	2f00      	cmp	r7, #0
 8001c5a:	d000      	beq.n	8001c5e <__aeabi_dsub+0x2ea>
 8001c5c:	e0f5      	b.n	8001e4a <__aeabi_dsub+0x4d6>
 8001c5e:	2d00      	cmp	r5, #0
 8001c60:	d100      	bne.n	8001c64 <__aeabi_dsub+0x2f0>
 8001c62:	e16b      	b.n	8001f3c <__aeabi_dsub+0x5c8>
 8001c64:	2a00      	cmp	r2, #0
 8001c66:	d100      	bne.n	8001c6a <__aeabi_dsub+0x2f6>
 8001c68:	e152      	b.n	8001f10 <__aeabi_dsub+0x59c>
 8001c6a:	4663      	mov	r3, ip
 8001c6c:	1ac5      	subs	r5, r0, r3
 8001c6e:	9b02      	ldr	r3, [sp, #8]
 8001c70:	1ae2      	subs	r2, r4, r3
 8001c72:	42a8      	cmp	r0, r5
 8001c74:	419b      	sbcs	r3, r3
 8001c76:	425b      	negs	r3, r3
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	021a      	lsls	r2, r3, #8
 8001c7c:	d400      	bmi.n	8001c80 <__aeabi_dsub+0x30c>
 8001c7e:	e1d5      	b.n	800202c <__aeabi_dsub+0x6b8>
 8001c80:	4663      	mov	r3, ip
 8001c82:	1a1d      	subs	r5, r3, r0
 8001c84:	45ac      	cmp	ip, r5
 8001c86:	4192      	sbcs	r2, r2
 8001c88:	2601      	movs	r6, #1
 8001c8a:	9b02      	ldr	r3, [sp, #8]
 8001c8c:	4252      	negs	r2, r2
 8001c8e:	1b1c      	subs	r4, r3, r4
 8001c90:	4688      	mov	r8, r1
 8001c92:	1aa4      	subs	r4, r4, r2
 8001c94:	400e      	ands	r6, r1
 8001c96:	e6f6      	b.n	8001a86 <__aeabi_dsub+0x112>
 8001c98:	4297      	cmp	r7, r2
 8001c9a:	d03f      	beq.n	8001d1c <__aeabi_dsub+0x3a8>
 8001c9c:	4652      	mov	r2, sl
 8001c9e:	2501      	movs	r5, #1
 8001ca0:	2a38      	cmp	r2, #56	@ 0x38
 8001ca2:	dd00      	ble.n	8001ca6 <__aeabi_dsub+0x332>
 8001ca4:	e74a      	b.n	8001b3c <__aeabi_dsub+0x1c8>
 8001ca6:	2280      	movs	r2, #128	@ 0x80
 8001ca8:	9b02      	ldr	r3, [sp, #8]
 8001caa:	0412      	lsls	r2, r2, #16
 8001cac:	4313      	orrs	r3, r2
 8001cae:	9302      	str	r3, [sp, #8]
 8001cb0:	e72d      	b.n	8001b0e <__aeabi_dsub+0x19a>
 8001cb2:	003c      	movs	r4, r7
 8001cb4:	2500      	movs	r5, #0
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	e705      	b.n	8001ac6 <__aeabi_dsub+0x152>
 8001cba:	2307      	movs	r3, #7
 8001cbc:	402b      	ands	r3, r5
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d000      	beq.n	8001cc4 <__aeabi_dsub+0x350>
 8001cc2:	e6e2      	b.n	8001a8a <__aeabi_dsub+0x116>
 8001cc4:	e06b      	b.n	8001d9e <__aeabi_dsub+0x42a>
 8001cc6:	46c0      	nop			@ (mov r8, r8)
 8001cc8:	000007ff 	.word	0x000007ff
 8001ccc:	ff7fffff 	.word	0xff7fffff
 8001cd0:	fffff801 	.word	0xfffff801
 8001cd4:	000007fe 	.word	0x000007fe
 8001cd8:	0028      	movs	r0, r5
 8001cda:	f000 fa73 	bl	80021c4 <__clzsi2>
 8001cde:	0003      	movs	r3, r0
 8001ce0:	3318      	adds	r3, #24
 8001ce2:	2b1f      	cmp	r3, #31
 8001ce4:	dc00      	bgt.n	8001ce8 <__aeabi_dsub+0x374>
 8001ce6:	e6b4      	b.n	8001a52 <__aeabi_dsub+0xde>
 8001ce8:	002a      	movs	r2, r5
 8001cea:	3808      	subs	r0, #8
 8001cec:	4082      	lsls	r2, r0
 8001cee:	429f      	cmp	r7, r3
 8001cf0:	dd00      	ble.n	8001cf4 <__aeabi_dsub+0x380>
 8001cf2:	e0b9      	b.n	8001e68 <__aeabi_dsub+0x4f4>
 8001cf4:	1bdb      	subs	r3, r3, r7
 8001cf6:	1c58      	adds	r0, r3, #1
 8001cf8:	281f      	cmp	r0, #31
 8001cfa:	dc00      	bgt.n	8001cfe <__aeabi_dsub+0x38a>
 8001cfc:	e1a0      	b.n	8002040 <__aeabi_dsub+0x6cc>
 8001cfe:	0015      	movs	r5, r2
 8001d00:	3b1f      	subs	r3, #31
 8001d02:	40dd      	lsrs	r5, r3
 8001d04:	2820      	cmp	r0, #32
 8001d06:	d005      	beq.n	8001d14 <__aeabi_dsub+0x3a0>
 8001d08:	2340      	movs	r3, #64	@ 0x40
 8001d0a:	1a1b      	subs	r3, r3, r0
 8001d0c:	409a      	lsls	r2, r3
 8001d0e:	1e53      	subs	r3, r2, #1
 8001d10:	419a      	sbcs	r2, r3
 8001d12:	4315      	orrs	r5, r2
 8001d14:	2307      	movs	r3, #7
 8001d16:	2700      	movs	r7, #0
 8001d18:	402b      	ands	r3, r5
 8001d1a:	e7d0      	b.n	8001cbe <__aeabi_dsub+0x34a>
 8001d1c:	08c0      	lsrs	r0, r0, #3
 8001d1e:	0762      	lsls	r2, r4, #29
 8001d20:	4302      	orrs	r2, r0
 8001d22:	08e4      	lsrs	r4, r4, #3
 8001d24:	e737      	b.n	8001b96 <__aeabi_dsub+0x222>
 8001d26:	08ea      	lsrs	r2, r5, #3
 8001d28:	0763      	lsls	r3, r4, #29
 8001d2a:	431a      	orrs	r2, r3
 8001d2c:	4bd3      	ldr	r3, [pc, #844]	@ (800207c <__aeabi_dsub+0x708>)
 8001d2e:	08e4      	lsrs	r4, r4, #3
 8001d30:	429f      	cmp	r7, r3
 8001d32:	d100      	bne.n	8001d36 <__aeabi_dsub+0x3c2>
 8001d34:	e72f      	b.n	8001b96 <__aeabi_dsub+0x222>
 8001d36:	0324      	lsls	r4, r4, #12
 8001d38:	0b25      	lsrs	r5, r4, #12
 8001d3a:	057c      	lsls	r4, r7, #21
 8001d3c:	0d64      	lsrs	r4, r4, #21
 8001d3e:	e6c2      	b.n	8001ac6 <__aeabi_dsub+0x152>
 8001d40:	46ca      	mov	sl, r9
 8001d42:	0022      	movs	r2, r4
 8001d44:	4302      	orrs	r2, r0
 8001d46:	d158      	bne.n	8001dfa <__aeabi_dsub+0x486>
 8001d48:	4663      	mov	r3, ip
 8001d4a:	000e      	movs	r6, r1
 8001d4c:	9c02      	ldr	r4, [sp, #8]
 8001d4e:	9303      	str	r3, [sp, #12]
 8001d50:	9b03      	ldr	r3, [sp, #12]
 8001d52:	4657      	mov	r7, sl
 8001d54:	08da      	lsrs	r2, r3, #3
 8001d56:	e7e7      	b.n	8001d28 <__aeabi_dsub+0x3b4>
 8001d58:	4cc9      	ldr	r4, [pc, #804]	@ (8002080 <__aeabi_dsub+0x70c>)
 8001d5a:	1aff      	subs	r7, r7, r3
 8001d5c:	4014      	ands	r4, r2
 8001d5e:	e692      	b.n	8001a86 <__aeabi_dsub+0x112>
 8001d60:	4dc8      	ldr	r5, [pc, #800]	@ (8002084 <__aeabi_dsub+0x710>)
 8001d62:	1c7a      	adds	r2, r7, #1
 8001d64:	422a      	tst	r2, r5
 8001d66:	d000      	beq.n	8001d6a <__aeabi_dsub+0x3f6>
 8001d68:	e084      	b.n	8001e74 <__aeabi_dsub+0x500>
 8001d6a:	0022      	movs	r2, r4
 8001d6c:	4302      	orrs	r2, r0
 8001d6e:	2f00      	cmp	r7, #0
 8001d70:	d000      	beq.n	8001d74 <__aeabi_dsub+0x400>
 8001d72:	e0ef      	b.n	8001f54 <__aeabi_dsub+0x5e0>
 8001d74:	2a00      	cmp	r2, #0
 8001d76:	d100      	bne.n	8001d7a <__aeabi_dsub+0x406>
 8001d78:	e0e5      	b.n	8001f46 <__aeabi_dsub+0x5d2>
 8001d7a:	4662      	mov	r2, ip
 8001d7c:	9902      	ldr	r1, [sp, #8]
 8001d7e:	430a      	orrs	r2, r1
 8001d80:	d100      	bne.n	8001d84 <__aeabi_dsub+0x410>
 8001d82:	e0c5      	b.n	8001f10 <__aeabi_dsub+0x59c>
 8001d84:	4663      	mov	r3, ip
 8001d86:	18c5      	adds	r5, r0, r3
 8001d88:	468c      	mov	ip, r1
 8001d8a:	4285      	cmp	r5, r0
 8001d8c:	4180      	sbcs	r0, r0
 8001d8e:	4464      	add	r4, ip
 8001d90:	4240      	negs	r0, r0
 8001d92:	1824      	adds	r4, r4, r0
 8001d94:	0223      	lsls	r3, r4, #8
 8001d96:	d502      	bpl.n	8001d9e <__aeabi_dsub+0x42a>
 8001d98:	4bb9      	ldr	r3, [pc, #740]	@ (8002080 <__aeabi_dsub+0x70c>)
 8001d9a:	3701      	adds	r7, #1
 8001d9c:	401c      	ands	r4, r3
 8001d9e:	46ba      	mov	sl, r7
 8001da0:	9503      	str	r5, [sp, #12]
 8001da2:	e7d5      	b.n	8001d50 <__aeabi_dsub+0x3dc>
 8001da4:	4662      	mov	r2, ip
 8001da6:	1a85      	subs	r5, r0, r2
 8001da8:	42a8      	cmp	r0, r5
 8001daa:	4192      	sbcs	r2, r2
 8001dac:	4252      	negs	r2, r2
 8001dae:	4691      	mov	r9, r2
 8001db0:	9b02      	ldr	r3, [sp, #8]
 8001db2:	1ae3      	subs	r3, r4, r3
 8001db4:	001a      	movs	r2, r3
 8001db6:	464b      	mov	r3, r9
 8001db8:	1ad2      	subs	r2, r2, r3
 8001dba:	0013      	movs	r3, r2
 8001dbc:	4691      	mov	r9, r2
 8001dbe:	021a      	lsls	r2, r3, #8
 8001dc0:	d46c      	bmi.n	8001e9c <__aeabi_dsub+0x528>
 8001dc2:	464a      	mov	r2, r9
 8001dc4:	464c      	mov	r4, r9
 8001dc6:	432a      	orrs	r2, r5
 8001dc8:	d000      	beq.n	8001dcc <__aeabi_dsub+0x458>
 8001dca:	e63a      	b.n	8001a42 <__aeabi_dsub+0xce>
 8001dcc:	2600      	movs	r6, #0
 8001dce:	2400      	movs	r4, #0
 8001dd0:	2500      	movs	r5, #0
 8001dd2:	e678      	b.n	8001ac6 <__aeabi_dsub+0x152>
 8001dd4:	9902      	ldr	r1, [sp, #8]
 8001dd6:	4653      	mov	r3, sl
 8001dd8:	000d      	movs	r5, r1
 8001dda:	3a20      	subs	r2, #32
 8001ddc:	40d5      	lsrs	r5, r2
 8001dde:	2b20      	cmp	r3, #32
 8001de0:	d006      	beq.n	8001df0 <__aeabi_dsub+0x47c>
 8001de2:	2240      	movs	r2, #64	@ 0x40
 8001de4:	1ad2      	subs	r2, r2, r3
 8001de6:	000b      	movs	r3, r1
 8001de8:	4093      	lsls	r3, r2
 8001dea:	4662      	mov	r2, ip
 8001dec:	431a      	orrs	r2, r3
 8001dee:	4693      	mov	fp, r2
 8001df0:	465b      	mov	r3, fp
 8001df2:	1e5a      	subs	r2, r3, #1
 8001df4:	4193      	sbcs	r3, r2
 8001df6:	431d      	orrs	r5, r3
 8001df8:	e619      	b.n	8001a2e <__aeabi_dsub+0xba>
 8001dfa:	4653      	mov	r3, sl
 8001dfc:	1e5a      	subs	r2, r3, #1
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d100      	bne.n	8001e04 <__aeabi_dsub+0x490>
 8001e02:	e0c6      	b.n	8001f92 <__aeabi_dsub+0x61e>
 8001e04:	4e9d      	ldr	r6, [pc, #628]	@ (800207c <__aeabi_dsub+0x708>)
 8001e06:	45b2      	cmp	sl, r6
 8001e08:	d100      	bne.n	8001e0c <__aeabi_dsub+0x498>
 8001e0a:	e6bd      	b.n	8001b88 <__aeabi_dsub+0x214>
 8001e0c:	4688      	mov	r8, r1
 8001e0e:	000e      	movs	r6, r1
 8001e10:	2501      	movs	r5, #1
 8001e12:	2a38      	cmp	r2, #56	@ 0x38
 8001e14:	dc10      	bgt.n	8001e38 <__aeabi_dsub+0x4c4>
 8001e16:	2a1f      	cmp	r2, #31
 8001e18:	dc7f      	bgt.n	8001f1a <__aeabi_dsub+0x5a6>
 8001e1a:	2120      	movs	r1, #32
 8001e1c:	0025      	movs	r5, r4
 8001e1e:	1a89      	subs	r1, r1, r2
 8001e20:	0007      	movs	r7, r0
 8001e22:	4088      	lsls	r0, r1
 8001e24:	408d      	lsls	r5, r1
 8001e26:	40d7      	lsrs	r7, r2
 8001e28:	40d4      	lsrs	r4, r2
 8001e2a:	1e41      	subs	r1, r0, #1
 8001e2c:	4188      	sbcs	r0, r1
 8001e2e:	9b02      	ldr	r3, [sp, #8]
 8001e30:	433d      	orrs	r5, r7
 8001e32:	1b1b      	subs	r3, r3, r4
 8001e34:	4305      	orrs	r5, r0
 8001e36:	9302      	str	r3, [sp, #8]
 8001e38:	4662      	mov	r2, ip
 8001e3a:	1b55      	subs	r5, r2, r5
 8001e3c:	45ac      	cmp	ip, r5
 8001e3e:	4192      	sbcs	r2, r2
 8001e40:	9b02      	ldr	r3, [sp, #8]
 8001e42:	4252      	negs	r2, r2
 8001e44:	464f      	mov	r7, r9
 8001e46:	1a9c      	subs	r4, r3, r2
 8001e48:	e5f6      	b.n	8001a38 <__aeabi_dsub+0xc4>
 8001e4a:	2d00      	cmp	r5, #0
 8001e4c:	d000      	beq.n	8001e50 <__aeabi_dsub+0x4dc>
 8001e4e:	e0b7      	b.n	8001fc0 <__aeabi_dsub+0x64c>
 8001e50:	2a00      	cmp	r2, #0
 8001e52:	d100      	bne.n	8001e56 <__aeabi_dsub+0x4e2>
 8001e54:	e0f0      	b.n	8002038 <__aeabi_dsub+0x6c4>
 8001e56:	2601      	movs	r6, #1
 8001e58:	400e      	ands	r6, r1
 8001e5a:	4663      	mov	r3, ip
 8001e5c:	9802      	ldr	r0, [sp, #8]
 8001e5e:	08d9      	lsrs	r1, r3, #3
 8001e60:	0742      	lsls	r2, r0, #29
 8001e62:	430a      	orrs	r2, r1
 8001e64:	08c4      	lsrs	r4, r0, #3
 8001e66:	e696      	b.n	8001b96 <__aeabi_dsub+0x222>
 8001e68:	4c85      	ldr	r4, [pc, #532]	@ (8002080 <__aeabi_dsub+0x70c>)
 8001e6a:	1aff      	subs	r7, r7, r3
 8001e6c:	4014      	ands	r4, r2
 8001e6e:	0762      	lsls	r2, r4, #29
 8001e70:	08e4      	lsrs	r4, r4, #3
 8001e72:	e760      	b.n	8001d36 <__aeabi_dsub+0x3c2>
 8001e74:	4981      	ldr	r1, [pc, #516]	@ (800207c <__aeabi_dsub+0x708>)
 8001e76:	428a      	cmp	r2, r1
 8001e78:	d100      	bne.n	8001e7c <__aeabi_dsub+0x508>
 8001e7a:	e0c9      	b.n	8002010 <__aeabi_dsub+0x69c>
 8001e7c:	4663      	mov	r3, ip
 8001e7e:	18c1      	adds	r1, r0, r3
 8001e80:	4281      	cmp	r1, r0
 8001e82:	4180      	sbcs	r0, r0
 8001e84:	9b02      	ldr	r3, [sp, #8]
 8001e86:	4240      	negs	r0, r0
 8001e88:	18e3      	adds	r3, r4, r3
 8001e8a:	181b      	adds	r3, r3, r0
 8001e8c:	07dd      	lsls	r5, r3, #31
 8001e8e:	085c      	lsrs	r4, r3, #1
 8001e90:	2307      	movs	r3, #7
 8001e92:	0849      	lsrs	r1, r1, #1
 8001e94:	430d      	orrs	r5, r1
 8001e96:	0017      	movs	r7, r2
 8001e98:	402b      	ands	r3, r5
 8001e9a:	e710      	b.n	8001cbe <__aeabi_dsub+0x34a>
 8001e9c:	4663      	mov	r3, ip
 8001e9e:	1a1d      	subs	r5, r3, r0
 8001ea0:	45ac      	cmp	ip, r5
 8001ea2:	4192      	sbcs	r2, r2
 8001ea4:	2601      	movs	r6, #1
 8001ea6:	9b02      	ldr	r3, [sp, #8]
 8001ea8:	4252      	negs	r2, r2
 8001eaa:	1b1c      	subs	r4, r3, r4
 8001eac:	4688      	mov	r8, r1
 8001eae:	1aa4      	subs	r4, r4, r2
 8001eb0:	400e      	ands	r6, r1
 8001eb2:	e5c6      	b.n	8001a42 <__aeabi_dsub+0xce>
 8001eb4:	4663      	mov	r3, ip
 8001eb6:	18c5      	adds	r5, r0, r3
 8001eb8:	9b02      	ldr	r3, [sp, #8]
 8001eba:	4285      	cmp	r5, r0
 8001ebc:	4180      	sbcs	r0, r0
 8001ebe:	469c      	mov	ip, r3
 8001ec0:	4240      	negs	r0, r0
 8001ec2:	4464      	add	r4, ip
 8001ec4:	1824      	adds	r4, r4, r0
 8001ec6:	2701      	movs	r7, #1
 8001ec8:	0223      	lsls	r3, r4, #8
 8001eca:	d400      	bmi.n	8001ece <__aeabi_dsub+0x55a>
 8001ecc:	e6f5      	b.n	8001cba <__aeabi_dsub+0x346>
 8001ece:	2702      	movs	r7, #2
 8001ed0:	e641      	b.n	8001b56 <__aeabi_dsub+0x1e2>
 8001ed2:	4663      	mov	r3, ip
 8001ed4:	1ac5      	subs	r5, r0, r3
 8001ed6:	42a8      	cmp	r0, r5
 8001ed8:	4180      	sbcs	r0, r0
 8001eda:	9b02      	ldr	r3, [sp, #8]
 8001edc:	4240      	negs	r0, r0
 8001ede:	1ae4      	subs	r4, r4, r3
 8001ee0:	2701      	movs	r7, #1
 8001ee2:	1a24      	subs	r4, r4, r0
 8001ee4:	e5a8      	b.n	8001a38 <__aeabi_dsub+0xc4>
 8001ee6:	9d02      	ldr	r5, [sp, #8]
 8001ee8:	4652      	mov	r2, sl
 8001eea:	002b      	movs	r3, r5
 8001eec:	3a20      	subs	r2, #32
 8001eee:	40d3      	lsrs	r3, r2
 8001ef0:	0019      	movs	r1, r3
 8001ef2:	4653      	mov	r3, sl
 8001ef4:	2b20      	cmp	r3, #32
 8001ef6:	d006      	beq.n	8001f06 <__aeabi_dsub+0x592>
 8001ef8:	2240      	movs	r2, #64	@ 0x40
 8001efa:	1ad2      	subs	r2, r2, r3
 8001efc:	002b      	movs	r3, r5
 8001efe:	4093      	lsls	r3, r2
 8001f00:	4662      	mov	r2, ip
 8001f02:	431a      	orrs	r2, r3
 8001f04:	4693      	mov	fp, r2
 8001f06:	465d      	mov	r5, fp
 8001f08:	1e6b      	subs	r3, r5, #1
 8001f0a:	419d      	sbcs	r5, r3
 8001f0c:	430d      	orrs	r5, r1
 8001f0e:	e615      	b.n	8001b3c <__aeabi_dsub+0x1c8>
 8001f10:	0762      	lsls	r2, r4, #29
 8001f12:	08c0      	lsrs	r0, r0, #3
 8001f14:	4302      	orrs	r2, r0
 8001f16:	08e4      	lsrs	r4, r4, #3
 8001f18:	e70d      	b.n	8001d36 <__aeabi_dsub+0x3c2>
 8001f1a:	0011      	movs	r1, r2
 8001f1c:	0027      	movs	r7, r4
 8001f1e:	3920      	subs	r1, #32
 8001f20:	40cf      	lsrs	r7, r1
 8001f22:	2a20      	cmp	r2, #32
 8001f24:	d005      	beq.n	8001f32 <__aeabi_dsub+0x5be>
 8001f26:	2140      	movs	r1, #64	@ 0x40
 8001f28:	1a8a      	subs	r2, r1, r2
 8001f2a:	4094      	lsls	r4, r2
 8001f2c:	0025      	movs	r5, r4
 8001f2e:	4305      	orrs	r5, r0
 8001f30:	9503      	str	r5, [sp, #12]
 8001f32:	9d03      	ldr	r5, [sp, #12]
 8001f34:	1e6a      	subs	r2, r5, #1
 8001f36:	4195      	sbcs	r5, r2
 8001f38:	433d      	orrs	r5, r7
 8001f3a:	e77d      	b.n	8001e38 <__aeabi_dsub+0x4c4>
 8001f3c:	2a00      	cmp	r2, #0
 8001f3e:	d100      	bne.n	8001f42 <__aeabi_dsub+0x5ce>
 8001f40:	e744      	b.n	8001dcc <__aeabi_dsub+0x458>
 8001f42:	2601      	movs	r6, #1
 8001f44:	400e      	ands	r6, r1
 8001f46:	4663      	mov	r3, ip
 8001f48:	08d9      	lsrs	r1, r3, #3
 8001f4a:	9b02      	ldr	r3, [sp, #8]
 8001f4c:	075a      	lsls	r2, r3, #29
 8001f4e:	430a      	orrs	r2, r1
 8001f50:	08dc      	lsrs	r4, r3, #3
 8001f52:	e6f0      	b.n	8001d36 <__aeabi_dsub+0x3c2>
 8001f54:	2a00      	cmp	r2, #0
 8001f56:	d028      	beq.n	8001faa <__aeabi_dsub+0x636>
 8001f58:	4662      	mov	r2, ip
 8001f5a:	9f02      	ldr	r7, [sp, #8]
 8001f5c:	08c0      	lsrs	r0, r0, #3
 8001f5e:	433a      	orrs	r2, r7
 8001f60:	d100      	bne.n	8001f64 <__aeabi_dsub+0x5f0>
 8001f62:	e6dc      	b.n	8001d1e <__aeabi_dsub+0x3aa>
 8001f64:	0762      	lsls	r2, r4, #29
 8001f66:	4310      	orrs	r0, r2
 8001f68:	2280      	movs	r2, #128	@ 0x80
 8001f6a:	08e4      	lsrs	r4, r4, #3
 8001f6c:	0312      	lsls	r2, r2, #12
 8001f6e:	4214      	tst	r4, r2
 8001f70:	d009      	beq.n	8001f86 <__aeabi_dsub+0x612>
 8001f72:	08fd      	lsrs	r5, r7, #3
 8001f74:	4215      	tst	r5, r2
 8001f76:	d106      	bne.n	8001f86 <__aeabi_dsub+0x612>
 8001f78:	4663      	mov	r3, ip
 8001f7a:	2601      	movs	r6, #1
 8001f7c:	002c      	movs	r4, r5
 8001f7e:	08d8      	lsrs	r0, r3, #3
 8001f80:	077b      	lsls	r3, r7, #29
 8001f82:	4318      	orrs	r0, r3
 8001f84:	400e      	ands	r6, r1
 8001f86:	0f42      	lsrs	r2, r0, #29
 8001f88:	00c0      	lsls	r0, r0, #3
 8001f8a:	08c0      	lsrs	r0, r0, #3
 8001f8c:	0752      	lsls	r2, r2, #29
 8001f8e:	4302      	orrs	r2, r0
 8001f90:	e601      	b.n	8001b96 <__aeabi_dsub+0x222>
 8001f92:	4663      	mov	r3, ip
 8001f94:	1a1d      	subs	r5, r3, r0
 8001f96:	45ac      	cmp	ip, r5
 8001f98:	4192      	sbcs	r2, r2
 8001f9a:	9b02      	ldr	r3, [sp, #8]
 8001f9c:	4252      	negs	r2, r2
 8001f9e:	1b1c      	subs	r4, r3, r4
 8001fa0:	000e      	movs	r6, r1
 8001fa2:	4688      	mov	r8, r1
 8001fa4:	2701      	movs	r7, #1
 8001fa6:	1aa4      	subs	r4, r4, r2
 8001fa8:	e546      	b.n	8001a38 <__aeabi_dsub+0xc4>
 8001faa:	4663      	mov	r3, ip
 8001fac:	08d9      	lsrs	r1, r3, #3
 8001fae:	9b02      	ldr	r3, [sp, #8]
 8001fb0:	075a      	lsls	r2, r3, #29
 8001fb2:	430a      	orrs	r2, r1
 8001fb4:	08dc      	lsrs	r4, r3, #3
 8001fb6:	e5ee      	b.n	8001b96 <__aeabi_dsub+0x222>
 8001fb8:	4663      	mov	r3, ip
 8001fba:	9c02      	ldr	r4, [sp, #8]
 8001fbc:	9303      	str	r3, [sp, #12]
 8001fbe:	e6c7      	b.n	8001d50 <__aeabi_dsub+0x3dc>
 8001fc0:	08c0      	lsrs	r0, r0, #3
 8001fc2:	2a00      	cmp	r2, #0
 8001fc4:	d100      	bne.n	8001fc8 <__aeabi_dsub+0x654>
 8001fc6:	e6aa      	b.n	8001d1e <__aeabi_dsub+0x3aa>
 8001fc8:	0762      	lsls	r2, r4, #29
 8001fca:	4310      	orrs	r0, r2
 8001fcc:	2280      	movs	r2, #128	@ 0x80
 8001fce:	08e4      	lsrs	r4, r4, #3
 8001fd0:	0312      	lsls	r2, r2, #12
 8001fd2:	4214      	tst	r4, r2
 8001fd4:	d0d7      	beq.n	8001f86 <__aeabi_dsub+0x612>
 8001fd6:	9f02      	ldr	r7, [sp, #8]
 8001fd8:	08fd      	lsrs	r5, r7, #3
 8001fda:	4215      	tst	r5, r2
 8001fdc:	d1d3      	bne.n	8001f86 <__aeabi_dsub+0x612>
 8001fde:	4663      	mov	r3, ip
 8001fe0:	2601      	movs	r6, #1
 8001fe2:	08d8      	lsrs	r0, r3, #3
 8001fe4:	077b      	lsls	r3, r7, #29
 8001fe6:	002c      	movs	r4, r5
 8001fe8:	4318      	orrs	r0, r3
 8001fea:	400e      	ands	r6, r1
 8001fec:	e7cb      	b.n	8001f86 <__aeabi_dsub+0x612>
 8001fee:	000a      	movs	r2, r1
 8001ff0:	0027      	movs	r7, r4
 8001ff2:	3a20      	subs	r2, #32
 8001ff4:	40d7      	lsrs	r7, r2
 8001ff6:	2920      	cmp	r1, #32
 8001ff8:	d005      	beq.n	8002006 <__aeabi_dsub+0x692>
 8001ffa:	2240      	movs	r2, #64	@ 0x40
 8001ffc:	1a52      	subs	r2, r2, r1
 8001ffe:	4094      	lsls	r4, r2
 8002000:	0025      	movs	r5, r4
 8002002:	4305      	orrs	r5, r0
 8002004:	9503      	str	r5, [sp, #12]
 8002006:	9d03      	ldr	r5, [sp, #12]
 8002008:	1e6a      	subs	r2, r5, #1
 800200a:	4195      	sbcs	r5, r2
 800200c:	432f      	orrs	r7, r5
 800200e:	e610      	b.n	8001c32 <__aeabi_dsub+0x2be>
 8002010:	0014      	movs	r4, r2
 8002012:	2500      	movs	r5, #0
 8002014:	2200      	movs	r2, #0
 8002016:	e556      	b.n	8001ac6 <__aeabi_dsub+0x152>
 8002018:	9b02      	ldr	r3, [sp, #8]
 800201a:	4460      	add	r0, ip
 800201c:	4699      	mov	r9, r3
 800201e:	4560      	cmp	r0, ip
 8002020:	4192      	sbcs	r2, r2
 8002022:	444c      	add	r4, r9
 8002024:	4252      	negs	r2, r2
 8002026:	0005      	movs	r5, r0
 8002028:	18a4      	adds	r4, r4, r2
 800202a:	e74c      	b.n	8001ec6 <__aeabi_dsub+0x552>
 800202c:	001a      	movs	r2, r3
 800202e:	001c      	movs	r4, r3
 8002030:	432a      	orrs	r2, r5
 8002032:	d000      	beq.n	8002036 <__aeabi_dsub+0x6c2>
 8002034:	e6b3      	b.n	8001d9e <__aeabi_dsub+0x42a>
 8002036:	e6c9      	b.n	8001dcc <__aeabi_dsub+0x458>
 8002038:	2480      	movs	r4, #128	@ 0x80
 800203a:	2600      	movs	r6, #0
 800203c:	0324      	lsls	r4, r4, #12
 800203e:	e5ae      	b.n	8001b9e <__aeabi_dsub+0x22a>
 8002040:	2120      	movs	r1, #32
 8002042:	2500      	movs	r5, #0
 8002044:	1a09      	subs	r1, r1, r0
 8002046:	e517      	b.n	8001a78 <__aeabi_dsub+0x104>
 8002048:	2200      	movs	r2, #0
 800204a:	2500      	movs	r5, #0
 800204c:	4c0b      	ldr	r4, [pc, #44]	@ (800207c <__aeabi_dsub+0x708>)
 800204e:	e53a      	b.n	8001ac6 <__aeabi_dsub+0x152>
 8002050:	2d00      	cmp	r5, #0
 8002052:	d100      	bne.n	8002056 <__aeabi_dsub+0x6e2>
 8002054:	e5f6      	b.n	8001c44 <__aeabi_dsub+0x2d0>
 8002056:	464b      	mov	r3, r9
 8002058:	1bda      	subs	r2, r3, r7
 800205a:	4692      	mov	sl, r2
 800205c:	2f00      	cmp	r7, #0
 800205e:	d100      	bne.n	8002062 <__aeabi_dsub+0x6ee>
 8002060:	e66f      	b.n	8001d42 <__aeabi_dsub+0x3ce>
 8002062:	2a38      	cmp	r2, #56	@ 0x38
 8002064:	dc05      	bgt.n	8002072 <__aeabi_dsub+0x6fe>
 8002066:	2680      	movs	r6, #128	@ 0x80
 8002068:	0436      	lsls	r6, r6, #16
 800206a:	4334      	orrs	r4, r6
 800206c:	4688      	mov	r8, r1
 800206e:	000e      	movs	r6, r1
 8002070:	e6d1      	b.n	8001e16 <__aeabi_dsub+0x4a2>
 8002072:	4688      	mov	r8, r1
 8002074:	000e      	movs	r6, r1
 8002076:	2501      	movs	r5, #1
 8002078:	e6de      	b.n	8001e38 <__aeabi_dsub+0x4c4>
 800207a:	46c0      	nop			@ (mov r8, r8)
 800207c:	000007ff 	.word	0x000007ff
 8002080:	ff7fffff 	.word	0xff7fffff
 8002084:	000007fe 	.word	0x000007fe
 8002088:	2d00      	cmp	r5, #0
 800208a:	d100      	bne.n	800208e <__aeabi_dsub+0x71a>
 800208c:	e668      	b.n	8001d60 <__aeabi_dsub+0x3ec>
 800208e:	464b      	mov	r3, r9
 8002090:	1bd9      	subs	r1, r3, r7
 8002092:	2f00      	cmp	r7, #0
 8002094:	d101      	bne.n	800209a <__aeabi_dsub+0x726>
 8002096:	468a      	mov	sl, r1
 8002098:	e5a7      	b.n	8001bea <__aeabi_dsub+0x276>
 800209a:	2701      	movs	r7, #1
 800209c:	2938      	cmp	r1, #56	@ 0x38
 800209e:	dd00      	ble.n	80020a2 <__aeabi_dsub+0x72e>
 80020a0:	e5c7      	b.n	8001c32 <__aeabi_dsub+0x2be>
 80020a2:	2280      	movs	r2, #128	@ 0x80
 80020a4:	0412      	lsls	r2, r2, #16
 80020a6:	4314      	orrs	r4, r2
 80020a8:	e5af      	b.n	8001c0a <__aeabi_dsub+0x296>
 80020aa:	46c0      	nop			@ (mov r8, r8)

080020ac <__aeabi_dcmpun>:
 80020ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020ae:	46c6      	mov	lr, r8
 80020b0:	031e      	lsls	r6, r3, #12
 80020b2:	0b36      	lsrs	r6, r6, #12
 80020b4:	46b0      	mov	r8, r6
 80020b6:	4e0d      	ldr	r6, [pc, #52]	@ (80020ec <__aeabi_dcmpun+0x40>)
 80020b8:	030c      	lsls	r4, r1, #12
 80020ba:	004d      	lsls	r5, r1, #1
 80020bc:	005f      	lsls	r7, r3, #1
 80020be:	b500      	push	{lr}
 80020c0:	0b24      	lsrs	r4, r4, #12
 80020c2:	0d6d      	lsrs	r5, r5, #21
 80020c4:	0d7f      	lsrs	r7, r7, #21
 80020c6:	42b5      	cmp	r5, r6
 80020c8:	d00b      	beq.n	80020e2 <__aeabi_dcmpun+0x36>
 80020ca:	4908      	ldr	r1, [pc, #32]	@ (80020ec <__aeabi_dcmpun+0x40>)
 80020cc:	2000      	movs	r0, #0
 80020ce:	428f      	cmp	r7, r1
 80020d0:	d104      	bne.n	80020dc <__aeabi_dcmpun+0x30>
 80020d2:	4646      	mov	r6, r8
 80020d4:	4316      	orrs	r6, r2
 80020d6:	0030      	movs	r0, r6
 80020d8:	1e43      	subs	r3, r0, #1
 80020da:	4198      	sbcs	r0, r3
 80020dc:	bc80      	pop	{r7}
 80020de:	46b8      	mov	r8, r7
 80020e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020e2:	4304      	orrs	r4, r0
 80020e4:	2001      	movs	r0, #1
 80020e6:	2c00      	cmp	r4, #0
 80020e8:	d1f8      	bne.n	80020dc <__aeabi_dcmpun+0x30>
 80020ea:	e7ee      	b.n	80020ca <__aeabi_dcmpun+0x1e>
 80020ec:	000007ff 	.word	0x000007ff

080020f0 <__aeabi_d2iz>:
 80020f0:	000b      	movs	r3, r1
 80020f2:	0002      	movs	r2, r0
 80020f4:	b570      	push	{r4, r5, r6, lr}
 80020f6:	4d16      	ldr	r5, [pc, #88]	@ (8002150 <__aeabi_d2iz+0x60>)
 80020f8:	030c      	lsls	r4, r1, #12
 80020fa:	b082      	sub	sp, #8
 80020fc:	0049      	lsls	r1, r1, #1
 80020fe:	2000      	movs	r0, #0
 8002100:	9200      	str	r2, [sp, #0]
 8002102:	9301      	str	r3, [sp, #4]
 8002104:	0b24      	lsrs	r4, r4, #12
 8002106:	0d49      	lsrs	r1, r1, #21
 8002108:	0fde      	lsrs	r6, r3, #31
 800210a:	42a9      	cmp	r1, r5
 800210c:	dd04      	ble.n	8002118 <__aeabi_d2iz+0x28>
 800210e:	4811      	ldr	r0, [pc, #68]	@ (8002154 <__aeabi_d2iz+0x64>)
 8002110:	4281      	cmp	r1, r0
 8002112:	dd03      	ble.n	800211c <__aeabi_d2iz+0x2c>
 8002114:	4b10      	ldr	r3, [pc, #64]	@ (8002158 <__aeabi_d2iz+0x68>)
 8002116:	18f0      	adds	r0, r6, r3
 8002118:	b002      	add	sp, #8
 800211a:	bd70      	pop	{r4, r5, r6, pc}
 800211c:	2080      	movs	r0, #128	@ 0x80
 800211e:	0340      	lsls	r0, r0, #13
 8002120:	4320      	orrs	r0, r4
 8002122:	4c0e      	ldr	r4, [pc, #56]	@ (800215c <__aeabi_d2iz+0x6c>)
 8002124:	1a64      	subs	r4, r4, r1
 8002126:	2c1f      	cmp	r4, #31
 8002128:	dd08      	ble.n	800213c <__aeabi_d2iz+0x4c>
 800212a:	4b0d      	ldr	r3, [pc, #52]	@ (8002160 <__aeabi_d2iz+0x70>)
 800212c:	1a5b      	subs	r3, r3, r1
 800212e:	40d8      	lsrs	r0, r3
 8002130:	0003      	movs	r3, r0
 8002132:	4258      	negs	r0, r3
 8002134:	2e00      	cmp	r6, #0
 8002136:	d1ef      	bne.n	8002118 <__aeabi_d2iz+0x28>
 8002138:	0018      	movs	r0, r3
 800213a:	e7ed      	b.n	8002118 <__aeabi_d2iz+0x28>
 800213c:	4b09      	ldr	r3, [pc, #36]	@ (8002164 <__aeabi_d2iz+0x74>)
 800213e:	9a00      	ldr	r2, [sp, #0]
 8002140:	469c      	mov	ip, r3
 8002142:	0003      	movs	r3, r0
 8002144:	4461      	add	r1, ip
 8002146:	408b      	lsls	r3, r1
 8002148:	40e2      	lsrs	r2, r4
 800214a:	4313      	orrs	r3, r2
 800214c:	e7f1      	b.n	8002132 <__aeabi_d2iz+0x42>
 800214e:	46c0      	nop			@ (mov r8, r8)
 8002150:	000003fe 	.word	0x000003fe
 8002154:	0000041d 	.word	0x0000041d
 8002158:	7fffffff 	.word	0x7fffffff
 800215c:	00000433 	.word	0x00000433
 8002160:	00000413 	.word	0x00000413
 8002164:	fffffbed 	.word	0xfffffbed

08002168 <__aeabi_i2d>:
 8002168:	b570      	push	{r4, r5, r6, lr}
 800216a:	2800      	cmp	r0, #0
 800216c:	d016      	beq.n	800219c <__aeabi_i2d+0x34>
 800216e:	17c3      	asrs	r3, r0, #31
 8002170:	18c5      	adds	r5, r0, r3
 8002172:	405d      	eors	r5, r3
 8002174:	0fc4      	lsrs	r4, r0, #31
 8002176:	0028      	movs	r0, r5
 8002178:	f000 f824 	bl	80021c4 <__clzsi2>
 800217c:	4b10      	ldr	r3, [pc, #64]	@ (80021c0 <__aeabi_i2d+0x58>)
 800217e:	1a1b      	subs	r3, r3, r0
 8002180:	055b      	lsls	r3, r3, #21
 8002182:	0d5b      	lsrs	r3, r3, #21
 8002184:	280a      	cmp	r0, #10
 8002186:	dc14      	bgt.n	80021b2 <__aeabi_i2d+0x4a>
 8002188:	0002      	movs	r2, r0
 800218a:	002e      	movs	r6, r5
 800218c:	3215      	adds	r2, #21
 800218e:	4096      	lsls	r6, r2
 8002190:	220b      	movs	r2, #11
 8002192:	1a12      	subs	r2, r2, r0
 8002194:	40d5      	lsrs	r5, r2
 8002196:	032d      	lsls	r5, r5, #12
 8002198:	0b2d      	lsrs	r5, r5, #12
 800219a:	e003      	b.n	80021a4 <__aeabi_i2d+0x3c>
 800219c:	2400      	movs	r4, #0
 800219e:	2300      	movs	r3, #0
 80021a0:	2500      	movs	r5, #0
 80021a2:	2600      	movs	r6, #0
 80021a4:	051b      	lsls	r3, r3, #20
 80021a6:	432b      	orrs	r3, r5
 80021a8:	07e4      	lsls	r4, r4, #31
 80021aa:	4323      	orrs	r3, r4
 80021ac:	0030      	movs	r0, r6
 80021ae:	0019      	movs	r1, r3
 80021b0:	bd70      	pop	{r4, r5, r6, pc}
 80021b2:	380b      	subs	r0, #11
 80021b4:	4085      	lsls	r5, r0
 80021b6:	032d      	lsls	r5, r5, #12
 80021b8:	2600      	movs	r6, #0
 80021ba:	0b2d      	lsrs	r5, r5, #12
 80021bc:	e7f2      	b.n	80021a4 <__aeabi_i2d+0x3c>
 80021be:	46c0      	nop			@ (mov r8, r8)
 80021c0:	0000041e 	.word	0x0000041e

080021c4 <__clzsi2>:
 80021c4:	211c      	movs	r1, #28
 80021c6:	2301      	movs	r3, #1
 80021c8:	041b      	lsls	r3, r3, #16
 80021ca:	4298      	cmp	r0, r3
 80021cc:	d301      	bcc.n	80021d2 <__clzsi2+0xe>
 80021ce:	0c00      	lsrs	r0, r0, #16
 80021d0:	3910      	subs	r1, #16
 80021d2:	0a1b      	lsrs	r3, r3, #8
 80021d4:	4298      	cmp	r0, r3
 80021d6:	d301      	bcc.n	80021dc <__clzsi2+0x18>
 80021d8:	0a00      	lsrs	r0, r0, #8
 80021da:	3908      	subs	r1, #8
 80021dc:	091b      	lsrs	r3, r3, #4
 80021de:	4298      	cmp	r0, r3
 80021e0:	d301      	bcc.n	80021e6 <__clzsi2+0x22>
 80021e2:	0900      	lsrs	r0, r0, #4
 80021e4:	3904      	subs	r1, #4
 80021e6:	a202      	add	r2, pc, #8	@ (adr r2, 80021f0 <__clzsi2+0x2c>)
 80021e8:	5c10      	ldrb	r0, [r2, r0]
 80021ea:	1840      	adds	r0, r0, r1
 80021ec:	4770      	bx	lr
 80021ee:	46c0      	nop			@ (mov r8, r8)
 80021f0:	02020304 	.word	0x02020304
 80021f4:	01010101 	.word	0x01010101
	...

08002200 <BMP180_Init>:

/**
 * @brief Initializes the BMP180 temperature/pressure sensor.
 * @param hi2c User I2C handle pointer.
 */
void BMP180_Init(I2C_HandleTypeDef *hi2c) {
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
	_bmp180_ui2c = hi2c;
 8002208:	4b03      	ldr	r3, [pc, #12]	@ (8002218 <BMP180_Init+0x18>)
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	601a      	str	r2, [r3, #0]
}
 800220e:	46c0      	nop			@ (mov r8, r8)
 8002210:	46bd      	mov	sp, r7
 8002212:	b002      	add	sp, #8
 8002214:	bd80      	pop	{r7, pc}
 8002216:	46c0      	nop			@ (mov r8, r8)
 8002218:	2000008c 	.word	0x2000008c

0800221c <BMP180_SetOversampling>:
/**
 * @param oss Enum, oversampling setting.
 * @note Available resolutions: BMP180_LOW, BMP180_STANDARD, BMP180_HIGH, BMP180_ULTRA.
 * @note Refer to section 3.3.1 of datasheet.
 */
void BMP180_SetOversampling(BMP180_OSS oss) {
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
 8002222:	0002      	movs	r2, r0
 8002224:	1dfb      	adds	r3, r7, #7
 8002226:	701a      	strb	r2, [r3, #0]
	_bmp180_oss = oss;
 8002228:	4b03      	ldr	r3, [pc, #12]	@ (8002238 <BMP180_SetOversampling+0x1c>)
 800222a:	1dfa      	adds	r2, r7, #7
 800222c:	7812      	ldrb	r2, [r2, #0]
 800222e:	701a      	strb	r2, [r3, #0]
}
 8002230:	46c0      	nop			@ (mov r8, r8)
 8002232:	46bd      	mov	sp, r7
 8002234:	b002      	add	sp, #8
 8002236:	bd80      	pop	{r7, pc}
 8002238:	200000a6 	.word	0x200000a6

0800223c <BMP180_UpdateCalibrationData>:

/**
 * @brief Updates calibration data.
 * @note Must be called once before main loop.
 */
void BMP180_UpdateCalibrationData(void) {
 800223c:	b5b0      	push	{r4, r5, r7, lr}
 800223e:	af00      	add	r7, sp, #0
	_bmp180_eeprom.BMP180_AC1 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC1]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC1]);
 8002240:	23aa      	movs	r3, #170	@ 0xaa
 8002242:	0018      	movs	r0, r3
 8002244:	f000 f8e2 	bl	800240c <BMP180_ReadReg>
 8002248:	0003      	movs	r3, r0
 800224a:	021b      	lsls	r3, r3, #8
 800224c:	b21c      	sxth	r4, r3
 800224e:	23ab      	movs	r3, #171	@ 0xab
 8002250:	0018      	movs	r0, r3
 8002252:	f000 f8db 	bl	800240c <BMP180_ReadReg>
 8002256:	0003      	movs	r3, r0
 8002258:	b21b      	sxth	r3, r3
 800225a:	4323      	orrs	r3, r4
 800225c:	b21a      	sxth	r2, r3
 800225e:	4b59      	ldr	r3, [pc, #356]	@ (80023c4 <BMP180_UpdateCalibrationData+0x188>)
 8002260:	801a      	strh	r2, [r3, #0]
	_bmp180_eeprom.BMP180_AC2 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC2]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC2]);
 8002262:	23ac      	movs	r3, #172	@ 0xac
 8002264:	0018      	movs	r0, r3
 8002266:	f000 f8d1 	bl	800240c <BMP180_ReadReg>
 800226a:	0003      	movs	r3, r0
 800226c:	021b      	lsls	r3, r3, #8
 800226e:	b21c      	sxth	r4, r3
 8002270:	23ad      	movs	r3, #173	@ 0xad
 8002272:	0018      	movs	r0, r3
 8002274:	f000 f8ca 	bl	800240c <BMP180_ReadReg>
 8002278:	0003      	movs	r3, r0
 800227a:	b21b      	sxth	r3, r3
 800227c:	4323      	orrs	r3, r4
 800227e:	b21a      	sxth	r2, r3
 8002280:	4b50      	ldr	r3, [pc, #320]	@ (80023c4 <BMP180_UpdateCalibrationData+0x188>)
 8002282:	805a      	strh	r2, [r3, #2]
	_bmp180_eeprom.BMP180_AC3 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC3]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC3]);
 8002284:	23ae      	movs	r3, #174	@ 0xae
 8002286:	0018      	movs	r0, r3
 8002288:	f000 f8c0 	bl	800240c <BMP180_ReadReg>
 800228c:	0003      	movs	r3, r0
 800228e:	021b      	lsls	r3, r3, #8
 8002290:	b21c      	sxth	r4, r3
 8002292:	23af      	movs	r3, #175	@ 0xaf
 8002294:	0018      	movs	r0, r3
 8002296:	f000 f8b9 	bl	800240c <BMP180_ReadReg>
 800229a:	0003      	movs	r3, r0
 800229c:	b21b      	sxth	r3, r3
 800229e:	4323      	orrs	r3, r4
 80022a0:	b21a      	sxth	r2, r3
 80022a2:	4b48      	ldr	r3, [pc, #288]	@ (80023c4 <BMP180_UpdateCalibrationData+0x188>)
 80022a4:	809a      	strh	r2, [r3, #4]
	_bmp180_eeprom.BMP180_AC4 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC4]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC4]);
 80022a6:	23b0      	movs	r3, #176	@ 0xb0
 80022a8:	0018      	movs	r0, r3
 80022aa:	f000 f8af 	bl	800240c <BMP180_ReadReg>
 80022ae:	0003      	movs	r3, r0
 80022b0:	021b      	lsls	r3, r3, #8
 80022b2:	b21c      	sxth	r4, r3
 80022b4:	23b1      	movs	r3, #177	@ 0xb1
 80022b6:	0018      	movs	r0, r3
 80022b8:	f000 f8a8 	bl	800240c <BMP180_ReadReg>
 80022bc:	0003      	movs	r3, r0
 80022be:	b21b      	sxth	r3, r3
 80022c0:	4323      	orrs	r3, r4
 80022c2:	b21b      	sxth	r3, r3
 80022c4:	b29a      	uxth	r2, r3
 80022c6:	4b3f      	ldr	r3, [pc, #252]	@ (80023c4 <BMP180_UpdateCalibrationData+0x188>)
 80022c8:	80da      	strh	r2, [r3, #6]
	_bmp180_eeprom.BMP180_AC5 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC5]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC5]);
 80022ca:	23b2      	movs	r3, #178	@ 0xb2
 80022cc:	0018      	movs	r0, r3
 80022ce:	f000 f89d 	bl	800240c <BMP180_ReadReg>
 80022d2:	0003      	movs	r3, r0
 80022d4:	021b      	lsls	r3, r3, #8
 80022d6:	b21c      	sxth	r4, r3
 80022d8:	23b3      	movs	r3, #179	@ 0xb3
 80022da:	0018      	movs	r0, r3
 80022dc:	f000 f896 	bl	800240c <BMP180_ReadReg>
 80022e0:	0003      	movs	r3, r0
 80022e2:	b21b      	sxth	r3, r3
 80022e4:	4323      	orrs	r3, r4
 80022e6:	b21b      	sxth	r3, r3
 80022e8:	b29a      	uxth	r2, r3
 80022ea:	4b36      	ldr	r3, [pc, #216]	@ (80023c4 <BMP180_UpdateCalibrationData+0x188>)
 80022ec:	811a      	strh	r2, [r3, #8]
	_bmp180_eeprom.BMP180_AC6 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC6]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC6]);
 80022ee:	23b4      	movs	r3, #180	@ 0xb4
 80022f0:	0018      	movs	r0, r3
 80022f2:	f000 f88b 	bl	800240c <BMP180_ReadReg>
 80022f6:	0003      	movs	r3, r0
 80022f8:	021b      	lsls	r3, r3, #8
 80022fa:	b21c      	sxth	r4, r3
 80022fc:	23b5      	movs	r3, #181	@ 0xb5
 80022fe:	0018      	movs	r0, r3
 8002300:	f000 f884 	bl	800240c <BMP180_ReadReg>
 8002304:	0003      	movs	r3, r0
 8002306:	b21b      	sxth	r3, r3
 8002308:	4323      	orrs	r3, r4
 800230a:	b21b      	sxth	r3, r3
 800230c:	b29a      	uxth	r2, r3
 800230e:	4b2d      	ldr	r3, [pc, #180]	@ (80023c4 <BMP180_UpdateCalibrationData+0x188>)
 8002310:	815a      	strh	r2, [r3, #10]
	_bmp180_eeprom.BMP180_B1 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_B1]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_B1]);
 8002312:	23b6      	movs	r3, #182	@ 0xb6
 8002314:	0018      	movs	r0, r3
 8002316:	f000 f879 	bl	800240c <BMP180_ReadReg>
 800231a:	0003      	movs	r3, r0
 800231c:	021b      	lsls	r3, r3, #8
 800231e:	b21c      	sxth	r4, r3
 8002320:	23b7      	movs	r3, #183	@ 0xb7
 8002322:	0018      	movs	r0, r3
 8002324:	f000 f872 	bl	800240c <BMP180_ReadReg>
 8002328:	0003      	movs	r3, r0
 800232a:	b21b      	sxth	r3, r3
 800232c:	4323      	orrs	r3, r4
 800232e:	b21a      	sxth	r2, r3
 8002330:	4b24      	ldr	r3, [pc, #144]	@ (80023c4 <BMP180_UpdateCalibrationData+0x188>)
 8002332:	819a      	strh	r2, [r3, #12]
	_bmp180_eeprom.BMP180_B2 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_B2]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_B2]);
 8002334:	23b8      	movs	r3, #184	@ 0xb8
 8002336:	0018      	movs	r0, r3
 8002338:	f000 f868 	bl	800240c <BMP180_ReadReg>
 800233c:	0003      	movs	r3, r0
 800233e:	021b      	lsls	r3, r3, #8
 8002340:	b21c      	sxth	r4, r3
 8002342:	23b9      	movs	r3, #185	@ 0xb9
 8002344:	0018      	movs	r0, r3
 8002346:	f000 f861 	bl	800240c <BMP180_ReadReg>
 800234a:	0003      	movs	r3, r0
 800234c:	b21b      	sxth	r3, r3
 800234e:	4323      	orrs	r3, r4
 8002350:	b21a      	sxth	r2, r3
 8002352:	4b1c      	ldr	r3, [pc, #112]	@ (80023c4 <BMP180_UpdateCalibrationData+0x188>)
 8002354:	81da      	strh	r2, [r3, #14]
	_bmp180_eeprom.BMP180_MB = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MB]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MB]);
 8002356:	23ba      	movs	r3, #186	@ 0xba
 8002358:	0018      	movs	r0, r3
 800235a:	f000 f857 	bl	800240c <BMP180_ReadReg>
 800235e:	0003      	movs	r3, r0
 8002360:	021b      	lsls	r3, r3, #8
 8002362:	b21c      	sxth	r4, r3
 8002364:	23bb      	movs	r3, #187	@ 0xbb
 8002366:	0018      	movs	r0, r3
 8002368:	f000 f850 	bl	800240c <BMP180_ReadReg>
 800236c:	0003      	movs	r3, r0
 800236e:	b21b      	sxth	r3, r3
 8002370:	4323      	orrs	r3, r4
 8002372:	b21a      	sxth	r2, r3
 8002374:	4b13      	ldr	r3, [pc, #76]	@ (80023c4 <BMP180_UpdateCalibrationData+0x188>)
 8002376:	821a      	strh	r2, [r3, #16]
	_bmp180_eeprom.BMP180_MC = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MC]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MC]);
 8002378:	23bc      	movs	r3, #188	@ 0xbc
 800237a:	0018      	movs	r0, r3
 800237c:	f000 f846 	bl	800240c <BMP180_ReadReg>
 8002380:	0003      	movs	r3, r0
 8002382:	021b      	lsls	r3, r3, #8
 8002384:	b21c      	sxth	r4, r3
 8002386:	23bd      	movs	r3, #189	@ 0xbd
 8002388:	0018      	movs	r0, r3
 800238a:	f000 f83f 	bl	800240c <BMP180_ReadReg>
 800238e:	0003      	movs	r3, r0
 8002390:	b21b      	sxth	r3, r3
 8002392:	4323      	orrs	r3, r4
 8002394:	b21a      	sxth	r2, r3
 8002396:	4b0b      	ldr	r3, [pc, #44]	@ (80023c4 <BMP180_UpdateCalibrationData+0x188>)
 8002398:	825a      	strh	r2, [r3, #18]
	_bmp180_eeprom.BMP180_MD = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MD]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MD]);
 800239a:	23be      	movs	r3, #190	@ 0xbe
 800239c:	0018      	movs	r0, r3
 800239e:	f000 f835 	bl	800240c <BMP180_ReadReg>
 80023a2:	0003      	movs	r3, r0
 80023a4:	021b      	lsls	r3, r3, #8
 80023a6:	b21c      	sxth	r4, r3
 80023a8:	23bf      	movs	r3, #191	@ 0xbf
 80023aa:	0018      	movs	r0, r3
 80023ac:	f000 f82e 	bl	800240c <BMP180_ReadReg>
 80023b0:	0003      	movs	r3, r0
 80023b2:	b21b      	sxth	r3, r3
 80023b4:	4323      	orrs	r3, r4
 80023b6:	b21a      	sxth	r2, r3
 80023b8:	4b02      	ldr	r3, [pc, #8]	@ (80023c4 <BMP180_UpdateCalibrationData+0x188>)
 80023ba:	829a      	strh	r2, [r3, #20]
}
 80023bc:	46c0      	nop			@ (mov r8, r8)
 80023be:	46bd      	mov	sp, r7
 80023c0:	bdb0      	pop	{r4, r5, r7, pc}
 80023c2:	46c0      	nop			@ (mov r8, r8)
 80023c4:	20000090 	.word	0x20000090

080023c8 <BMP180_WriteReg>:
/**
 * @brief Writes to a specific register.
 * @param reg Address of register to write to.
 * @param cmd Byte to write.
 */
void BMP180_WriteReg(uint8_t reg, uint8_t cmd) {
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b086      	sub	sp, #24
 80023cc:	af02      	add	r7, sp, #8
 80023ce:	0002      	movs	r2, r0
 80023d0:	1dfb      	adds	r3, r7, #7
 80023d2:	701a      	strb	r2, [r3, #0]
 80023d4:	1dbb      	adds	r3, r7, #6
 80023d6:	1c0a      	adds	r2, r1, #0
 80023d8:	701a      	strb	r2, [r3, #0]
	uint8_t arr[2] = { reg, cmd };
 80023da:	210c      	movs	r1, #12
 80023dc:	187b      	adds	r3, r7, r1
 80023de:	1dfa      	adds	r2, r7, #7
 80023e0:	7812      	ldrb	r2, [r2, #0]
 80023e2:	701a      	strb	r2, [r3, #0]
 80023e4:	187b      	adds	r3, r7, r1
 80023e6:	1dba      	adds	r2, r7, #6
 80023e8:	7812      	ldrb	r2, [r2, #0]
 80023ea:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(_bmp180_ui2c, BMP180_I2C_ADDR << 1, arr, 2, BMP180_I2C_TIMEOUT);
 80023ec:	4b06      	ldr	r3, [pc, #24]	@ (8002408 <BMP180_WriteReg+0x40>)
 80023ee:	6818      	ldr	r0, [r3, #0]
 80023f0:	187a      	adds	r2, r7, r1
 80023f2:	23fa      	movs	r3, #250	@ 0xfa
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	9300      	str	r3, [sp, #0]
 80023f8:	2302      	movs	r3, #2
 80023fa:	21ee      	movs	r1, #238	@ 0xee
 80023fc:	f001 f8b8 	bl	8003570 <HAL_I2C_Master_Transmit>
}
 8002400:	46c0      	nop			@ (mov r8, r8)
 8002402:	46bd      	mov	sp, r7
 8002404:	b004      	add	sp, #16
 8002406:	bd80      	pop	{r7, pc}
 8002408:	2000008c 	.word	0x2000008c

0800240c <BMP180_ReadReg>:
/**
 * @brief Reads from a specific register.
 * @param reg Address of register to read from.
 * @return Byte read.
 */
uint8_t BMP180_ReadReg(uint8_t reg) {
 800240c:	b590      	push	{r4, r7, lr}
 800240e:	b087      	sub	sp, #28
 8002410:	af02      	add	r7, sp, #8
 8002412:	0002      	movs	r2, r0
 8002414:	1dfb      	adds	r3, r7, #7
 8002416:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(_bmp180_ui2c, BMP180_I2C_ADDR << 1, &reg, 1, BMP180_I2C_TIMEOUT);
 8002418:	4b0d      	ldr	r3, [pc, #52]	@ (8002450 <BMP180_ReadReg+0x44>)
 800241a:	6818      	ldr	r0, [r3, #0]
 800241c:	1dfa      	adds	r2, r7, #7
 800241e:	23fa      	movs	r3, #250	@ 0xfa
 8002420:	009b      	lsls	r3, r3, #2
 8002422:	9300      	str	r3, [sp, #0]
 8002424:	2301      	movs	r3, #1
 8002426:	21ee      	movs	r1, #238	@ 0xee
 8002428:	f001 f8a2 	bl	8003570 <HAL_I2C_Master_Transmit>
	uint8_t result;
	HAL_I2C_Master_Receive(_bmp180_ui2c, BMP180_I2C_ADDR << 1, &result, 1, BMP180_I2C_TIMEOUT);
 800242c:	4b08      	ldr	r3, [pc, #32]	@ (8002450 <BMP180_ReadReg+0x44>)
 800242e:	6818      	ldr	r0, [r3, #0]
 8002430:	240f      	movs	r4, #15
 8002432:	193a      	adds	r2, r7, r4
 8002434:	23fa      	movs	r3, #250	@ 0xfa
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	9300      	str	r3, [sp, #0]
 800243a:	2301      	movs	r3, #1
 800243c:	21ee      	movs	r1, #238	@ 0xee
 800243e:	f001 f9c1 	bl	80037c4 <HAL_I2C_Master_Receive>
	return result;
 8002442:	193b      	adds	r3, r7, r4
 8002444:	781b      	ldrb	r3, [r3, #0]
}
 8002446:	0018      	movs	r0, r3
 8002448:	46bd      	mov	sp, r7
 800244a:	b005      	add	sp, #20
 800244c:	bd90      	pop	{r4, r7, pc}
 800244e:	46c0      	nop			@ (mov r8, r8)
 8002450:	2000008c 	.word	0x2000008c

08002454 <BMP180_GetRawTemperature>:

/**
 * @brief Measures and calculates temperature.
 * @return Temperature in 0.1 (1/10) degrees Celsius.
 */
int32_t BMP180_GetRawTemperature(void) {
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_TEMP);
 800245a:	232e      	movs	r3, #46	@ 0x2e
 800245c:	0019      	movs	r1, r3
 800245e:	20f4      	movs	r0, #244	@ 0xf4
 8002460:	f7ff ffb2 	bl	80023c8 <BMP180_WriteReg>
	HAL_Delay(BMP180_DELAY_TEMP);
 8002464:	2305      	movs	r3, #5
 8002466:	0018      	movs	r0, r3
 8002468:	f000 fd8a 	bl	8002f80 <HAL_Delay>
	int32_t ut = BMP180_GetUT();
 800246c:	f000 f95e 	bl	800272c <BMP180_GetUT>
 8002470:	0003      	movs	r3, r0
 8002472:	60fb      	str	r3, [r7, #12]
	int32_t x1 = (ut - _bmp180_eeprom.BMP180_AC6) * _bmp180_eeprom.BMP180_AC5 / (1 << 15);
 8002474:	4b16      	ldr	r3, [pc, #88]	@ (80024d0 <BMP180_GetRawTemperature+0x7c>)
 8002476:	895b      	ldrh	r3, [r3, #10]
 8002478:	001a      	movs	r2, r3
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	1a9b      	subs	r3, r3, r2
 800247e:	4a14      	ldr	r2, [pc, #80]	@ (80024d0 <BMP180_GetRawTemperature+0x7c>)
 8002480:	8912      	ldrh	r2, [r2, #8]
 8002482:	4353      	muls	r3, r2
 8002484:	2b00      	cmp	r3, #0
 8002486:	da02      	bge.n	800248e <BMP180_GetRawTemperature+0x3a>
 8002488:	4a12      	ldr	r2, [pc, #72]	@ (80024d4 <BMP180_GetRawTemperature+0x80>)
 800248a:	4694      	mov	ip, r2
 800248c:	4463      	add	r3, ip
 800248e:	13db      	asrs	r3, r3, #15
 8002490:	60bb      	str	r3, [r7, #8]
	int32_t x2 = (_bmp180_eeprom.BMP180_MC * (1 << 11)) / (x1 + _bmp180_eeprom.BMP180_MD);
 8002492:	4b0f      	ldr	r3, [pc, #60]	@ (80024d0 <BMP180_GetRawTemperature+0x7c>)
 8002494:	2212      	movs	r2, #18
 8002496:	5e9b      	ldrsh	r3, [r3, r2]
 8002498:	02da      	lsls	r2, r3, #11
 800249a:	4b0d      	ldr	r3, [pc, #52]	@ (80024d0 <BMP180_GetRawTemperature+0x7c>)
 800249c:	2114      	movs	r1, #20
 800249e:	5e5b      	ldrsh	r3, [r3, r1]
 80024a0:	0019      	movs	r1, r3
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	18cb      	adds	r3, r1, r3
 80024a6:	0019      	movs	r1, r3
 80024a8:	0010      	movs	r0, r2
 80024aa:	f7fd fec9 	bl	8000240 <__divsi3>
 80024ae:	0003      	movs	r3, r0
 80024b0:	607b      	str	r3, [r7, #4]
	int32_t b5 = x1 + x2;
 80024b2:	68ba      	ldr	r2, [r7, #8]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	18d3      	adds	r3, r2, r3
 80024b8:	603b      	str	r3, [r7, #0]
	return (b5 + 8) / (1 << 4);
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	3308      	adds	r3, #8
 80024be:	2b00      	cmp	r3, #0
 80024c0:	da00      	bge.n	80024c4 <BMP180_GetRawTemperature+0x70>
 80024c2:	330f      	adds	r3, #15
 80024c4:	111b      	asrs	r3, r3, #4
}
 80024c6:	0018      	movs	r0, r3
 80024c8:	46bd      	mov	sp, r7
 80024ca:	b004      	add	sp, #16
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	46c0      	nop			@ (mov r8, r8)
 80024d0:	20000090 	.word	0x20000090
 80024d4:	00007fff 	.word	0x00007fff

080024d8 <BMP180_GetPressure>:

/**
 * @brief Measures and calculates pressure.
 * @return Pressure in Pascal(Pa).
 */
int32_t BMP180_GetPressure(void) {
 80024d8:	b580      	push	{r7, lr}
 80024da:	b08c      	sub	sp, #48	@ 0x30
 80024dc:	af00      	add	r7, sp, #0
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_TEMP);
 80024de:	232e      	movs	r3, #46	@ 0x2e
 80024e0:	0019      	movs	r1, r3
 80024e2:	20f4      	movs	r0, #244	@ 0xf4
 80024e4:	f7ff ff70 	bl	80023c8 <BMP180_WriteReg>
	HAL_Delay(BMP180_DELAY_TEMP);
 80024e8:	2305      	movs	r3, #5
 80024ea:	0018      	movs	r0, r3
 80024ec:	f000 fd48 	bl	8002f80 <HAL_Delay>
	int32_t ut = BMP180_GetUT();
 80024f0:	f000 f91c 	bl	800272c <BMP180_GetUT>
 80024f4:	0003      	movs	r3, r0
 80024f6:	62bb      	str	r3, [r7, #40]	@ 0x28
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_PRES[_bmp180_oss]);
 80024f8:	4b7f      	ldr	r3, [pc, #508]	@ (80026f8 <BMP180_GetPressure+0x220>)
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	001a      	movs	r2, r3
 80024fe:	4b7f      	ldr	r3, [pc, #508]	@ (80026fc <BMP180_GetPressure+0x224>)
 8002500:	5c9b      	ldrb	r3, [r3, r2]
 8002502:	0019      	movs	r1, r3
 8002504:	20f4      	movs	r0, #244	@ 0xf4
 8002506:	f7ff ff5f 	bl	80023c8 <BMP180_WriteReg>
	HAL_Delay(BMP180_DELAY_PRES[_bmp180_oss]);
 800250a:	4b7b      	ldr	r3, [pc, #492]	@ (80026f8 <BMP180_GetPressure+0x220>)
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	001a      	movs	r2, r3
 8002510:	4b7b      	ldr	r3, [pc, #492]	@ (8002700 <BMP180_GetPressure+0x228>)
 8002512:	5c9b      	ldrb	r3, [r3, r2]
 8002514:	0018      	movs	r0, r3
 8002516:	f000 fd33 	bl	8002f80 <HAL_Delay>
	int32_t up = BMP180_GetUP();
 800251a:	f000 f917 	bl	800274c <BMP180_GetUP>
 800251e:	0003      	movs	r3, r0
 8002520:	627b      	str	r3, [r7, #36]	@ 0x24
	int32_t x1 = (ut - _bmp180_eeprom.BMP180_AC6) * _bmp180_eeprom.BMP180_AC5 / (1 << 15);
 8002522:	4b78      	ldr	r3, [pc, #480]	@ (8002704 <BMP180_GetPressure+0x22c>)
 8002524:	895b      	ldrh	r3, [r3, #10]
 8002526:	001a      	movs	r2, r3
 8002528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800252a:	1a9b      	subs	r3, r3, r2
 800252c:	4a75      	ldr	r2, [pc, #468]	@ (8002704 <BMP180_GetPressure+0x22c>)
 800252e:	8912      	ldrh	r2, [r2, #8]
 8002530:	4353      	muls	r3, r2
 8002532:	2b00      	cmp	r3, #0
 8002534:	da02      	bge.n	800253c <BMP180_GetPressure+0x64>
 8002536:	4a74      	ldr	r2, [pc, #464]	@ (8002708 <BMP180_GetPressure+0x230>)
 8002538:	4694      	mov	ip, r2
 800253a:	4463      	add	r3, ip
 800253c:	13db      	asrs	r3, r3, #15
 800253e:	623b      	str	r3, [r7, #32]
	int32_t x2 = (_bmp180_eeprom.BMP180_MC * (1 << 11)) / (x1 + _bmp180_eeprom.BMP180_MD);
 8002540:	4b70      	ldr	r3, [pc, #448]	@ (8002704 <BMP180_GetPressure+0x22c>)
 8002542:	2212      	movs	r2, #18
 8002544:	5e9b      	ldrsh	r3, [r3, r2]
 8002546:	02da      	lsls	r2, r3, #11
 8002548:	4b6e      	ldr	r3, [pc, #440]	@ (8002704 <BMP180_GetPressure+0x22c>)
 800254a:	2114      	movs	r1, #20
 800254c:	5e5b      	ldrsh	r3, [r3, r1]
 800254e:	0019      	movs	r1, r3
 8002550:	6a3b      	ldr	r3, [r7, #32]
 8002552:	18cb      	adds	r3, r1, r3
 8002554:	0019      	movs	r1, r3
 8002556:	0010      	movs	r0, r2
 8002558:	f7fd fe72 	bl	8000240 <__divsi3>
 800255c:	0003      	movs	r3, r0
 800255e:	61fb      	str	r3, [r7, #28]
	int32_t b5 = x1 + x2;
 8002560:	6a3a      	ldr	r2, [r7, #32]
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	18d3      	adds	r3, r2, r3
 8002566:	61bb      	str	r3, [r7, #24]
	int32_t b6 = b5 - 4000;
 8002568:	69bb      	ldr	r3, [r7, #24]
 800256a:	4a68      	ldr	r2, [pc, #416]	@ (800270c <BMP180_GetPressure+0x234>)
 800256c:	4694      	mov	ip, r2
 800256e:	4463      	add	r3, ip
 8002570:	617b      	str	r3, [r7, #20]
	x1 = (_bmp180_eeprom.BMP180_B2 * (b6 * b6 / (1 << 12))) / (1 << 11);
 8002572:	4b64      	ldr	r3, [pc, #400]	@ (8002704 <BMP180_GetPressure+0x22c>)
 8002574:	220e      	movs	r2, #14
 8002576:	5e9b      	ldrsh	r3, [r3, r2]
 8002578:	001a      	movs	r2, r3
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	435b      	muls	r3, r3
 800257e:	2b00      	cmp	r3, #0
 8002580:	da02      	bge.n	8002588 <BMP180_GetPressure+0xb0>
 8002582:	4963      	ldr	r1, [pc, #396]	@ (8002710 <BMP180_GetPressure+0x238>)
 8002584:	468c      	mov	ip, r1
 8002586:	4463      	add	r3, ip
 8002588:	131b      	asrs	r3, r3, #12
 800258a:	4353      	muls	r3, r2
 800258c:	2b00      	cmp	r3, #0
 800258e:	da02      	bge.n	8002596 <BMP180_GetPressure+0xbe>
 8002590:	4a60      	ldr	r2, [pc, #384]	@ (8002714 <BMP180_GetPressure+0x23c>)
 8002592:	4694      	mov	ip, r2
 8002594:	4463      	add	r3, ip
 8002596:	12db      	asrs	r3, r3, #11
 8002598:	623b      	str	r3, [r7, #32]
	x2 = _bmp180_eeprom.BMP180_AC2 * b6 / (1 << 11);
 800259a:	4b5a      	ldr	r3, [pc, #360]	@ (8002704 <BMP180_GetPressure+0x22c>)
 800259c:	2202      	movs	r2, #2
 800259e:	5e9b      	ldrsh	r3, [r3, r2]
 80025a0:	001a      	movs	r2, r3
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	4353      	muls	r3, r2
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	da02      	bge.n	80025b0 <BMP180_GetPressure+0xd8>
 80025aa:	4a5a      	ldr	r2, [pc, #360]	@ (8002714 <BMP180_GetPressure+0x23c>)
 80025ac:	4694      	mov	ip, r2
 80025ae:	4463      	add	r3, ip
 80025b0:	12db      	asrs	r3, r3, #11
 80025b2:	61fb      	str	r3, [r7, #28]
	int32_t x3 = x1 + x2;
 80025b4:	6a3a      	ldr	r2, [r7, #32]
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	18d3      	adds	r3, r2, r3
 80025ba:	613b      	str	r3, [r7, #16]
	int32_t b3 = (((_bmp180_eeprom.BMP180_AC1 * 4 + x3) << _bmp180_oss) + 2) / 4;
 80025bc:	4b51      	ldr	r3, [pc, #324]	@ (8002704 <BMP180_GetPressure+0x22c>)
 80025be:	2200      	movs	r2, #0
 80025c0:	5e9b      	ldrsh	r3, [r3, r2]
 80025c2:	009a      	lsls	r2, r3, #2
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	18d3      	adds	r3, r2, r3
 80025c8:	4a4b      	ldr	r2, [pc, #300]	@ (80026f8 <BMP180_GetPressure+0x220>)
 80025ca:	7812      	ldrb	r2, [r2, #0]
 80025cc:	4093      	lsls	r3, r2
 80025ce:	3302      	adds	r3, #2
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	da00      	bge.n	80025d6 <BMP180_GetPressure+0xfe>
 80025d4:	3303      	adds	r3, #3
 80025d6:	109b      	asrs	r3, r3, #2
 80025d8:	60fb      	str	r3, [r7, #12]
	x1 = _bmp180_eeprom.BMP180_AC3 * b6 / (1 << 13);
 80025da:	4b4a      	ldr	r3, [pc, #296]	@ (8002704 <BMP180_GetPressure+0x22c>)
 80025dc:	2204      	movs	r2, #4
 80025de:	5e9b      	ldrsh	r3, [r3, r2]
 80025e0:	001a      	movs	r2, r3
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	4353      	muls	r3, r2
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	da02      	bge.n	80025f0 <BMP180_GetPressure+0x118>
 80025ea:	4a4b      	ldr	r2, [pc, #300]	@ (8002718 <BMP180_GetPressure+0x240>)
 80025ec:	4694      	mov	ip, r2
 80025ee:	4463      	add	r3, ip
 80025f0:	135b      	asrs	r3, r3, #13
 80025f2:	623b      	str	r3, [r7, #32]
	x2 = (_bmp180_eeprom.BMP180_B1 * (b6 * b6 / (1 << 12))) / (1 << 16);
 80025f4:	4b43      	ldr	r3, [pc, #268]	@ (8002704 <BMP180_GetPressure+0x22c>)
 80025f6:	220c      	movs	r2, #12
 80025f8:	5e9b      	ldrsh	r3, [r3, r2]
 80025fa:	001a      	movs	r2, r3
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	435b      	muls	r3, r3
 8002600:	2b00      	cmp	r3, #0
 8002602:	da02      	bge.n	800260a <BMP180_GetPressure+0x132>
 8002604:	4942      	ldr	r1, [pc, #264]	@ (8002710 <BMP180_GetPressure+0x238>)
 8002606:	468c      	mov	ip, r1
 8002608:	4463      	add	r3, ip
 800260a:	131b      	asrs	r3, r3, #12
 800260c:	4353      	muls	r3, r2
 800260e:	2b00      	cmp	r3, #0
 8002610:	da02      	bge.n	8002618 <BMP180_GetPressure+0x140>
 8002612:	4a42      	ldr	r2, [pc, #264]	@ (800271c <BMP180_GetPressure+0x244>)
 8002614:	4694      	mov	ip, r2
 8002616:	4463      	add	r3, ip
 8002618:	141b      	asrs	r3, r3, #16
 800261a:	61fb      	str	r3, [r7, #28]
	x3 = ((x1 + x2) + 2) / 4;
 800261c:	6a3a      	ldr	r2, [r7, #32]
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	18d3      	adds	r3, r2, r3
 8002622:	3302      	adds	r3, #2
 8002624:	2b00      	cmp	r3, #0
 8002626:	da00      	bge.n	800262a <BMP180_GetPressure+0x152>
 8002628:	3303      	adds	r3, #3
 800262a:	109b      	asrs	r3, r3, #2
 800262c:	613b      	str	r3, [r7, #16]
	uint32_t b4 = _bmp180_eeprom.BMP180_AC4 * (uint32_t) (x3 + 32768) / (1 << 15);
 800262e:	4b35      	ldr	r3, [pc, #212]	@ (8002704 <BMP180_GetPressure+0x22c>)
 8002630:	88db      	ldrh	r3, [r3, #6]
 8002632:	001a      	movs	r2, r3
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	2180      	movs	r1, #128	@ 0x80
 8002638:	0209      	lsls	r1, r1, #8
 800263a:	468c      	mov	ip, r1
 800263c:	4463      	add	r3, ip
 800263e:	4353      	muls	r3, r2
 8002640:	0bdb      	lsrs	r3, r3, #15
 8002642:	60bb      	str	r3, [r7, #8]
	uint32_t b7 = ((uint32_t) up - b3) * (50000 >> _bmp180_oss);
 8002644:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	4a2b      	ldr	r2, [pc, #172]	@ (80026f8 <BMP180_GetPressure+0x220>)
 800264c:	7812      	ldrb	r2, [r2, #0]
 800264e:	0011      	movs	r1, r2
 8002650:	4a33      	ldr	r2, [pc, #204]	@ (8002720 <BMP180_GetPressure+0x248>)
 8002652:	410a      	asrs	r2, r1
 8002654:	4353      	muls	r3, r2
 8002656:	607b      	str	r3, [r7, #4]
	int32_t p;
	if (b7 < 0x80000000)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2b00      	cmp	r3, #0
 800265c:	db08      	blt.n	8002670 <BMP180_GetPressure+0x198>
		p = (b7 * 2) / b4;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	005b      	lsls	r3, r3, #1
 8002662:	68b9      	ldr	r1, [r7, #8]
 8002664:	0018      	movs	r0, r3
 8002666:	f7fd fd61 	bl	800012c <__udivsi3>
 800266a:	0003      	movs	r3, r0
 800266c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800266e:	e006      	b.n	800267e <BMP180_GetPressure+0x1a6>
	else
		p = (b7 / b4) * 2;
 8002670:	68b9      	ldr	r1, [r7, #8]
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f7fd fd5a 	bl	800012c <__udivsi3>
 8002678:	0003      	movs	r3, r0
 800267a:	005b      	lsls	r3, r3, #1
 800267c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	x1 = (p / (1 << 8)) * (p / (1 << 8));
 800267e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002680:	2b00      	cmp	r3, #0
 8002682:	da00      	bge.n	8002686 <BMP180_GetPressure+0x1ae>
 8002684:	33ff      	adds	r3, #255	@ 0xff
 8002686:	121b      	asrs	r3, r3, #8
 8002688:	001a      	movs	r2, r3
 800268a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800268c:	2b00      	cmp	r3, #0
 800268e:	da00      	bge.n	8002692 <BMP180_GetPressure+0x1ba>
 8002690:	33ff      	adds	r3, #255	@ 0xff
 8002692:	121b      	asrs	r3, r3, #8
 8002694:	4353      	muls	r3, r2
 8002696:	623b      	str	r3, [r7, #32]
	x1 = (x1 * 3038) / (1 << 16);
 8002698:	6a3b      	ldr	r3, [r7, #32]
 800269a:	4a22      	ldr	r2, [pc, #136]	@ (8002724 <BMP180_GetPressure+0x24c>)
 800269c:	4353      	muls	r3, r2
 800269e:	2b00      	cmp	r3, #0
 80026a0:	da02      	bge.n	80026a8 <BMP180_GetPressure+0x1d0>
 80026a2:	4a1e      	ldr	r2, [pc, #120]	@ (800271c <BMP180_GetPressure+0x244>)
 80026a4:	4694      	mov	ip, r2
 80026a6:	4463      	add	r3, ip
 80026a8:	141b      	asrs	r3, r3, #16
 80026aa:	623b      	str	r3, [r7, #32]
	x2 = (-7357 * p) / (1 << 16);
 80026ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80026ae:	0013      	movs	r3, r2
 80026b0:	015b      	lsls	r3, r3, #5
 80026b2:	189b      	adds	r3, r3, r2
 80026b4:	00db      	lsls	r3, r3, #3
 80026b6:	1a9b      	subs	r3, r3, r2
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	1a9b      	subs	r3, r3, r2
 80026bc:	00da      	lsls	r2, r3, #3
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	425b      	negs	r3, r3
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	da02      	bge.n	80026cc <BMP180_GetPressure+0x1f4>
 80026c6:	4a15      	ldr	r2, [pc, #84]	@ (800271c <BMP180_GetPressure+0x244>)
 80026c8:	4694      	mov	ip, r2
 80026ca:	4463      	add	r3, ip
 80026cc:	141b      	asrs	r3, r3, #16
 80026ce:	61fb      	str	r3, [r7, #28]
	p = p + (x1 + x2 + 3791) / (1 << 4);
 80026d0:	6a3a      	ldr	r2, [r7, #32]
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	18d3      	adds	r3, r2, r3
 80026d6:	4a14      	ldr	r2, [pc, #80]	@ (8002728 <BMP180_GetPressure+0x250>)
 80026d8:	4694      	mov	ip, r2
 80026da:	4463      	add	r3, ip
 80026dc:	2b00      	cmp	r3, #0
 80026de:	da00      	bge.n	80026e2 <BMP180_GetPressure+0x20a>
 80026e0:	330f      	adds	r3, #15
 80026e2:	111b      	asrs	r3, r3, #4
 80026e4:	001a      	movs	r2, r3
 80026e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026e8:	189b      	adds	r3, r3, r2
 80026ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
	return p;
 80026ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80026ee:	0018      	movs	r0, r3
 80026f0:	46bd      	mov	sp, r7
 80026f2:	b00c      	add	sp, #48	@ 0x30
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	46c0      	nop			@ (mov r8, r8)
 80026f8:	200000a6 	.word	0x200000a6
 80026fc:	08006c90 	.word	0x08006c90
 8002700:	08006c94 	.word	0x08006c94
 8002704:	20000090 	.word	0x20000090
 8002708:	00007fff 	.word	0x00007fff
 800270c:	fffff060 	.word	0xfffff060
 8002710:	00000fff 	.word	0x00000fff
 8002714:	000007ff 	.word	0x000007ff
 8002718:	00001fff 	.word	0x00001fff
 800271c:	0000ffff 	.word	0x0000ffff
 8002720:	0000c350 	.word	0x0000c350
 8002724:	00000bde 	.word	0x00000bde
 8002728:	00000ecf 	.word	0x00000ecf

0800272c <BMP180_GetUT>:

int32_t BMP180_GetUT(void){
 800272c:	b5b0      	push	{r4, r5, r7, lr}
 800272e:	af00      	add	r7, sp, #0
	return (BMP180_ReadReg(BMP180_MSB_REG) << 8) | BMP180_ReadReg(BMP180_LSB_REG);
 8002730:	20f6      	movs	r0, #246	@ 0xf6
 8002732:	f7ff fe6b 	bl	800240c <BMP180_ReadReg>
 8002736:	0003      	movs	r3, r0
 8002738:	021c      	lsls	r4, r3, #8
 800273a:	20f7      	movs	r0, #247	@ 0xf7
 800273c:	f7ff fe66 	bl	800240c <BMP180_ReadReg>
 8002740:	0003      	movs	r3, r0
 8002742:	4323      	orrs	r3, r4
}
 8002744:	0018      	movs	r0, r3
 8002746:	46bd      	mov	sp, r7
 8002748:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800274c <BMP180_GetUP>:

int32_t BMP180_GetUP(void){
 800274c:	b5b0      	push	{r4, r5, r7, lr}
 800274e:	af00      	add	r7, sp, #0
	return ((BMP180_ReadReg(BMP180_MSB_REG) << 16) | (BMP180_ReadReg(BMP180_LSB_REG) << 8) | BMP180_ReadReg(BMP180_XLSB_REG)) >> (8 - _bmp180_oss);
 8002750:	20f6      	movs	r0, #246	@ 0xf6
 8002752:	f7ff fe5b 	bl	800240c <BMP180_ReadReg>
 8002756:	0003      	movs	r3, r0
 8002758:	041c      	lsls	r4, r3, #16
 800275a:	20f7      	movs	r0, #247	@ 0xf7
 800275c:	f7ff fe56 	bl	800240c <BMP180_ReadReg>
 8002760:	0003      	movs	r3, r0
 8002762:	021b      	lsls	r3, r3, #8
 8002764:	431c      	orrs	r4, r3
 8002766:	20f8      	movs	r0, #248	@ 0xf8
 8002768:	f7ff fe50 	bl	800240c <BMP180_ReadReg>
 800276c:	0003      	movs	r3, r0
 800276e:	0022      	movs	r2, r4
 8002770:	431a      	orrs	r2, r3
 8002772:	4b05      	ldr	r3, [pc, #20]	@ (8002788 <BMP180_GetUP+0x3c>)
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	0019      	movs	r1, r3
 8002778:	2308      	movs	r3, #8
 800277a:	1a5b      	subs	r3, r3, r1
 800277c:	411a      	asrs	r2, r3
 800277e:	0013      	movs	r3, r2
}
 8002780:	0018      	movs	r0, r3
 8002782:	46bd      	mov	sp, r7
 8002784:	bdb0      	pop	{r4, r5, r7, pc}
 8002786:	46c0      	nop			@ (mov r8, r8)
 8002788:	200000a6 	.word	0x200000a6

0800278c <calcularPressaoNivelMar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int calcularPressaoNivelMar(int pressaoAtual, int altitude, int temperaturaAtual)
{
 800278c:	b5b0      	push	{r4, r5, r7, lr}
 800278e:	b08e      	sub	sp, #56	@ 0x38
 8002790:	af00      	add	r7, sp, #0
 8002792:	6178      	str	r0, [r7, #20]
 8002794:	6139      	str	r1, [r7, #16]
 8002796:	60fa      	str	r2, [r7, #12]
    double pressaoNivelMar;
    double temperaturaKelvin = temperaturaAtual / 10.0 + 273.15; // Converter temperatura para Kelvin
 8002798:	68f8      	ldr	r0, [r7, #12]
 800279a:	f7ff fce5 	bl	8002168 <__aeabi_i2d>
 800279e:	2200      	movs	r2, #0
 80027a0:	4b31      	ldr	r3, [pc, #196]	@ (8002868 <calcularPressaoNivelMar+0xdc>)
 80027a2:	f7fe f9db 	bl	8000b5c <__aeabi_ddiv>
 80027a6:	0002      	movs	r2, r0
 80027a8:	000b      	movs	r3, r1
 80027aa:	0010      	movs	r0, r2
 80027ac:	0019      	movs	r1, r3
 80027ae:	4a2f      	ldr	r2, [pc, #188]	@ (800286c <calcularPressaoNivelMar+0xe0>)
 80027b0:	4b2f      	ldr	r3, [pc, #188]	@ (8002870 <calcularPressaoNivelMar+0xe4>)
 80027b2:	f7fd fe6f 	bl	8000494 <__aeabi_dadd>
 80027b6:	0002      	movs	r2, r0
 80027b8:	000b      	movs	r3, r1
 80027ba:	633a      	str	r2, [r7, #48]	@ 0x30
 80027bc:	637b      	str	r3, [r7, #52]	@ 0x34
    double altitudeMetros = altitude; // Altitude em metros
 80027be:	6938      	ldr	r0, [r7, #16]
 80027c0:	f7ff fcd2 	bl	8002168 <__aeabi_i2d>
 80027c4:	0002      	movs	r2, r0
 80027c6:	000b      	movs	r3, r1
 80027c8:	62ba      	str	r2, [r7, #40]	@ 0x28
 80027ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    double altitudeKm = altitudeMetros / 1000.0; // Converter altitude para quilmetros
 80027cc:	2200      	movs	r2, #0
 80027ce:	4b29      	ldr	r3, [pc, #164]	@ (8002874 <calcularPressaoNivelMar+0xe8>)
 80027d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80027d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80027d4:	f7fe f9c2 	bl	8000b5c <__aeabi_ddiv>
 80027d8:	0002      	movs	r2, r0
 80027da:	000b      	movs	r3, r1
 80027dc:	623a      	str	r2, [r7, #32]
 80027de:	627b      	str	r3, [r7, #36]	@ 0x24

    // Calcular a presso ao nvel do mar usando a frmula
    pressaoNivelMar = pressaoAtual * pow(1.0 - (0.0065 * altitudeMetros) / (temperaturaKelvin + 0.0065 * altitudeMetros), -5.257);
 80027e0:	6978      	ldr	r0, [r7, #20]
 80027e2:	f7ff fcc1 	bl	8002168 <__aeabi_i2d>
 80027e6:	0004      	movs	r4, r0
 80027e8:	000d      	movs	r5, r1
 80027ea:	4a23      	ldr	r2, [pc, #140]	@ (8002878 <calcularPressaoNivelMar+0xec>)
 80027ec:	4b23      	ldr	r3, [pc, #140]	@ (800287c <calcularPressaoNivelMar+0xf0>)
 80027ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80027f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80027f2:	f7fe fdf7 	bl	80013e4 <__aeabi_dmul>
 80027f6:	0002      	movs	r2, r0
 80027f8:	000b      	movs	r3, r1
 80027fa:	603a      	str	r2, [r7, #0]
 80027fc:	607b      	str	r3, [r7, #4]
 80027fe:	4a1e      	ldr	r2, [pc, #120]	@ (8002878 <calcularPressaoNivelMar+0xec>)
 8002800:	4b1e      	ldr	r3, [pc, #120]	@ (800287c <calcularPressaoNivelMar+0xf0>)
 8002802:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002804:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002806:	f7fe fded 	bl	80013e4 <__aeabi_dmul>
 800280a:	0002      	movs	r2, r0
 800280c:	000b      	movs	r3, r1
 800280e:	0010      	movs	r0, r2
 8002810:	0019      	movs	r1, r3
 8002812:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002814:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002816:	f7fd fe3d 	bl	8000494 <__aeabi_dadd>
 800281a:	0002      	movs	r2, r0
 800281c:	000b      	movs	r3, r1
 800281e:	6838      	ldr	r0, [r7, #0]
 8002820:	6879      	ldr	r1, [r7, #4]
 8002822:	f7fe f99b 	bl	8000b5c <__aeabi_ddiv>
 8002826:	0002      	movs	r2, r0
 8002828:	000b      	movs	r3, r1
 800282a:	2000      	movs	r0, #0
 800282c:	4914      	ldr	r1, [pc, #80]	@ (8002880 <calcularPressaoNivelMar+0xf4>)
 800282e:	f7ff f8a1 	bl	8001974 <__aeabi_dsub>
 8002832:	0002      	movs	r2, r0
 8002834:	000b      	movs	r3, r1
 8002836:	0010      	movs	r0, r2
 8002838:	0019      	movs	r1, r3
 800283a:	4a12      	ldr	r2, [pc, #72]	@ (8002884 <calcularPressaoNivelMar+0xf8>)
 800283c:	4b12      	ldr	r3, [pc, #72]	@ (8002888 <calcularPressaoNivelMar+0xfc>)
 800283e:	f003 faad 	bl	8005d9c <pow>
 8002842:	0002      	movs	r2, r0
 8002844:	000b      	movs	r3, r1
 8002846:	0020      	movs	r0, r4
 8002848:	0029      	movs	r1, r5
 800284a:	f7fe fdcb 	bl	80013e4 <__aeabi_dmul>
 800284e:	0002      	movs	r2, r0
 8002850:	000b      	movs	r3, r1
 8002852:	61ba      	str	r2, [r7, #24]
 8002854:	61fb      	str	r3, [r7, #28]

    return (int)pressaoNivelMar; // Retornar o valor como inteiro
 8002856:	69b8      	ldr	r0, [r7, #24]
 8002858:	69f9      	ldr	r1, [r7, #28]
 800285a:	f7ff fc49 	bl	80020f0 <__aeabi_d2iz>
 800285e:	0003      	movs	r3, r0
}
 8002860:	0018      	movs	r0, r3
 8002862:	46bd      	mov	sp, r7
 8002864:	b00e      	add	sp, #56	@ 0x38
 8002866:	bdb0      	pop	{r4, r5, r7, pc}
 8002868:	40240000 	.word	0x40240000
 800286c:	66666666 	.word	0x66666666
 8002870:	40711266 	.word	0x40711266
 8002874:	408f4000 	.word	0x408f4000
 8002878:	76c8b439 	.word	0x76c8b439
 800287c:	3f7a9fbe 	.word	0x3f7a9fbe
 8002880:	3ff00000 	.word	0x3ff00000
 8002884:	020c49ba 	.word	0x020c49ba
 8002888:	c015072b 	.word	0xc015072b

0800288c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800288c:	b5b0      	push	{r4, r5, r7, lr}
 800288e:	b09e      	sub	sp, #120	@ 0x78
 8002890:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002892:	f000 faf8 	bl	8002e86 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002896:	f000 f857 	bl	8002948 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800289a:	f000 f927 	bl	8002aec <MX_GPIO_Init>
  MX_I2C1_Init();
 800289e:	f000 f897 	bl	80029d0 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80028a2:	f000 f8d5 	bl	8002a50 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  BMP180_Init(&hi2c1);
 80028a6:	4b24      	ldr	r3, [pc, #144]	@ (8002938 <main+0xac>)
 80028a8:	0018      	movs	r0, r3
 80028aa:	f7ff fca9 	bl	8002200 <BMP180_Init>
  BMP180_SetOversampling(BMP180_STANDARD);
 80028ae:	2001      	movs	r0, #1
 80028b0:	f7ff fcb4 	bl	800221c <BMP180_SetOversampling>
  BMP180_UpdateCalibrationData();
 80028b4:	f7ff fcc2 	bl	800223c <BMP180_UpdateCalibrationData>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */
	int32_t temperatura = BMP180_GetRawTemperature();
 80028b8:	f7ff fdcc 	bl	8002454 <BMP180_GetRawTemperature>
 80028bc:	0003      	movs	r3, r0
 80028be:	66fb      	str	r3, [r7, #108]	@ 0x6c
	int32_t pressao = BMP180_GetPressure();
 80028c0:	f7ff fe0a 	bl	80024d8 <BMP180_GetPressure>
 80028c4:	0003      	movs	r3, r0
 80028c6:	66bb      	str	r3, [r7, #104]	@ 0x68
	// Calcular presso ao nvel do mar
    int pressaoNivelMar = calcularPressaoNivelMar(pressao, 719, temperatura); // altitude de 719 metros
 80028c8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80028ca:	491c      	ldr	r1, [pc, #112]	@ (800293c <main+0xb0>)
 80028cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80028ce:	0018      	movs	r0, r3
 80028d0:	f7ff ff5c 	bl	800278c <calcularPressaoNivelMar>
 80028d4:	0003      	movs	r3, r0
 80028d6:	667b      	str	r3, [r7, #100]	@ 0x64
	char buffer[100];
    sprintf(buffer, "Temperatura: %d.%dC\r\nPressao: %d Pa\r\nPressao ao nivel do mar: %d hPa\r\n", (int)temperatura / 10, (int)temperatura % 10, (int)pressao, pressaoNivelMar / 100);
 80028d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80028da:	210a      	movs	r1, #10
 80028dc:	0018      	movs	r0, r3
 80028de:	f7fd fcaf 	bl	8000240 <__divsi3>
 80028e2:	0003      	movs	r3, r0
 80028e4:	001c      	movs	r4, r3
 80028e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80028e8:	210a      	movs	r1, #10
 80028ea:	0018      	movs	r0, r3
 80028ec:	f7fd fd8e 	bl	800040c <__aeabi_idivmod>
 80028f0:	000b      	movs	r3, r1
 80028f2:	001d      	movs	r5, r3
 80028f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80028f6:	2164      	movs	r1, #100	@ 0x64
 80028f8:	0018      	movs	r0, r3
 80028fa:	f7fd fca1 	bl	8000240 <__divsi3>
 80028fe:	0003      	movs	r3, r0
 8002900:	490f      	ldr	r1, [pc, #60]	@ (8002940 <main+0xb4>)
 8002902:	0038      	movs	r0, r7
 8002904:	9301      	str	r3, [sp, #4]
 8002906:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002908:	9300      	str	r3, [sp, #0]
 800290a:	002b      	movs	r3, r5
 800290c:	0022      	movs	r2, r4
 800290e:	f002 fda7 	bl	8005460 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)buffer, strlen(buffer), 1000);
 8002912:	003b      	movs	r3, r7
 8002914:	0018      	movs	r0, r3
 8002916:	f7fd fbf7 	bl	8000108 <strlen>
 800291a:	0003      	movs	r3, r0
 800291c:	b29a      	uxth	r2, r3
 800291e:	23fa      	movs	r3, #250	@ 0xfa
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	0039      	movs	r1, r7
 8002924:	4807      	ldr	r0, [pc, #28]	@ (8002944 <main+0xb8>)
 8002926:	f002 f831 	bl	800498c <HAL_UART_Transmit>
	HAL_Delay(1000);
 800292a:	23fa      	movs	r3, #250	@ 0xfa
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	0018      	movs	r0, r3
 8002930:	f000 fb26 	bl	8002f80 <HAL_Delay>
  {
 8002934:	46c0      	nop			@ (mov r8, r8)
 8002936:	e7bf      	b.n	80028b8 <main+0x2c>
 8002938:	200000a8 	.word	0x200000a8
 800293c:	000002cf 	.word	0x000002cf
 8002940:	08006c08 	.word	0x08006c08
 8002944:	200000fc 	.word	0x200000fc

08002948 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002948:	b590      	push	{r4, r7, lr}
 800294a:	b08d      	sub	sp, #52	@ 0x34
 800294c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800294e:	2414      	movs	r4, #20
 8002950:	193b      	adds	r3, r7, r4
 8002952:	0018      	movs	r0, r3
 8002954:	231c      	movs	r3, #28
 8002956:	001a      	movs	r2, r3
 8002958:	2100      	movs	r1, #0
 800295a:	f002 fda1 	bl	80054a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800295e:	003b      	movs	r3, r7
 8002960:	0018      	movs	r0, r3
 8002962:	2314      	movs	r3, #20
 8002964:	001a      	movs	r2, r3
 8002966:	2100      	movs	r1, #0
 8002968:	f002 fd9a 	bl	80054a0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800296c:	193b      	adds	r3, r7, r4
 800296e:	2202      	movs	r2, #2
 8002970:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002972:	193b      	adds	r3, r7, r4
 8002974:	2280      	movs	r2, #128	@ 0x80
 8002976:	0052      	lsls	r2, r2, #1
 8002978:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800297a:	193b      	adds	r3, r7, r4
 800297c:	2200      	movs	r2, #0
 800297e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002980:	193b      	adds	r3, r7, r4
 8002982:	2240      	movs	r2, #64	@ 0x40
 8002984:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002986:	193b      	adds	r3, r7, r4
 8002988:	0018      	movs	r0, r3
 800298a:	f001 fb69 	bl	8004060 <HAL_RCC_OscConfig>
 800298e:	1e03      	subs	r3, r0, #0
 8002990:	d001      	beq.n	8002996 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8002992:	f000 f8d9 	bl	8002b48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002996:	003b      	movs	r3, r7
 8002998:	2207      	movs	r2, #7
 800299a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800299c:	003b      	movs	r3, r7
 800299e:	2200      	movs	r2, #0
 80029a0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80029a2:	003b      	movs	r3, r7
 80029a4:	2200      	movs	r2, #0
 80029a6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80029a8:	003b      	movs	r3, r7
 80029aa:	2200      	movs	r2, #0
 80029ac:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80029ae:	003b      	movs	r3, r7
 80029b0:	2200      	movs	r2, #0
 80029b2:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80029b4:	003b      	movs	r3, r7
 80029b6:	2101      	movs	r1, #1
 80029b8:	0018      	movs	r0, r3
 80029ba:	f001 fd35 	bl	8004428 <HAL_RCC_ClockConfig>
 80029be:	1e03      	subs	r3, r0, #0
 80029c0:	d001      	beq.n	80029c6 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80029c2:	f000 f8c1 	bl	8002b48 <Error_Handler>
  }
}
 80029c6:	46c0      	nop			@ (mov r8, r8)
 80029c8:	46bd      	mov	sp, r7
 80029ca:	b00d      	add	sp, #52	@ 0x34
 80029cc:	bd90      	pop	{r4, r7, pc}
	...

080029d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80029d4:	4b1b      	ldr	r3, [pc, #108]	@ (8002a44 <MX_I2C1_Init+0x74>)
 80029d6:	4a1c      	ldr	r2, [pc, #112]	@ (8002a48 <MX_I2C1_Init+0x78>)
 80029d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 80029da:	4b1a      	ldr	r3, [pc, #104]	@ (8002a44 <MX_I2C1_Init+0x74>)
 80029dc:	4a1b      	ldr	r2, [pc, #108]	@ (8002a4c <MX_I2C1_Init+0x7c>)
 80029de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80029e0:	4b18      	ldr	r3, [pc, #96]	@ (8002a44 <MX_I2C1_Init+0x74>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80029e6:	4b17      	ldr	r3, [pc, #92]	@ (8002a44 <MX_I2C1_Init+0x74>)
 80029e8:	2201      	movs	r2, #1
 80029ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80029ec:	4b15      	ldr	r3, [pc, #84]	@ (8002a44 <MX_I2C1_Init+0x74>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80029f2:	4b14      	ldr	r3, [pc, #80]	@ (8002a44 <MX_I2C1_Init+0x74>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80029f8:	4b12      	ldr	r3, [pc, #72]	@ (8002a44 <MX_I2C1_Init+0x74>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80029fe:	4b11      	ldr	r3, [pc, #68]	@ (8002a44 <MX_I2C1_Init+0x74>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a04:	4b0f      	ldr	r3, [pc, #60]	@ (8002a44 <MX_I2C1_Init+0x74>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002a0a:	4b0e      	ldr	r3, [pc, #56]	@ (8002a44 <MX_I2C1_Init+0x74>)
 8002a0c:	0018      	movs	r0, r3
 8002a0e:	f000 fd09 	bl	8003424 <HAL_I2C_Init>
 8002a12:	1e03      	subs	r3, r0, #0
 8002a14:	d001      	beq.n	8002a1a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002a16:	f000 f897 	bl	8002b48 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8002a44 <MX_I2C1_Init+0x74>)
 8002a1c:	2100      	movs	r1, #0
 8002a1e:	0018      	movs	r0, r3
 8002a20:	f001 fa86 	bl	8003f30 <HAL_I2CEx_ConfigAnalogFilter>
 8002a24:	1e03      	subs	r3, r0, #0
 8002a26:	d001      	beq.n	8002a2c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002a28:	f000 f88e 	bl	8002b48 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002a2c:	4b05      	ldr	r3, [pc, #20]	@ (8002a44 <MX_I2C1_Init+0x74>)
 8002a2e:	2100      	movs	r1, #0
 8002a30:	0018      	movs	r0, r3
 8002a32:	f001 fac9 	bl	8003fc8 <HAL_I2CEx_ConfigDigitalFilter>
 8002a36:	1e03      	subs	r3, r0, #0
 8002a38:	d001      	beq.n	8002a3e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002a3a:	f000 f885 	bl	8002b48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002a3e:	46c0      	nop			@ (mov r8, r8)
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	200000a8 	.word	0x200000a8
 8002a48:	40005400 	.word	0x40005400
 8002a4c:	20303e5d 	.word	0x20303e5d

08002a50 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002a54:	4b23      	ldr	r3, [pc, #140]	@ (8002ae4 <MX_USART1_UART_Init+0x94>)
 8002a56:	4a24      	ldr	r2, [pc, #144]	@ (8002ae8 <MX_USART1_UART_Init+0x98>)
 8002a58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002a5a:	4b22      	ldr	r3, [pc, #136]	@ (8002ae4 <MX_USART1_UART_Init+0x94>)
 8002a5c:	22e1      	movs	r2, #225	@ 0xe1
 8002a5e:	0252      	lsls	r2, r2, #9
 8002a60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a62:	4b20      	ldr	r3, [pc, #128]	@ (8002ae4 <MX_USART1_UART_Init+0x94>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002a68:	4b1e      	ldr	r3, [pc, #120]	@ (8002ae4 <MX_USART1_UART_Init+0x94>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002a6e:	4b1d      	ldr	r3, [pc, #116]	@ (8002ae4 <MX_USART1_UART_Init+0x94>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a74:	4b1b      	ldr	r3, [pc, #108]	@ (8002ae4 <MX_USART1_UART_Init+0x94>)
 8002a76:	220c      	movs	r2, #12
 8002a78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a7a:	4b1a      	ldr	r3, [pc, #104]	@ (8002ae4 <MX_USART1_UART_Init+0x94>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a80:	4b18      	ldr	r3, [pc, #96]	@ (8002ae4 <MX_USART1_UART_Init+0x94>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a86:	4b17      	ldr	r3, [pc, #92]	@ (8002ae4 <MX_USART1_UART_Init+0x94>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002a8c:	4b15      	ldr	r3, [pc, #84]	@ (8002ae4 <MX_USART1_UART_Init+0x94>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a92:	4b14      	ldr	r3, [pc, #80]	@ (8002ae4 <MX_USART1_UART_Init+0x94>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a98:	4b12      	ldr	r3, [pc, #72]	@ (8002ae4 <MX_USART1_UART_Init+0x94>)
 8002a9a:	0018      	movs	r0, r3
 8002a9c:	f001 ff20 	bl	80048e0 <HAL_UART_Init>
 8002aa0:	1e03      	subs	r3, r0, #0
 8002aa2:	d001      	beq.n	8002aa8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002aa4:	f000 f850 	bl	8002b48 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002aa8:	4b0e      	ldr	r3, [pc, #56]	@ (8002ae4 <MX_USART1_UART_Init+0x94>)
 8002aaa:	2100      	movs	r1, #0
 8002aac:	0018      	movs	r0, r3
 8002aae:	f002 fbf7 	bl	80052a0 <HAL_UARTEx_SetTxFifoThreshold>
 8002ab2:	1e03      	subs	r3, r0, #0
 8002ab4:	d001      	beq.n	8002aba <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002ab6:	f000 f847 	bl	8002b48 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002aba:	4b0a      	ldr	r3, [pc, #40]	@ (8002ae4 <MX_USART1_UART_Init+0x94>)
 8002abc:	2100      	movs	r1, #0
 8002abe:	0018      	movs	r0, r3
 8002ac0:	f002 fc2e 	bl	8005320 <HAL_UARTEx_SetRxFifoThreshold>
 8002ac4:	1e03      	subs	r3, r0, #0
 8002ac6:	d001      	beq.n	8002acc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002ac8:	f000 f83e 	bl	8002b48 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002acc:	4b05      	ldr	r3, [pc, #20]	@ (8002ae4 <MX_USART1_UART_Init+0x94>)
 8002ace:	0018      	movs	r0, r3
 8002ad0:	f002 fbac 	bl	800522c <HAL_UARTEx_DisableFifoMode>
 8002ad4:	1e03      	subs	r3, r0, #0
 8002ad6:	d001      	beq.n	8002adc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002ad8:	f000 f836 	bl	8002b48 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002adc:	46c0      	nop			@ (mov r8, r8)
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	46c0      	nop			@ (mov r8, r8)
 8002ae4:	200000fc 	.word	0x200000fc
 8002ae8:	40013800 	.word	0x40013800

08002aec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002af2:	4b14      	ldr	r3, [pc, #80]	@ (8002b44 <MX_GPIO_Init+0x58>)
 8002af4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002af6:	4b13      	ldr	r3, [pc, #76]	@ (8002b44 <MX_GPIO_Init+0x58>)
 8002af8:	2104      	movs	r1, #4
 8002afa:	430a      	orrs	r2, r1
 8002afc:	635a      	str	r2, [r3, #52]	@ 0x34
 8002afe:	4b11      	ldr	r3, [pc, #68]	@ (8002b44 <MX_GPIO_Init+0x58>)
 8002b00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b02:	2204      	movs	r2, #4
 8002b04:	4013      	ands	r3, r2
 8002b06:	60fb      	str	r3, [r7, #12]
 8002b08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b0a:	4b0e      	ldr	r3, [pc, #56]	@ (8002b44 <MX_GPIO_Init+0x58>)
 8002b0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002b44 <MX_GPIO_Init+0x58>)
 8002b10:	2101      	movs	r1, #1
 8002b12:	430a      	orrs	r2, r1
 8002b14:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b16:	4b0b      	ldr	r3, [pc, #44]	@ (8002b44 <MX_GPIO_Init+0x58>)
 8002b18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	60bb      	str	r3, [r7, #8]
 8002b20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b22:	4b08      	ldr	r3, [pc, #32]	@ (8002b44 <MX_GPIO_Init+0x58>)
 8002b24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b26:	4b07      	ldr	r3, [pc, #28]	@ (8002b44 <MX_GPIO_Init+0x58>)
 8002b28:	2102      	movs	r1, #2
 8002b2a:	430a      	orrs	r2, r1
 8002b2c:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b2e:	4b05      	ldr	r3, [pc, #20]	@ (8002b44 <MX_GPIO_Init+0x58>)
 8002b30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b32:	2202      	movs	r2, #2
 8002b34:	4013      	ands	r3, r2
 8002b36:	607b      	str	r3, [r7, #4]
 8002b38:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002b3a:	46c0      	nop			@ (mov r8, r8)
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	b004      	add	sp, #16
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	46c0      	nop			@ (mov r8, r8)
 8002b44:	40021000 	.word	0x40021000

08002b48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b4c:	b672      	cpsid	i
}
 8002b4e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b50:	46c0      	nop			@ (mov r8, r8)
 8002b52:	e7fd      	b.n	8002b50 <Error_Handler+0x8>

08002b54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b5a:	4b12      	ldr	r3, [pc, #72]	@ (8002ba4 <HAL_MspInit+0x50>)
 8002b5c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b5e:	4b11      	ldr	r3, [pc, #68]	@ (8002ba4 <HAL_MspInit+0x50>)
 8002b60:	2101      	movs	r1, #1
 8002b62:	430a      	orrs	r2, r1
 8002b64:	641a      	str	r2, [r3, #64]	@ 0x40
 8002b66:	4b0f      	ldr	r3, [pc, #60]	@ (8002ba4 <HAL_MspInit+0x50>)
 8002b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	607b      	str	r3, [r7, #4]
 8002b70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b72:	4b0c      	ldr	r3, [pc, #48]	@ (8002ba4 <HAL_MspInit+0x50>)
 8002b74:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b76:	4b0b      	ldr	r3, [pc, #44]	@ (8002ba4 <HAL_MspInit+0x50>)
 8002b78:	2180      	movs	r1, #128	@ 0x80
 8002b7a:	0549      	lsls	r1, r1, #21
 8002b7c:	430a      	orrs	r2, r1
 8002b7e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002b80:	4b08      	ldr	r3, [pc, #32]	@ (8002ba4 <HAL_MspInit+0x50>)
 8002b82:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b84:	2380      	movs	r3, #128	@ 0x80
 8002b86:	055b      	lsls	r3, r3, #21
 8002b88:	4013      	ands	r3, r2
 8002b8a:	603b      	str	r3, [r7, #0]
 8002b8c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA11);
 8002b8e:	2008      	movs	r0, #8
 8002b90:	f000 fa1a 	bl	8002fc8 <HAL_SYSCFG_EnableRemap>
  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA12);
 8002b94:	2010      	movs	r0, #16
 8002b96:	f000 fa17 	bl	8002fc8 <HAL_SYSCFG_EnableRemap>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b9a:	46c0      	nop			@ (mov r8, r8)
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	b002      	add	sp, #8
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	46c0      	nop			@ (mov r8, r8)
 8002ba4:	40021000 	.word	0x40021000

08002ba8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ba8:	b590      	push	{r4, r7, lr}
 8002baa:	b093      	sub	sp, #76	@ 0x4c
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bb0:	2334      	movs	r3, #52	@ 0x34
 8002bb2:	18fb      	adds	r3, r7, r3
 8002bb4:	0018      	movs	r0, r3
 8002bb6:	2314      	movs	r3, #20
 8002bb8:	001a      	movs	r2, r3
 8002bba:	2100      	movs	r1, #0
 8002bbc:	f002 fc70 	bl	80054a0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002bc0:	2418      	movs	r4, #24
 8002bc2:	193b      	adds	r3, r7, r4
 8002bc4:	0018      	movs	r0, r3
 8002bc6:	231c      	movs	r3, #28
 8002bc8:	001a      	movs	r2, r3
 8002bca:	2100      	movs	r1, #0
 8002bcc:	f002 fc68 	bl	80054a0 <memset>
  if(hi2c->Instance==I2C1)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a34      	ldr	r2, [pc, #208]	@ (8002ca8 <HAL_I2C_MspInit+0x100>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d161      	bne.n	8002c9e <HAL_I2C_MspInit+0xf6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002bda:	193b      	adds	r3, r7, r4
 8002bdc:	2240      	movs	r2, #64	@ 0x40
 8002bde:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002be0:	193b      	adds	r3, r7, r4
 8002be2:	2200      	movs	r2, #0
 8002be4:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002be6:	193b      	adds	r3, r7, r4
 8002be8:	0018      	movs	r0, r3
 8002bea:	f001 fd8b 	bl	8004704 <HAL_RCCEx_PeriphCLKConfig>
 8002bee:	1e03      	subs	r3, r0, #0
 8002bf0:	d001      	beq.n	8002bf6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002bf2:	f7ff ffa9 	bl	8002b48 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bf6:	4b2d      	ldr	r3, [pc, #180]	@ (8002cac <HAL_I2C_MspInit+0x104>)
 8002bf8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bfa:	4b2c      	ldr	r3, [pc, #176]	@ (8002cac <HAL_I2C_MspInit+0x104>)
 8002bfc:	2104      	movs	r1, #4
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c02:	4b2a      	ldr	r3, [pc, #168]	@ (8002cac <HAL_I2C_MspInit+0x104>)
 8002c04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c06:	2204      	movs	r2, #4
 8002c08:	4013      	ands	r3, r2
 8002c0a:	617b      	str	r3, [r7, #20]
 8002c0c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c0e:	4b27      	ldr	r3, [pc, #156]	@ (8002cac <HAL_I2C_MspInit+0x104>)
 8002c10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c12:	4b26      	ldr	r3, [pc, #152]	@ (8002cac <HAL_I2C_MspInit+0x104>)
 8002c14:	2102      	movs	r1, #2
 8002c16:	430a      	orrs	r2, r1
 8002c18:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c1a:	4b24      	ldr	r3, [pc, #144]	@ (8002cac <HAL_I2C_MspInit+0x104>)
 8002c1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c1e:	2202      	movs	r2, #2
 8002c20:	4013      	ands	r3, r2
 8002c22:	613b      	str	r3, [r7, #16]
 8002c24:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PC14-OSCX_IN (PC14)     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002c26:	2134      	movs	r1, #52	@ 0x34
 8002c28:	187b      	adds	r3, r7, r1
 8002c2a:	2280      	movs	r2, #128	@ 0x80
 8002c2c:	01d2      	lsls	r2, r2, #7
 8002c2e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c30:	000c      	movs	r4, r1
 8002c32:	193b      	adds	r3, r7, r4
 8002c34:	2212      	movs	r2, #18
 8002c36:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c38:	193b      	adds	r3, r7, r4
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c3e:	193b      	adds	r3, r7, r4
 8002c40:	2200      	movs	r2, #0
 8002c42:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF14_I2C1;
 8002c44:	193b      	adds	r3, r7, r4
 8002c46:	220e      	movs	r2, #14
 8002c48:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c4a:	193b      	adds	r3, r7, r4
 8002c4c:	4a18      	ldr	r2, [pc, #96]	@ (8002cb0 <HAL_I2C_MspInit+0x108>)
 8002c4e:	0019      	movs	r1, r3
 8002c50:	0010      	movs	r0, r2
 8002c52:	f000 fa7d 	bl	8003150 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002c56:	0021      	movs	r1, r4
 8002c58:	187b      	adds	r3, r7, r1
 8002c5a:	2240      	movs	r2, #64	@ 0x40
 8002c5c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c5e:	187b      	adds	r3, r7, r1
 8002c60:	2212      	movs	r2, #18
 8002c62:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c64:	187b      	adds	r3, r7, r1
 8002c66:	2200      	movs	r2, #0
 8002c68:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c6a:	187b      	adds	r3, r7, r1
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8002c70:	187b      	adds	r3, r7, r1
 8002c72:	2206      	movs	r2, #6
 8002c74:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c76:	187b      	adds	r3, r7, r1
 8002c78:	4a0e      	ldr	r2, [pc, #56]	@ (8002cb4 <HAL_I2C_MspInit+0x10c>)
 8002c7a:	0019      	movs	r1, r3
 8002c7c:	0010      	movs	r0, r2
 8002c7e:	f000 fa67 	bl	8003150 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002c82:	4b0a      	ldr	r3, [pc, #40]	@ (8002cac <HAL_I2C_MspInit+0x104>)
 8002c84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c86:	4b09      	ldr	r3, [pc, #36]	@ (8002cac <HAL_I2C_MspInit+0x104>)
 8002c88:	2180      	movs	r1, #128	@ 0x80
 8002c8a:	0389      	lsls	r1, r1, #14
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002c90:	4b06      	ldr	r3, [pc, #24]	@ (8002cac <HAL_I2C_MspInit+0x104>)
 8002c92:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c94:	2380      	movs	r3, #128	@ 0x80
 8002c96:	039b      	lsls	r3, r3, #14
 8002c98:	4013      	ands	r3, r2
 8002c9a:	60fb      	str	r3, [r7, #12]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002c9e:	46c0      	nop			@ (mov r8, r8)
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	b013      	add	sp, #76	@ 0x4c
 8002ca4:	bd90      	pop	{r4, r7, pc}
 8002ca6:	46c0      	nop			@ (mov r8, r8)
 8002ca8:	40005400 	.word	0x40005400
 8002cac:	40021000 	.word	0x40021000
 8002cb0:	50000800 	.word	0x50000800
 8002cb4:	50000400 	.word	0x50000400

08002cb8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002cb8:	b590      	push	{r4, r7, lr}
 8002cba:	b091      	sub	sp, #68	@ 0x44
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cc0:	232c      	movs	r3, #44	@ 0x2c
 8002cc2:	18fb      	adds	r3, r7, r3
 8002cc4:	0018      	movs	r0, r3
 8002cc6:	2314      	movs	r3, #20
 8002cc8:	001a      	movs	r2, r3
 8002cca:	2100      	movs	r1, #0
 8002ccc:	f002 fbe8 	bl	80054a0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002cd0:	2410      	movs	r4, #16
 8002cd2:	193b      	adds	r3, r7, r4
 8002cd4:	0018      	movs	r0, r3
 8002cd6:	231c      	movs	r3, #28
 8002cd8:	001a      	movs	r2, r3
 8002cda:	2100      	movs	r1, #0
 8002cdc:	f002 fbe0 	bl	80054a0 <memset>
  if(huart->Instance==USART1)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a23      	ldr	r2, [pc, #140]	@ (8002d74 <HAL_UART_MspInit+0xbc>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d13f      	bne.n	8002d6a <HAL_UART_MspInit+0xb2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002cea:	193b      	adds	r3, r7, r4
 8002cec:	2201      	movs	r2, #1
 8002cee:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002cf0:	193b      	adds	r3, r7, r4
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002cf6:	193b      	adds	r3, r7, r4
 8002cf8:	0018      	movs	r0, r3
 8002cfa:	f001 fd03 	bl	8004704 <HAL_RCCEx_PeriphCLKConfig>
 8002cfe:	1e03      	subs	r3, r0, #0
 8002d00:	d001      	beq.n	8002d06 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002d02:	f7ff ff21 	bl	8002b48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d06:	4b1c      	ldr	r3, [pc, #112]	@ (8002d78 <HAL_UART_MspInit+0xc0>)
 8002d08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d0a:	4b1b      	ldr	r3, [pc, #108]	@ (8002d78 <HAL_UART_MspInit+0xc0>)
 8002d0c:	2180      	movs	r1, #128	@ 0x80
 8002d0e:	01c9      	lsls	r1, r1, #7
 8002d10:	430a      	orrs	r2, r1
 8002d12:	641a      	str	r2, [r3, #64]	@ 0x40
 8002d14:	4b18      	ldr	r3, [pc, #96]	@ (8002d78 <HAL_UART_MspInit+0xc0>)
 8002d16:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d18:	2380      	movs	r3, #128	@ 0x80
 8002d1a:	01db      	lsls	r3, r3, #7
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	60fb      	str	r3, [r7, #12]
 8002d20:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d22:	4b15      	ldr	r3, [pc, #84]	@ (8002d78 <HAL_UART_MspInit+0xc0>)
 8002d24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d26:	4b14      	ldr	r3, [pc, #80]	@ (8002d78 <HAL_UART_MspInit+0xc0>)
 8002d28:	2101      	movs	r1, #1
 8002d2a:	430a      	orrs	r2, r1
 8002d2c:	635a      	str	r2, [r3, #52]	@ 0x34
 8002d2e:	4b12      	ldr	r3, [pc, #72]	@ (8002d78 <HAL_UART_MspInit+0xc0>)
 8002d30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d32:	2201      	movs	r2, #1
 8002d34:	4013      	ands	r3, r2
 8002d36:	60bb      	str	r3, [r7, #8]
 8002d38:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9 [PA11]     ------> USART1_TX
    PA10 [PA12]     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002d3a:	212c      	movs	r1, #44	@ 0x2c
 8002d3c:	187b      	adds	r3, r7, r1
 8002d3e:	22c0      	movs	r2, #192	@ 0xc0
 8002d40:	00d2      	lsls	r2, r2, #3
 8002d42:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d44:	187b      	adds	r3, r7, r1
 8002d46:	2202      	movs	r2, #2
 8002d48:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d4a:	187b      	adds	r3, r7, r1
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d50:	187b      	adds	r3, r7, r1
 8002d52:	2200      	movs	r2, #0
 8002d54:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002d56:	187b      	adds	r3, r7, r1
 8002d58:	2201      	movs	r2, #1
 8002d5a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d5c:	187a      	adds	r2, r7, r1
 8002d5e:	23a0      	movs	r3, #160	@ 0xa0
 8002d60:	05db      	lsls	r3, r3, #23
 8002d62:	0011      	movs	r1, r2
 8002d64:	0018      	movs	r0, r3
 8002d66:	f000 f9f3 	bl	8003150 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002d6a:	46c0      	nop			@ (mov r8, r8)
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	b011      	add	sp, #68	@ 0x44
 8002d70:	bd90      	pop	{r4, r7, pc}
 8002d72:	46c0      	nop			@ (mov r8, r8)
 8002d74:	40013800 	.word	0x40013800
 8002d78:	40021000 	.word	0x40021000

08002d7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002d80:	46c0      	nop			@ (mov r8, r8)
 8002d82:	e7fd      	b.n	8002d80 <NMI_Handler+0x4>

08002d84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d88:	46c0      	nop			@ (mov r8, r8)
 8002d8a:	e7fd      	b.n	8002d88 <HardFault_Handler+0x4>

08002d8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002d90:	46c0      	nop			@ (mov r8, r8)
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}

08002d96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d96:	b580      	push	{r7, lr}
 8002d98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d9a:	46c0      	nop			@ (mov r8, r8)
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002da4:	f000 f8d0 	bl	8002f48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002da8:	46c0      	nop			@ (mov r8, r8)
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
	...

08002db0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b086      	sub	sp, #24
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002db8:	4a14      	ldr	r2, [pc, #80]	@ (8002e0c <_sbrk+0x5c>)
 8002dba:	4b15      	ldr	r3, [pc, #84]	@ (8002e10 <_sbrk+0x60>)
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002dc4:	4b13      	ldr	r3, [pc, #76]	@ (8002e14 <_sbrk+0x64>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d102      	bne.n	8002dd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002dcc:	4b11      	ldr	r3, [pc, #68]	@ (8002e14 <_sbrk+0x64>)
 8002dce:	4a12      	ldr	r2, [pc, #72]	@ (8002e18 <_sbrk+0x68>)
 8002dd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002dd2:	4b10      	ldr	r3, [pc, #64]	@ (8002e14 <_sbrk+0x64>)
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	18d3      	adds	r3, r2, r3
 8002dda:	693a      	ldr	r2, [r7, #16]
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d207      	bcs.n	8002df0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002de0:	f002 fb66 	bl	80054b0 <__errno>
 8002de4:	0003      	movs	r3, r0
 8002de6:	220c      	movs	r2, #12
 8002de8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002dea:	2301      	movs	r3, #1
 8002dec:	425b      	negs	r3, r3
 8002dee:	e009      	b.n	8002e04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002df0:	4b08      	ldr	r3, [pc, #32]	@ (8002e14 <_sbrk+0x64>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002df6:	4b07      	ldr	r3, [pc, #28]	@ (8002e14 <_sbrk+0x64>)
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	18d2      	adds	r2, r2, r3
 8002dfe:	4b05      	ldr	r3, [pc, #20]	@ (8002e14 <_sbrk+0x64>)
 8002e00:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002e02:	68fb      	ldr	r3, [r7, #12]
}
 8002e04:	0018      	movs	r0, r3
 8002e06:	46bd      	mov	sp, r7
 8002e08:	b006      	add	sp, #24
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	20001800 	.word	0x20001800
 8002e10:	00000400 	.word	0x00000400
 8002e14:	20000190 	.word	0x20000190
 8002e18:	200002e0 	.word	0x200002e0

08002e1c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002e20:	4b03      	ldr	r3, [pc, #12]	@ (8002e30 <SystemInit+0x14>)
 8002e22:	2280      	movs	r2, #128	@ 0x80
 8002e24:	0512      	lsls	r2, r2, #20
 8002e26:	609a      	str	r2, [r3, #8]
#endif
}
 8002e28:	46c0      	nop			@ (mov r8, r8)
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	46c0      	nop			@ (mov r8, r8)
 8002e30:	e000ed00 	.word	0xe000ed00

08002e34 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002e34:	480d      	ldr	r0, [pc, #52]	@ (8002e6c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002e36:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002e38:	f7ff fff0 	bl	8002e1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002e3c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002e3e:	e003      	b.n	8002e48 <LoopCopyDataInit>

08002e40 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002e40:	4b0b      	ldr	r3, [pc, #44]	@ (8002e70 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8002e42:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002e44:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002e46:	3104      	adds	r1, #4

08002e48 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002e48:	480a      	ldr	r0, [pc, #40]	@ (8002e74 <LoopForever+0xa>)
  ldr r3, =_edata
 8002e4a:	4b0b      	ldr	r3, [pc, #44]	@ (8002e78 <LoopForever+0xe>)
  adds r2, r0, r1
 8002e4c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002e4e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002e50:	d3f6      	bcc.n	8002e40 <CopyDataInit>
  ldr r2, =_sbss
 8002e52:	4a0a      	ldr	r2, [pc, #40]	@ (8002e7c <LoopForever+0x12>)
  b LoopFillZerobss
 8002e54:	e002      	b.n	8002e5c <LoopFillZerobss>

08002e56 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002e56:	2300      	movs	r3, #0
  str  r3, [r2]
 8002e58:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e5a:	3204      	adds	r2, #4

08002e5c <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8002e5c:	4b08      	ldr	r3, [pc, #32]	@ (8002e80 <LoopForever+0x16>)
  cmp r2, r3
 8002e5e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002e60:	d3f9      	bcc.n	8002e56 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8002e62:	f002 fb2b 	bl	80054bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002e66:	f7ff fd11 	bl	800288c <main>

08002e6a <LoopForever>:

LoopForever:
    b LoopForever
 8002e6a:	e7fe      	b.n	8002e6a <LoopForever>
  ldr   r0, =_estack
 8002e6c:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8002e70:	08006d90 	.word	0x08006d90
  ldr r0, =_sdata
 8002e74:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002e78:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8002e7c:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8002e80:	200002e0 	.word	0x200002e0

08002e84 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e84:	e7fe      	b.n	8002e84 <ADC1_IRQHandler>

08002e86 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e86:	b580      	push	{r7, lr}
 8002e88:	b082      	sub	sp, #8
 8002e8a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002e8c:	1dfb      	adds	r3, r7, #7
 8002e8e:	2200      	movs	r2, #0
 8002e90:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002e92:	2003      	movs	r0, #3
 8002e94:	f000 f80e 	bl	8002eb4 <HAL_InitTick>
 8002e98:	1e03      	subs	r3, r0, #0
 8002e9a:	d003      	beq.n	8002ea4 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8002e9c:	1dfb      	adds	r3, r7, #7
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	701a      	strb	r2, [r3, #0]
 8002ea2:	e001      	b.n	8002ea8 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002ea4:	f7ff fe56 	bl	8002b54 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002ea8:	1dfb      	adds	r3, r7, #7
 8002eaa:	781b      	ldrb	r3, [r3, #0]
}
 8002eac:	0018      	movs	r0, r3
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	b002      	add	sp, #8
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002eb4:	b590      	push	{r4, r7, lr}
 8002eb6:	b085      	sub	sp, #20
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002ebc:	230f      	movs	r3, #15
 8002ebe:	18fb      	adds	r3, r7, r3
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8002ec4:	4b1d      	ldr	r3, [pc, #116]	@ (8002f3c <HAL_InitTick+0x88>)
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d02b      	beq.n	8002f24 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8002ecc:	4b1c      	ldr	r3, [pc, #112]	@ (8002f40 <HAL_InitTick+0x8c>)
 8002ece:	681c      	ldr	r4, [r3, #0]
 8002ed0:	4b1a      	ldr	r3, [pc, #104]	@ (8002f3c <HAL_InitTick+0x88>)
 8002ed2:	781b      	ldrb	r3, [r3, #0]
 8002ed4:	0019      	movs	r1, r3
 8002ed6:	23fa      	movs	r3, #250	@ 0xfa
 8002ed8:	0098      	lsls	r0, r3, #2
 8002eda:	f7fd f927 	bl	800012c <__udivsi3>
 8002ede:	0003      	movs	r3, r0
 8002ee0:	0019      	movs	r1, r3
 8002ee2:	0020      	movs	r0, r4
 8002ee4:	f7fd f922 	bl	800012c <__udivsi3>
 8002ee8:	0003      	movs	r3, r0
 8002eea:	0018      	movs	r0, r3
 8002eec:	f000 f923 	bl	8003136 <HAL_SYSTICK_Config>
 8002ef0:	1e03      	subs	r3, r0, #0
 8002ef2:	d112      	bne.n	8002f1a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2b03      	cmp	r3, #3
 8002ef8:	d80a      	bhi.n	8002f10 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002efa:	6879      	ldr	r1, [r7, #4]
 8002efc:	2301      	movs	r3, #1
 8002efe:	425b      	negs	r3, r3
 8002f00:	2200      	movs	r2, #0
 8002f02:	0018      	movs	r0, r3
 8002f04:	f000 f902 	bl	800310c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002f08:	4b0e      	ldr	r3, [pc, #56]	@ (8002f44 <HAL_InitTick+0x90>)
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	601a      	str	r2, [r3, #0]
 8002f0e:	e00d      	b.n	8002f2c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002f10:	230f      	movs	r3, #15
 8002f12:	18fb      	adds	r3, r7, r3
 8002f14:	2201      	movs	r2, #1
 8002f16:	701a      	strb	r2, [r3, #0]
 8002f18:	e008      	b.n	8002f2c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002f1a:	230f      	movs	r3, #15
 8002f1c:	18fb      	adds	r3, r7, r3
 8002f1e:	2201      	movs	r2, #1
 8002f20:	701a      	strb	r2, [r3, #0]
 8002f22:	e003      	b.n	8002f2c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002f24:	230f      	movs	r3, #15
 8002f26:	18fb      	adds	r3, r7, r3
 8002f28:	2201      	movs	r2, #1
 8002f2a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002f2c:	230f      	movs	r3, #15
 8002f2e:	18fb      	adds	r3, r7, r3
 8002f30:	781b      	ldrb	r3, [r3, #0]
}
 8002f32:	0018      	movs	r0, r3
 8002f34:	46bd      	mov	sp, r7
 8002f36:	b005      	add	sp, #20
 8002f38:	bd90      	pop	{r4, r7, pc}
 8002f3a:	46c0      	nop			@ (mov r8, r8)
 8002f3c:	20000008 	.word	0x20000008
 8002f40:	20000000 	.word	0x20000000
 8002f44:	20000004 	.word	0x20000004

08002f48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002f4c:	4b05      	ldr	r3, [pc, #20]	@ (8002f64 <HAL_IncTick+0x1c>)
 8002f4e:	781b      	ldrb	r3, [r3, #0]
 8002f50:	001a      	movs	r2, r3
 8002f52:	4b05      	ldr	r3, [pc, #20]	@ (8002f68 <HAL_IncTick+0x20>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	18d2      	adds	r2, r2, r3
 8002f58:	4b03      	ldr	r3, [pc, #12]	@ (8002f68 <HAL_IncTick+0x20>)
 8002f5a:	601a      	str	r2, [r3, #0]
}
 8002f5c:	46c0      	nop			@ (mov r8, r8)
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	46c0      	nop			@ (mov r8, r8)
 8002f64:	20000008 	.word	0x20000008
 8002f68:	20000194 	.word	0x20000194

08002f6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0
  return uwTick;
 8002f70:	4b02      	ldr	r3, [pc, #8]	@ (8002f7c <HAL_GetTick+0x10>)
 8002f72:	681b      	ldr	r3, [r3, #0]
}
 8002f74:	0018      	movs	r0, r3
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	46c0      	nop			@ (mov r8, r8)
 8002f7c:	20000194 	.word	0x20000194

08002f80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b084      	sub	sp, #16
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f88:	f7ff fff0 	bl	8002f6c <HAL_GetTick>
 8002f8c:	0003      	movs	r3, r0
 8002f8e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	3301      	adds	r3, #1
 8002f98:	d005      	beq.n	8002fa6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8002fc4 <HAL_Delay+0x44>)
 8002f9c:	781b      	ldrb	r3, [r3, #0]
 8002f9e:	001a      	movs	r2, r3
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	189b      	adds	r3, r3, r2
 8002fa4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002fa6:	46c0      	nop			@ (mov r8, r8)
 8002fa8:	f7ff ffe0 	bl	8002f6c <HAL_GetTick>
 8002fac:	0002      	movs	r2, r0
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	68fa      	ldr	r2, [r7, #12]
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d8f7      	bhi.n	8002fa8 <HAL_Delay+0x28>
  {
  }
}
 8002fb8:	46c0      	nop			@ (mov r8, r8)
 8002fba:	46c0      	nop			@ (mov r8, r8)
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	b004      	add	sp, #16
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	46c0      	nop			@ (mov r8, r8)
 8002fc4:	20000008 	.word	0x20000008

08002fc8 <HAL_SYSCFG_EnableRemap>:
  *         @arg @ref SYSCFG_REMAP_PA11
  *         @arg @ref SYSCFG_REMAP_PA12
  * @retval None
  */
void HAL_SYSCFG_EnableRemap(uint32_t PinRemap)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_HAL_REMAP_PIN(PinRemap));
  SET_BIT(SYSCFG->CFGR1, PinRemap);
 8002fd0:	4b04      	ldr	r3, [pc, #16]	@ (8002fe4 <HAL_SYSCFG_EnableRemap+0x1c>)
 8002fd2:	6819      	ldr	r1, [r3, #0]
 8002fd4:	4b03      	ldr	r3, [pc, #12]	@ (8002fe4 <HAL_SYSCFG_EnableRemap+0x1c>)
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	601a      	str	r2, [r3, #0]
}
 8002fdc:	46c0      	nop			@ (mov r8, r8)
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	b002      	add	sp, #8
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	40010000 	.word	0x40010000

08002fe8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fe8:	b590      	push	{r4, r7, lr}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	0002      	movs	r2, r0
 8002ff0:	6039      	str	r1, [r7, #0]
 8002ff2:	1dfb      	adds	r3, r7, #7
 8002ff4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002ff6:	1dfb      	adds	r3, r7, #7
 8002ff8:	781b      	ldrb	r3, [r3, #0]
 8002ffa:	2b7f      	cmp	r3, #127	@ 0x7f
 8002ffc:	d828      	bhi.n	8003050 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ffe:	4a2f      	ldr	r2, [pc, #188]	@ (80030bc <__NVIC_SetPriority+0xd4>)
 8003000:	1dfb      	adds	r3, r7, #7
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	b25b      	sxtb	r3, r3
 8003006:	089b      	lsrs	r3, r3, #2
 8003008:	33c0      	adds	r3, #192	@ 0xc0
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	589b      	ldr	r3, [r3, r2]
 800300e:	1dfa      	adds	r2, r7, #7
 8003010:	7812      	ldrb	r2, [r2, #0]
 8003012:	0011      	movs	r1, r2
 8003014:	2203      	movs	r2, #3
 8003016:	400a      	ands	r2, r1
 8003018:	00d2      	lsls	r2, r2, #3
 800301a:	21ff      	movs	r1, #255	@ 0xff
 800301c:	4091      	lsls	r1, r2
 800301e:	000a      	movs	r2, r1
 8003020:	43d2      	mvns	r2, r2
 8003022:	401a      	ands	r2, r3
 8003024:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	019b      	lsls	r3, r3, #6
 800302a:	22ff      	movs	r2, #255	@ 0xff
 800302c:	401a      	ands	r2, r3
 800302e:	1dfb      	adds	r3, r7, #7
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	0018      	movs	r0, r3
 8003034:	2303      	movs	r3, #3
 8003036:	4003      	ands	r3, r0
 8003038:	00db      	lsls	r3, r3, #3
 800303a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800303c:	481f      	ldr	r0, [pc, #124]	@ (80030bc <__NVIC_SetPriority+0xd4>)
 800303e:	1dfb      	adds	r3, r7, #7
 8003040:	781b      	ldrb	r3, [r3, #0]
 8003042:	b25b      	sxtb	r3, r3
 8003044:	089b      	lsrs	r3, r3, #2
 8003046:	430a      	orrs	r2, r1
 8003048:	33c0      	adds	r3, #192	@ 0xc0
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800304e:	e031      	b.n	80030b4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003050:	4a1b      	ldr	r2, [pc, #108]	@ (80030c0 <__NVIC_SetPriority+0xd8>)
 8003052:	1dfb      	adds	r3, r7, #7
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	0019      	movs	r1, r3
 8003058:	230f      	movs	r3, #15
 800305a:	400b      	ands	r3, r1
 800305c:	3b08      	subs	r3, #8
 800305e:	089b      	lsrs	r3, r3, #2
 8003060:	3306      	adds	r3, #6
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	18d3      	adds	r3, r2, r3
 8003066:	3304      	adds	r3, #4
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	1dfa      	adds	r2, r7, #7
 800306c:	7812      	ldrb	r2, [r2, #0]
 800306e:	0011      	movs	r1, r2
 8003070:	2203      	movs	r2, #3
 8003072:	400a      	ands	r2, r1
 8003074:	00d2      	lsls	r2, r2, #3
 8003076:	21ff      	movs	r1, #255	@ 0xff
 8003078:	4091      	lsls	r1, r2
 800307a:	000a      	movs	r2, r1
 800307c:	43d2      	mvns	r2, r2
 800307e:	401a      	ands	r2, r3
 8003080:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	019b      	lsls	r3, r3, #6
 8003086:	22ff      	movs	r2, #255	@ 0xff
 8003088:	401a      	ands	r2, r3
 800308a:	1dfb      	adds	r3, r7, #7
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	0018      	movs	r0, r3
 8003090:	2303      	movs	r3, #3
 8003092:	4003      	ands	r3, r0
 8003094:	00db      	lsls	r3, r3, #3
 8003096:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003098:	4809      	ldr	r0, [pc, #36]	@ (80030c0 <__NVIC_SetPriority+0xd8>)
 800309a:	1dfb      	adds	r3, r7, #7
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	001c      	movs	r4, r3
 80030a0:	230f      	movs	r3, #15
 80030a2:	4023      	ands	r3, r4
 80030a4:	3b08      	subs	r3, #8
 80030a6:	089b      	lsrs	r3, r3, #2
 80030a8:	430a      	orrs	r2, r1
 80030aa:	3306      	adds	r3, #6
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	18c3      	adds	r3, r0, r3
 80030b0:	3304      	adds	r3, #4
 80030b2:	601a      	str	r2, [r3, #0]
}
 80030b4:	46c0      	nop			@ (mov r8, r8)
 80030b6:	46bd      	mov	sp, r7
 80030b8:	b003      	add	sp, #12
 80030ba:	bd90      	pop	{r4, r7, pc}
 80030bc:	e000e100 	.word	0xe000e100
 80030c0:	e000ed00 	.word	0xe000ed00

080030c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	1e5a      	subs	r2, r3, #1
 80030d0:	2380      	movs	r3, #128	@ 0x80
 80030d2:	045b      	lsls	r3, r3, #17
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d301      	bcc.n	80030dc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030d8:	2301      	movs	r3, #1
 80030da:	e010      	b.n	80030fe <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003108 <SysTick_Config+0x44>)
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	3a01      	subs	r2, #1
 80030e2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030e4:	2301      	movs	r3, #1
 80030e6:	425b      	negs	r3, r3
 80030e8:	2103      	movs	r1, #3
 80030ea:	0018      	movs	r0, r3
 80030ec:	f7ff ff7c 	bl	8002fe8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030f0:	4b05      	ldr	r3, [pc, #20]	@ (8003108 <SysTick_Config+0x44>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030f6:	4b04      	ldr	r3, [pc, #16]	@ (8003108 <SysTick_Config+0x44>)
 80030f8:	2207      	movs	r2, #7
 80030fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030fc:	2300      	movs	r3, #0
}
 80030fe:	0018      	movs	r0, r3
 8003100:	46bd      	mov	sp, r7
 8003102:	b002      	add	sp, #8
 8003104:	bd80      	pop	{r7, pc}
 8003106:	46c0      	nop			@ (mov r8, r8)
 8003108:	e000e010 	.word	0xe000e010

0800310c <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	60b9      	str	r1, [r7, #8]
 8003114:	607a      	str	r2, [r7, #4]
 8003116:	210f      	movs	r1, #15
 8003118:	187b      	adds	r3, r7, r1
 800311a:	1c02      	adds	r2, r0, #0
 800311c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800311e:	68ba      	ldr	r2, [r7, #8]
 8003120:	187b      	adds	r3, r7, r1
 8003122:	781b      	ldrb	r3, [r3, #0]
 8003124:	b25b      	sxtb	r3, r3
 8003126:	0011      	movs	r1, r2
 8003128:	0018      	movs	r0, r3
 800312a:	f7ff ff5d 	bl	8002fe8 <__NVIC_SetPriority>
}
 800312e:	46c0      	nop			@ (mov r8, r8)
 8003130:	46bd      	mov	sp, r7
 8003132:	b004      	add	sp, #16
 8003134:	bd80      	pop	{r7, pc}

08003136 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003136:	b580      	push	{r7, lr}
 8003138:	b082      	sub	sp, #8
 800313a:	af00      	add	r7, sp, #0
 800313c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	0018      	movs	r0, r3
 8003142:	f7ff ffbf 	bl	80030c4 <SysTick_Config>
 8003146:	0003      	movs	r3, r0
}
 8003148:	0018      	movs	r0, r3
 800314a:	46bd      	mov	sp, r7
 800314c:	b002      	add	sp, #8
 800314e:	bd80      	pop	{r7, pc}

08003150 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b086      	sub	sp, #24
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800315a:	2300      	movs	r3, #0
 800315c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800315e:	e14d      	b.n	80033fc <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2101      	movs	r1, #1
 8003166:	693a      	ldr	r2, [r7, #16]
 8003168:	4091      	lsls	r1, r2
 800316a:	000a      	movs	r2, r1
 800316c:	4013      	ands	r3, r2
 800316e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d100      	bne.n	8003178 <HAL_GPIO_Init+0x28>
 8003176:	e13e      	b.n	80033f6 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	2b02      	cmp	r3, #2
 800317e:	d003      	beq.n	8003188 <HAL_GPIO_Init+0x38>
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	2b12      	cmp	r3, #18
 8003186:	d125      	bne.n	80031d4 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	08da      	lsrs	r2, r3, #3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	3208      	adds	r2, #8
 8003190:	0092      	lsls	r2, r2, #2
 8003192:	58d3      	ldr	r3, [r2, r3]
 8003194:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * 4U)) ;
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	2207      	movs	r2, #7
 800319a:	4013      	ands	r3, r2
 800319c:	009b      	lsls	r3, r3, #2
 800319e:	220f      	movs	r2, #15
 80031a0:	409a      	lsls	r2, r3
 80031a2:	0013      	movs	r3, r2
 80031a4:	43da      	mvns	r2, r3
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	4013      	ands	r3, r2
 80031aa:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	691b      	ldr	r3, [r3, #16]
 80031b0:	220f      	movs	r2, #15
 80031b2:	401a      	ands	r2, r3
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	2107      	movs	r1, #7
 80031b8:	400b      	ands	r3, r1
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	409a      	lsls	r2, r3
 80031be:	0013      	movs	r3, r2
 80031c0:	697a      	ldr	r2, [r7, #20]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	08da      	lsrs	r2, r3, #3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	3208      	adds	r2, #8
 80031ce:	0092      	lsls	r2, r2, #2
 80031d0:	6979      	ldr	r1, [r7, #20]
 80031d2:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	2203      	movs	r2, #3
 80031e0:	409a      	lsls	r2, r3
 80031e2:	0013      	movs	r3, r2
 80031e4:	43da      	mvns	r2, r3
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	4013      	ands	r3, r2
 80031ea:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	2203      	movs	r2, #3
 80031f2:	401a      	ands	r2, r3
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	005b      	lsls	r3, r3, #1
 80031f8:	409a      	lsls	r2, r3
 80031fa:	0013      	movs	r3, r2
 80031fc:	697a      	ldr	r2, [r7, #20]
 80031fe:	4313      	orrs	r3, r2
 8003200:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	697a      	ldr	r2, [r7, #20]
 8003206:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	2b01      	cmp	r3, #1
 800320e:	d00b      	beq.n	8003228 <HAL_GPIO_Init+0xd8>
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	2b02      	cmp	r3, #2
 8003216:	d007      	beq.n	8003228 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800321c:	2b11      	cmp	r3, #17
 800321e:	d003      	beq.n	8003228 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	2b12      	cmp	r3, #18
 8003226:	d130      	bne.n	800328a <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	005b      	lsls	r3, r3, #1
 8003232:	2203      	movs	r2, #3
 8003234:	409a      	lsls	r2, r3
 8003236:	0013      	movs	r3, r2
 8003238:	43da      	mvns	r2, r3
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	4013      	ands	r3, r2
 800323e:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * 2U));
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	68da      	ldr	r2, [r3, #12]
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	005b      	lsls	r3, r3, #1
 8003248:	409a      	lsls	r2, r3
 800324a:	0013      	movs	r3, r2
 800324c:	697a      	ldr	r2, [r7, #20]
 800324e:	4313      	orrs	r3, r2
 8003250:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	697a      	ldr	r2, [r7, #20]
 8003256:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800325e:	2201      	movs	r2, #1
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	409a      	lsls	r2, r3
 8003264:	0013      	movs	r3, r2
 8003266:	43da      	mvns	r2, r3
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	4013      	ands	r3, r2
 800326c:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	091b      	lsrs	r3, r3, #4
 8003274:	2201      	movs	r2, #1
 8003276:	401a      	ands	r2, r3
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	409a      	lsls	r2, r3
 800327c:	0013      	movs	r3, r2
 800327e:	697a      	ldr	r2, [r7, #20]
 8003280:	4313      	orrs	r3, r2
 8003282:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	697a      	ldr	r2, [r7, #20]
 8003288:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	2b03      	cmp	r3, #3
 8003290:	d017      	beq.n	80032c2 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	68db      	ldr	r3, [r3, #12]
 8003296:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	005b      	lsls	r3, r3, #1
 800329c:	2203      	movs	r2, #3
 800329e:	409a      	lsls	r2, r3
 80032a0:	0013      	movs	r3, r2
 80032a2:	43da      	mvns	r2, r3
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	4013      	ands	r3, r2
 80032a8:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * 2U));
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	689a      	ldr	r2, [r3, #8]
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	005b      	lsls	r3, r3, #1
 80032b2:	409a      	lsls	r2, r3
 80032b4:	0013      	movs	r3, r2
 80032b6:	697a      	ldr	r2, [r7, #20]
 80032b8:	4313      	orrs	r3, r2
 80032ba:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	697a      	ldr	r2, [r7, #20]
 80032c0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	685a      	ldr	r2, [r3, #4]
 80032c6:	2380      	movs	r3, #128	@ 0x80
 80032c8:	055b      	lsls	r3, r3, #21
 80032ca:	4013      	ands	r3, r2
 80032cc:	d100      	bne.n	80032d0 <HAL_GPIO_Init+0x180>
 80032ce:	e092      	b.n	80033f6 <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80032d0:	4a50      	ldr	r2, [pc, #320]	@ (8003414 <HAL_GPIO_Init+0x2c4>)
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	089b      	lsrs	r3, r3, #2
 80032d6:	3318      	adds	r3, #24
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	589b      	ldr	r3, [r3, r2]
 80032dc:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	2203      	movs	r2, #3
 80032e2:	4013      	ands	r3, r2
 80032e4:	00db      	lsls	r3, r3, #3
 80032e6:	220f      	movs	r2, #15
 80032e8:	409a      	lsls	r2, r3
 80032ea:	0013      	movs	r3, r2
 80032ec:	43da      	mvns	r2, r3
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	4013      	ands	r3, r2
 80032f2:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 80032f4:	687a      	ldr	r2, [r7, #4]
 80032f6:	23a0      	movs	r3, #160	@ 0xa0
 80032f8:	05db      	lsls	r3, r3, #23
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d013      	beq.n	8003326 <HAL_GPIO_Init+0x1d6>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4a45      	ldr	r2, [pc, #276]	@ (8003418 <HAL_GPIO_Init+0x2c8>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d00d      	beq.n	8003322 <HAL_GPIO_Init+0x1d2>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4a44      	ldr	r2, [pc, #272]	@ (800341c <HAL_GPIO_Init+0x2cc>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d007      	beq.n	800331e <HAL_GPIO_Init+0x1ce>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a43      	ldr	r2, [pc, #268]	@ (8003420 <HAL_GPIO_Init+0x2d0>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d101      	bne.n	800331a <HAL_GPIO_Init+0x1ca>
 8003316:	2305      	movs	r3, #5
 8003318:	e006      	b.n	8003328 <HAL_GPIO_Init+0x1d8>
 800331a:	2306      	movs	r3, #6
 800331c:	e004      	b.n	8003328 <HAL_GPIO_Init+0x1d8>
 800331e:	2302      	movs	r3, #2
 8003320:	e002      	b.n	8003328 <HAL_GPIO_Init+0x1d8>
 8003322:	2301      	movs	r3, #1
 8003324:	e000      	b.n	8003328 <HAL_GPIO_Init+0x1d8>
 8003326:	2300      	movs	r3, #0
 8003328:	693a      	ldr	r2, [r7, #16]
 800332a:	2103      	movs	r1, #3
 800332c:	400a      	ands	r2, r1
 800332e:	00d2      	lsls	r2, r2, #3
 8003330:	4093      	lsls	r3, r2
 8003332:	697a      	ldr	r2, [r7, #20]
 8003334:	4313      	orrs	r3, r2
 8003336:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8003338:	4936      	ldr	r1, [pc, #216]	@ (8003414 <HAL_GPIO_Init+0x2c4>)
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	089b      	lsrs	r3, r3, #2
 800333e:	3318      	adds	r3, #24
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	697a      	ldr	r2, [r7, #20]
 8003344:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8003346:	4a33      	ldr	r2, [pc, #204]	@ (8003414 <HAL_GPIO_Init+0x2c4>)
 8003348:	2380      	movs	r3, #128	@ 0x80
 800334a:	58d3      	ldr	r3, [r2, r3]
 800334c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	43da      	mvns	r2, r3
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	4013      	ands	r3, r2
 8003356:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	685a      	ldr	r2, [r3, #4]
 800335c:	2380      	movs	r3, #128	@ 0x80
 800335e:	025b      	lsls	r3, r3, #9
 8003360:	4013      	ands	r3, r2
 8003362:	d003      	beq.n	800336c <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 8003364:	697a      	ldr	r2, [r7, #20]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	4313      	orrs	r3, r2
 800336a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 800336c:	4929      	ldr	r1, [pc, #164]	@ (8003414 <HAL_GPIO_Init+0x2c4>)
 800336e:	2280      	movs	r2, #128	@ 0x80
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8003374:	4a27      	ldr	r2, [pc, #156]	@ (8003414 <HAL_GPIO_Init+0x2c4>)
 8003376:	2384      	movs	r3, #132	@ 0x84
 8003378:	58d3      	ldr	r3, [r2, r3]
 800337a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	43da      	mvns	r2, r3
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	4013      	ands	r3, r2
 8003384:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	685a      	ldr	r2, [r3, #4]
 800338a:	2380      	movs	r3, #128	@ 0x80
 800338c:	029b      	lsls	r3, r3, #10
 800338e:	4013      	ands	r3, r2
 8003390:	d003      	beq.n	800339a <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 8003392:	697a      	ldr	r2, [r7, #20]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	4313      	orrs	r3, r2
 8003398:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800339a:	491e      	ldr	r1, [pc, #120]	@ (8003414 <HAL_GPIO_Init+0x2c4>)
 800339c:	2284      	movs	r2, #132	@ 0x84
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80033a2:	4b1c      	ldr	r3, [pc, #112]	@ (8003414 <HAL_GPIO_Init+0x2c4>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	43da      	mvns	r2, r3
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	4013      	ands	r3, r2
 80033b0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	685a      	ldr	r2, [r3, #4]
 80033b6:	2380      	movs	r3, #128	@ 0x80
 80033b8:	035b      	lsls	r3, r3, #13
 80033ba:	4013      	ands	r3, r2
 80033bc:	d003      	beq.n	80033c6 <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 80033be:	697a      	ldr	r2, [r7, #20]
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80033c6:	4b13      	ldr	r3, [pc, #76]	@ (8003414 <HAL_GPIO_Init+0x2c4>)
 80033c8:	697a      	ldr	r2, [r7, #20]
 80033ca:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 80033cc:	4b11      	ldr	r3, [pc, #68]	@ (8003414 <HAL_GPIO_Init+0x2c4>)
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	43da      	mvns	r2, r3
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	4013      	ands	r3, r2
 80033da:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	685a      	ldr	r2, [r3, #4]
 80033e0:	2380      	movs	r3, #128	@ 0x80
 80033e2:	039b      	lsls	r3, r3, #14
 80033e4:	4013      	ands	r3, r2
 80033e6:	d003      	beq.n	80033f0 <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 80033e8:	697a      	ldr	r2, [r7, #20]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	4313      	orrs	r3, r2
 80033ee:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80033f0:	4b08      	ldr	r3, [pc, #32]	@ (8003414 <HAL_GPIO_Init+0x2c4>)
 80033f2:	697a      	ldr	r2, [r7, #20]
 80033f4:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	3301      	adds	r3, #1
 80033fa:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	40da      	lsrs	r2, r3
 8003404:	1e13      	subs	r3, r2, #0
 8003406:	d000      	beq.n	800340a <HAL_GPIO_Init+0x2ba>
 8003408:	e6aa      	b.n	8003160 <HAL_GPIO_Init+0x10>
  }
}
 800340a:	46c0      	nop			@ (mov r8, r8)
 800340c:	46c0      	nop			@ (mov r8, r8)
 800340e:	46bd      	mov	sp, r7
 8003410:	b006      	add	sp, #24
 8003412:	bd80      	pop	{r7, pc}
 8003414:	40021800 	.word	0x40021800
 8003418:	50000400 	.word	0x50000400
 800341c:	50000800 	.word	0x50000800
 8003420:	50001400 	.word	0x50001400

08003424 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d101      	bne.n	8003436 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e08f      	b.n	8003556 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2241      	movs	r2, #65	@ 0x41
 800343a:	5c9b      	ldrb	r3, [r3, r2]
 800343c:	b2db      	uxtb	r3, r3
 800343e:	2b00      	cmp	r3, #0
 8003440:	d107      	bne.n	8003452 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2240      	movs	r2, #64	@ 0x40
 8003446:	2100      	movs	r1, #0
 8003448:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	0018      	movs	r0, r3
 800344e:	f7ff fbab 	bl	8002ba8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2241      	movs	r2, #65	@ 0x41
 8003456:	2124      	movs	r1, #36	@ 0x24
 8003458:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2101      	movs	r1, #1
 8003466:	438a      	bics	r2, r1
 8003468:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	685a      	ldr	r2, [r3, #4]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	493b      	ldr	r1, [pc, #236]	@ (8003560 <HAL_I2C_Init+0x13c>)
 8003474:	400a      	ands	r2, r1
 8003476:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	689a      	ldr	r2, [r3, #8]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4938      	ldr	r1, [pc, #224]	@ (8003564 <HAL_I2C_Init+0x140>)
 8003484:	400a      	ands	r2, r1
 8003486:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	2b01      	cmp	r3, #1
 800348e:	d108      	bne.n	80034a2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	689a      	ldr	r2, [r3, #8]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2180      	movs	r1, #128	@ 0x80
 800349a:	0209      	lsls	r1, r1, #8
 800349c:	430a      	orrs	r2, r1
 800349e:	609a      	str	r2, [r3, #8]
 80034a0:	e007      	b.n	80034b2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	689a      	ldr	r2, [r3, #8]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	2184      	movs	r1, #132	@ 0x84
 80034ac:	0209      	lsls	r1, r1, #8
 80034ae:	430a      	orrs	r2, r1
 80034b0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d109      	bne.n	80034ce <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	685a      	ldr	r2, [r3, #4]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	2180      	movs	r1, #128	@ 0x80
 80034c6:	0109      	lsls	r1, r1, #4
 80034c8:	430a      	orrs	r2, r1
 80034ca:	605a      	str	r2, [r3, #4]
 80034cc:	e007      	b.n	80034de <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	685a      	ldr	r2, [r3, #4]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4923      	ldr	r1, [pc, #140]	@ (8003568 <HAL_I2C_Init+0x144>)
 80034da:	400a      	ands	r2, r1
 80034dc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	685a      	ldr	r2, [r3, #4]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4920      	ldr	r1, [pc, #128]	@ (800356c <HAL_I2C_Init+0x148>)
 80034ea:	430a      	orrs	r2, r1
 80034ec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	68da      	ldr	r2, [r3, #12]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	491a      	ldr	r1, [pc, #104]	@ (8003564 <HAL_I2C_Init+0x140>)
 80034fa:	400a      	ands	r2, r1
 80034fc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	691a      	ldr	r2, [r3, #16]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	695b      	ldr	r3, [r3, #20]
 8003506:	431a      	orrs	r2, r3
 8003508:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	699b      	ldr	r3, [r3, #24]
 800350e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	430a      	orrs	r2, r1
 8003516:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	69d9      	ldr	r1, [r3, #28]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6a1a      	ldr	r2, [r3, #32]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	430a      	orrs	r2, r1
 8003526:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	2101      	movs	r1, #1
 8003534:	430a      	orrs	r2, r1
 8003536:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2200      	movs	r2, #0
 800353c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2241      	movs	r2, #65	@ 0x41
 8003542:	2120      	movs	r1, #32
 8003544:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2200      	movs	r2, #0
 800354a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2242      	movs	r2, #66	@ 0x42
 8003550:	2100      	movs	r1, #0
 8003552:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003554:	2300      	movs	r3, #0
}
 8003556:	0018      	movs	r0, r3
 8003558:	46bd      	mov	sp, r7
 800355a:	b002      	add	sp, #8
 800355c:	bd80      	pop	{r7, pc}
 800355e:	46c0      	nop			@ (mov r8, r8)
 8003560:	f0ffffff 	.word	0xf0ffffff
 8003564:	ffff7fff 	.word	0xffff7fff
 8003568:	fffff7ff 	.word	0xfffff7ff
 800356c:	02008000 	.word	0x02008000

08003570 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003570:	b590      	push	{r4, r7, lr}
 8003572:	b089      	sub	sp, #36	@ 0x24
 8003574:	af02      	add	r7, sp, #8
 8003576:	60f8      	str	r0, [r7, #12]
 8003578:	0008      	movs	r0, r1
 800357a:	607a      	str	r2, [r7, #4]
 800357c:	0019      	movs	r1, r3
 800357e:	230a      	movs	r3, #10
 8003580:	18fb      	adds	r3, r7, r3
 8003582:	1c02      	adds	r2, r0, #0
 8003584:	801a      	strh	r2, [r3, #0]
 8003586:	2308      	movs	r3, #8
 8003588:	18fb      	adds	r3, r7, r3
 800358a:	1c0a      	adds	r2, r1, #0
 800358c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2241      	movs	r2, #65	@ 0x41
 8003592:	5c9b      	ldrb	r3, [r3, r2]
 8003594:	b2db      	uxtb	r3, r3
 8003596:	2b20      	cmp	r3, #32
 8003598:	d000      	beq.n	800359c <HAL_I2C_Master_Transmit+0x2c>
 800359a:	e10a      	b.n	80037b2 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2240      	movs	r2, #64	@ 0x40
 80035a0:	5c9b      	ldrb	r3, [r3, r2]
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d101      	bne.n	80035aa <HAL_I2C_Master_Transmit+0x3a>
 80035a6:	2302      	movs	r3, #2
 80035a8:	e104      	b.n	80037b4 <HAL_I2C_Master_Transmit+0x244>
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2240      	movs	r2, #64	@ 0x40
 80035ae:	2101      	movs	r1, #1
 80035b0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80035b2:	f7ff fcdb 	bl	8002f6c <HAL_GetTick>
 80035b6:	0003      	movs	r3, r0
 80035b8:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80035ba:	2380      	movs	r3, #128	@ 0x80
 80035bc:	0219      	lsls	r1, r3, #8
 80035be:	68f8      	ldr	r0, [r7, #12]
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	9300      	str	r3, [sp, #0]
 80035c4:	2319      	movs	r3, #25
 80035c6:	2201      	movs	r2, #1
 80035c8:	f000 fa26 	bl	8003a18 <I2C_WaitOnFlagUntilTimeout>
 80035cc:	1e03      	subs	r3, r0, #0
 80035ce:	d001      	beq.n	80035d4 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e0ef      	b.n	80037b4 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2241      	movs	r2, #65	@ 0x41
 80035d8:	2121      	movs	r1, #33	@ 0x21
 80035da:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2242      	movs	r2, #66	@ 0x42
 80035e0:	2110      	movs	r1, #16
 80035e2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2200      	movs	r2, #0
 80035e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	687a      	ldr	r2, [r7, #4]
 80035ee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2208      	movs	r2, #8
 80035f4:	18ba      	adds	r2, r7, r2
 80035f6:	8812      	ldrh	r2, [r2, #0]
 80035f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2200      	movs	r2, #0
 80035fe:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003604:	b29b      	uxth	r3, r3
 8003606:	2bff      	cmp	r3, #255	@ 0xff
 8003608:	d906      	bls.n	8003618 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	22ff      	movs	r2, #255	@ 0xff
 800360e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003610:	2380      	movs	r3, #128	@ 0x80
 8003612:	045b      	lsls	r3, r3, #17
 8003614:	617b      	str	r3, [r7, #20]
 8003616:	e007      	b.n	8003628 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800361c:	b29a      	uxth	r2, r3
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003622:	2380      	movs	r3, #128	@ 0x80
 8003624:	049b      	lsls	r3, r3, #18
 8003626:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800362c:	2b00      	cmp	r3, #0
 800362e:	d027      	beq.n	8003680 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003634:	781a      	ldrb	r2, [r3, #0]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003640:	1c5a      	adds	r2, r3, #1
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800364a:	b29b      	uxth	r3, r3
 800364c:	3b01      	subs	r3, #1
 800364e:	b29a      	uxth	r2, r3
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003658:	3b01      	subs	r3, #1
 800365a:	b29a      	uxth	r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003664:	b2db      	uxtb	r3, r3
 8003666:	3301      	adds	r3, #1
 8003668:	b2da      	uxtb	r2, r3
 800366a:	697c      	ldr	r4, [r7, #20]
 800366c:	230a      	movs	r3, #10
 800366e:	18fb      	adds	r3, r7, r3
 8003670:	8819      	ldrh	r1, [r3, #0]
 8003672:	68f8      	ldr	r0, [r7, #12]
 8003674:	4b51      	ldr	r3, [pc, #324]	@ (80037bc <HAL_I2C_Master_Transmit+0x24c>)
 8003676:	9300      	str	r3, [sp, #0]
 8003678:	0023      	movs	r3, r4
 800367a:	f000 fc1f 	bl	8003ebc <I2C_TransferConfig>
 800367e:	e06f      	b.n	8003760 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003684:	b2da      	uxtb	r2, r3
 8003686:	697c      	ldr	r4, [r7, #20]
 8003688:	230a      	movs	r3, #10
 800368a:	18fb      	adds	r3, r7, r3
 800368c:	8819      	ldrh	r1, [r3, #0]
 800368e:	68f8      	ldr	r0, [r7, #12]
 8003690:	4b4a      	ldr	r3, [pc, #296]	@ (80037bc <HAL_I2C_Master_Transmit+0x24c>)
 8003692:	9300      	str	r3, [sp, #0]
 8003694:	0023      	movs	r3, r4
 8003696:	f000 fc11 	bl	8003ebc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800369a:	e061      	b.n	8003760 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800369c:	693a      	ldr	r2, [r7, #16]
 800369e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	0018      	movs	r0, r3
 80036a4:	f000 fa06 	bl	8003ab4 <I2C_WaitOnTXISFlagUntilTimeout>
 80036a8:	1e03      	subs	r3, r0, #0
 80036aa:	d001      	beq.n	80036b0 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e081      	b.n	80037b4 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b4:	781a      	ldrb	r2, [r3, #0]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c0:	1c5a      	adds	r2, r3, #1
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036ca:	b29b      	uxth	r3, r3
 80036cc:	3b01      	subs	r3, #1
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036d8:	3b01      	subs	r3, #1
 80036da:	b29a      	uxth	r2, r3
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d03a      	beq.n	8003760 <HAL_I2C_Master_Transmit+0x1f0>
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d136      	bne.n	8003760 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80036f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80036f4:	68f8      	ldr	r0, [r7, #12]
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	9300      	str	r3, [sp, #0]
 80036fa:	0013      	movs	r3, r2
 80036fc:	2200      	movs	r2, #0
 80036fe:	2180      	movs	r1, #128	@ 0x80
 8003700:	f000 f98a 	bl	8003a18 <I2C_WaitOnFlagUntilTimeout>
 8003704:	1e03      	subs	r3, r0, #0
 8003706:	d001      	beq.n	800370c <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e053      	b.n	80037b4 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003710:	b29b      	uxth	r3, r3
 8003712:	2bff      	cmp	r3, #255	@ 0xff
 8003714:	d911      	bls.n	800373a <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	22ff      	movs	r2, #255	@ 0xff
 800371a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003720:	b2da      	uxtb	r2, r3
 8003722:	2380      	movs	r3, #128	@ 0x80
 8003724:	045c      	lsls	r4, r3, #17
 8003726:	230a      	movs	r3, #10
 8003728:	18fb      	adds	r3, r7, r3
 800372a:	8819      	ldrh	r1, [r3, #0]
 800372c:	68f8      	ldr	r0, [r7, #12]
 800372e:	2300      	movs	r3, #0
 8003730:	9300      	str	r3, [sp, #0]
 8003732:	0023      	movs	r3, r4
 8003734:	f000 fbc2 	bl	8003ebc <I2C_TransferConfig>
 8003738:	e012      	b.n	8003760 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800373e:	b29a      	uxth	r2, r3
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003748:	b2da      	uxtb	r2, r3
 800374a:	2380      	movs	r3, #128	@ 0x80
 800374c:	049c      	lsls	r4, r3, #18
 800374e:	230a      	movs	r3, #10
 8003750:	18fb      	adds	r3, r7, r3
 8003752:	8819      	ldrh	r1, [r3, #0]
 8003754:	68f8      	ldr	r0, [r7, #12]
 8003756:	2300      	movs	r3, #0
 8003758:	9300      	str	r3, [sp, #0]
 800375a:	0023      	movs	r3, r4
 800375c:	f000 fbae 	bl	8003ebc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003764:	b29b      	uxth	r3, r3
 8003766:	2b00      	cmp	r3, #0
 8003768:	d198      	bne.n	800369c <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800376a:	693a      	ldr	r2, [r7, #16]
 800376c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	0018      	movs	r0, r3
 8003772:	f000 f9e5 	bl	8003b40 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003776:	1e03      	subs	r3, r0, #0
 8003778:	d001      	beq.n	800377e <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e01a      	b.n	80037b4 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2220      	movs	r2, #32
 8003784:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	685a      	ldr	r2, [r3, #4]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	490b      	ldr	r1, [pc, #44]	@ (80037c0 <HAL_I2C_Master_Transmit+0x250>)
 8003792:	400a      	ands	r2, r1
 8003794:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2241      	movs	r2, #65	@ 0x41
 800379a:	2120      	movs	r1, #32
 800379c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2242      	movs	r2, #66	@ 0x42
 80037a2:	2100      	movs	r1, #0
 80037a4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2240      	movs	r2, #64	@ 0x40
 80037aa:	2100      	movs	r1, #0
 80037ac:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80037ae:	2300      	movs	r3, #0
 80037b0:	e000      	b.n	80037b4 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 80037b2:	2302      	movs	r3, #2
  }
}
 80037b4:	0018      	movs	r0, r3
 80037b6:	46bd      	mov	sp, r7
 80037b8:	b007      	add	sp, #28
 80037ba:	bd90      	pop	{r4, r7, pc}
 80037bc:	80002000 	.word	0x80002000
 80037c0:	fe00e800 	.word	0xfe00e800

080037c4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80037c4:	b590      	push	{r4, r7, lr}
 80037c6:	b089      	sub	sp, #36	@ 0x24
 80037c8:	af02      	add	r7, sp, #8
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	0008      	movs	r0, r1
 80037ce:	607a      	str	r2, [r7, #4]
 80037d0:	0019      	movs	r1, r3
 80037d2:	230a      	movs	r3, #10
 80037d4:	18fb      	adds	r3, r7, r3
 80037d6:	1c02      	adds	r2, r0, #0
 80037d8:	801a      	strh	r2, [r3, #0]
 80037da:	2308      	movs	r3, #8
 80037dc:	18fb      	adds	r3, r7, r3
 80037de:	1c0a      	adds	r2, r1, #0
 80037e0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2241      	movs	r2, #65	@ 0x41
 80037e6:	5c9b      	ldrb	r3, [r3, r2]
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	2b20      	cmp	r3, #32
 80037ec:	d000      	beq.n	80037f0 <HAL_I2C_Master_Receive+0x2c>
 80037ee:	e0e8      	b.n	80039c2 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2240      	movs	r2, #64	@ 0x40
 80037f4:	5c9b      	ldrb	r3, [r3, r2]
 80037f6:	2b01      	cmp	r3, #1
 80037f8:	d101      	bne.n	80037fe <HAL_I2C_Master_Receive+0x3a>
 80037fa:	2302      	movs	r3, #2
 80037fc:	e0e2      	b.n	80039c4 <HAL_I2C_Master_Receive+0x200>
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2240      	movs	r2, #64	@ 0x40
 8003802:	2101      	movs	r1, #1
 8003804:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003806:	f7ff fbb1 	bl	8002f6c <HAL_GetTick>
 800380a:	0003      	movs	r3, r0
 800380c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800380e:	2380      	movs	r3, #128	@ 0x80
 8003810:	0219      	lsls	r1, r3, #8
 8003812:	68f8      	ldr	r0, [r7, #12]
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	9300      	str	r3, [sp, #0]
 8003818:	2319      	movs	r3, #25
 800381a:	2201      	movs	r2, #1
 800381c:	f000 f8fc 	bl	8003a18 <I2C_WaitOnFlagUntilTimeout>
 8003820:	1e03      	subs	r3, r0, #0
 8003822:	d001      	beq.n	8003828 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	e0cd      	b.n	80039c4 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2241      	movs	r2, #65	@ 0x41
 800382c:	2122      	movs	r1, #34	@ 0x22
 800382e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2242      	movs	r2, #66	@ 0x42
 8003834:	2110      	movs	r1, #16
 8003836:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2200      	movs	r2, #0
 800383c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	687a      	ldr	r2, [r7, #4]
 8003842:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2208      	movs	r2, #8
 8003848:	18ba      	adds	r2, r7, r2
 800384a:	8812      	ldrh	r2, [r2, #0]
 800384c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2200      	movs	r2, #0
 8003852:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003858:	b29b      	uxth	r3, r3
 800385a:	2bff      	cmp	r3, #255	@ 0xff
 800385c:	d911      	bls.n	8003882 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	22ff      	movs	r2, #255	@ 0xff
 8003862:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003868:	b2da      	uxtb	r2, r3
 800386a:	2380      	movs	r3, #128	@ 0x80
 800386c:	045c      	lsls	r4, r3, #17
 800386e:	230a      	movs	r3, #10
 8003870:	18fb      	adds	r3, r7, r3
 8003872:	8819      	ldrh	r1, [r3, #0]
 8003874:	68f8      	ldr	r0, [r7, #12]
 8003876:	4b55      	ldr	r3, [pc, #340]	@ (80039cc <HAL_I2C_Master_Receive+0x208>)
 8003878:	9300      	str	r3, [sp, #0]
 800387a:	0023      	movs	r3, r4
 800387c:	f000 fb1e 	bl	8003ebc <I2C_TransferConfig>
 8003880:	e076      	b.n	8003970 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003886:	b29a      	uxth	r2, r3
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003890:	b2da      	uxtb	r2, r3
 8003892:	2380      	movs	r3, #128	@ 0x80
 8003894:	049c      	lsls	r4, r3, #18
 8003896:	230a      	movs	r3, #10
 8003898:	18fb      	adds	r3, r7, r3
 800389a:	8819      	ldrh	r1, [r3, #0]
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	4b4b      	ldr	r3, [pc, #300]	@ (80039cc <HAL_I2C_Master_Receive+0x208>)
 80038a0:	9300      	str	r3, [sp, #0]
 80038a2:	0023      	movs	r3, r4
 80038a4:	f000 fb0a 	bl	8003ebc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80038a8:	e062      	b.n	8003970 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038aa:	697a      	ldr	r2, [r7, #20]
 80038ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	0018      	movs	r0, r3
 80038b2:	f000 f989 	bl	8003bc8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80038b6:	1e03      	subs	r3, r0, #0
 80038b8:	d001      	beq.n	80038be <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e082      	b.n	80039c4 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c8:	b2d2      	uxtb	r2, r2
 80038ca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038d0:	1c5a      	adds	r2, r3, #1
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038da:	3b01      	subs	r3, #1
 80038dc:	b29a      	uxth	r2, r3
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038e6:	b29b      	uxth	r3, r3
 80038e8:	3b01      	subs	r3, #1
 80038ea:	b29a      	uxth	r2, r3
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038f4:	b29b      	uxth	r3, r3
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d03a      	beq.n	8003970 <HAL_I2C_Master_Receive+0x1ac>
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d136      	bne.n	8003970 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003902:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003904:	68f8      	ldr	r0, [r7, #12]
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	9300      	str	r3, [sp, #0]
 800390a:	0013      	movs	r3, r2
 800390c:	2200      	movs	r2, #0
 800390e:	2180      	movs	r1, #128	@ 0x80
 8003910:	f000 f882 	bl	8003a18 <I2C_WaitOnFlagUntilTimeout>
 8003914:	1e03      	subs	r3, r0, #0
 8003916:	d001      	beq.n	800391c <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e053      	b.n	80039c4 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003920:	b29b      	uxth	r3, r3
 8003922:	2bff      	cmp	r3, #255	@ 0xff
 8003924:	d911      	bls.n	800394a <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	22ff      	movs	r2, #255	@ 0xff
 800392a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003930:	b2da      	uxtb	r2, r3
 8003932:	2380      	movs	r3, #128	@ 0x80
 8003934:	045c      	lsls	r4, r3, #17
 8003936:	230a      	movs	r3, #10
 8003938:	18fb      	adds	r3, r7, r3
 800393a:	8819      	ldrh	r1, [r3, #0]
 800393c:	68f8      	ldr	r0, [r7, #12]
 800393e:	2300      	movs	r3, #0
 8003940:	9300      	str	r3, [sp, #0]
 8003942:	0023      	movs	r3, r4
 8003944:	f000 faba 	bl	8003ebc <I2C_TransferConfig>
 8003948:	e012      	b.n	8003970 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800394e:	b29a      	uxth	r2, r3
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003958:	b2da      	uxtb	r2, r3
 800395a:	2380      	movs	r3, #128	@ 0x80
 800395c:	049c      	lsls	r4, r3, #18
 800395e:	230a      	movs	r3, #10
 8003960:	18fb      	adds	r3, r7, r3
 8003962:	8819      	ldrh	r1, [r3, #0]
 8003964:	68f8      	ldr	r0, [r7, #12]
 8003966:	2300      	movs	r3, #0
 8003968:	9300      	str	r3, [sp, #0]
 800396a:	0023      	movs	r3, r4
 800396c:	f000 faa6 	bl	8003ebc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003974:	b29b      	uxth	r3, r3
 8003976:	2b00      	cmp	r3, #0
 8003978:	d197      	bne.n	80038aa <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800397a:	697a      	ldr	r2, [r7, #20]
 800397c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	0018      	movs	r0, r3
 8003982:	f000 f8dd 	bl	8003b40 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003986:	1e03      	subs	r3, r0, #0
 8003988:	d001      	beq.n	800398e <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	e01a      	b.n	80039c4 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2220      	movs	r2, #32
 8003994:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	685a      	ldr	r2, [r3, #4]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	490b      	ldr	r1, [pc, #44]	@ (80039d0 <HAL_I2C_Master_Receive+0x20c>)
 80039a2:	400a      	ands	r2, r1
 80039a4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2241      	movs	r2, #65	@ 0x41
 80039aa:	2120      	movs	r1, #32
 80039ac:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2242      	movs	r2, #66	@ 0x42
 80039b2:	2100      	movs	r1, #0
 80039b4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2240      	movs	r2, #64	@ 0x40
 80039ba:	2100      	movs	r1, #0
 80039bc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80039be:	2300      	movs	r3, #0
 80039c0:	e000      	b.n	80039c4 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 80039c2:	2302      	movs	r3, #2
  }
}
 80039c4:	0018      	movs	r0, r3
 80039c6:	46bd      	mov	sp, r7
 80039c8:	b007      	add	sp, #28
 80039ca:	bd90      	pop	{r4, r7, pc}
 80039cc:	80002400 	.word	0x80002400
 80039d0:	fe00e800 	.word	0xfe00e800

080039d4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b082      	sub	sp, #8
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	699b      	ldr	r3, [r3, #24]
 80039e2:	2202      	movs	r2, #2
 80039e4:	4013      	ands	r3, r2
 80039e6:	2b02      	cmp	r3, #2
 80039e8:	d103      	bne.n	80039f2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	2200      	movs	r2, #0
 80039f0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	699b      	ldr	r3, [r3, #24]
 80039f8:	2201      	movs	r2, #1
 80039fa:	4013      	ands	r3, r2
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d007      	beq.n	8003a10 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	699a      	ldr	r2, [r3, #24]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	2101      	movs	r1, #1
 8003a0c:	430a      	orrs	r2, r1
 8003a0e:	619a      	str	r2, [r3, #24]
  }
}
 8003a10:	46c0      	nop			@ (mov r8, r8)
 8003a12:	46bd      	mov	sp, r7
 8003a14:	b002      	add	sp, #8
 8003a16:	bd80      	pop	{r7, pc}

08003a18 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b084      	sub	sp, #16
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	60f8      	str	r0, [r7, #12]
 8003a20:	60b9      	str	r1, [r7, #8]
 8003a22:	603b      	str	r3, [r7, #0]
 8003a24:	1dfb      	adds	r3, r7, #7
 8003a26:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a28:	e030      	b.n	8003a8c <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	3301      	adds	r3, #1
 8003a2e:	d02d      	beq.n	8003a8c <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a30:	f7ff fa9c 	bl	8002f6c <HAL_GetTick>
 8003a34:	0002      	movs	r2, r0
 8003a36:	69bb      	ldr	r3, [r7, #24]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	683a      	ldr	r2, [r7, #0]
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d302      	bcc.n	8003a46 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d122      	bne.n	8003a8c <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	699b      	ldr	r3, [r3, #24]
 8003a4c:	68ba      	ldr	r2, [r7, #8]
 8003a4e:	4013      	ands	r3, r2
 8003a50:	68ba      	ldr	r2, [r7, #8]
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	425a      	negs	r2, r3
 8003a56:	4153      	adcs	r3, r2
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	001a      	movs	r2, r3
 8003a5c:	1dfb      	adds	r3, r7, #7
 8003a5e:	781b      	ldrb	r3, [r3, #0]
 8003a60:	429a      	cmp	r2, r3
 8003a62:	d113      	bne.n	8003a8c <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a68:	2220      	movs	r2, #32
 8003a6a:	431a      	orrs	r2, r3
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2241      	movs	r2, #65	@ 0x41
 8003a74:	2120      	movs	r1, #32
 8003a76:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2242      	movs	r2, #66	@ 0x42
 8003a7c:	2100      	movs	r1, #0
 8003a7e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2240      	movs	r2, #64	@ 0x40
 8003a84:	2100      	movs	r1, #0
 8003a86:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	e00f      	b.n	8003aac <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	699b      	ldr	r3, [r3, #24]
 8003a92:	68ba      	ldr	r2, [r7, #8]
 8003a94:	4013      	ands	r3, r2
 8003a96:	68ba      	ldr	r2, [r7, #8]
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	425a      	negs	r2, r3
 8003a9c:	4153      	adcs	r3, r2
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	001a      	movs	r2, r3
 8003aa2:	1dfb      	adds	r3, r7, #7
 8003aa4:	781b      	ldrb	r3, [r3, #0]
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d0bf      	beq.n	8003a2a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003aaa:	2300      	movs	r3, #0
}
 8003aac:	0018      	movs	r0, r3
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	b004      	add	sp, #16
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	60f8      	str	r0, [r7, #12]
 8003abc:	60b9      	str	r1, [r7, #8]
 8003abe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003ac0:	e032      	b.n	8003b28 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	68b9      	ldr	r1, [r7, #8]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	0018      	movs	r0, r3
 8003aca:	f000 f8ff 	bl	8003ccc <I2C_IsErrorOccurred>
 8003ace:	1e03      	subs	r3, r0, #0
 8003ad0:	d001      	beq.n	8003ad6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e030      	b.n	8003b38 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	3301      	adds	r3, #1
 8003ada:	d025      	beq.n	8003b28 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003adc:	f7ff fa46 	bl	8002f6c <HAL_GetTick>
 8003ae0:	0002      	movs	r2, r0
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	1ad3      	subs	r3, r2, r3
 8003ae6:	68ba      	ldr	r2, [r7, #8]
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d302      	bcc.n	8003af2 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d11a      	bne.n	8003b28 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	699b      	ldr	r3, [r3, #24]
 8003af8:	2202      	movs	r2, #2
 8003afa:	4013      	ands	r3, r2
 8003afc:	2b02      	cmp	r3, #2
 8003afe:	d013      	beq.n	8003b28 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b04:	2220      	movs	r2, #32
 8003b06:	431a      	orrs	r2, r3
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2241      	movs	r2, #65	@ 0x41
 8003b10:	2120      	movs	r1, #32
 8003b12:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2242      	movs	r2, #66	@ 0x42
 8003b18:	2100      	movs	r1, #0
 8003b1a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2240      	movs	r2, #64	@ 0x40
 8003b20:	2100      	movs	r1, #0
 8003b22:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003b24:	2301      	movs	r3, #1
 8003b26:	e007      	b.n	8003b38 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	699b      	ldr	r3, [r3, #24]
 8003b2e:	2202      	movs	r2, #2
 8003b30:	4013      	ands	r3, r2
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d1c5      	bne.n	8003ac2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b36:	2300      	movs	r3, #0
}
 8003b38:	0018      	movs	r0, r3
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	b004      	add	sp, #16
 8003b3e:	bd80      	pop	{r7, pc}

08003b40 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b084      	sub	sp, #16
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	60b9      	str	r1, [r7, #8]
 8003b4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b4c:	e02f      	b.n	8003bae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	68b9      	ldr	r1, [r7, #8]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	0018      	movs	r0, r3
 8003b56:	f000 f8b9 	bl	8003ccc <I2C_IsErrorOccurred>
 8003b5a:	1e03      	subs	r3, r0, #0
 8003b5c:	d001      	beq.n	8003b62 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e02d      	b.n	8003bbe <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b62:	f7ff fa03 	bl	8002f6c <HAL_GetTick>
 8003b66:	0002      	movs	r2, r0
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	1ad3      	subs	r3, r2, r3
 8003b6c:	68ba      	ldr	r2, [r7, #8]
 8003b6e:	429a      	cmp	r2, r3
 8003b70:	d302      	bcc.n	8003b78 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d11a      	bne.n	8003bae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	699b      	ldr	r3, [r3, #24]
 8003b7e:	2220      	movs	r2, #32
 8003b80:	4013      	ands	r3, r2
 8003b82:	2b20      	cmp	r3, #32
 8003b84:	d013      	beq.n	8003bae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b8a:	2220      	movs	r2, #32
 8003b8c:	431a      	orrs	r2, r3
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2241      	movs	r2, #65	@ 0x41
 8003b96:	2120      	movs	r1, #32
 8003b98:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2242      	movs	r2, #66	@ 0x42
 8003b9e:	2100      	movs	r1, #0
 8003ba0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2240      	movs	r2, #64	@ 0x40
 8003ba6:	2100      	movs	r1, #0
 8003ba8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e007      	b.n	8003bbe <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	699b      	ldr	r3, [r3, #24]
 8003bb4:	2220      	movs	r2, #32
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	2b20      	cmp	r3, #32
 8003bba:	d1c8      	bne.n	8003b4e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003bbc:	2300      	movs	r3, #0
}
 8003bbe:	0018      	movs	r0, r3
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	b004      	add	sp, #16
 8003bc4:	bd80      	pop	{r7, pc}
	...

08003bc8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b084      	sub	sp, #16
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	60f8      	str	r0, [r7, #12]
 8003bd0:	60b9      	str	r1, [r7, #8]
 8003bd2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003bd4:	e06b      	b.n	8003cae <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	68b9      	ldr	r1, [r7, #8]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	0018      	movs	r0, r3
 8003bde:	f000 f875 	bl	8003ccc <I2C_IsErrorOccurred>
 8003be2:	1e03      	subs	r3, r0, #0
 8003be4:	d001      	beq.n	8003bea <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e069      	b.n	8003cbe <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	699b      	ldr	r3, [r3, #24]
 8003bf0:	2220      	movs	r2, #32
 8003bf2:	4013      	ands	r3, r2
 8003bf4:	2b20      	cmp	r3, #32
 8003bf6:	d138      	bne.n	8003c6a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	699b      	ldr	r3, [r3, #24]
 8003bfe:	2204      	movs	r2, #4
 8003c00:	4013      	ands	r3, r2
 8003c02:	2b04      	cmp	r3, #4
 8003c04:	d105      	bne.n	8003c12 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d001      	beq.n	8003c12 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	e055      	b.n	8003cbe <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	699b      	ldr	r3, [r3, #24]
 8003c18:	2210      	movs	r2, #16
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	2b10      	cmp	r3, #16
 8003c1e:	d107      	bne.n	8003c30 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	2210      	movs	r2, #16
 8003c26:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2204      	movs	r2, #4
 8003c2c:	645a      	str	r2, [r3, #68]	@ 0x44
 8003c2e:	e002      	b.n	8003c36 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2200      	movs	r2, #0
 8003c34:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2220      	movs	r2, #32
 8003c3c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	685a      	ldr	r2, [r3, #4]
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	491f      	ldr	r1, [pc, #124]	@ (8003cc8 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8003c4a:	400a      	ands	r2, r1
 8003c4c:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2241      	movs	r2, #65	@ 0x41
 8003c52:	2120      	movs	r1, #32
 8003c54:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2242      	movs	r2, #66	@ 0x42
 8003c5a:	2100      	movs	r1, #0
 8003c5c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2240      	movs	r2, #64	@ 0x40
 8003c62:	2100      	movs	r1, #0
 8003c64:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e029      	b.n	8003cbe <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c6a:	f7ff f97f 	bl	8002f6c <HAL_GetTick>
 8003c6e:	0002      	movs	r2, r0
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	1ad3      	subs	r3, r2, r3
 8003c74:	68ba      	ldr	r2, [r7, #8]
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d302      	bcc.n	8003c80 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d116      	bne.n	8003cae <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	699b      	ldr	r3, [r3, #24]
 8003c86:	2204      	movs	r2, #4
 8003c88:	4013      	ands	r3, r2
 8003c8a:	2b04      	cmp	r3, #4
 8003c8c:	d00f      	beq.n	8003cae <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c92:	2220      	movs	r2, #32
 8003c94:	431a      	orrs	r2, r3
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2241      	movs	r2, #65	@ 0x41
 8003c9e:	2120      	movs	r1, #32
 8003ca0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2240      	movs	r2, #64	@ 0x40
 8003ca6:	2100      	movs	r1, #0
 8003ca8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e007      	b.n	8003cbe <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	699b      	ldr	r3, [r3, #24]
 8003cb4:	2204      	movs	r2, #4
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	2b04      	cmp	r3, #4
 8003cba:	d18c      	bne.n	8003bd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003cbc:	2300      	movs	r3, #0
}
 8003cbe:	0018      	movs	r0, r3
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	b004      	add	sp, #16
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	46c0      	nop			@ (mov r8, r8)
 8003cc8:	fe00e800 	.word	0xfe00e800

08003ccc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b08a      	sub	sp, #40	@ 0x28
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	60f8      	str	r0, [r7, #12]
 8003cd4:	60b9      	str	r1, [r7, #8]
 8003cd6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cd8:	2327      	movs	r3, #39	@ 0x27
 8003cda:	18fb      	adds	r3, r7, r3
 8003cdc:	2200      	movs	r2, #0
 8003cde:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	2210      	movs	r2, #16
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	d100      	bne.n	8003cfa <I2C_IsErrorOccurred+0x2e>
 8003cf8:	e079      	b.n	8003dee <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	2210      	movs	r2, #16
 8003d00:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003d02:	e057      	b.n	8003db4 <I2C_IsErrorOccurred+0xe8>
 8003d04:	2227      	movs	r2, #39	@ 0x27
 8003d06:	18bb      	adds	r3, r7, r2
 8003d08:	18ba      	adds	r2, r7, r2
 8003d0a:	7812      	ldrb	r2, [r2, #0]
 8003d0c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	3301      	adds	r3, #1
 8003d12:	d04f      	beq.n	8003db4 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003d14:	f7ff f92a 	bl	8002f6c <HAL_GetTick>
 8003d18:	0002      	movs	r2, r0
 8003d1a:	69fb      	ldr	r3, [r7, #28]
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	68ba      	ldr	r2, [r7, #8]
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d302      	bcc.n	8003d2a <I2C_IsErrorOccurred+0x5e>
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d144      	bne.n	8003db4 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	685a      	ldr	r2, [r3, #4]
 8003d30:	2380      	movs	r3, #128	@ 0x80
 8003d32:	01db      	lsls	r3, r3, #7
 8003d34:	4013      	ands	r3, r2
 8003d36:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003d38:	2013      	movs	r0, #19
 8003d3a:	183b      	adds	r3, r7, r0
 8003d3c:	68fa      	ldr	r2, [r7, #12]
 8003d3e:	2142      	movs	r1, #66	@ 0x42
 8003d40:	5c52      	ldrb	r2, [r2, r1]
 8003d42:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	699a      	ldr	r2, [r3, #24]
 8003d4a:	2380      	movs	r3, #128	@ 0x80
 8003d4c:	021b      	lsls	r3, r3, #8
 8003d4e:	401a      	ands	r2, r3
 8003d50:	2380      	movs	r3, #128	@ 0x80
 8003d52:	021b      	lsls	r3, r3, #8
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d126      	bne.n	8003da6 <I2C_IsErrorOccurred+0xda>
 8003d58:	697a      	ldr	r2, [r7, #20]
 8003d5a:	2380      	movs	r3, #128	@ 0x80
 8003d5c:	01db      	lsls	r3, r3, #7
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d021      	beq.n	8003da6 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8003d62:	183b      	adds	r3, r7, r0
 8003d64:	781b      	ldrb	r3, [r3, #0]
 8003d66:	2b20      	cmp	r3, #32
 8003d68:	d01d      	beq.n	8003da6 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	685a      	ldr	r2, [r3, #4]
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	2180      	movs	r1, #128	@ 0x80
 8003d76:	01c9      	lsls	r1, r1, #7
 8003d78:	430a      	orrs	r2, r1
 8003d7a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003d7c:	f7ff f8f6 	bl	8002f6c <HAL_GetTick>
 8003d80:	0003      	movs	r3, r0
 8003d82:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d84:	e00f      	b.n	8003da6 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003d86:	f7ff f8f1 	bl	8002f6c <HAL_GetTick>
 8003d8a:	0002      	movs	r2, r0
 8003d8c:	69fb      	ldr	r3, [r7, #28]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	2b19      	cmp	r3, #25
 8003d92:	d908      	bls.n	8003da6 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003d94:	6a3b      	ldr	r3, [r7, #32]
 8003d96:	2220      	movs	r2, #32
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003d9c:	2327      	movs	r3, #39	@ 0x27
 8003d9e:	18fb      	adds	r3, r7, r3
 8003da0:	2201      	movs	r2, #1
 8003da2:	701a      	strb	r2, [r3, #0]

              break;
 8003da4:	e006      	b.n	8003db4 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	699b      	ldr	r3, [r3, #24]
 8003dac:	2220      	movs	r2, #32
 8003dae:	4013      	ands	r3, r2
 8003db0:	2b20      	cmp	r3, #32
 8003db2:	d1e8      	bne.n	8003d86 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	699b      	ldr	r3, [r3, #24]
 8003dba:	2220      	movs	r2, #32
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	2b20      	cmp	r3, #32
 8003dc0:	d004      	beq.n	8003dcc <I2C_IsErrorOccurred+0x100>
 8003dc2:	2327      	movs	r3, #39	@ 0x27
 8003dc4:	18fb      	adds	r3, r7, r3
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d09b      	beq.n	8003d04 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003dcc:	2327      	movs	r3, #39	@ 0x27
 8003dce:	18fb      	adds	r3, r7, r3
 8003dd0:	781b      	ldrb	r3, [r3, #0]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d103      	bne.n	8003dde <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	2220      	movs	r2, #32
 8003ddc:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003dde:	6a3b      	ldr	r3, [r7, #32]
 8003de0:	2204      	movs	r2, #4
 8003de2:	4313      	orrs	r3, r2
 8003de4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003de6:	2327      	movs	r3, #39	@ 0x27
 8003de8:	18fb      	adds	r3, r7, r3
 8003dea:	2201      	movs	r2, #1
 8003dec:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	699b      	ldr	r3, [r3, #24]
 8003df4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003df6:	69ba      	ldr	r2, [r7, #24]
 8003df8:	2380      	movs	r3, #128	@ 0x80
 8003dfa:	005b      	lsls	r3, r3, #1
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	d00c      	beq.n	8003e1a <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003e00:	6a3b      	ldr	r3, [r7, #32]
 8003e02:	2201      	movs	r2, #1
 8003e04:	4313      	orrs	r3, r2
 8003e06:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	2280      	movs	r2, #128	@ 0x80
 8003e0e:	0052      	lsls	r2, r2, #1
 8003e10:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003e12:	2327      	movs	r3, #39	@ 0x27
 8003e14:	18fb      	adds	r3, r7, r3
 8003e16:	2201      	movs	r2, #1
 8003e18:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003e1a:	69ba      	ldr	r2, [r7, #24]
 8003e1c:	2380      	movs	r3, #128	@ 0x80
 8003e1e:	00db      	lsls	r3, r3, #3
 8003e20:	4013      	ands	r3, r2
 8003e22:	d00c      	beq.n	8003e3e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003e24:	6a3b      	ldr	r3, [r7, #32]
 8003e26:	2208      	movs	r2, #8
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	2280      	movs	r2, #128	@ 0x80
 8003e32:	00d2      	lsls	r2, r2, #3
 8003e34:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003e36:	2327      	movs	r3, #39	@ 0x27
 8003e38:	18fb      	adds	r3, r7, r3
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003e3e:	69ba      	ldr	r2, [r7, #24]
 8003e40:	2380      	movs	r3, #128	@ 0x80
 8003e42:	009b      	lsls	r3, r3, #2
 8003e44:	4013      	ands	r3, r2
 8003e46:	d00c      	beq.n	8003e62 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003e48:	6a3b      	ldr	r3, [r7, #32]
 8003e4a:	2202      	movs	r2, #2
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2280      	movs	r2, #128	@ 0x80
 8003e56:	0092      	lsls	r2, r2, #2
 8003e58:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003e5a:	2327      	movs	r3, #39	@ 0x27
 8003e5c:	18fb      	adds	r3, r7, r3
 8003e5e:	2201      	movs	r2, #1
 8003e60:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8003e62:	2327      	movs	r3, #39	@ 0x27
 8003e64:	18fb      	adds	r3, r7, r3
 8003e66:	781b      	ldrb	r3, [r3, #0]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d01d      	beq.n	8003ea8 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	0018      	movs	r0, r3
 8003e70:	f7ff fdb0 	bl	80039d4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	685a      	ldr	r2, [r3, #4]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	490e      	ldr	r1, [pc, #56]	@ (8003eb8 <I2C_IsErrorOccurred+0x1ec>)
 8003e80:	400a      	ands	r2, r1
 8003e82:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e88:	6a3b      	ldr	r3, [r7, #32]
 8003e8a:	431a      	orrs	r2, r3
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2241      	movs	r2, #65	@ 0x41
 8003e94:	2120      	movs	r1, #32
 8003e96:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2242      	movs	r2, #66	@ 0x42
 8003e9c:	2100      	movs	r1, #0
 8003e9e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2240      	movs	r2, #64	@ 0x40
 8003ea4:	2100      	movs	r1, #0
 8003ea6:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8003ea8:	2327      	movs	r3, #39	@ 0x27
 8003eaa:	18fb      	adds	r3, r7, r3
 8003eac:	781b      	ldrb	r3, [r3, #0]
}
 8003eae:	0018      	movs	r0, r3
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	b00a      	add	sp, #40	@ 0x28
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	46c0      	nop			@ (mov r8, r8)
 8003eb8:	fe00e800 	.word	0xfe00e800

08003ebc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003ebc:	b590      	push	{r4, r7, lr}
 8003ebe:	b087      	sub	sp, #28
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	0008      	movs	r0, r1
 8003ec6:	0011      	movs	r1, r2
 8003ec8:	607b      	str	r3, [r7, #4]
 8003eca:	240a      	movs	r4, #10
 8003ecc:	193b      	adds	r3, r7, r4
 8003ece:	1c02      	adds	r2, r0, #0
 8003ed0:	801a      	strh	r2, [r3, #0]
 8003ed2:	2009      	movs	r0, #9
 8003ed4:	183b      	adds	r3, r7, r0
 8003ed6:	1c0a      	adds	r2, r1, #0
 8003ed8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003eda:	193b      	adds	r3, r7, r4
 8003edc:	881b      	ldrh	r3, [r3, #0]
 8003ede:	059b      	lsls	r3, r3, #22
 8003ee0:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ee2:	183b      	adds	r3, r7, r0
 8003ee4:	781b      	ldrb	r3, [r3, #0]
 8003ee6:	0419      	lsls	r1, r3, #16
 8003ee8:	23ff      	movs	r3, #255	@ 0xff
 8003eea:	041b      	lsls	r3, r3, #16
 8003eec:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003eee:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	005b      	lsls	r3, r3, #1
 8003efa:	085b      	lsrs	r3, r3, #1
 8003efc:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f06:	0d51      	lsrs	r1, r2, #21
 8003f08:	2280      	movs	r2, #128	@ 0x80
 8003f0a:	00d2      	lsls	r2, r2, #3
 8003f0c:	400a      	ands	r2, r1
 8003f0e:	4907      	ldr	r1, [pc, #28]	@ (8003f2c <I2C_TransferConfig+0x70>)
 8003f10:	430a      	orrs	r2, r1
 8003f12:	43d2      	mvns	r2, r2
 8003f14:	401a      	ands	r2, r3
 8003f16:	0011      	movs	r1, r2
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	697a      	ldr	r2, [r7, #20]
 8003f1e:	430a      	orrs	r2, r1
 8003f20:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003f22:	46c0      	nop			@ (mov r8, r8)
 8003f24:	46bd      	mov	sp, r7
 8003f26:	b007      	add	sp, #28
 8003f28:	bd90      	pop	{r4, r7, pc}
 8003f2a:	46c0      	nop			@ (mov r8, r8)
 8003f2c:	03ff63ff 	.word	0x03ff63ff

08003f30 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b082      	sub	sp, #8
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
 8003f38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2241      	movs	r2, #65	@ 0x41
 8003f3e:	5c9b      	ldrb	r3, [r3, r2]
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	2b20      	cmp	r3, #32
 8003f44:	d138      	bne.n	8003fb8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2240      	movs	r2, #64	@ 0x40
 8003f4a:	5c9b      	ldrb	r3, [r3, r2]
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d101      	bne.n	8003f54 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003f50:	2302      	movs	r3, #2
 8003f52:	e032      	b.n	8003fba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2240      	movs	r2, #64	@ 0x40
 8003f58:	2101      	movs	r1, #1
 8003f5a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2241      	movs	r2, #65	@ 0x41
 8003f60:	2124      	movs	r1, #36	@ 0x24
 8003f62:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2101      	movs	r1, #1
 8003f70:	438a      	bics	r2, r1
 8003f72:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4911      	ldr	r1, [pc, #68]	@ (8003fc4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003f80:	400a      	ands	r2, r1
 8003f82:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	6819      	ldr	r1, [r3, #0]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	683a      	ldr	r2, [r7, #0]
 8003f90:	430a      	orrs	r2, r1
 8003f92:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	2101      	movs	r1, #1
 8003fa0:	430a      	orrs	r2, r1
 8003fa2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2241      	movs	r2, #65	@ 0x41
 8003fa8:	2120      	movs	r1, #32
 8003faa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2240      	movs	r2, #64	@ 0x40
 8003fb0:	2100      	movs	r1, #0
 8003fb2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	e000      	b.n	8003fba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003fb8:	2302      	movs	r3, #2
  }
}
 8003fba:	0018      	movs	r0, r3
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	b002      	add	sp, #8
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	46c0      	nop			@ (mov r8, r8)
 8003fc4:	ffffefff 	.word	0xffffefff

08003fc8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2241      	movs	r2, #65	@ 0x41
 8003fd6:	5c9b      	ldrb	r3, [r3, r2]
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	2b20      	cmp	r3, #32
 8003fdc:	d139      	bne.n	8004052 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2240      	movs	r2, #64	@ 0x40
 8003fe2:	5c9b      	ldrb	r3, [r3, r2]
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d101      	bne.n	8003fec <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003fe8:	2302      	movs	r3, #2
 8003fea:	e033      	b.n	8004054 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2240      	movs	r2, #64	@ 0x40
 8003ff0:	2101      	movs	r1, #1
 8003ff2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2241      	movs	r2, #65	@ 0x41
 8003ff8:	2124      	movs	r1, #36	@ 0x24
 8003ffa:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	2101      	movs	r1, #1
 8004008:	438a      	bics	r2, r1
 800400a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	4a11      	ldr	r2, [pc, #68]	@ (800405c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004018:	4013      	ands	r3, r2
 800401a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	021b      	lsls	r3, r3, #8
 8004020:	68fa      	ldr	r2, [r7, #12]
 8004022:	4313      	orrs	r3, r2
 8004024:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	68fa      	ldr	r2, [r7, #12]
 800402c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	2101      	movs	r1, #1
 800403a:	430a      	orrs	r2, r1
 800403c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2241      	movs	r2, #65	@ 0x41
 8004042:	2120      	movs	r1, #32
 8004044:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2240      	movs	r2, #64	@ 0x40
 800404a:	2100      	movs	r1, #0
 800404c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800404e:	2300      	movs	r3, #0
 8004050:	e000      	b.n	8004054 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004052:	2302      	movs	r3, #2
  }
}
 8004054:	0018      	movs	r0, r3
 8004056:	46bd      	mov	sp, r7
 8004058:	b004      	add	sp, #16
 800405a:	bd80      	pop	{r7, pc}
 800405c:	fffff0ff 	.word	0xfffff0ff

08004060 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b086      	sub	sp, #24
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d101      	bne.n	8004072 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e1d0      	b.n	8004414 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	2201      	movs	r2, #1
 8004078:	4013      	ands	r3, r2
 800407a:	d100      	bne.n	800407e <HAL_RCC_OscConfig+0x1e>
 800407c:	e069      	b.n	8004152 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800407e:	4bc8      	ldr	r3, [pc, #800]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	2238      	movs	r2, #56	@ 0x38
 8004084:	4013      	ands	r3, r2
 8004086:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	2b08      	cmp	r3, #8
 800408c:	d105      	bne.n	800409a <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d15d      	bne.n	8004152 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e1bc      	b.n	8004414 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	685a      	ldr	r2, [r3, #4]
 800409e:	2380      	movs	r3, #128	@ 0x80
 80040a0:	025b      	lsls	r3, r3, #9
 80040a2:	429a      	cmp	r2, r3
 80040a4:	d107      	bne.n	80040b6 <HAL_RCC_OscConfig+0x56>
 80040a6:	4bbe      	ldr	r3, [pc, #760]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	4bbd      	ldr	r3, [pc, #756]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 80040ac:	2180      	movs	r1, #128	@ 0x80
 80040ae:	0249      	lsls	r1, r1, #9
 80040b0:	430a      	orrs	r2, r1
 80040b2:	601a      	str	r2, [r3, #0]
 80040b4:	e020      	b.n	80040f8 <HAL_RCC_OscConfig+0x98>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685a      	ldr	r2, [r3, #4]
 80040ba:	23a0      	movs	r3, #160	@ 0xa0
 80040bc:	02db      	lsls	r3, r3, #11
 80040be:	429a      	cmp	r2, r3
 80040c0:	d10e      	bne.n	80040e0 <HAL_RCC_OscConfig+0x80>
 80040c2:	4bb7      	ldr	r3, [pc, #732]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	4bb6      	ldr	r3, [pc, #728]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 80040c8:	2180      	movs	r1, #128	@ 0x80
 80040ca:	02c9      	lsls	r1, r1, #11
 80040cc:	430a      	orrs	r2, r1
 80040ce:	601a      	str	r2, [r3, #0]
 80040d0:	4bb3      	ldr	r3, [pc, #716]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	4bb2      	ldr	r3, [pc, #712]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 80040d6:	2180      	movs	r1, #128	@ 0x80
 80040d8:	0249      	lsls	r1, r1, #9
 80040da:	430a      	orrs	r2, r1
 80040dc:	601a      	str	r2, [r3, #0]
 80040de:	e00b      	b.n	80040f8 <HAL_RCC_OscConfig+0x98>
 80040e0:	4baf      	ldr	r3, [pc, #700]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	4bae      	ldr	r3, [pc, #696]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 80040e6:	49af      	ldr	r1, [pc, #700]	@ (80043a4 <HAL_RCC_OscConfig+0x344>)
 80040e8:	400a      	ands	r2, r1
 80040ea:	601a      	str	r2, [r3, #0]
 80040ec:	4bac      	ldr	r3, [pc, #688]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	4bab      	ldr	r3, [pc, #684]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 80040f2:	49ad      	ldr	r1, [pc, #692]	@ (80043a8 <HAL_RCC_OscConfig+0x348>)
 80040f4:	400a      	ands	r2, r1
 80040f6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d014      	beq.n	800412a <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004100:	f7fe ff34 	bl	8002f6c <HAL_GetTick>
 8004104:	0003      	movs	r3, r0
 8004106:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004108:	e008      	b.n	800411c <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800410a:	f7fe ff2f 	bl	8002f6c <HAL_GetTick>
 800410e:	0002      	movs	r2, r0
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	2b64      	cmp	r3, #100	@ 0x64
 8004116:	d901      	bls.n	800411c <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8004118:	2303      	movs	r3, #3
 800411a:	e17b      	b.n	8004414 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800411c:	4ba0      	ldr	r3, [pc, #640]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	2380      	movs	r3, #128	@ 0x80
 8004122:	029b      	lsls	r3, r3, #10
 8004124:	4013      	ands	r3, r2
 8004126:	d0f0      	beq.n	800410a <HAL_RCC_OscConfig+0xaa>
 8004128:	e013      	b.n	8004152 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800412a:	f7fe ff1f 	bl	8002f6c <HAL_GetTick>
 800412e:	0003      	movs	r3, r0
 8004130:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004132:	e008      	b.n	8004146 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8004134:	f7fe ff1a 	bl	8002f6c <HAL_GetTick>
 8004138:	0002      	movs	r2, r0
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	2b64      	cmp	r3, #100	@ 0x64
 8004140:	d901      	bls.n	8004146 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8004142:	2303      	movs	r3, #3
 8004144:	e166      	b.n	8004414 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004146:	4b96      	ldr	r3, [pc, #600]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	2380      	movs	r3, #128	@ 0x80
 800414c:	029b      	lsls	r3, r3, #10
 800414e:	4013      	ands	r3, r2
 8004150:	d1f0      	bne.n	8004134 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	2202      	movs	r2, #2
 8004158:	4013      	ands	r3, r2
 800415a:	d100      	bne.n	800415e <HAL_RCC_OscConfig+0xfe>
 800415c:	e086      	b.n	800426c <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800415e:	4b90      	ldr	r3, [pc, #576]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	2238      	movs	r2, #56	@ 0x38
 8004164:	4013      	ands	r3, r2
 8004166:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d12f      	bne.n	80041ce <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d101      	bne.n	800417a <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e14c      	b.n	8004414 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800417a:	4b89      	ldr	r3, [pc, #548]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	4a8b      	ldr	r2, [pc, #556]	@ (80043ac <HAL_RCC_OscConfig+0x34c>)
 8004180:	4013      	ands	r3, r2
 8004182:	0019      	movs	r1, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	695b      	ldr	r3, [r3, #20]
 8004188:	021a      	lsls	r2, r3, #8
 800418a:	4b85      	ldr	r3, [pc, #532]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 800418c:	430a      	orrs	r2, r1
 800418e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d112      	bne.n	80041bc <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004196:	4b82      	ldr	r3, [pc, #520]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a85      	ldr	r2, [pc, #532]	@ (80043b0 <HAL_RCC_OscConfig+0x350>)
 800419c:	4013      	ands	r3, r2
 800419e:	0019      	movs	r1, r3
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	691a      	ldr	r2, [r3, #16]
 80041a4:	4b7e      	ldr	r3, [pc, #504]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 80041a6:	430a      	orrs	r2, r1
 80041a8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80041aa:	4b7d      	ldr	r3, [pc, #500]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	0adb      	lsrs	r3, r3, #11
 80041b0:	2207      	movs	r2, #7
 80041b2:	4013      	ands	r3, r2
 80041b4:	4a7f      	ldr	r2, [pc, #508]	@ (80043b4 <HAL_RCC_OscConfig+0x354>)
 80041b6:	40da      	lsrs	r2, r3
 80041b8:	4b7f      	ldr	r3, [pc, #508]	@ (80043b8 <HAL_RCC_OscConfig+0x358>)
 80041ba:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80041bc:	4b7f      	ldr	r3, [pc, #508]	@ (80043bc <HAL_RCC_OscConfig+0x35c>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	0018      	movs	r0, r3
 80041c2:	f7fe fe77 	bl	8002eb4 <HAL_InitTick>
 80041c6:	1e03      	subs	r3, r0, #0
 80041c8:	d050      	beq.n	800426c <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e122      	b.n	8004414 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	68db      	ldr	r3, [r3, #12]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d030      	beq.n	8004238 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80041d6:	4b72      	ldr	r3, [pc, #456]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a75      	ldr	r2, [pc, #468]	@ (80043b0 <HAL_RCC_OscConfig+0x350>)
 80041dc:	4013      	ands	r3, r2
 80041de:	0019      	movs	r1, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	691a      	ldr	r2, [r3, #16]
 80041e4:	4b6e      	ldr	r3, [pc, #440]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 80041e6:	430a      	orrs	r2, r1
 80041e8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 80041ea:	4b6d      	ldr	r3, [pc, #436]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	4b6c      	ldr	r3, [pc, #432]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 80041f0:	2180      	movs	r1, #128	@ 0x80
 80041f2:	0049      	lsls	r1, r1, #1
 80041f4:	430a      	orrs	r2, r1
 80041f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041f8:	f7fe feb8 	bl	8002f6c <HAL_GetTick>
 80041fc:	0003      	movs	r3, r0
 80041fe:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004200:	e008      	b.n	8004214 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8004202:	f7fe feb3 	bl	8002f6c <HAL_GetTick>
 8004206:	0002      	movs	r2, r0
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	2b02      	cmp	r3, #2
 800420e:	d901      	bls.n	8004214 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004210:	2303      	movs	r3, #3
 8004212:	e0ff      	b.n	8004414 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004214:	4b62      	ldr	r3, [pc, #392]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	2380      	movs	r3, #128	@ 0x80
 800421a:	00db      	lsls	r3, r3, #3
 800421c:	4013      	ands	r3, r2
 800421e:	d0f0      	beq.n	8004202 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004220:	4b5f      	ldr	r3, [pc, #380]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	4a61      	ldr	r2, [pc, #388]	@ (80043ac <HAL_RCC_OscConfig+0x34c>)
 8004226:	4013      	ands	r3, r2
 8004228:	0019      	movs	r1, r3
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	695b      	ldr	r3, [r3, #20]
 800422e:	021a      	lsls	r2, r3, #8
 8004230:	4b5b      	ldr	r3, [pc, #364]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 8004232:	430a      	orrs	r2, r1
 8004234:	605a      	str	r2, [r3, #4]
 8004236:	e019      	b.n	800426c <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8004238:	4b59      	ldr	r3, [pc, #356]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 800423a:	681a      	ldr	r2, [r3, #0]
 800423c:	4b58      	ldr	r3, [pc, #352]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 800423e:	4960      	ldr	r1, [pc, #384]	@ (80043c0 <HAL_RCC_OscConfig+0x360>)
 8004240:	400a      	ands	r2, r1
 8004242:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004244:	f7fe fe92 	bl	8002f6c <HAL_GetTick>
 8004248:	0003      	movs	r3, r0
 800424a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800424c:	e008      	b.n	8004260 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800424e:	f7fe fe8d 	bl	8002f6c <HAL_GetTick>
 8004252:	0002      	movs	r2, r0
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	1ad3      	subs	r3, r2, r3
 8004258:	2b02      	cmp	r3, #2
 800425a:	d901      	bls.n	8004260 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800425c:	2303      	movs	r3, #3
 800425e:	e0d9      	b.n	8004414 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004260:	4b4f      	ldr	r3, [pc, #316]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	2380      	movs	r3, #128	@ 0x80
 8004266:	00db      	lsls	r3, r3, #3
 8004268:	4013      	ands	r3, r2
 800426a:	d1f0      	bne.n	800424e <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2208      	movs	r2, #8
 8004272:	4013      	ands	r3, r2
 8004274:	d042      	beq.n	80042fc <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8004276:	4b4a      	ldr	r3, [pc, #296]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	2238      	movs	r2, #56	@ 0x38
 800427c:	4013      	ands	r3, r2
 800427e:	2b18      	cmp	r3, #24
 8004280:	d105      	bne.n	800428e <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	699b      	ldr	r3, [r3, #24]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d138      	bne.n	80042fc <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e0c2      	b.n	8004414 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	699b      	ldr	r3, [r3, #24]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d019      	beq.n	80042ca <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004296:	4b42      	ldr	r3, [pc, #264]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 8004298:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800429a:	4b41      	ldr	r3, [pc, #260]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 800429c:	2101      	movs	r1, #1
 800429e:	430a      	orrs	r2, r1
 80042a0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042a2:	f7fe fe63 	bl	8002f6c <HAL_GetTick>
 80042a6:	0003      	movs	r3, r0
 80042a8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80042aa:	e008      	b.n	80042be <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80042ac:	f7fe fe5e 	bl	8002f6c <HAL_GetTick>
 80042b0:	0002      	movs	r2, r0
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	2b02      	cmp	r3, #2
 80042b8:	d901      	bls.n	80042be <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 80042ba:	2303      	movs	r3, #3
 80042bc:	e0aa      	b.n	8004414 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80042be:	4b38      	ldr	r3, [pc, #224]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 80042c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042c2:	2202      	movs	r2, #2
 80042c4:	4013      	ands	r3, r2
 80042c6:	d0f1      	beq.n	80042ac <HAL_RCC_OscConfig+0x24c>
 80042c8:	e018      	b.n	80042fc <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80042ca:	4b35      	ldr	r3, [pc, #212]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 80042cc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80042ce:	4b34      	ldr	r3, [pc, #208]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 80042d0:	2101      	movs	r1, #1
 80042d2:	438a      	bics	r2, r1
 80042d4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042d6:	f7fe fe49 	bl	8002f6c <HAL_GetTick>
 80042da:	0003      	movs	r3, r0
 80042dc:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80042de:	e008      	b.n	80042f2 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80042e0:	f7fe fe44 	bl	8002f6c <HAL_GetTick>
 80042e4:	0002      	movs	r2, r0
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d901      	bls.n	80042f2 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e090      	b.n	8004414 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80042f2:	4b2b      	ldr	r3, [pc, #172]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 80042f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042f6:	2202      	movs	r2, #2
 80042f8:	4013      	ands	r3, r2
 80042fa:	d1f1      	bne.n	80042e0 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	2204      	movs	r2, #4
 8004302:	4013      	ands	r3, r2
 8004304:	d100      	bne.n	8004308 <HAL_RCC_OscConfig+0x2a8>
 8004306:	e084      	b.n	8004412 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004308:	230f      	movs	r3, #15
 800430a:	18fb      	adds	r3, r7, r3
 800430c:	2200      	movs	r2, #0
 800430e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8004310:	4b23      	ldr	r3, [pc, #140]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	2238      	movs	r2, #56	@ 0x38
 8004316:	4013      	ands	r3, r2
 8004318:	2b20      	cmp	r3, #32
 800431a:	d106      	bne.n	800432a <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d000      	beq.n	8004326 <HAL_RCC_OscConfig+0x2c6>
 8004324:	e075      	b.n	8004412 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e074      	b.n	8004414 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	2b01      	cmp	r3, #1
 8004330:	d106      	bne.n	8004340 <HAL_RCC_OscConfig+0x2e0>
 8004332:	4b1b      	ldr	r3, [pc, #108]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 8004334:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004336:	4b1a      	ldr	r3, [pc, #104]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 8004338:	2101      	movs	r1, #1
 800433a:	430a      	orrs	r2, r1
 800433c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800433e:	e01c      	b.n	800437a <HAL_RCC_OscConfig+0x31a>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	2b05      	cmp	r3, #5
 8004346:	d10c      	bne.n	8004362 <HAL_RCC_OscConfig+0x302>
 8004348:	4b15      	ldr	r3, [pc, #84]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 800434a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800434c:	4b14      	ldr	r3, [pc, #80]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 800434e:	2104      	movs	r1, #4
 8004350:	430a      	orrs	r2, r1
 8004352:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004354:	4b12      	ldr	r3, [pc, #72]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 8004356:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004358:	4b11      	ldr	r3, [pc, #68]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 800435a:	2101      	movs	r1, #1
 800435c:	430a      	orrs	r2, r1
 800435e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004360:	e00b      	b.n	800437a <HAL_RCC_OscConfig+0x31a>
 8004362:	4b0f      	ldr	r3, [pc, #60]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 8004364:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004366:	4b0e      	ldr	r3, [pc, #56]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 8004368:	2101      	movs	r1, #1
 800436a:	438a      	bics	r2, r1
 800436c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800436e:	4b0c      	ldr	r3, [pc, #48]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 8004370:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004372:	4b0b      	ldr	r3, [pc, #44]	@ (80043a0 <HAL_RCC_OscConfig+0x340>)
 8004374:	2104      	movs	r1, #4
 8004376:	438a      	bics	r2, r1
 8004378:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d028      	beq.n	80043d4 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004382:	f7fe fdf3 	bl	8002f6c <HAL_GetTick>
 8004386:	0003      	movs	r3, r0
 8004388:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800438a:	e01d      	b.n	80043c8 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800438c:	f7fe fdee 	bl	8002f6c <HAL_GetTick>
 8004390:	0002      	movs	r2, r0
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	1ad3      	subs	r3, r2, r3
 8004396:	4a0b      	ldr	r2, [pc, #44]	@ (80043c4 <HAL_RCC_OscConfig+0x364>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d915      	bls.n	80043c8 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 800439c:	2303      	movs	r3, #3
 800439e:	e039      	b.n	8004414 <HAL_RCC_OscConfig+0x3b4>
 80043a0:	40021000 	.word	0x40021000
 80043a4:	fffeffff 	.word	0xfffeffff
 80043a8:	fffbffff 	.word	0xfffbffff
 80043ac:	ffff80ff 	.word	0xffff80ff
 80043b0:	ffffc7ff 	.word	0xffffc7ff
 80043b4:	02dc6c00 	.word	0x02dc6c00
 80043b8:	20000000 	.word	0x20000000
 80043bc:	20000004 	.word	0x20000004
 80043c0:	fffffeff 	.word	0xfffffeff
 80043c4:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80043c8:	4b14      	ldr	r3, [pc, #80]	@ (800441c <HAL_RCC_OscConfig+0x3bc>)
 80043ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043cc:	2202      	movs	r2, #2
 80043ce:	4013      	ands	r3, r2
 80043d0:	d0dc      	beq.n	800438c <HAL_RCC_OscConfig+0x32c>
 80043d2:	e013      	b.n	80043fc <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043d4:	f7fe fdca 	bl	8002f6c <HAL_GetTick>
 80043d8:	0003      	movs	r3, r0
 80043da:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80043dc:	e009      	b.n	80043f2 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043de:	f7fe fdc5 	bl	8002f6c <HAL_GetTick>
 80043e2:	0002      	movs	r2, r0
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	4a0d      	ldr	r2, [pc, #52]	@ (8004420 <HAL_RCC_OscConfig+0x3c0>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d901      	bls.n	80043f2 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	e010      	b.n	8004414 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80043f2:	4b0a      	ldr	r3, [pc, #40]	@ (800441c <HAL_RCC_OscConfig+0x3bc>)
 80043f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043f6:	2202      	movs	r2, #2
 80043f8:	4013      	ands	r3, r2
 80043fa:	d1f0      	bne.n	80043de <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80043fc:	230f      	movs	r3, #15
 80043fe:	18fb      	adds	r3, r7, r3
 8004400:	781b      	ldrb	r3, [r3, #0]
 8004402:	2b01      	cmp	r3, #1
 8004404:	d105      	bne.n	8004412 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004406:	4b05      	ldr	r3, [pc, #20]	@ (800441c <HAL_RCC_OscConfig+0x3bc>)
 8004408:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800440a:	4b04      	ldr	r3, [pc, #16]	@ (800441c <HAL_RCC_OscConfig+0x3bc>)
 800440c:	4905      	ldr	r1, [pc, #20]	@ (8004424 <HAL_RCC_OscConfig+0x3c4>)
 800440e:	400a      	ands	r2, r1
 8004410:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
  return HAL_OK;
 8004412:	2300      	movs	r3, #0
}
 8004414:	0018      	movs	r0, r3
 8004416:	46bd      	mov	sp, r7
 8004418:	b006      	add	sp, #24
 800441a:	bd80      	pop	{r7, pc}
 800441c:	40021000 	.word	0x40021000
 8004420:	00001388 	.word	0x00001388
 8004424:	efffffff 	.word	0xefffffff

08004428 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d101      	bne.n	800443c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e0e9      	b.n	8004610 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800443c:	4b76      	ldr	r3, [pc, #472]	@ (8004618 <HAL_RCC_ClockConfig+0x1f0>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2207      	movs	r2, #7
 8004442:	4013      	ands	r3, r2
 8004444:	683a      	ldr	r2, [r7, #0]
 8004446:	429a      	cmp	r2, r3
 8004448:	d91e      	bls.n	8004488 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800444a:	4b73      	ldr	r3, [pc, #460]	@ (8004618 <HAL_RCC_ClockConfig+0x1f0>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	2207      	movs	r2, #7
 8004450:	4393      	bics	r3, r2
 8004452:	0019      	movs	r1, r3
 8004454:	4b70      	ldr	r3, [pc, #448]	@ (8004618 <HAL_RCC_ClockConfig+0x1f0>)
 8004456:	683a      	ldr	r2, [r7, #0]
 8004458:	430a      	orrs	r2, r1
 800445a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800445c:	f7fe fd86 	bl	8002f6c <HAL_GetTick>
 8004460:	0003      	movs	r3, r0
 8004462:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004464:	e009      	b.n	800447a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004466:	f7fe fd81 	bl	8002f6c <HAL_GetTick>
 800446a:	0002      	movs	r2, r0
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	1ad3      	subs	r3, r2, r3
 8004470:	4a6a      	ldr	r2, [pc, #424]	@ (800461c <HAL_RCC_ClockConfig+0x1f4>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d901      	bls.n	800447a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e0ca      	b.n	8004610 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800447a:	4b67      	ldr	r3, [pc, #412]	@ (8004618 <HAL_RCC_ClockConfig+0x1f0>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	2207      	movs	r2, #7
 8004480:	4013      	ands	r3, r2
 8004482:	683a      	ldr	r2, [r7, #0]
 8004484:	429a      	cmp	r2, r3
 8004486:	d1ee      	bne.n	8004466 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2202      	movs	r2, #2
 800448e:	4013      	ands	r3, r2
 8004490:	d017      	beq.n	80044c2 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	2204      	movs	r2, #4
 8004498:	4013      	ands	r3, r2
 800449a:	d008      	beq.n	80044ae <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800449c:	4b60      	ldr	r3, [pc, #384]	@ (8004620 <HAL_RCC_ClockConfig+0x1f8>)
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	4a60      	ldr	r2, [pc, #384]	@ (8004624 <HAL_RCC_ClockConfig+0x1fc>)
 80044a2:	401a      	ands	r2, r3
 80044a4:	4b5e      	ldr	r3, [pc, #376]	@ (8004620 <HAL_RCC_ClockConfig+0x1f8>)
 80044a6:	21b0      	movs	r1, #176	@ 0xb0
 80044a8:	0109      	lsls	r1, r1, #4
 80044aa:	430a      	orrs	r2, r1
 80044ac:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044ae:	4b5c      	ldr	r3, [pc, #368]	@ (8004620 <HAL_RCC_ClockConfig+0x1f8>)
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	4a5d      	ldr	r2, [pc, #372]	@ (8004628 <HAL_RCC_ClockConfig+0x200>)
 80044b4:	4013      	ands	r3, r2
 80044b6:	0019      	movs	r1, r3
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	68da      	ldr	r2, [r3, #12]
 80044bc:	4b58      	ldr	r3, [pc, #352]	@ (8004620 <HAL_RCC_ClockConfig+0x1f8>)
 80044be:	430a      	orrs	r2, r1
 80044c0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	2201      	movs	r2, #1
 80044c8:	4013      	ands	r3, r2
 80044ca:	d055      	beq.n	8004578 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 80044cc:	4b54      	ldr	r3, [pc, #336]	@ (8004620 <HAL_RCC_ClockConfig+0x1f8>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	221c      	movs	r2, #28
 80044d2:	4393      	bics	r3, r2
 80044d4:	0019      	movs	r1, r3
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	689a      	ldr	r2, [r3, #8]
 80044da:	4b51      	ldr	r3, [pc, #324]	@ (8004620 <HAL_RCC_ClockConfig+0x1f8>)
 80044dc:	430a      	orrs	r2, r1
 80044de:	601a      	str	r2, [r3, #0]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d107      	bne.n	80044f8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044e8:	4b4d      	ldr	r3, [pc, #308]	@ (8004620 <HAL_RCC_ClockConfig+0x1f8>)
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	2380      	movs	r3, #128	@ 0x80
 80044ee:	029b      	lsls	r3, r3, #10
 80044f0:	4013      	ands	r3, r2
 80044f2:	d11f      	bne.n	8004534 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e08b      	b.n	8004610 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d107      	bne.n	8004510 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004500:	4b47      	ldr	r3, [pc, #284]	@ (8004620 <HAL_RCC_ClockConfig+0x1f8>)
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	2380      	movs	r3, #128	@ 0x80
 8004506:	00db      	lsls	r3, r3, #3
 8004508:	4013      	ands	r3, r2
 800450a:	d113      	bne.n	8004534 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e07f      	b.n	8004610 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	2b03      	cmp	r3, #3
 8004516:	d106      	bne.n	8004526 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8004518:	4b41      	ldr	r3, [pc, #260]	@ (8004620 <HAL_RCC_ClockConfig+0x1f8>)
 800451a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800451c:	2202      	movs	r2, #2
 800451e:	4013      	ands	r3, r2
 8004520:	d108      	bne.n	8004534 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e074      	b.n	8004610 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8004526:	4b3e      	ldr	r3, [pc, #248]	@ (8004620 <HAL_RCC_ClockConfig+0x1f8>)
 8004528:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800452a:	2202      	movs	r2, #2
 800452c:	4013      	ands	r3, r2
 800452e:	d101      	bne.n	8004534 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e06d      	b.n	8004610 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004534:	4b3a      	ldr	r3, [pc, #232]	@ (8004620 <HAL_RCC_ClockConfig+0x1f8>)
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	2207      	movs	r2, #7
 800453a:	4393      	bics	r3, r2
 800453c:	0019      	movs	r1, r3
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	685a      	ldr	r2, [r3, #4]
 8004542:	4b37      	ldr	r3, [pc, #220]	@ (8004620 <HAL_RCC_ClockConfig+0x1f8>)
 8004544:	430a      	orrs	r2, r1
 8004546:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004548:	f7fe fd10 	bl	8002f6c <HAL_GetTick>
 800454c:	0003      	movs	r3, r0
 800454e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004550:	e009      	b.n	8004566 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004552:	f7fe fd0b 	bl	8002f6c <HAL_GetTick>
 8004556:	0002      	movs	r2, r0
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	1ad3      	subs	r3, r2, r3
 800455c:	4a2f      	ldr	r2, [pc, #188]	@ (800461c <HAL_RCC_ClockConfig+0x1f4>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d901      	bls.n	8004566 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004562:	2303      	movs	r3, #3
 8004564:	e054      	b.n	8004610 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004566:	4b2e      	ldr	r3, [pc, #184]	@ (8004620 <HAL_RCC_ClockConfig+0x1f8>)
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	2238      	movs	r2, #56	@ 0x38
 800456c:	401a      	ands	r2, r3
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	00db      	lsls	r3, r3, #3
 8004574:	429a      	cmp	r2, r3
 8004576:	d1ec      	bne.n	8004552 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004578:	4b27      	ldr	r3, [pc, #156]	@ (8004618 <HAL_RCC_ClockConfig+0x1f0>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	2207      	movs	r2, #7
 800457e:	4013      	ands	r3, r2
 8004580:	683a      	ldr	r2, [r7, #0]
 8004582:	429a      	cmp	r2, r3
 8004584:	d21e      	bcs.n	80045c4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004586:	4b24      	ldr	r3, [pc, #144]	@ (8004618 <HAL_RCC_ClockConfig+0x1f0>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	2207      	movs	r2, #7
 800458c:	4393      	bics	r3, r2
 800458e:	0019      	movs	r1, r3
 8004590:	4b21      	ldr	r3, [pc, #132]	@ (8004618 <HAL_RCC_ClockConfig+0x1f0>)
 8004592:	683a      	ldr	r2, [r7, #0]
 8004594:	430a      	orrs	r2, r1
 8004596:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004598:	f7fe fce8 	bl	8002f6c <HAL_GetTick>
 800459c:	0003      	movs	r3, r0
 800459e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80045a0:	e009      	b.n	80045b6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80045a2:	f7fe fce3 	bl	8002f6c <HAL_GetTick>
 80045a6:	0002      	movs	r2, r0
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	4a1b      	ldr	r2, [pc, #108]	@ (800461c <HAL_RCC_ClockConfig+0x1f4>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d901      	bls.n	80045b6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80045b2:	2303      	movs	r3, #3
 80045b4:	e02c      	b.n	8004610 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80045b6:	4b18      	ldr	r3, [pc, #96]	@ (8004618 <HAL_RCC_ClockConfig+0x1f0>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	2207      	movs	r2, #7
 80045bc:	4013      	ands	r3, r2
 80045be:	683a      	ldr	r2, [r7, #0]
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d1ee      	bne.n	80045a2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	2204      	movs	r2, #4
 80045ca:	4013      	ands	r3, r2
 80045cc:	d009      	beq.n	80045e2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80045ce:	4b14      	ldr	r3, [pc, #80]	@ (8004620 <HAL_RCC_ClockConfig+0x1f8>)
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	4a16      	ldr	r2, [pc, #88]	@ (800462c <HAL_RCC_ClockConfig+0x204>)
 80045d4:	4013      	ands	r3, r2
 80045d6:	0019      	movs	r1, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	691a      	ldr	r2, [r3, #16]
 80045dc:	4b10      	ldr	r3, [pc, #64]	@ (8004620 <HAL_RCC_ClockConfig+0x1f8>)
 80045de:	430a      	orrs	r2, r1
 80045e0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80045e2:	f000 f82b 	bl	800463c <HAL_RCC_GetSysClockFreq>
 80045e6:	0001      	movs	r1, r0
 80045e8:	4b0d      	ldr	r3, [pc, #52]	@ (8004620 <HAL_RCC_ClockConfig+0x1f8>)
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	0a1b      	lsrs	r3, r3, #8
 80045ee:	220f      	movs	r2, #15
 80045f0:	401a      	ands	r2, r3
 80045f2:	4b0f      	ldr	r3, [pc, #60]	@ (8004630 <HAL_RCC_ClockConfig+0x208>)
 80045f4:	0092      	lsls	r2, r2, #2
 80045f6:	58d3      	ldr	r3, [r2, r3]
 80045f8:	221f      	movs	r2, #31
 80045fa:	4013      	ands	r3, r2
 80045fc:	000a      	movs	r2, r1
 80045fe:	40da      	lsrs	r2, r3
 8004600:	4b0c      	ldr	r3, [pc, #48]	@ (8004634 <HAL_RCC_ClockConfig+0x20c>)
 8004602:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004604:	4b0c      	ldr	r3, [pc, #48]	@ (8004638 <HAL_RCC_ClockConfig+0x210>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	0018      	movs	r0, r3
 800460a:	f7fe fc53 	bl	8002eb4 <HAL_InitTick>
 800460e:	0003      	movs	r3, r0
}
 8004610:	0018      	movs	r0, r3
 8004612:	46bd      	mov	sp, r7
 8004614:	b004      	add	sp, #16
 8004616:	bd80      	pop	{r7, pc}
 8004618:	40022000 	.word	0x40022000
 800461c:	00001388 	.word	0x00001388
 8004620:	40021000 	.word	0x40021000
 8004624:	ffff84ff 	.word	0xffff84ff
 8004628:	fffff0ff 	.word	0xfffff0ff
 800462c:	ffff8fff 	.word	0xffff8fff
 8004630:	08006c98 	.word	0x08006c98
 8004634:	20000000 	.word	0x20000000
 8004638:	20000004 	.word	0x20000004

0800463c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b082      	sub	sp, #8
 8004640:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004642:	4b1c      	ldr	r3, [pc, #112]	@ (80046b4 <HAL_RCC_GetSysClockFreq+0x78>)
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	2238      	movs	r2, #56	@ 0x38
 8004648:	4013      	ands	r3, r2
 800464a:	d10f      	bne.n	800466c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800464c:	4b19      	ldr	r3, [pc, #100]	@ (80046b4 <HAL_RCC_GetSysClockFreq+0x78>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	0adb      	lsrs	r3, r3, #11
 8004652:	2207      	movs	r2, #7
 8004654:	4013      	ands	r3, r2
 8004656:	2201      	movs	r2, #1
 8004658:	409a      	lsls	r2, r3
 800465a:	0013      	movs	r3, r2
 800465c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800465e:	6839      	ldr	r1, [r7, #0]
 8004660:	4815      	ldr	r0, [pc, #84]	@ (80046b8 <HAL_RCC_GetSysClockFreq+0x7c>)
 8004662:	f7fb fd63 	bl	800012c <__udivsi3>
 8004666:	0003      	movs	r3, r0
 8004668:	607b      	str	r3, [r7, #4]
 800466a:	e01e      	b.n	80046aa <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800466c:	4b11      	ldr	r3, [pc, #68]	@ (80046b4 <HAL_RCC_GetSysClockFreq+0x78>)
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	2238      	movs	r2, #56	@ 0x38
 8004672:	4013      	ands	r3, r2
 8004674:	2b08      	cmp	r3, #8
 8004676:	d102      	bne.n	800467e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004678:	4b10      	ldr	r3, [pc, #64]	@ (80046bc <HAL_RCC_GetSysClockFreq+0x80>)
 800467a:	607b      	str	r3, [r7, #4]
 800467c:	e015      	b.n	80046aa <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800467e:	4b0d      	ldr	r3, [pc, #52]	@ (80046b4 <HAL_RCC_GetSysClockFreq+0x78>)
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	2238      	movs	r2, #56	@ 0x38
 8004684:	4013      	ands	r3, r2
 8004686:	2b20      	cmp	r3, #32
 8004688:	d103      	bne.n	8004692 <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800468a:	2380      	movs	r3, #128	@ 0x80
 800468c:	021b      	lsls	r3, r3, #8
 800468e:	607b      	str	r3, [r7, #4]
 8004690:	e00b      	b.n	80046aa <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8004692:	4b08      	ldr	r3, [pc, #32]	@ (80046b4 <HAL_RCC_GetSysClockFreq+0x78>)
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	2238      	movs	r2, #56	@ 0x38
 8004698:	4013      	ands	r3, r2
 800469a:	2b18      	cmp	r3, #24
 800469c:	d103      	bne.n	80046a6 <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800469e:	23fa      	movs	r3, #250	@ 0xfa
 80046a0:	01db      	lsls	r3, r3, #7
 80046a2:	607b      	str	r3, [r7, #4]
 80046a4:	e001      	b.n	80046aa <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else
  {
    sysclockfreq = 0U;
 80046a6:	2300      	movs	r3, #0
 80046a8:	607b      	str	r3, [r7, #4]
  }

  return sysclockfreq;
 80046aa:	687b      	ldr	r3, [r7, #4]
}
 80046ac:	0018      	movs	r0, r3
 80046ae:	46bd      	mov	sp, r7
 80046b0:	b002      	add	sp, #8
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	40021000 	.word	0x40021000
 80046b8:	02dc6c00 	.word	0x02dc6c00
 80046bc:	007a1200 	.word	0x007a1200

080046c0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046c4:	4b02      	ldr	r3, [pc, #8]	@ (80046d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80046c6:	681b      	ldr	r3, [r3, #0]
}
 80046c8:	0018      	movs	r0, r3
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	46c0      	nop			@ (mov r8, r8)
 80046d0:	20000000 	.word	0x20000000

080046d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 80046d8:	f7ff fff2 	bl	80046c0 <HAL_RCC_GetHCLKFreq>
 80046dc:	0001      	movs	r1, r0
 80046de:	4b07      	ldr	r3, [pc, #28]	@ (80046fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	0b1b      	lsrs	r3, r3, #12
 80046e4:	2207      	movs	r2, #7
 80046e6:	401a      	ands	r2, r3
 80046e8:	4b05      	ldr	r3, [pc, #20]	@ (8004700 <HAL_RCC_GetPCLK1Freq+0x2c>)
 80046ea:	0092      	lsls	r2, r2, #2
 80046ec:	58d3      	ldr	r3, [r2, r3]
 80046ee:	221f      	movs	r2, #31
 80046f0:	4013      	ands	r3, r2
 80046f2:	40d9      	lsrs	r1, r3
 80046f4:	000b      	movs	r3, r1
}
 80046f6:	0018      	movs	r0, r3
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}
 80046fc:	40021000 	.word	0x40021000
 8004700:	08006cd8 	.word	0x08006cd8

08004704 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to RTC domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b086      	sub	sp, #24
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800470c:	2313      	movs	r3, #19
 800470e:	18fb      	adds	r3, r7, r3
 8004710:	2200      	movs	r2, #0
 8004712:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004714:	2312      	movs	r3, #18
 8004716:	18fb      	adds	r3, r7, r3
 8004718:	2200      	movs	r2, #0
 800471a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	2380      	movs	r3, #128	@ 0x80
 8004722:	029b      	lsls	r3, r3, #10
 8004724:	4013      	ands	r3, r2
 8004726:	d100      	bne.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004728:	e079      	b.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800472a:	2011      	movs	r0, #17
 800472c:	183b      	adds	r3, r7, r0
 800472e:	2200      	movs	r2, #0
 8004730:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004732:	4b64      	ldr	r3, [pc, #400]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004734:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004736:	2380      	movs	r3, #128	@ 0x80
 8004738:	055b      	lsls	r3, r3, #21
 800473a:	4013      	ands	r3, r2
 800473c:	d110      	bne.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800473e:	4b61      	ldr	r3, [pc, #388]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004740:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004742:	4b60      	ldr	r3, [pc, #384]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004744:	2180      	movs	r1, #128	@ 0x80
 8004746:	0549      	lsls	r1, r1, #21
 8004748:	430a      	orrs	r2, r1
 800474a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800474c:	4b5d      	ldr	r3, [pc, #372]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800474e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004750:	2380      	movs	r3, #128	@ 0x80
 8004752:	055b      	lsls	r3, r3, #21
 8004754:	4013      	ands	r3, r2
 8004756:	60bb      	str	r3, [r7, #8]
 8004758:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800475a:	183b      	adds	r3, r7, r0
 800475c:	2201      	movs	r2, #1
 800475e:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8004760:	4b58      	ldr	r3, [pc, #352]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004762:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004764:	23c0      	movs	r3, #192	@ 0xc0
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	4013      	ands	r3, r2
 800476a:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d019      	beq.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	699b      	ldr	r3, [r3, #24]
 8004776:	697a      	ldr	r2, [r7, #20]
 8004778:	429a      	cmp	r2, r3
 800477a:	d014      	beq.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 800477c:	4b51      	ldr	r3, [pc, #324]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800477e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004780:	4a51      	ldr	r2, [pc, #324]	@ (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004782:	4013      	ands	r3, r2
 8004784:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004786:	4b4f      	ldr	r3, [pc, #316]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004788:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800478a:	4b4e      	ldr	r3, [pc, #312]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800478c:	2180      	movs	r1, #128	@ 0x80
 800478e:	0249      	lsls	r1, r1, #9
 8004790:	430a      	orrs	r2, r1
 8004792:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004794:	4b4b      	ldr	r3, [pc, #300]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004796:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004798:	4b4a      	ldr	r3, [pc, #296]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800479a:	494c      	ldr	r1, [pc, #304]	@ (80048cc <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800479c:	400a      	ands	r2, r1
 800479e:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 80047a0:	4b48      	ldr	r3, [pc, #288]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80047a2:	697a      	ldr	r2, [r7, #20]
 80047a4:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	2201      	movs	r2, #1
 80047aa:	4013      	ands	r3, r2
 80047ac:	d016      	beq.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047ae:	f7fe fbdd 	bl	8002f6c <HAL_GetTick>
 80047b2:	0003      	movs	r3, r0
 80047b4:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80047b6:	e00c      	b.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0xce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047b8:	f7fe fbd8 	bl	8002f6c <HAL_GetTick>
 80047bc:	0002      	movs	r2, r0
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	4a43      	ldr	r2, [pc, #268]	@ (80048d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d904      	bls.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0xce>
        {
          ret = HAL_TIMEOUT;
 80047c8:	2313      	movs	r3, #19
 80047ca:	18fb      	adds	r3, r7, r3
 80047cc:	2203      	movs	r2, #3
 80047ce:	701a      	strb	r2, [r3, #0]
          break;
 80047d0:	e004      	b.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0xd8>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80047d2:	4b3c      	ldr	r3, [pc, #240]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80047d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047d6:	2202      	movs	r2, #2
 80047d8:	4013      	ands	r3, r2
 80047da:	d0ed      	beq.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0xb4>
        }
      }
    }

    if (ret == HAL_OK)
 80047dc:	2313      	movs	r3, #19
 80047de:	18fb      	adds	r3, r7, r3
 80047e0:	781b      	ldrb	r3, [r3, #0]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d10a      	bne.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047e6:	4b37      	ldr	r3, [pc, #220]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80047e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047ea:	4a37      	ldr	r2, [pc, #220]	@ (80048c8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80047ec:	4013      	ands	r3, r2
 80047ee:	0019      	movs	r1, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	699a      	ldr	r2, [r3, #24]
 80047f4:	4b33      	ldr	r3, [pc, #204]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80047f6:	430a      	orrs	r2, r1
 80047f8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80047fa:	e005      	b.n	8004808 <HAL_RCCEx_PeriphCLKConfig+0x104>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047fc:	2312      	movs	r3, #18
 80047fe:	18fb      	adds	r3, r7, r3
 8004800:	2213      	movs	r2, #19
 8004802:	18ba      	adds	r2, r7, r2
 8004804:	7812      	ldrb	r2, [r2, #0]
 8004806:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004808:	2311      	movs	r3, #17
 800480a:	18fb      	adds	r3, r7, r3
 800480c:	781b      	ldrb	r3, [r3, #0]
 800480e:	2b01      	cmp	r3, #1
 8004810:	d105      	bne.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x11a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004812:	4b2c      	ldr	r3, [pc, #176]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004814:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004816:	4b2b      	ldr	r3, [pc, #172]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004818:	492e      	ldr	r1, [pc, #184]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800481a:	400a      	ands	r2, r1
 800481c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	2201      	movs	r2, #1
 8004824:	4013      	ands	r3, r2
 8004826:	d009      	beq.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004828:	4b26      	ldr	r3, [pc, #152]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800482a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800482c:	2203      	movs	r2, #3
 800482e:	4393      	bics	r3, r2
 8004830:	0019      	movs	r1, r3
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	689a      	ldr	r2, [r3, #8]
 8004836:	4b23      	ldr	r3, [pc, #140]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004838:	430a      	orrs	r2, r1
 800483a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	2240      	movs	r2, #64	@ 0x40
 8004842:	4013      	ands	r3, r2
 8004844:	d009      	beq.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004846:	4b1f      	ldr	r3, [pc, #124]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004848:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800484a:	4a23      	ldr	r2, [pc, #140]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800484c:	4013      	ands	r3, r2
 800484e:	0019      	movs	r1, r3
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	68da      	ldr	r2, [r3, #12]
 8004854:	4b1b      	ldr	r3, [pc, #108]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004856:	430a      	orrs	r2, r1
 8004858:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	2380      	movs	r3, #128	@ 0x80
 8004860:	01db      	lsls	r3, r3, #7
 8004862:	4013      	ands	r3, r2
 8004864:	d008      	beq.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004866:	4b17      	ldr	r3, [pc, #92]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004868:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800486a:	009b      	lsls	r3, r3, #2
 800486c:	0899      	lsrs	r1, r3, #2
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	695a      	ldr	r2, [r3, #20]
 8004872:	4b14      	ldr	r3, [pc, #80]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004874:	430a      	orrs	r2, r1
 8004876:	655a      	str	r2, [r3, #84]	@ 0x54

  }

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	2380      	movs	r3, #128	@ 0x80
 800487e:	011b      	lsls	r3, r3, #4
 8004880:	4013      	ands	r3, r2
 8004882:	d009      	beq.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004884:	4b0f      	ldr	r3, [pc, #60]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004886:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004888:	4a14      	ldr	r2, [pc, #80]	@ (80048dc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800488a:	4013      	ands	r3, r2
 800488c:	0019      	movs	r1, r3
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	691a      	ldr	r2, [r3, #16]
 8004892:	4b0c      	ldr	r3, [pc, #48]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004894:	430a      	orrs	r2, r1
 8004896:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	2b00      	cmp	r3, #0
 800489e:	da09      	bge.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 80048a0:	4b08      	ldr	r3, [pc, #32]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	22e0      	movs	r2, #224	@ 0xe0
 80048a6:	4393      	bics	r3, r2
 80048a8:	0019      	movs	r1, r3
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	685a      	ldr	r2, [r3, #4]
 80048ae:	4b05      	ldr	r3, [pc, #20]	@ (80048c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80048b0:	430a      	orrs	r2, r1
 80048b2:	601a      	str	r2, [r3, #0]
  }
  return status;
 80048b4:	2312      	movs	r3, #18
 80048b6:	18fb      	adds	r3, r7, r3
 80048b8:	781b      	ldrb	r3, [r3, #0]
}
 80048ba:	0018      	movs	r0, r3
 80048bc:	46bd      	mov	sp, r7
 80048be:	b006      	add	sp, #24
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	46c0      	nop			@ (mov r8, r8)
 80048c4:	40021000 	.word	0x40021000
 80048c8:	fffffcff 	.word	0xfffffcff
 80048cc:	fffeffff 	.word	0xfffeffff
 80048d0:	00001388 	.word	0x00001388
 80048d4:	efffffff 	.word	0xefffffff
 80048d8:	ffffcfff 	.word	0xffffcfff
 80048dc:	ffff3fff 	.word	0xffff3fff

080048e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b082      	sub	sp, #8
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d101      	bne.n	80048f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	e046      	b.n	8004980 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2288      	movs	r2, #136	@ 0x88
 80048f6:	589b      	ldr	r3, [r3, r2]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d107      	bne.n	800490c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2284      	movs	r2, #132	@ 0x84
 8004900:	2100      	movs	r1, #0
 8004902:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	0018      	movs	r0, r3
 8004908:	f7fe f9d6 	bl	8002cb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2288      	movs	r2, #136	@ 0x88
 8004910:	2124      	movs	r1, #36	@ 0x24
 8004912:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2101      	movs	r1, #1
 8004920:	438a      	bics	r2, r1
 8004922:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004928:	2b00      	cmp	r3, #0
 800492a:	d003      	beq.n	8004934 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	0018      	movs	r0, r3
 8004930:	f000 fa4e 	bl	8004dd0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	0018      	movs	r0, r3
 8004938:	f000 f8cc 	bl	8004ad4 <UART_SetConfig>
 800493c:	0003      	movs	r3, r0
 800493e:	2b01      	cmp	r3, #1
 8004940:	d101      	bne.n	8004946 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e01c      	b.n	8004980 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	685a      	ldr	r2, [r3, #4]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	490d      	ldr	r1, [pc, #52]	@ (8004988 <HAL_UART_Init+0xa8>)
 8004952:	400a      	ands	r2, r1
 8004954:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	689a      	ldr	r2, [r3, #8]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	212a      	movs	r1, #42	@ 0x2a
 8004962:	438a      	bics	r2, r1
 8004964:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	2101      	movs	r1, #1
 8004972:	430a      	orrs	r2, r1
 8004974:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	0018      	movs	r0, r3
 800497a:	f000 fadd 	bl	8004f38 <UART_CheckIdleState>
 800497e:	0003      	movs	r3, r0
}
 8004980:	0018      	movs	r0, r3
 8004982:	46bd      	mov	sp, r7
 8004984:	b002      	add	sp, #8
 8004986:	bd80      	pop	{r7, pc}
 8004988:	ffffb7ff 	.word	0xffffb7ff

0800498c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b08a      	sub	sp, #40	@ 0x28
 8004990:	af02      	add	r7, sp, #8
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	603b      	str	r3, [r7, #0]
 8004998:	1dbb      	adds	r3, r7, #6
 800499a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2288      	movs	r2, #136	@ 0x88
 80049a0:	589b      	ldr	r3, [r3, r2]
 80049a2:	2b20      	cmp	r3, #32
 80049a4:	d000      	beq.n	80049a8 <HAL_UART_Transmit+0x1c>
 80049a6:	e090      	b.n	8004aca <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d003      	beq.n	80049b6 <HAL_UART_Transmit+0x2a>
 80049ae:	1dbb      	adds	r3, r7, #6
 80049b0:	881b      	ldrh	r3, [r3, #0]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d101      	bne.n	80049ba <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	e088      	b.n	8004acc <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	689a      	ldr	r2, [r3, #8]
 80049be:	2380      	movs	r3, #128	@ 0x80
 80049c0:	015b      	lsls	r3, r3, #5
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d109      	bne.n	80049da <HAL_UART_Transmit+0x4e>
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	691b      	ldr	r3, [r3, #16]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d105      	bne.n	80049da <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	2201      	movs	r2, #1
 80049d2:	4013      	ands	r3, r2
 80049d4:	d001      	beq.n	80049da <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80049d6:	2301      	movs	r3, #1
 80049d8:	e078      	b.n	8004acc <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2290      	movs	r2, #144	@ 0x90
 80049de:	2100      	movs	r1, #0
 80049e0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2288      	movs	r2, #136	@ 0x88
 80049e6:	2121      	movs	r1, #33	@ 0x21
 80049e8:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80049ea:	f7fe fabf 	bl	8002f6c <HAL_GetTick>
 80049ee:	0003      	movs	r3, r0
 80049f0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	1dba      	adds	r2, r7, #6
 80049f6:	2154      	movs	r1, #84	@ 0x54
 80049f8:	8812      	ldrh	r2, [r2, #0]
 80049fa:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	1dba      	adds	r2, r7, #6
 8004a00:	2156      	movs	r1, #86	@ 0x56
 8004a02:	8812      	ldrh	r2, [r2, #0]
 8004a04:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	689a      	ldr	r2, [r3, #8]
 8004a0a:	2380      	movs	r3, #128	@ 0x80
 8004a0c:	015b      	lsls	r3, r3, #5
 8004a0e:	429a      	cmp	r2, r3
 8004a10:	d108      	bne.n	8004a24 <HAL_UART_Transmit+0x98>
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	691b      	ldr	r3, [r3, #16]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d104      	bne.n	8004a24 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	61bb      	str	r3, [r7, #24]
 8004a22:	e003      	b.n	8004a2c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004a2c:	e030      	b.n	8004a90 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a2e:	697a      	ldr	r2, [r7, #20]
 8004a30:	68f8      	ldr	r0, [r7, #12]
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	9300      	str	r3, [sp, #0]
 8004a36:	0013      	movs	r3, r2
 8004a38:	2200      	movs	r2, #0
 8004a3a:	2180      	movs	r1, #128	@ 0x80
 8004a3c:	f000 fb26 	bl	800508c <UART_WaitOnFlagUntilTimeout>
 8004a40:	1e03      	subs	r3, r0, #0
 8004a42:	d005      	beq.n	8004a50 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2288      	movs	r2, #136	@ 0x88
 8004a48:	2120      	movs	r1, #32
 8004a4a:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004a4c:	2303      	movs	r3, #3
 8004a4e:	e03d      	b.n	8004acc <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8004a50:	69fb      	ldr	r3, [r7, #28]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d10b      	bne.n	8004a6e <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a56:	69bb      	ldr	r3, [r7, #24]
 8004a58:	881b      	ldrh	r3, [r3, #0]
 8004a5a:	001a      	movs	r2, r3
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	05d2      	lsls	r2, r2, #23
 8004a62:	0dd2      	lsrs	r2, r2, #23
 8004a64:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	3302      	adds	r3, #2
 8004a6a:	61bb      	str	r3, [r7, #24]
 8004a6c:	e007      	b.n	8004a7e <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004a6e:	69fb      	ldr	r3, [r7, #28]
 8004a70:	781a      	ldrb	r2, [r3, #0]
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004a78:	69fb      	ldr	r3, [r7, #28]
 8004a7a:	3301      	adds	r3, #1
 8004a7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2256      	movs	r2, #86	@ 0x56
 8004a82:	5a9b      	ldrh	r3, [r3, r2]
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	3b01      	subs	r3, #1
 8004a88:	b299      	uxth	r1, r3
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2256      	movs	r2, #86	@ 0x56
 8004a8e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2256      	movs	r2, #86	@ 0x56
 8004a94:	5a9b      	ldrh	r3, [r3, r2]
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d1c8      	bne.n	8004a2e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a9c:	697a      	ldr	r2, [r7, #20]
 8004a9e:	68f8      	ldr	r0, [r7, #12]
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	9300      	str	r3, [sp, #0]
 8004aa4:	0013      	movs	r3, r2
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	2140      	movs	r1, #64	@ 0x40
 8004aaa:	f000 faef 	bl	800508c <UART_WaitOnFlagUntilTimeout>
 8004aae:	1e03      	subs	r3, r0, #0
 8004ab0:	d005      	beq.n	8004abe <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2288      	movs	r2, #136	@ 0x88
 8004ab6:	2120      	movs	r1, #32
 8004ab8:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	e006      	b.n	8004acc <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2288      	movs	r2, #136	@ 0x88
 8004ac2:	2120      	movs	r1, #32
 8004ac4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	e000      	b.n	8004acc <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8004aca:	2302      	movs	r3, #2
  }
}
 8004acc:	0018      	movs	r0, r3
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	b008      	add	sp, #32
 8004ad2:	bd80      	pop	{r7, pc}

08004ad4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b088      	sub	sp, #32
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004adc:	231e      	movs	r3, #30
 8004ade:	18fb      	adds	r3, r7, r3
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	689a      	ldr	r2, [r3, #8]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	691b      	ldr	r3, [r3, #16]
 8004aec:	431a      	orrs	r2, r3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	695b      	ldr	r3, [r3, #20]
 8004af2:	431a      	orrs	r2, r3
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	69db      	ldr	r3, [r3, #28]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4aab      	ldr	r2, [pc, #684]	@ (8004db0 <UART_SetConfig+0x2dc>)
 8004b04:	4013      	ands	r3, r2
 8004b06:	0019      	movs	r1, r3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	697a      	ldr	r2, [r7, #20]
 8004b0e:	430a      	orrs	r2, r1
 8004b10:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	4aa6      	ldr	r2, [pc, #664]	@ (8004db4 <UART_SetConfig+0x2e0>)
 8004b1a:	4013      	ands	r3, r2
 8004b1c:	0019      	movs	r1, r3
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	68da      	ldr	r2, [r3, #12]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	430a      	orrs	r2, r1
 8004b28:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	699b      	ldr	r3, [r3, #24]
 8004b2e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6a1b      	ldr	r3, [r3, #32]
 8004b34:	697a      	ldr	r2, [r7, #20]
 8004b36:	4313      	orrs	r3, r2
 8004b38:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	4a9d      	ldr	r2, [pc, #628]	@ (8004db8 <UART_SetConfig+0x2e4>)
 8004b42:	4013      	ands	r3, r2
 8004b44:	0019      	movs	r1, r3
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	697a      	ldr	r2, [r7, #20]
 8004b4c:	430a      	orrs	r2, r1
 8004b4e:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b56:	220f      	movs	r2, #15
 8004b58:	4393      	bics	r3, r2
 8004b5a:	0019      	movs	r1, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	430a      	orrs	r2, r1
 8004b66:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a93      	ldr	r2, [pc, #588]	@ (8004dbc <UART_SetConfig+0x2e8>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d127      	bne.n	8004bc2 <UART_SetConfig+0xee>
 8004b72:	4b93      	ldr	r3, [pc, #588]	@ (8004dc0 <UART_SetConfig+0x2ec>)
 8004b74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b76:	2203      	movs	r2, #3
 8004b78:	4013      	ands	r3, r2
 8004b7a:	2b03      	cmp	r3, #3
 8004b7c:	d017      	beq.n	8004bae <UART_SetConfig+0xda>
 8004b7e:	d81b      	bhi.n	8004bb8 <UART_SetConfig+0xe4>
 8004b80:	2b02      	cmp	r3, #2
 8004b82:	d00a      	beq.n	8004b9a <UART_SetConfig+0xc6>
 8004b84:	d818      	bhi.n	8004bb8 <UART_SetConfig+0xe4>
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d002      	beq.n	8004b90 <UART_SetConfig+0xbc>
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d00a      	beq.n	8004ba4 <UART_SetConfig+0xd0>
 8004b8e:	e013      	b.n	8004bb8 <UART_SetConfig+0xe4>
 8004b90:	231f      	movs	r3, #31
 8004b92:	18fb      	adds	r3, r7, r3
 8004b94:	2200      	movs	r2, #0
 8004b96:	701a      	strb	r2, [r3, #0]
 8004b98:	e021      	b.n	8004bde <UART_SetConfig+0x10a>
 8004b9a:	231f      	movs	r3, #31
 8004b9c:	18fb      	adds	r3, r7, r3
 8004b9e:	2202      	movs	r2, #2
 8004ba0:	701a      	strb	r2, [r3, #0]
 8004ba2:	e01c      	b.n	8004bde <UART_SetConfig+0x10a>
 8004ba4:	231f      	movs	r3, #31
 8004ba6:	18fb      	adds	r3, r7, r3
 8004ba8:	2204      	movs	r2, #4
 8004baa:	701a      	strb	r2, [r3, #0]
 8004bac:	e017      	b.n	8004bde <UART_SetConfig+0x10a>
 8004bae:	231f      	movs	r3, #31
 8004bb0:	18fb      	adds	r3, r7, r3
 8004bb2:	2208      	movs	r2, #8
 8004bb4:	701a      	strb	r2, [r3, #0]
 8004bb6:	e012      	b.n	8004bde <UART_SetConfig+0x10a>
 8004bb8:	231f      	movs	r3, #31
 8004bba:	18fb      	adds	r3, r7, r3
 8004bbc:	2210      	movs	r2, #16
 8004bbe:	701a      	strb	r2, [r3, #0]
 8004bc0:	e00d      	b.n	8004bde <UART_SetConfig+0x10a>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a7f      	ldr	r2, [pc, #508]	@ (8004dc4 <UART_SetConfig+0x2f0>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d104      	bne.n	8004bd6 <UART_SetConfig+0x102>
 8004bcc:	231f      	movs	r3, #31
 8004bce:	18fb      	adds	r3, r7, r3
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	701a      	strb	r2, [r3, #0]
 8004bd4:	e003      	b.n	8004bde <UART_SetConfig+0x10a>
 8004bd6:	231f      	movs	r3, #31
 8004bd8:	18fb      	adds	r3, r7, r3
 8004bda:	2210      	movs	r2, #16
 8004bdc:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	69da      	ldr	r2, [r3, #28]
 8004be2:	2380      	movs	r3, #128	@ 0x80
 8004be4:	021b      	lsls	r3, r3, #8
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d000      	beq.n	8004bec <UART_SetConfig+0x118>
 8004bea:	e06f      	b.n	8004ccc <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8004bec:	231f      	movs	r3, #31
 8004bee:	18fb      	adds	r3, r7, r3
 8004bf0:	781b      	ldrb	r3, [r3, #0]
 8004bf2:	2b08      	cmp	r3, #8
 8004bf4:	d01f      	beq.n	8004c36 <UART_SetConfig+0x162>
 8004bf6:	dc22      	bgt.n	8004c3e <UART_SetConfig+0x16a>
 8004bf8:	2b04      	cmp	r3, #4
 8004bfa:	d017      	beq.n	8004c2c <UART_SetConfig+0x158>
 8004bfc:	dc1f      	bgt.n	8004c3e <UART_SetConfig+0x16a>
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d002      	beq.n	8004c08 <UART_SetConfig+0x134>
 8004c02:	2b02      	cmp	r3, #2
 8004c04:	d005      	beq.n	8004c12 <UART_SetConfig+0x13e>
 8004c06:	e01a      	b.n	8004c3e <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c08:	f7ff fd64 	bl	80046d4 <HAL_RCC_GetPCLK1Freq>
 8004c0c:	0003      	movs	r3, r0
 8004c0e:	61bb      	str	r3, [r7, #24]
        break;
 8004c10:	e01c      	b.n	8004c4c <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8004c12:	4b6b      	ldr	r3, [pc, #428]	@ (8004dc0 <UART_SetConfig+0x2ec>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	095b      	lsrs	r3, r3, #5
 8004c18:	2207      	movs	r2, #7
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	3301      	adds	r3, #1
 8004c1e:	0019      	movs	r1, r3
 8004c20:	4869      	ldr	r0, [pc, #420]	@ (8004dc8 <UART_SetConfig+0x2f4>)
 8004c22:	f7fb fa83 	bl	800012c <__udivsi3>
 8004c26:	0003      	movs	r3, r0
 8004c28:	61bb      	str	r3, [r7, #24]
        break;
 8004c2a:	e00f      	b.n	8004c4c <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c2c:	f7ff fd06 	bl	800463c <HAL_RCC_GetSysClockFreq>
 8004c30:	0003      	movs	r3, r0
 8004c32:	61bb      	str	r3, [r7, #24]
        break;
 8004c34:	e00a      	b.n	8004c4c <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c36:	2380      	movs	r3, #128	@ 0x80
 8004c38:	021b      	lsls	r3, r3, #8
 8004c3a:	61bb      	str	r3, [r7, #24]
        break;
 8004c3c:	e006      	b.n	8004c4c <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004c42:	231e      	movs	r3, #30
 8004c44:	18fb      	adds	r3, r7, r3
 8004c46:	2201      	movs	r2, #1
 8004c48:	701a      	strb	r2, [r3, #0]
        break;
 8004c4a:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c4c:	69bb      	ldr	r3, [r7, #24]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d100      	bne.n	8004c54 <UART_SetConfig+0x180>
 8004c52:	e097      	b.n	8004d84 <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004c58:	4b5c      	ldr	r3, [pc, #368]	@ (8004dcc <UART_SetConfig+0x2f8>)
 8004c5a:	0052      	lsls	r2, r2, #1
 8004c5c:	5ad3      	ldrh	r3, [r2, r3]
 8004c5e:	0019      	movs	r1, r3
 8004c60:	69b8      	ldr	r0, [r7, #24]
 8004c62:	f7fb fa63 	bl	800012c <__udivsi3>
 8004c66:	0003      	movs	r3, r0
 8004c68:	005a      	lsls	r2, r3, #1
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	085b      	lsrs	r3, r3, #1
 8004c70:	18d2      	adds	r2, r2, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	0019      	movs	r1, r3
 8004c78:	0010      	movs	r0, r2
 8004c7a:	f7fb fa57 	bl	800012c <__udivsi3>
 8004c7e:	0003      	movs	r3, r0
 8004c80:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	2b0f      	cmp	r3, #15
 8004c86:	d91c      	bls.n	8004cc2 <UART_SetConfig+0x1ee>
 8004c88:	693a      	ldr	r2, [r7, #16]
 8004c8a:	2380      	movs	r3, #128	@ 0x80
 8004c8c:	025b      	lsls	r3, r3, #9
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d217      	bcs.n	8004cc2 <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	b29a      	uxth	r2, r3
 8004c96:	200e      	movs	r0, #14
 8004c98:	183b      	adds	r3, r7, r0
 8004c9a:	210f      	movs	r1, #15
 8004c9c:	438a      	bics	r2, r1
 8004c9e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	085b      	lsrs	r3, r3, #1
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	2207      	movs	r2, #7
 8004ca8:	4013      	ands	r3, r2
 8004caa:	b299      	uxth	r1, r3
 8004cac:	183b      	adds	r3, r7, r0
 8004cae:	183a      	adds	r2, r7, r0
 8004cb0:	8812      	ldrh	r2, [r2, #0]
 8004cb2:	430a      	orrs	r2, r1
 8004cb4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	183a      	adds	r2, r7, r0
 8004cbc:	8812      	ldrh	r2, [r2, #0]
 8004cbe:	60da      	str	r2, [r3, #12]
 8004cc0:	e060      	b.n	8004d84 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8004cc2:	231e      	movs	r3, #30
 8004cc4:	18fb      	adds	r3, r7, r3
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	701a      	strb	r2, [r3, #0]
 8004cca:	e05b      	b.n	8004d84 <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004ccc:	231f      	movs	r3, #31
 8004cce:	18fb      	adds	r3, r7, r3
 8004cd0:	781b      	ldrb	r3, [r3, #0]
 8004cd2:	2b08      	cmp	r3, #8
 8004cd4:	d01f      	beq.n	8004d16 <UART_SetConfig+0x242>
 8004cd6:	dc22      	bgt.n	8004d1e <UART_SetConfig+0x24a>
 8004cd8:	2b04      	cmp	r3, #4
 8004cda:	d017      	beq.n	8004d0c <UART_SetConfig+0x238>
 8004cdc:	dc1f      	bgt.n	8004d1e <UART_SetConfig+0x24a>
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d002      	beq.n	8004ce8 <UART_SetConfig+0x214>
 8004ce2:	2b02      	cmp	r3, #2
 8004ce4:	d005      	beq.n	8004cf2 <UART_SetConfig+0x21e>
 8004ce6:	e01a      	b.n	8004d1e <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ce8:	f7ff fcf4 	bl	80046d4 <HAL_RCC_GetPCLK1Freq>
 8004cec:	0003      	movs	r3, r0
 8004cee:	61bb      	str	r3, [r7, #24]
        break;
 8004cf0:	e01c      	b.n	8004d2c <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8004cf2:	4b33      	ldr	r3, [pc, #204]	@ (8004dc0 <UART_SetConfig+0x2ec>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	095b      	lsrs	r3, r3, #5
 8004cf8:	2207      	movs	r2, #7
 8004cfa:	4013      	ands	r3, r2
 8004cfc:	3301      	adds	r3, #1
 8004cfe:	0019      	movs	r1, r3
 8004d00:	4831      	ldr	r0, [pc, #196]	@ (8004dc8 <UART_SetConfig+0x2f4>)
 8004d02:	f7fb fa13 	bl	800012c <__udivsi3>
 8004d06:	0003      	movs	r3, r0
 8004d08:	61bb      	str	r3, [r7, #24]
        break;
 8004d0a:	e00f      	b.n	8004d2c <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d0c:	f7ff fc96 	bl	800463c <HAL_RCC_GetSysClockFreq>
 8004d10:	0003      	movs	r3, r0
 8004d12:	61bb      	str	r3, [r7, #24]
        break;
 8004d14:	e00a      	b.n	8004d2c <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d16:	2380      	movs	r3, #128	@ 0x80
 8004d18:	021b      	lsls	r3, r3, #8
 8004d1a:	61bb      	str	r3, [r7, #24]
        break;
 8004d1c:	e006      	b.n	8004d2c <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004d22:	231e      	movs	r3, #30
 8004d24:	18fb      	adds	r3, r7, r3
 8004d26:	2201      	movs	r2, #1
 8004d28:	701a      	strb	r2, [r3, #0]
        break;
 8004d2a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8004d2c:	69bb      	ldr	r3, [r7, #24]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d028      	beq.n	8004d84 <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d36:	4b25      	ldr	r3, [pc, #148]	@ (8004dcc <UART_SetConfig+0x2f8>)
 8004d38:	0052      	lsls	r2, r2, #1
 8004d3a:	5ad3      	ldrh	r3, [r2, r3]
 8004d3c:	0019      	movs	r1, r3
 8004d3e:	69b8      	ldr	r0, [r7, #24]
 8004d40:	f7fb f9f4 	bl	800012c <__udivsi3>
 8004d44:	0003      	movs	r3, r0
 8004d46:	001a      	movs	r2, r3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	085b      	lsrs	r3, r3, #1
 8004d4e:	18d2      	adds	r2, r2, r3
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	0019      	movs	r1, r3
 8004d56:	0010      	movs	r0, r2
 8004d58:	f7fb f9e8 	bl	800012c <__udivsi3>
 8004d5c:	0003      	movs	r3, r0
 8004d5e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	2b0f      	cmp	r3, #15
 8004d64:	d90a      	bls.n	8004d7c <UART_SetConfig+0x2a8>
 8004d66:	693a      	ldr	r2, [r7, #16]
 8004d68:	2380      	movs	r3, #128	@ 0x80
 8004d6a:	025b      	lsls	r3, r3, #9
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d205      	bcs.n	8004d7c <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	b29a      	uxth	r2, r3
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	60da      	str	r2, [r3, #12]
 8004d7a:	e003      	b.n	8004d84 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8004d7c:	231e      	movs	r3, #30
 8004d7e:	18fb      	adds	r3, r7, r3
 8004d80:	2201      	movs	r2, #1
 8004d82:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	226a      	movs	r2, #106	@ 0x6a
 8004d88:	2101      	movs	r1, #1
 8004d8a:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2268      	movs	r2, #104	@ 0x68
 8004d90:	2101      	movs	r1, #1
 8004d92:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2200      	movs	r2, #0
 8004d98:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004da0:	231e      	movs	r3, #30
 8004da2:	18fb      	adds	r3, r7, r3
 8004da4:	781b      	ldrb	r3, [r3, #0]
}
 8004da6:	0018      	movs	r0, r3
 8004da8:	46bd      	mov	sp, r7
 8004daa:	b008      	add	sp, #32
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	46c0      	nop			@ (mov r8, r8)
 8004db0:	cfff69f3 	.word	0xcfff69f3
 8004db4:	ffffcfff 	.word	0xffffcfff
 8004db8:	11fff4ff 	.word	0x11fff4ff
 8004dbc:	40013800 	.word	0x40013800
 8004dc0:	40021000 	.word	0x40021000
 8004dc4:	40004400 	.word	0x40004400
 8004dc8:	02dc6c00 	.word	0x02dc6c00
 8004dcc:	08006cf8 	.word	0x08006cf8

08004dd0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b082      	sub	sp, #8
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ddc:	2208      	movs	r2, #8
 8004dde:	4013      	ands	r3, r2
 8004de0:	d00b      	beq.n	8004dfa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	4a4a      	ldr	r2, [pc, #296]	@ (8004f14 <UART_AdvFeatureConfig+0x144>)
 8004dea:	4013      	ands	r3, r2
 8004dec:	0019      	movs	r1, r3
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	430a      	orrs	r2, r1
 8004df8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dfe:	2201      	movs	r2, #1
 8004e00:	4013      	ands	r3, r2
 8004e02:	d00b      	beq.n	8004e1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	4a43      	ldr	r2, [pc, #268]	@ (8004f18 <UART_AdvFeatureConfig+0x148>)
 8004e0c:	4013      	ands	r3, r2
 8004e0e:	0019      	movs	r1, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	430a      	orrs	r2, r1
 8004e1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e20:	2202      	movs	r2, #2
 8004e22:	4013      	ands	r3, r2
 8004e24:	d00b      	beq.n	8004e3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	4a3b      	ldr	r2, [pc, #236]	@ (8004f1c <UART_AdvFeatureConfig+0x14c>)
 8004e2e:	4013      	ands	r3, r2
 8004e30:	0019      	movs	r1, r3
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	430a      	orrs	r2, r1
 8004e3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e42:	2204      	movs	r2, #4
 8004e44:	4013      	ands	r3, r2
 8004e46:	d00b      	beq.n	8004e60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	4a34      	ldr	r2, [pc, #208]	@ (8004f20 <UART_AdvFeatureConfig+0x150>)
 8004e50:	4013      	ands	r3, r2
 8004e52:	0019      	movs	r1, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	430a      	orrs	r2, r1
 8004e5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e64:	2210      	movs	r2, #16
 8004e66:	4013      	ands	r3, r2
 8004e68:	d00b      	beq.n	8004e82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	4a2c      	ldr	r2, [pc, #176]	@ (8004f24 <UART_AdvFeatureConfig+0x154>)
 8004e72:	4013      	ands	r3, r2
 8004e74:	0019      	movs	r1, r3
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	430a      	orrs	r2, r1
 8004e80:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e86:	2220      	movs	r2, #32
 8004e88:	4013      	ands	r3, r2
 8004e8a:	d00b      	beq.n	8004ea4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	4a25      	ldr	r2, [pc, #148]	@ (8004f28 <UART_AdvFeatureConfig+0x158>)
 8004e94:	4013      	ands	r3, r2
 8004e96:	0019      	movs	r1, r3
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	430a      	orrs	r2, r1
 8004ea2:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ea8:	2240      	movs	r2, #64	@ 0x40
 8004eaa:	4013      	ands	r3, r2
 8004eac:	d01d      	beq.n	8004eea <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	4a1d      	ldr	r2, [pc, #116]	@ (8004f2c <UART_AdvFeatureConfig+0x15c>)
 8004eb6:	4013      	ands	r3, r2
 8004eb8:	0019      	movs	r1, r3
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	430a      	orrs	r2, r1
 8004ec4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004eca:	2380      	movs	r3, #128	@ 0x80
 8004ecc:	035b      	lsls	r3, r3, #13
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	d10b      	bne.n	8004eea <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	4a15      	ldr	r2, [pc, #84]	@ (8004f30 <UART_AdvFeatureConfig+0x160>)
 8004eda:	4013      	ands	r3, r2
 8004edc:	0019      	movs	r1, r3
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	430a      	orrs	r2, r1
 8004ee8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eee:	2280      	movs	r2, #128	@ 0x80
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	d00b      	beq.n	8004f0c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	4a0e      	ldr	r2, [pc, #56]	@ (8004f34 <UART_AdvFeatureConfig+0x164>)
 8004efc:	4013      	ands	r3, r2
 8004efe:	0019      	movs	r1, r3
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	430a      	orrs	r2, r1
 8004f0a:	605a      	str	r2, [r3, #4]
  }
}
 8004f0c:	46c0      	nop			@ (mov r8, r8)
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	b002      	add	sp, #8
 8004f12:	bd80      	pop	{r7, pc}
 8004f14:	ffff7fff 	.word	0xffff7fff
 8004f18:	fffdffff 	.word	0xfffdffff
 8004f1c:	fffeffff 	.word	0xfffeffff
 8004f20:	fffbffff 	.word	0xfffbffff
 8004f24:	ffffefff 	.word	0xffffefff
 8004f28:	ffffdfff 	.word	0xffffdfff
 8004f2c:	ffefffff 	.word	0xffefffff
 8004f30:	ff9fffff 	.word	0xff9fffff
 8004f34:	fff7ffff 	.word	0xfff7ffff

08004f38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b092      	sub	sp, #72	@ 0x48
 8004f3c:	af02      	add	r7, sp, #8
 8004f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2290      	movs	r2, #144	@ 0x90
 8004f44:	2100      	movs	r1, #0
 8004f46:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f48:	f7fe f810 	bl	8002f6c <HAL_GetTick>
 8004f4c:	0003      	movs	r3, r0
 8004f4e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	2208      	movs	r2, #8
 8004f58:	4013      	ands	r3, r2
 8004f5a:	2b08      	cmp	r3, #8
 8004f5c:	d12d      	bne.n	8004fba <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f60:	2280      	movs	r2, #128	@ 0x80
 8004f62:	0391      	lsls	r1, r2, #14
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	4a47      	ldr	r2, [pc, #284]	@ (8005084 <UART_CheckIdleState+0x14c>)
 8004f68:	9200      	str	r2, [sp, #0]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f000 f88e 	bl	800508c <UART_WaitOnFlagUntilTimeout>
 8004f70:	1e03      	subs	r3, r0, #0
 8004f72:	d022      	beq.n	8004fba <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004f74:	f3ef 8310 	mrs	r3, PRIMASK
 8004f78:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004f7c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004f7e:	2301      	movs	r3, #1
 8004f80:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f84:	f383 8810 	msr	PRIMASK, r3
}
 8004f88:	46c0      	nop			@ (mov r8, r8)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	2180      	movs	r1, #128	@ 0x80
 8004f96:	438a      	bics	r2, r1
 8004f98:	601a      	str	r2, [r3, #0]
 8004f9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fa0:	f383 8810 	msr	PRIMASK, r3
}
 8004fa4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2288      	movs	r2, #136	@ 0x88
 8004faa:	2120      	movs	r1, #32
 8004fac:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2284      	movs	r2, #132	@ 0x84
 8004fb2:	2100      	movs	r1, #0
 8004fb4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fb6:	2303      	movs	r3, #3
 8004fb8:	e060      	b.n	800507c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	2204      	movs	r2, #4
 8004fc2:	4013      	ands	r3, r2
 8004fc4:	2b04      	cmp	r3, #4
 8004fc6:	d146      	bne.n	8005056 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fca:	2280      	movs	r2, #128	@ 0x80
 8004fcc:	03d1      	lsls	r1, r2, #15
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	4a2c      	ldr	r2, [pc, #176]	@ (8005084 <UART_CheckIdleState+0x14c>)
 8004fd2:	9200      	str	r2, [sp, #0]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	f000 f859 	bl	800508c <UART_WaitOnFlagUntilTimeout>
 8004fda:	1e03      	subs	r3, r0, #0
 8004fdc:	d03b      	beq.n	8005056 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004fde:	f3ef 8310 	mrs	r3, PRIMASK
 8004fe2:	60fb      	str	r3, [r7, #12]
  return(result);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004fe6:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fe8:	2301      	movs	r3, #1
 8004fea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	f383 8810 	msr	PRIMASK, r3
}
 8004ff2:	46c0      	nop			@ (mov r8, r8)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4922      	ldr	r1, [pc, #136]	@ (8005088 <UART_CheckIdleState+0x150>)
 8005000:	400a      	ands	r2, r1
 8005002:	601a      	str	r2, [r3, #0]
 8005004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005006:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	f383 8810 	msr	PRIMASK, r3
}
 800500e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8005010:	f3ef 8310 	mrs	r3, PRIMASK
 8005014:	61bb      	str	r3, [r7, #24]
  return(result);
 8005016:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005018:	633b      	str	r3, [r7, #48]	@ 0x30
 800501a:	2301      	movs	r3, #1
 800501c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800501e:	69fb      	ldr	r3, [r7, #28]
 8005020:	f383 8810 	msr	PRIMASK, r3
}
 8005024:	46c0      	nop			@ (mov r8, r8)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	689a      	ldr	r2, [r3, #8]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2101      	movs	r1, #1
 8005032:	438a      	bics	r2, r1
 8005034:	609a      	str	r2, [r3, #8]
 8005036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005038:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800503a:	6a3b      	ldr	r3, [r7, #32]
 800503c:	f383 8810 	msr	PRIMASK, r3
}
 8005040:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	228c      	movs	r2, #140	@ 0x8c
 8005046:	2120      	movs	r1, #32
 8005048:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2284      	movs	r2, #132	@ 0x84
 800504e:	2100      	movs	r1, #0
 8005050:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005052:	2303      	movs	r3, #3
 8005054:	e012      	b.n	800507c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2288      	movs	r2, #136	@ 0x88
 800505a:	2120      	movs	r1, #32
 800505c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	228c      	movs	r2, #140	@ 0x8c
 8005062:	2120      	movs	r1, #32
 8005064:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2200      	movs	r2, #0
 800506a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2284      	movs	r2, #132	@ 0x84
 8005076:	2100      	movs	r1, #0
 8005078:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800507a:	2300      	movs	r3, #0
}
 800507c:	0018      	movs	r0, r3
 800507e:	46bd      	mov	sp, r7
 8005080:	b010      	add	sp, #64	@ 0x40
 8005082:	bd80      	pop	{r7, pc}
 8005084:	01ffffff 	.word	0x01ffffff
 8005088:	fffffedf 	.word	0xfffffedf

0800508c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b084      	sub	sp, #16
 8005090:	af00      	add	r7, sp, #0
 8005092:	60f8      	str	r0, [r7, #12]
 8005094:	60b9      	str	r1, [r7, #8]
 8005096:	603b      	str	r3, [r7, #0]
 8005098:	1dfb      	adds	r3, r7, #7
 800509a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800509c:	e04b      	b.n	8005136 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800509e:	69bb      	ldr	r3, [r7, #24]
 80050a0:	3301      	adds	r3, #1
 80050a2:	d048      	beq.n	8005136 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050a4:	f7fd ff62 	bl	8002f6c <HAL_GetTick>
 80050a8:	0002      	movs	r2, r0
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	1ad3      	subs	r3, r2, r3
 80050ae:	69ba      	ldr	r2, [r7, #24]
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d302      	bcc.n	80050ba <UART_WaitOnFlagUntilTimeout+0x2e>
 80050b4:	69bb      	ldr	r3, [r7, #24]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d101      	bne.n	80050be <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80050ba:	2303      	movs	r3, #3
 80050bc:	e04b      	b.n	8005156 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	2204      	movs	r2, #4
 80050c6:	4013      	ands	r3, r2
 80050c8:	d035      	beq.n	8005136 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	69db      	ldr	r3, [r3, #28]
 80050d0:	2208      	movs	r2, #8
 80050d2:	4013      	ands	r3, r2
 80050d4:	2b08      	cmp	r3, #8
 80050d6:	d111      	bne.n	80050fc <UART_WaitOnFlagUntilTimeout+0x70>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	2208      	movs	r2, #8
 80050de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	0018      	movs	r0, r3
 80050e4:	f000 f83c 	bl	8005160 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2290      	movs	r2, #144	@ 0x90
 80050ec:	2108      	movs	r1, #8
 80050ee:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2284      	movs	r2, #132	@ 0x84
 80050f4:	2100      	movs	r1, #0
 80050f6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	e02c      	b.n	8005156 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	69da      	ldr	r2, [r3, #28]
 8005102:	2380      	movs	r3, #128	@ 0x80
 8005104:	011b      	lsls	r3, r3, #4
 8005106:	401a      	ands	r2, r3
 8005108:	2380      	movs	r3, #128	@ 0x80
 800510a:	011b      	lsls	r3, r3, #4
 800510c:	429a      	cmp	r2, r3
 800510e:	d112      	bne.n	8005136 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	2280      	movs	r2, #128	@ 0x80
 8005116:	0112      	lsls	r2, r2, #4
 8005118:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	0018      	movs	r0, r3
 800511e:	f000 f81f 	bl	8005160 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2290      	movs	r2, #144	@ 0x90
 8005126:	2120      	movs	r1, #32
 8005128:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2284      	movs	r2, #132	@ 0x84
 800512e:	2100      	movs	r1, #0
 8005130:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005132:	2303      	movs	r3, #3
 8005134:	e00f      	b.n	8005156 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	69db      	ldr	r3, [r3, #28]
 800513c:	68ba      	ldr	r2, [r7, #8]
 800513e:	4013      	ands	r3, r2
 8005140:	68ba      	ldr	r2, [r7, #8]
 8005142:	1ad3      	subs	r3, r2, r3
 8005144:	425a      	negs	r2, r3
 8005146:	4153      	adcs	r3, r2
 8005148:	b2db      	uxtb	r3, r3
 800514a:	001a      	movs	r2, r3
 800514c:	1dfb      	adds	r3, r7, #7
 800514e:	781b      	ldrb	r3, [r3, #0]
 8005150:	429a      	cmp	r2, r3
 8005152:	d0a4      	beq.n	800509e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005154:	2300      	movs	r3, #0
}
 8005156:	0018      	movs	r0, r3
 8005158:	46bd      	mov	sp, r7
 800515a:	b004      	add	sp, #16
 800515c:	bd80      	pop	{r7, pc}
	...

08005160 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b08e      	sub	sp, #56	@ 0x38
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8005168:	f3ef 8310 	mrs	r3, PRIMASK
 800516c:	617b      	str	r3, [r7, #20]
  return(result);
 800516e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005170:	637b      	str	r3, [r7, #52]	@ 0x34
 8005172:	2301      	movs	r3, #1
 8005174:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005176:	69bb      	ldr	r3, [r7, #24]
 8005178:	f383 8810 	msr	PRIMASK, r3
}
 800517c:	46c0      	nop			@ (mov r8, r8)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4926      	ldr	r1, [pc, #152]	@ (8005224 <UART_EndRxTransfer+0xc4>)
 800518a:	400a      	ands	r2, r1
 800518c:	601a      	str	r2, [r3, #0]
 800518e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005190:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	f383 8810 	msr	PRIMASK, r3
}
 8005198:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800519a:	f3ef 8310 	mrs	r3, PRIMASK
 800519e:	623b      	str	r3, [r7, #32]
  return(result);
 80051a0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80051a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80051a4:	2301      	movs	r3, #1
 80051a6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051aa:	f383 8810 	msr	PRIMASK, r3
}
 80051ae:	46c0      	nop			@ (mov r8, r8)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	689a      	ldr	r2, [r3, #8]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	491b      	ldr	r1, [pc, #108]	@ (8005228 <UART_EndRxTransfer+0xc8>)
 80051bc:	400a      	ands	r2, r1
 80051be:	609a      	str	r2, [r3, #8]
 80051c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051c6:	f383 8810 	msr	PRIMASK, r3
}
 80051ca:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d118      	bne.n	8005206 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80051d4:	f3ef 8310 	mrs	r3, PRIMASK
 80051d8:	60bb      	str	r3, [r7, #8]
  return(result);
 80051da:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051de:	2301      	movs	r3, #1
 80051e0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	f383 8810 	msr	PRIMASK, r3
}
 80051e8:	46c0      	nop			@ (mov r8, r8)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	2110      	movs	r1, #16
 80051f6:	438a      	bics	r2, r1
 80051f8:	601a      	str	r2, [r3, #0]
 80051fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	f383 8810 	msr	PRIMASK, r3
}
 8005204:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	228c      	movs	r2, #140	@ 0x8c
 800520a:	2120      	movs	r1, #32
 800520c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2200      	movs	r2, #0
 8005218:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800521a:	46c0      	nop			@ (mov r8, r8)
 800521c:	46bd      	mov	sp, r7
 800521e:	b00e      	add	sp, #56	@ 0x38
 8005220:	bd80      	pop	{r7, pc}
 8005222:	46c0      	nop			@ (mov r8, r8)
 8005224:	fffffedf 	.word	0xfffffedf
 8005228:	effffffe 	.word	0xeffffffe

0800522c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b084      	sub	sp, #16
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2284      	movs	r2, #132	@ 0x84
 8005238:	5c9b      	ldrb	r3, [r3, r2]
 800523a:	2b01      	cmp	r3, #1
 800523c:	d101      	bne.n	8005242 <HAL_UARTEx_DisableFifoMode+0x16>
 800523e:	2302      	movs	r3, #2
 8005240:	e027      	b.n	8005292 <HAL_UARTEx_DisableFifoMode+0x66>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2284      	movs	r2, #132	@ 0x84
 8005246:	2101      	movs	r1, #1
 8005248:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2288      	movs	r2, #136	@ 0x88
 800524e:	2124      	movs	r1, #36	@ 0x24
 8005250:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	2101      	movs	r1, #1
 8005266:	438a      	bics	r2, r1
 8005268:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	4a0b      	ldr	r2, [pc, #44]	@ (800529c <HAL_UARTEx_DisableFifoMode+0x70>)
 800526e:	4013      	ands	r3, r2
 8005270:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	68fa      	ldr	r2, [r7, #12]
 800527e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2288      	movs	r2, #136	@ 0x88
 8005284:	2120      	movs	r1, #32
 8005286:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2284      	movs	r2, #132	@ 0x84
 800528c:	2100      	movs	r1, #0
 800528e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005290:	2300      	movs	r3, #0
}
 8005292:	0018      	movs	r0, r3
 8005294:	46bd      	mov	sp, r7
 8005296:	b004      	add	sp, #16
 8005298:	bd80      	pop	{r7, pc}
 800529a:	46c0      	nop			@ (mov r8, r8)
 800529c:	dfffffff 	.word	0xdfffffff

080052a0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b084      	sub	sp, #16
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
 80052a8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2284      	movs	r2, #132	@ 0x84
 80052ae:	5c9b      	ldrb	r3, [r3, r2]
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d101      	bne.n	80052b8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80052b4:	2302      	movs	r3, #2
 80052b6:	e02e      	b.n	8005316 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2284      	movs	r2, #132	@ 0x84
 80052bc:	2101      	movs	r1, #1
 80052be:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2288      	movs	r2, #136	@ 0x88
 80052c4:	2124      	movs	r1, #36	@ 0x24
 80052c6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2101      	movs	r1, #1
 80052dc:	438a      	bics	r2, r1
 80052de:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	00db      	lsls	r3, r3, #3
 80052e8:	08d9      	lsrs	r1, r3, #3
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	683a      	ldr	r2, [r7, #0]
 80052f0:	430a      	orrs	r2, r1
 80052f2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	0018      	movs	r0, r3
 80052f8:	f000 f854 	bl	80053a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2288      	movs	r2, #136	@ 0x88
 8005308:	2120      	movs	r1, #32
 800530a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2284      	movs	r2, #132	@ 0x84
 8005310:	2100      	movs	r1, #0
 8005312:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005314:	2300      	movs	r3, #0
}
 8005316:	0018      	movs	r0, r3
 8005318:	46bd      	mov	sp, r7
 800531a:	b004      	add	sp, #16
 800531c:	bd80      	pop	{r7, pc}
	...

08005320 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b084      	sub	sp, #16
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
 8005328:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2284      	movs	r2, #132	@ 0x84
 800532e:	5c9b      	ldrb	r3, [r3, r2]
 8005330:	2b01      	cmp	r3, #1
 8005332:	d101      	bne.n	8005338 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005334:	2302      	movs	r3, #2
 8005336:	e02f      	b.n	8005398 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2284      	movs	r2, #132	@ 0x84
 800533c:	2101      	movs	r1, #1
 800533e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2288      	movs	r2, #136	@ 0x88
 8005344:	2124      	movs	r1, #36	@ 0x24
 8005346:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	2101      	movs	r1, #1
 800535c:	438a      	bics	r2, r1
 800535e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	4a0e      	ldr	r2, [pc, #56]	@ (80053a0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8005368:	4013      	ands	r3, r2
 800536a:	0019      	movs	r1, r3
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	683a      	ldr	r2, [r7, #0]
 8005372:	430a      	orrs	r2, r1
 8005374:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	0018      	movs	r0, r3
 800537a:	f000 f813 	bl	80053a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2288      	movs	r2, #136	@ 0x88
 800538a:	2120      	movs	r1, #32
 800538c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2284      	movs	r2, #132	@ 0x84
 8005392:	2100      	movs	r1, #0
 8005394:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005396:	2300      	movs	r3, #0
}
 8005398:	0018      	movs	r0, r3
 800539a:	46bd      	mov	sp, r7
 800539c:	b004      	add	sp, #16
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	f1ffffff 	.word	0xf1ffffff

080053a4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80053a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053a6:	b085      	sub	sp, #20
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d108      	bne.n	80053c6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	226a      	movs	r2, #106	@ 0x6a
 80053b8:	2101      	movs	r1, #1
 80053ba:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2268      	movs	r2, #104	@ 0x68
 80053c0:	2101      	movs	r1, #1
 80053c2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80053c4:	e043      	b.n	800544e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80053c6:	260f      	movs	r6, #15
 80053c8:	19bb      	adds	r3, r7, r6
 80053ca:	2208      	movs	r2, #8
 80053cc:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80053ce:	200e      	movs	r0, #14
 80053d0:	183b      	adds	r3, r7, r0
 80053d2:	2208      	movs	r2, #8
 80053d4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	0e5b      	lsrs	r3, r3, #25
 80053de:	b2da      	uxtb	r2, r3
 80053e0:	240d      	movs	r4, #13
 80053e2:	193b      	adds	r3, r7, r4
 80053e4:	2107      	movs	r1, #7
 80053e6:	400a      	ands	r2, r1
 80053e8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	0f5b      	lsrs	r3, r3, #29
 80053f2:	b2da      	uxtb	r2, r3
 80053f4:	250c      	movs	r5, #12
 80053f6:	197b      	adds	r3, r7, r5
 80053f8:	2107      	movs	r1, #7
 80053fa:	400a      	ands	r2, r1
 80053fc:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80053fe:	183b      	adds	r3, r7, r0
 8005400:	781b      	ldrb	r3, [r3, #0]
 8005402:	197a      	adds	r2, r7, r5
 8005404:	7812      	ldrb	r2, [r2, #0]
 8005406:	4914      	ldr	r1, [pc, #80]	@ (8005458 <UARTEx_SetNbDataToProcess+0xb4>)
 8005408:	5c8a      	ldrb	r2, [r1, r2]
 800540a:	435a      	muls	r2, r3
 800540c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800540e:	197b      	adds	r3, r7, r5
 8005410:	781b      	ldrb	r3, [r3, #0]
 8005412:	4a12      	ldr	r2, [pc, #72]	@ (800545c <UARTEx_SetNbDataToProcess+0xb8>)
 8005414:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005416:	0019      	movs	r1, r3
 8005418:	f7fa ff12 	bl	8000240 <__divsi3>
 800541c:	0003      	movs	r3, r0
 800541e:	b299      	uxth	r1, r3
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	226a      	movs	r2, #106	@ 0x6a
 8005424:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005426:	19bb      	adds	r3, r7, r6
 8005428:	781b      	ldrb	r3, [r3, #0]
 800542a:	193a      	adds	r2, r7, r4
 800542c:	7812      	ldrb	r2, [r2, #0]
 800542e:	490a      	ldr	r1, [pc, #40]	@ (8005458 <UARTEx_SetNbDataToProcess+0xb4>)
 8005430:	5c8a      	ldrb	r2, [r1, r2]
 8005432:	435a      	muls	r2, r3
 8005434:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8005436:	193b      	adds	r3, r7, r4
 8005438:	781b      	ldrb	r3, [r3, #0]
 800543a:	4a08      	ldr	r2, [pc, #32]	@ (800545c <UARTEx_SetNbDataToProcess+0xb8>)
 800543c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800543e:	0019      	movs	r1, r3
 8005440:	f7fa fefe 	bl	8000240 <__divsi3>
 8005444:	0003      	movs	r3, r0
 8005446:	b299      	uxth	r1, r3
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2268      	movs	r2, #104	@ 0x68
 800544c:	5299      	strh	r1, [r3, r2]
}
 800544e:	46c0      	nop			@ (mov r8, r8)
 8005450:	46bd      	mov	sp, r7
 8005452:	b005      	add	sp, #20
 8005454:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005456:	46c0      	nop			@ (mov r8, r8)
 8005458:	08006d10 	.word	0x08006d10
 800545c:	08006d18 	.word	0x08006d18

08005460 <siprintf>:
 8005460:	b40e      	push	{r1, r2, r3}
 8005462:	b500      	push	{lr}
 8005464:	490b      	ldr	r1, [pc, #44]	@ (8005494 <siprintf+0x34>)
 8005466:	b09c      	sub	sp, #112	@ 0x70
 8005468:	ab1d      	add	r3, sp, #116	@ 0x74
 800546a:	9002      	str	r0, [sp, #8]
 800546c:	9006      	str	r0, [sp, #24]
 800546e:	9107      	str	r1, [sp, #28]
 8005470:	9104      	str	r1, [sp, #16]
 8005472:	4809      	ldr	r0, [pc, #36]	@ (8005498 <siprintf+0x38>)
 8005474:	4909      	ldr	r1, [pc, #36]	@ (800549c <siprintf+0x3c>)
 8005476:	cb04      	ldmia	r3!, {r2}
 8005478:	9105      	str	r1, [sp, #20]
 800547a:	6800      	ldr	r0, [r0, #0]
 800547c:	a902      	add	r1, sp, #8
 800547e:	9301      	str	r3, [sp, #4]
 8005480:	f000 f99e 	bl	80057c0 <_svfiprintf_r>
 8005484:	2200      	movs	r2, #0
 8005486:	9b02      	ldr	r3, [sp, #8]
 8005488:	701a      	strb	r2, [r3, #0]
 800548a:	b01c      	add	sp, #112	@ 0x70
 800548c:	bc08      	pop	{r3}
 800548e:	b003      	add	sp, #12
 8005490:	4718      	bx	r3
 8005492:	46c0      	nop			@ (mov r8, r8)
 8005494:	7fffffff 	.word	0x7fffffff
 8005498:	2000000c 	.word	0x2000000c
 800549c:	ffff0208 	.word	0xffff0208

080054a0 <memset>:
 80054a0:	0003      	movs	r3, r0
 80054a2:	1882      	adds	r2, r0, r2
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d100      	bne.n	80054aa <memset+0xa>
 80054a8:	4770      	bx	lr
 80054aa:	7019      	strb	r1, [r3, #0]
 80054ac:	3301      	adds	r3, #1
 80054ae:	e7f9      	b.n	80054a4 <memset+0x4>

080054b0 <__errno>:
 80054b0:	4b01      	ldr	r3, [pc, #4]	@ (80054b8 <__errno+0x8>)
 80054b2:	6818      	ldr	r0, [r3, #0]
 80054b4:	4770      	bx	lr
 80054b6:	46c0      	nop			@ (mov r8, r8)
 80054b8:	2000000c 	.word	0x2000000c

080054bc <__libc_init_array>:
 80054bc:	b570      	push	{r4, r5, r6, lr}
 80054be:	2600      	movs	r6, #0
 80054c0:	4c0c      	ldr	r4, [pc, #48]	@ (80054f4 <__libc_init_array+0x38>)
 80054c2:	4d0d      	ldr	r5, [pc, #52]	@ (80054f8 <__libc_init_array+0x3c>)
 80054c4:	1b64      	subs	r4, r4, r5
 80054c6:	10a4      	asrs	r4, r4, #2
 80054c8:	42a6      	cmp	r6, r4
 80054ca:	d109      	bne.n	80054e0 <__libc_init_array+0x24>
 80054cc:	2600      	movs	r6, #0
 80054ce:	f001 fb8d 	bl	8006bec <_init>
 80054d2:	4c0a      	ldr	r4, [pc, #40]	@ (80054fc <__libc_init_array+0x40>)
 80054d4:	4d0a      	ldr	r5, [pc, #40]	@ (8005500 <__libc_init_array+0x44>)
 80054d6:	1b64      	subs	r4, r4, r5
 80054d8:	10a4      	asrs	r4, r4, #2
 80054da:	42a6      	cmp	r6, r4
 80054dc:	d105      	bne.n	80054ea <__libc_init_array+0x2e>
 80054de:	bd70      	pop	{r4, r5, r6, pc}
 80054e0:	00b3      	lsls	r3, r6, #2
 80054e2:	58eb      	ldr	r3, [r5, r3]
 80054e4:	4798      	blx	r3
 80054e6:	3601      	adds	r6, #1
 80054e8:	e7ee      	b.n	80054c8 <__libc_init_array+0xc>
 80054ea:	00b3      	lsls	r3, r6, #2
 80054ec:	58eb      	ldr	r3, [r5, r3]
 80054ee:	4798      	blx	r3
 80054f0:	3601      	adds	r6, #1
 80054f2:	e7f2      	b.n	80054da <__libc_init_array+0x1e>
 80054f4:	08006d88 	.word	0x08006d88
 80054f8:	08006d88 	.word	0x08006d88
 80054fc:	08006d8c 	.word	0x08006d8c
 8005500:	08006d88 	.word	0x08006d88

08005504 <__retarget_lock_acquire_recursive>:
 8005504:	4770      	bx	lr

08005506 <__retarget_lock_release_recursive>:
 8005506:	4770      	bx	lr

08005508 <_free_r>:
 8005508:	b570      	push	{r4, r5, r6, lr}
 800550a:	0005      	movs	r5, r0
 800550c:	1e0c      	subs	r4, r1, #0
 800550e:	d010      	beq.n	8005532 <_free_r+0x2a>
 8005510:	3c04      	subs	r4, #4
 8005512:	6823      	ldr	r3, [r4, #0]
 8005514:	2b00      	cmp	r3, #0
 8005516:	da00      	bge.n	800551a <_free_r+0x12>
 8005518:	18e4      	adds	r4, r4, r3
 800551a:	0028      	movs	r0, r5
 800551c:	f000 f8e0 	bl	80056e0 <__malloc_lock>
 8005520:	4a1d      	ldr	r2, [pc, #116]	@ (8005598 <_free_r+0x90>)
 8005522:	6813      	ldr	r3, [r2, #0]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d105      	bne.n	8005534 <_free_r+0x2c>
 8005528:	6063      	str	r3, [r4, #4]
 800552a:	6014      	str	r4, [r2, #0]
 800552c:	0028      	movs	r0, r5
 800552e:	f000 f8df 	bl	80056f0 <__malloc_unlock>
 8005532:	bd70      	pop	{r4, r5, r6, pc}
 8005534:	42a3      	cmp	r3, r4
 8005536:	d908      	bls.n	800554a <_free_r+0x42>
 8005538:	6820      	ldr	r0, [r4, #0]
 800553a:	1821      	adds	r1, r4, r0
 800553c:	428b      	cmp	r3, r1
 800553e:	d1f3      	bne.n	8005528 <_free_r+0x20>
 8005540:	6819      	ldr	r1, [r3, #0]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	1809      	adds	r1, r1, r0
 8005546:	6021      	str	r1, [r4, #0]
 8005548:	e7ee      	b.n	8005528 <_free_r+0x20>
 800554a:	001a      	movs	r2, r3
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d001      	beq.n	8005556 <_free_r+0x4e>
 8005552:	42a3      	cmp	r3, r4
 8005554:	d9f9      	bls.n	800554a <_free_r+0x42>
 8005556:	6811      	ldr	r1, [r2, #0]
 8005558:	1850      	adds	r0, r2, r1
 800555a:	42a0      	cmp	r0, r4
 800555c:	d10b      	bne.n	8005576 <_free_r+0x6e>
 800555e:	6820      	ldr	r0, [r4, #0]
 8005560:	1809      	adds	r1, r1, r0
 8005562:	1850      	adds	r0, r2, r1
 8005564:	6011      	str	r1, [r2, #0]
 8005566:	4283      	cmp	r3, r0
 8005568:	d1e0      	bne.n	800552c <_free_r+0x24>
 800556a:	6818      	ldr	r0, [r3, #0]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	1841      	adds	r1, r0, r1
 8005570:	6011      	str	r1, [r2, #0]
 8005572:	6053      	str	r3, [r2, #4]
 8005574:	e7da      	b.n	800552c <_free_r+0x24>
 8005576:	42a0      	cmp	r0, r4
 8005578:	d902      	bls.n	8005580 <_free_r+0x78>
 800557a:	230c      	movs	r3, #12
 800557c:	602b      	str	r3, [r5, #0]
 800557e:	e7d5      	b.n	800552c <_free_r+0x24>
 8005580:	6820      	ldr	r0, [r4, #0]
 8005582:	1821      	adds	r1, r4, r0
 8005584:	428b      	cmp	r3, r1
 8005586:	d103      	bne.n	8005590 <_free_r+0x88>
 8005588:	6819      	ldr	r1, [r3, #0]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	1809      	adds	r1, r1, r0
 800558e:	6021      	str	r1, [r4, #0]
 8005590:	6063      	str	r3, [r4, #4]
 8005592:	6054      	str	r4, [r2, #4]
 8005594:	e7ca      	b.n	800552c <_free_r+0x24>
 8005596:	46c0      	nop			@ (mov r8, r8)
 8005598:	200002dc 	.word	0x200002dc

0800559c <sbrk_aligned>:
 800559c:	b570      	push	{r4, r5, r6, lr}
 800559e:	4e0f      	ldr	r6, [pc, #60]	@ (80055dc <sbrk_aligned+0x40>)
 80055a0:	000d      	movs	r5, r1
 80055a2:	6831      	ldr	r1, [r6, #0]
 80055a4:	0004      	movs	r4, r0
 80055a6:	2900      	cmp	r1, #0
 80055a8:	d102      	bne.n	80055b0 <sbrk_aligned+0x14>
 80055aa:	f000 fb99 	bl	8005ce0 <_sbrk_r>
 80055ae:	6030      	str	r0, [r6, #0]
 80055b0:	0029      	movs	r1, r5
 80055b2:	0020      	movs	r0, r4
 80055b4:	f000 fb94 	bl	8005ce0 <_sbrk_r>
 80055b8:	1c43      	adds	r3, r0, #1
 80055ba:	d103      	bne.n	80055c4 <sbrk_aligned+0x28>
 80055bc:	2501      	movs	r5, #1
 80055be:	426d      	negs	r5, r5
 80055c0:	0028      	movs	r0, r5
 80055c2:	bd70      	pop	{r4, r5, r6, pc}
 80055c4:	2303      	movs	r3, #3
 80055c6:	1cc5      	adds	r5, r0, #3
 80055c8:	439d      	bics	r5, r3
 80055ca:	42a8      	cmp	r0, r5
 80055cc:	d0f8      	beq.n	80055c0 <sbrk_aligned+0x24>
 80055ce:	1a29      	subs	r1, r5, r0
 80055d0:	0020      	movs	r0, r4
 80055d2:	f000 fb85 	bl	8005ce0 <_sbrk_r>
 80055d6:	3001      	adds	r0, #1
 80055d8:	d1f2      	bne.n	80055c0 <sbrk_aligned+0x24>
 80055da:	e7ef      	b.n	80055bc <sbrk_aligned+0x20>
 80055dc:	200002d8 	.word	0x200002d8

080055e0 <_malloc_r>:
 80055e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80055e2:	2203      	movs	r2, #3
 80055e4:	1ccb      	adds	r3, r1, #3
 80055e6:	4393      	bics	r3, r2
 80055e8:	3308      	adds	r3, #8
 80055ea:	0005      	movs	r5, r0
 80055ec:	001f      	movs	r7, r3
 80055ee:	2b0c      	cmp	r3, #12
 80055f0:	d234      	bcs.n	800565c <_malloc_r+0x7c>
 80055f2:	270c      	movs	r7, #12
 80055f4:	42b9      	cmp	r1, r7
 80055f6:	d833      	bhi.n	8005660 <_malloc_r+0x80>
 80055f8:	0028      	movs	r0, r5
 80055fa:	f000 f871 	bl	80056e0 <__malloc_lock>
 80055fe:	4e37      	ldr	r6, [pc, #220]	@ (80056dc <_malloc_r+0xfc>)
 8005600:	6833      	ldr	r3, [r6, #0]
 8005602:	001c      	movs	r4, r3
 8005604:	2c00      	cmp	r4, #0
 8005606:	d12f      	bne.n	8005668 <_malloc_r+0x88>
 8005608:	0039      	movs	r1, r7
 800560a:	0028      	movs	r0, r5
 800560c:	f7ff ffc6 	bl	800559c <sbrk_aligned>
 8005610:	0004      	movs	r4, r0
 8005612:	1c43      	adds	r3, r0, #1
 8005614:	d15f      	bne.n	80056d6 <_malloc_r+0xf6>
 8005616:	6834      	ldr	r4, [r6, #0]
 8005618:	9400      	str	r4, [sp, #0]
 800561a:	9b00      	ldr	r3, [sp, #0]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d14a      	bne.n	80056b6 <_malloc_r+0xd6>
 8005620:	2c00      	cmp	r4, #0
 8005622:	d052      	beq.n	80056ca <_malloc_r+0xea>
 8005624:	6823      	ldr	r3, [r4, #0]
 8005626:	0028      	movs	r0, r5
 8005628:	18e3      	adds	r3, r4, r3
 800562a:	9900      	ldr	r1, [sp, #0]
 800562c:	9301      	str	r3, [sp, #4]
 800562e:	f000 fb57 	bl	8005ce0 <_sbrk_r>
 8005632:	9b01      	ldr	r3, [sp, #4]
 8005634:	4283      	cmp	r3, r0
 8005636:	d148      	bne.n	80056ca <_malloc_r+0xea>
 8005638:	6823      	ldr	r3, [r4, #0]
 800563a:	0028      	movs	r0, r5
 800563c:	1aff      	subs	r7, r7, r3
 800563e:	0039      	movs	r1, r7
 8005640:	f7ff ffac 	bl	800559c <sbrk_aligned>
 8005644:	3001      	adds	r0, #1
 8005646:	d040      	beq.n	80056ca <_malloc_r+0xea>
 8005648:	6823      	ldr	r3, [r4, #0]
 800564a:	19db      	adds	r3, r3, r7
 800564c:	6023      	str	r3, [r4, #0]
 800564e:	6833      	ldr	r3, [r6, #0]
 8005650:	685a      	ldr	r2, [r3, #4]
 8005652:	2a00      	cmp	r2, #0
 8005654:	d133      	bne.n	80056be <_malloc_r+0xde>
 8005656:	9b00      	ldr	r3, [sp, #0]
 8005658:	6033      	str	r3, [r6, #0]
 800565a:	e019      	b.n	8005690 <_malloc_r+0xb0>
 800565c:	2b00      	cmp	r3, #0
 800565e:	dac9      	bge.n	80055f4 <_malloc_r+0x14>
 8005660:	230c      	movs	r3, #12
 8005662:	602b      	str	r3, [r5, #0]
 8005664:	2000      	movs	r0, #0
 8005666:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005668:	6821      	ldr	r1, [r4, #0]
 800566a:	1bc9      	subs	r1, r1, r7
 800566c:	d420      	bmi.n	80056b0 <_malloc_r+0xd0>
 800566e:	290b      	cmp	r1, #11
 8005670:	d90a      	bls.n	8005688 <_malloc_r+0xa8>
 8005672:	19e2      	adds	r2, r4, r7
 8005674:	6027      	str	r7, [r4, #0]
 8005676:	42a3      	cmp	r3, r4
 8005678:	d104      	bne.n	8005684 <_malloc_r+0xa4>
 800567a:	6032      	str	r2, [r6, #0]
 800567c:	6863      	ldr	r3, [r4, #4]
 800567e:	6011      	str	r1, [r2, #0]
 8005680:	6053      	str	r3, [r2, #4]
 8005682:	e005      	b.n	8005690 <_malloc_r+0xb0>
 8005684:	605a      	str	r2, [r3, #4]
 8005686:	e7f9      	b.n	800567c <_malloc_r+0x9c>
 8005688:	6862      	ldr	r2, [r4, #4]
 800568a:	42a3      	cmp	r3, r4
 800568c:	d10e      	bne.n	80056ac <_malloc_r+0xcc>
 800568e:	6032      	str	r2, [r6, #0]
 8005690:	0028      	movs	r0, r5
 8005692:	f000 f82d 	bl	80056f0 <__malloc_unlock>
 8005696:	0020      	movs	r0, r4
 8005698:	2207      	movs	r2, #7
 800569a:	300b      	adds	r0, #11
 800569c:	1d23      	adds	r3, r4, #4
 800569e:	4390      	bics	r0, r2
 80056a0:	1ac2      	subs	r2, r0, r3
 80056a2:	4298      	cmp	r0, r3
 80056a4:	d0df      	beq.n	8005666 <_malloc_r+0x86>
 80056a6:	1a1b      	subs	r3, r3, r0
 80056a8:	50a3      	str	r3, [r4, r2]
 80056aa:	e7dc      	b.n	8005666 <_malloc_r+0x86>
 80056ac:	605a      	str	r2, [r3, #4]
 80056ae:	e7ef      	b.n	8005690 <_malloc_r+0xb0>
 80056b0:	0023      	movs	r3, r4
 80056b2:	6864      	ldr	r4, [r4, #4]
 80056b4:	e7a6      	b.n	8005604 <_malloc_r+0x24>
 80056b6:	9c00      	ldr	r4, [sp, #0]
 80056b8:	6863      	ldr	r3, [r4, #4]
 80056ba:	9300      	str	r3, [sp, #0]
 80056bc:	e7ad      	b.n	800561a <_malloc_r+0x3a>
 80056be:	001a      	movs	r2, r3
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	42a3      	cmp	r3, r4
 80056c4:	d1fb      	bne.n	80056be <_malloc_r+0xde>
 80056c6:	2300      	movs	r3, #0
 80056c8:	e7da      	b.n	8005680 <_malloc_r+0xa0>
 80056ca:	230c      	movs	r3, #12
 80056cc:	0028      	movs	r0, r5
 80056ce:	602b      	str	r3, [r5, #0]
 80056d0:	f000 f80e 	bl	80056f0 <__malloc_unlock>
 80056d4:	e7c6      	b.n	8005664 <_malloc_r+0x84>
 80056d6:	6007      	str	r7, [r0, #0]
 80056d8:	e7da      	b.n	8005690 <_malloc_r+0xb0>
 80056da:	46c0      	nop			@ (mov r8, r8)
 80056dc:	200002dc 	.word	0x200002dc

080056e0 <__malloc_lock>:
 80056e0:	b510      	push	{r4, lr}
 80056e2:	4802      	ldr	r0, [pc, #8]	@ (80056ec <__malloc_lock+0xc>)
 80056e4:	f7ff ff0e 	bl	8005504 <__retarget_lock_acquire_recursive>
 80056e8:	bd10      	pop	{r4, pc}
 80056ea:	46c0      	nop			@ (mov r8, r8)
 80056ec:	200002d4 	.word	0x200002d4

080056f0 <__malloc_unlock>:
 80056f0:	b510      	push	{r4, lr}
 80056f2:	4802      	ldr	r0, [pc, #8]	@ (80056fc <__malloc_unlock+0xc>)
 80056f4:	f7ff ff07 	bl	8005506 <__retarget_lock_release_recursive>
 80056f8:	bd10      	pop	{r4, pc}
 80056fa:	46c0      	nop			@ (mov r8, r8)
 80056fc:	200002d4 	.word	0x200002d4

08005700 <__ssputs_r>:
 8005700:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005702:	688e      	ldr	r6, [r1, #8]
 8005704:	b085      	sub	sp, #20
 8005706:	001f      	movs	r7, r3
 8005708:	000c      	movs	r4, r1
 800570a:	680b      	ldr	r3, [r1, #0]
 800570c:	9002      	str	r0, [sp, #8]
 800570e:	9203      	str	r2, [sp, #12]
 8005710:	42be      	cmp	r6, r7
 8005712:	d830      	bhi.n	8005776 <__ssputs_r+0x76>
 8005714:	210c      	movs	r1, #12
 8005716:	5e62      	ldrsh	r2, [r4, r1]
 8005718:	2190      	movs	r1, #144	@ 0x90
 800571a:	00c9      	lsls	r1, r1, #3
 800571c:	420a      	tst	r2, r1
 800571e:	d028      	beq.n	8005772 <__ssputs_r+0x72>
 8005720:	2003      	movs	r0, #3
 8005722:	6921      	ldr	r1, [r4, #16]
 8005724:	1a5b      	subs	r3, r3, r1
 8005726:	9301      	str	r3, [sp, #4]
 8005728:	6963      	ldr	r3, [r4, #20]
 800572a:	4343      	muls	r3, r0
 800572c:	9801      	ldr	r0, [sp, #4]
 800572e:	0fdd      	lsrs	r5, r3, #31
 8005730:	18ed      	adds	r5, r5, r3
 8005732:	1c7b      	adds	r3, r7, #1
 8005734:	181b      	adds	r3, r3, r0
 8005736:	106d      	asrs	r5, r5, #1
 8005738:	42ab      	cmp	r3, r5
 800573a:	d900      	bls.n	800573e <__ssputs_r+0x3e>
 800573c:	001d      	movs	r5, r3
 800573e:	0552      	lsls	r2, r2, #21
 8005740:	d528      	bpl.n	8005794 <__ssputs_r+0x94>
 8005742:	0029      	movs	r1, r5
 8005744:	9802      	ldr	r0, [sp, #8]
 8005746:	f7ff ff4b 	bl	80055e0 <_malloc_r>
 800574a:	1e06      	subs	r6, r0, #0
 800574c:	d02c      	beq.n	80057a8 <__ssputs_r+0xa8>
 800574e:	9a01      	ldr	r2, [sp, #4]
 8005750:	6921      	ldr	r1, [r4, #16]
 8005752:	f000 fae2 	bl	8005d1a <memcpy>
 8005756:	89a2      	ldrh	r2, [r4, #12]
 8005758:	4b18      	ldr	r3, [pc, #96]	@ (80057bc <__ssputs_r+0xbc>)
 800575a:	401a      	ands	r2, r3
 800575c:	2380      	movs	r3, #128	@ 0x80
 800575e:	4313      	orrs	r3, r2
 8005760:	81a3      	strh	r3, [r4, #12]
 8005762:	9b01      	ldr	r3, [sp, #4]
 8005764:	6126      	str	r6, [r4, #16]
 8005766:	18f6      	adds	r6, r6, r3
 8005768:	6026      	str	r6, [r4, #0]
 800576a:	003e      	movs	r6, r7
 800576c:	6165      	str	r5, [r4, #20]
 800576e:	1aed      	subs	r5, r5, r3
 8005770:	60a5      	str	r5, [r4, #8]
 8005772:	42be      	cmp	r6, r7
 8005774:	d900      	bls.n	8005778 <__ssputs_r+0x78>
 8005776:	003e      	movs	r6, r7
 8005778:	0032      	movs	r2, r6
 800577a:	9903      	ldr	r1, [sp, #12]
 800577c:	6820      	ldr	r0, [r4, #0]
 800577e:	f000 fa9b 	bl	8005cb8 <memmove>
 8005782:	2000      	movs	r0, #0
 8005784:	68a3      	ldr	r3, [r4, #8]
 8005786:	1b9b      	subs	r3, r3, r6
 8005788:	60a3      	str	r3, [r4, #8]
 800578a:	6823      	ldr	r3, [r4, #0]
 800578c:	199b      	adds	r3, r3, r6
 800578e:	6023      	str	r3, [r4, #0]
 8005790:	b005      	add	sp, #20
 8005792:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005794:	002a      	movs	r2, r5
 8005796:	9802      	ldr	r0, [sp, #8]
 8005798:	f000 fac8 	bl	8005d2c <_realloc_r>
 800579c:	1e06      	subs	r6, r0, #0
 800579e:	d1e0      	bne.n	8005762 <__ssputs_r+0x62>
 80057a0:	6921      	ldr	r1, [r4, #16]
 80057a2:	9802      	ldr	r0, [sp, #8]
 80057a4:	f7ff feb0 	bl	8005508 <_free_r>
 80057a8:	230c      	movs	r3, #12
 80057aa:	2001      	movs	r0, #1
 80057ac:	9a02      	ldr	r2, [sp, #8]
 80057ae:	4240      	negs	r0, r0
 80057b0:	6013      	str	r3, [r2, #0]
 80057b2:	89a2      	ldrh	r2, [r4, #12]
 80057b4:	3334      	adds	r3, #52	@ 0x34
 80057b6:	4313      	orrs	r3, r2
 80057b8:	81a3      	strh	r3, [r4, #12]
 80057ba:	e7e9      	b.n	8005790 <__ssputs_r+0x90>
 80057bc:	fffffb7f 	.word	0xfffffb7f

080057c0 <_svfiprintf_r>:
 80057c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057c2:	b0a1      	sub	sp, #132	@ 0x84
 80057c4:	9003      	str	r0, [sp, #12]
 80057c6:	001d      	movs	r5, r3
 80057c8:	898b      	ldrh	r3, [r1, #12]
 80057ca:	000f      	movs	r7, r1
 80057cc:	0016      	movs	r6, r2
 80057ce:	061b      	lsls	r3, r3, #24
 80057d0:	d511      	bpl.n	80057f6 <_svfiprintf_r+0x36>
 80057d2:	690b      	ldr	r3, [r1, #16]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d10e      	bne.n	80057f6 <_svfiprintf_r+0x36>
 80057d8:	2140      	movs	r1, #64	@ 0x40
 80057da:	f7ff ff01 	bl	80055e0 <_malloc_r>
 80057de:	6038      	str	r0, [r7, #0]
 80057e0:	6138      	str	r0, [r7, #16]
 80057e2:	2800      	cmp	r0, #0
 80057e4:	d105      	bne.n	80057f2 <_svfiprintf_r+0x32>
 80057e6:	230c      	movs	r3, #12
 80057e8:	9a03      	ldr	r2, [sp, #12]
 80057ea:	6013      	str	r3, [r2, #0]
 80057ec:	2001      	movs	r0, #1
 80057ee:	4240      	negs	r0, r0
 80057f0:	e0cf      	b.n	8005992 <_svfiprintf_r+0x1d2>
 80057f2:	2340      	movs	r3, #64	@ 0x40
 80057f4:	617b      	str	r3, [r7, #20]
 80057f6:	2300      	movs	r3, #0
 80057f8:	ac08      	add	r4, sp, #32
 80057fa:	6163      	str	r3, [r4, #20]
 80057fc:	3320      	adds	r3, #32
 80057fe:	7663      	strb	r3, [r4, #25]
 8005800:	3310      	adds	r3, #16
 8005802:	76a3      	strb	r3, [r4, #26]
 8005804:	9507      	str	r5, [sp, #28]
 8005806:	0035      	movs	r5, r6
 8005808:	782b      	ldrb	r3, [r5, #0]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d001      	beq.n	8005812 <_svfiprintf_r+0x52>
 800580e:	2b25      	cmp	r3, #37	@ 0x25
 8005810:	d148      	bne.n	80058a4 <_svfiprintf_r+0xe4>
 8005812:	1bab      	subs	r3, r5, r6
 8005814:	9305      	str	r3, [sp, #20]
 8005816:	42b5      	cmp	r5, r6
 8005818:	d00b      	beq.n	8005832 <_svfiprintf_r+0x72>
 800581a:	0032      	movs	r2, r6
 800581c:	0039      	movs	r1, r7
 800581e:	9803      	ldr	r0, [sp, #12]
 8005820:	f7ff ff6e 	bl	8005700 <__ssputs_r>
 8005824:	3001      	adds	r0, #1
 8005826:	d100      	bne.n	800582a <_svfiprintf_r+0x6a>
 8005828:	e0ae      	b.n	8005988 <_svfiprintf_r+0x1c8>
 800582a:	6963      	ldr	r3, [r4, #20]
 800582c:	9a05      	ldr	r2, [sp, #20]
 800582e:	189b      	adds	r3, r3, r2
 8005830:	6163      	str	r3, [r4, #20]
 8005832:	782b      	ldrb	r3, [r5, #0]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d100      	bne.n	800583a <_svfiprintf_r+0x7a>
 8005838:	e0a6      	b.n	8005988 <_svfiprintf_r+0x1c8>
 800583a:	2201      	movs	r2, #1
 800583c:	2300      	movs	r3, #0
 800583e:	4252      	negs	r2, r2
 8005840:	6062      	str	r2, [r4, #4]
 8005842:	a904      	add	r1, sp, #16
 8005844:	3254      	adds	r2, #84	@ 0x54
 8005846:	1852      	adds	r2, r2, r1
 8005848:	1c6e      	adds	r6, r5, #1
 800584a:	6023      	str	r3, [r4, #0]
 800584c:	60e3      	str	r3, [r4, #12]
 800584e:	60a3      	str	r3, [r4, #8]
 8005850:	7013      	strb	r3, [r2, #0]
 8005852:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005854:	4b54      	ldr	r3, [pc, #336]	@ (80059a8 <_svfiprintf_r+0x1e8>)
 8005856:	2205      	movs	r2, #5
 8005858:	0018      	movs	r0, r3
 800585a:	7831      	ldrb	r1, [r6, #0]
 800585c:	9305      	str	r3, [sp, #20]
 800585e:	f000 fa51 	bl	8005d04 <memchr>
 8005862:	1c75      	adds	r5, r6, #1
 8005864:	2800      	cmp	r0, #0
 8005866:	d11f      	bne.n	80058a8 <_svfiprintf_r+0xe8>
 8005868:	6822      	ldr	r2, [r4, #0]
 800586a:	06d3      	lsls	r3, r2, #27
 800586c:	d504      	bpl.n	8005878 <_svfiprintf_r+0xb8>
 800586e:	2353      	movs	r3, #83	@ 0x53
 8005870:	a904      	add	r1, sp, #16
 8005872:	185b      	adds	r3, r3, r1
 8005874:	2120      	movs	r1, #32
 8005876:	7019      	strb	r1, [r3, #0]
 8005878:	0713      	lsls	r3, r2, #28
 800587a:	d504      	bpl.n	8005886 <_svfiprintf_r+0xc6>
 800587c:	2353      	movs	r3, #83	@ 0x53
 800587e:	a904      	add	r1, sp, #16
 8005880:	185b      	adds	r3, r3, r1
 8005882:	212b      	movs	r1, #43	@ 0x2b
 8005884:	7019      	strb	r1, [r3, #0]
 8005886:	7833      	ldrb	r3, [r6, #0]
 8005888:	2b2a      	cmp	r3, #42	@ 0x2a
 800588a:	d016      	beq.n	80058ba <_svfiprintf_r+0xfa>
 800588c:	0035      	movs	r5, r6
 800588e:	2100      	movs	r1, #0
 8005890:	200a      	movs	r0, #10
 8005892:	68e3      	ldr	r3, [r4, #12]
 8005894:	782a      	ldrb	r2, [r5, #0]
 8005896:	1c6e      	adds	r6, r5, #1
 8005898:	3a30      	subs	r2, #48	@ 0x30
 800589a:	2a09      	cmp	r2, #9
 800589c:	d950      	bls.n	8005940 <_svfiprintf_r+0x180>
 800589e:	2900      	cmp	r1, #0
 80058a0:	d111      	bne.n	80058c6 <_svfiprintf_r+0x106>
 80058a2:	e017      	b.n	80058d4 <_svfiprintf_r+0x114>
 80058a4:	3501      	adds	r5, #1
 80058a6:	e7af      	b.n	8005808 <_svfiprintf_r+0x48>
 80058a8:	9b05      	ldr	r3, [sp, #20]
 80058aa:	6822      	ldr	r2, [r4, #0]
 80058ac:	1ac0      	subs	r0, r0, r3
 80058ae:	2301      	movs	r3, #1
 80058b0:	4083      	lsls	r3, r0
 80058b2:	4313      	orrs	r3, r2
 80058b4:	002e      	movs	r6, r5
 80058b6:	6023      	str	r3, [r4, #0]
 80058b8:	e7cc      	b.n	8005854 <_svfiprintf_r+0x94>
 80058ba:	9b07      	ldr	r3, [sp, #28]
 80058bc:	1d19      	adds	r1, r3, #4
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	9107      	str	r1, [sp, #28]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	db01      	blt.n	80058ca <_svfiprintf_r+0x10a>
 80058c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80058c8:	e004      	b.n	80058d4 <_svfiprintf_r+0x114>
 80058ca:	425b      	negs	r3, r3
 80058cc:	60e3      	str	r3, [r4, #12]
 80058ce:	2302      	movs	r3, #2
 80058d0:	4313      	orrs	r3, r2
 80058d2:	6023      	str	r3, [r4, #0]
 80058d4:	782b      	ldrb	r3, [r5, #0]
 80058d6:	2b2e      	cmp	r3, #46	@ 0x2e
 80058d8:	d10c      	bne.n	80058f4 <_svfiprintf_r+0x134>
 80058da:	786b      	ldrb	r3, [r5, #1]
 80058dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80058de:	d134      	bne.n	800594a <_svfiprintf_r+0x18a>
 80058e0:	9b07      	ldr	r3, [sp, #28]
 80058e2:	3502      	adds	r5, #2
 80058e4:	1d1a      	adds	r2, r3, #4
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	9207      	str	r2, [sp, #28]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	da01      	bge.n	80058f2 <_svfiprintf_r+0x132>
 80058ee:	2301      	movs	r3, #1
 80058f0:	425b      	negs	r3, r3
 80058f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80058f4:	4e2d      	ldr	r6, [pc, #180]	@ (80059ac <_svfiprintf_r+0x1ec>)
 80058f6:	2203      	movs	r2, #3
 80058f8:	0030      	movs	r0, r6
 80058fa:	7829      	ldrb	r1, [r5, #0]
 80058fc:	f000 fa02 	bl	8005d04 <memchr>
 8005900:	2800      	cmp	r0, #0
 8005902:	d006      	beq.n	8005912 <_svfiprintf_r+0x152>
 8005904:	2340      	movs	r3, #64	@ 0x40
 8005906:	1b80      	subs	r0, r0, r6
 8005908:	4083      	lsls	r3, r0
 800590a:	6822      	ldr	r2, [r4, #0]
 800590c:	3501      	adds	r5, #1
 800590e:	4313      	orrs	r3, r2
 8005910:	6023      	str	r3, [r4, #0]
 8005912:	7829      	ldrb	r1, [r5, #0]
 8005914:	2206      	movs	r2, #6
 8005916:	4826      	ldr	r0, [pc, #152]	@ (80059b0 <_svfiprintf_r+0x1f0>)
 8005918:	1c6e      	adds	r6, r5, #1
 800591a:	7621      	strb	r1, [r4, #24]
 800591c:	f000 f9f2 	bl	8005d04 <memchr>
 8005920:	2800      	cmp	r0, #0
 8005922:	d038      	beq.n	8005996 <_svfiprintf_r+0x1d6>
 8005924:	4b23      	ldr	r3, [pc, #140]	@ (80059b4 <_svfiprintf_r+0x1f4>)
 8005926:	2b00      	cmp	r3, #0
 8005928:	d122      	bne.n	8005970 <_svfiprintf_r+0x1b0>
 800592a:	2207      	movs	r2, #7
 800592c:	9b07      	ldr	r3, [sp, #28]
 800592e:	3307      	adds	r3, #7
 8005930:	4393      	bics	r3, r2
 8005932:	3308      	adds	r3, #8
 8005934:	9307      	str	r3, [sp, #28]
 8005936:	6963      	ldr	r3, [r4, #20]
 8005938:	9a04      	ldr	r2, [sp, #16]
 800593a:	189b      	adds	r3, r3, r2
 800593c:	6163      	str	r3, [r4, #20]
 800593e:	e762      	b.n	8005806 <_svfiprintf_r+0x46>
 8005940:	4343      	muls	r3, r0
 8005942:	0035      	movs	r5, r6
 8005944:	2101      	movs	r1, #1
 8005946:	189b      	adds	r3, r3, r2
 8005948:	e7a4      	b.n	8005894 <_svfiprintf_r+0xd4>
 800594a:	2300      	movs	r3, #0
 800594c:	200a      	movs	r0, #10
 800594e:	0019      	movs	r1, r3
 8005950:	3501      	adds	r5, #1
 8005952:	6063      	str	r3, [r4, #4]
 8005954:	782a      	ldrb	r2, [r5, #0]
 8005956:	1c6e      	adds	r6, r5, #1
 8005958:	3a30      	subs	r2, #48	@ 0x30
 800595a:	2a09      	cmp	r2, #9
 800595c:	d903      	bls.n	8005966 <_svfiprintf_r+0x1a6>
 800595e:	2b00      	cmp	r3, #0
 8005960:	d0c8      	beq.n	80058f4 <_svfiprintf_r+0x134>
 8005962:	9109      	str	r1, [sp, #36]	@ 0x24
 8005964:	e7c6      	b.n	80058f4 <_svfiprintf_r+0x134>
 8005966:	4341      	muls	r1, r0
 8005968:	0035      	movs	r5, r6
 800596a:	2301      	movs	r3, #1
 800596c:	1889      	adds	r1, r1, r2
 800596e:	e7f1      	b.n	8005954 <_svfiprintf_r+0x194>
 8005970:	aa07      	add	r2, sp, #28
 8005972:	9200      	str	r2, [sp, #0]
 8005974:	0021      	movs	r1, r4
 8005976:	003a      	movs	r2, r7
 8005978:	4b0f      	ldr	r3, [pc, #60]	@ (80059b8 <_svfiprintf_r+0x1f8>)
 800597a:	9803      	ldr	r0, [sp, #12]
 800597c:	e000      	b.n	8005980 <_svfiprintf_r+0x1c0>
 800597e:	bf00      	nop
 8005980:	9004      	str	r0, [sp, #16]
 8005982:	9b04      	ldr	r3, [sp, #16]
 8005984:	3301      	adds	r3, #1
 8005986:	d1d6      	bne.n	8005936 <_svfiprintf_r+0x176>
 8005988:	89bb      	ldrh	r3, [r7, #12]
 800598a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800598c:	065b      	lsls	r3, r3, #25
 800598e:	d500      	bpl.n	8005992 <_svfiprintf_r+0x1d2>
 8005990:	e72c      	b.n	80057ec <_svfiprintf_r+0x2c>
 8005992:	b021      	add	sp, #132	@ 0x84
 8005994:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005996:	aa07      	add	r2, sp, #28
 8005998:	9200      	str	r2, [sp, #0]
 800599a:	0021      	movs	r1, r4
 800599c:	003a      	movs	r2, r7
 800599e:	4b06      	ldr	r3, [pc, #24]	@ (80059b8 <_svfiprintf_r+0x1f8>)
 80059a0:	9803      	ldr	r0, [sp, #12]
 80059a2:	f000 f87b 	bl	8005a9c <_printf_i>
 80059a6:	e7eb      	b.n	8005980 <_svfiprintf_r+0x1c0>
 80059a8:	08006d20 	.word	0x08006d20
 80059ac:	08006d26 	.word	0x08006d26
 80059b0:	08006d2a 	.word	0x08006d2a
 80059b4:	00000000 	.word	0x00000000
 80059b8:	08005701 	.word	0x08005701

080059bc <_printf_common>:
 80059bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80059be:	0016      	movs	r6, r2
 80059c0:	9301      	str	r3, [sp, #4]
 80059c2:	688a      	ldr	r2, [r1, #8]
 80059c4:	690b      	ldr	r3, [r1, #16]
 80059c6:	000c      	movs	r4, r1
 80059c8:	9000      	str	r0, [sp, #0]
 80059ca:	4293      	cmp	r3, r2
 80059cc:	da00      	bge.n	80059d0 <_printf_common+0x14>
 80059ce:	0013      	movs	r3, r2
 80059d0:	0022      	movs	r2, r4
 80059d2:	6033      	str	r3, [r6, #0]
 80059d4:	3243      	adds	r2, #67	@ 0x43
 80059d6:	7812      	ldrb	r2, [r2, #0]
 80059d8:	2a00      	cmp	r2, #0
 80059da:	d001      	beq.n	80059e0 <_printf_common+0x24>
 80059dc:	3301      	adds	r3, #1
 80059de:	6033      	str	r3, [r6, #0]
 80059e0:	6823      	ldr	r3, [r4, #0]
 80059e2:	069b      	lsls	r3, r3, #26
 80059e4:	d502      	bpl.n	80059ec <_printf_common+0x30>
 80059e6:	6833      	ldr	r3, [r6, #0]
 80059e8:	3302      	adds	r3, #2
 80059ea:	6033      	str	r3, [r6, #0]
 80059ec:	6822      	ldr	r2, [r4, #0]
 80059ee:	2306      	movs	r3, #6
 80059f0:	0015      	movs	r5, r2
 80059f2:	401d      	ands	r5, r3
 80059f4:	421a      	tst	r2, r3
 80059f6:	d027      	beq.n	8005a48 <_printf_common+0x8c>
 80059f8:	0023      	movs	r3, r4
 80059fa:	3343      	adds	r3, #67	@ 0x43
 80059fc:	781b      	ldrb	r3, [r3, #0]
 80059fe:	1e5a      	subs	r2, r3, #1
 8005a00:	4193      	sbcs	r3, r2
 8005a02:	6822      	ldr	r2, [r4, #0]
 8005a04:	0692      	lsls	r2, r2, #26
 8005a06:	d430      	bmi.n	8005a6a <_printf_common+0xae>
 8005a08:	0022      	movs	r2, r4
 8005a0a:	9901      	ldr	r1, [sp, #4]
 8005a0c:	9800      	ldr	r0, [sp, #0]
 8005a0e:	9d08      	ldr	r5, [sp, #32]
 8005a10:	3243      	adds	r2, #67	@ 0x43
 8005a12:	47a8      	blx	r5
 8005a14:	3001      	adds	r0, #1
 8005a16:	d025      	beq.n	8005a64 <_printf_common+0xa8>
 8005a18:	2206      	movs	r2, #6
 8005a1a:	6823      	ldr	r3, [r4, #0]
 8005a1c:	2500      	movs	r5, #0
 8005a1e:	4013      	ands	r3, r2
 8005a20:	2b04      	cmp	r3, #4
 8005a22:	d105      	bne.n	8005a30 <_printf_common+0x74>
 8005a24:	6833      	ldr	r3, [r6, #0]
 8005a26:	68e5      	ldr	r5, [r4, #12]
 8005a28:	1aed      	subs	r5, r5, r3
 8005a2a:	43eb      	mvns	r3, r5
 8005a2c:	17db      	asrs	r3, r3, #31
 8005a2e:	401d      	ands	r5, r3
 8005a30:	68a3      	ldr	r3, [r4, #8]
 8005a32:	6922      	ldr	r2, [r4, #16]
 8005a34:	4293      	cmp	r3, r2
 8005a36:	dd01      	ble.n	8005a3c <_printf_common+0x80>
 8005a38:	1a9b      	subs	r3, r3, r2
 8005a3a:	18ed      	adds	r5, r5, r3
 8005a3c:	2600      	movs	r6, #0
 8005a3e:	42b5      	cmp	r5, r6
 8005a40:	d120      	bne.n	8005a84 <_printf_common+0xc8>
 8005a42:	2000      	movs	r0, #0
 8005a44:	e010      	b.n	8005a68 <_printf_common+0xac>
 8005a46:	3501      	adds	r5, #1
 8005a48:	68e3      	ldr	r3, [r4, #12]
 8005a4a:	6832      	ldr	r2, [r6, #0]
 8005a4c:	1a9b      	subs	r3, r3, r2
 8005a4e:	42ab      	cmp	r3, r5
 8005a50:	ddd2      	ble.n	80059f8 <_printf_common+0x3c>
 8005a52:	0022      	movs	r2, r4
 8005a54:	2301      	movs	r3, #1
 8005a56:	9901      	ldr	r1, [sp, #4]
 8005a58:	9800      	ldr	r0, [sp, #0]
 8005a5a:	9f08      	ldr	r7, [sp, #32]
 8005a5c:	3219      	adds	r2, #25
 8005a5e:	47b8      	blx	r7
 8005a60:	3001      	adds	r0, #1
 8005a62:	d1f0      	bne.n	8005a46 <_printf_common+0x8a>
 8005a64:	2001      	movs	r0, #1
 8005a66:	4240      	negs	r0, r0
 8005a68:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005a6a:	2030      	movs	r0, #48	@ 0x30
 8005a6c:	18e1      	adds	r1, r4, r3
 8005a6e:	3143      	adds	r1, #67	@ 0x43
 8005a70:	7008      	strb	r0, [r1, #0]
 8005a72:	0021      	movs	r1, r4
 8005a74:	1c5a      	adds	r2, r3, #1
 8005a76:	3145      	adds	r1, #69	@ 0x45
 8005a78:	7809      	ldrb	r1, [r1, #0]
 8005a7a:	18a2      	adds	r2, r4, r2
 8005a7c:	3243      	adds	r2, #67	@ 0x43
 8005a7e:	3302      	adds	r3, #2
 8005a80:	7011      	strb	r1, [r2, #0]
 8005a82:	e7c1      	b.n	8005a08 <_printf_common+0x4c>
 8005a84:	0022      	movs	r2, r4
 8005a86:	2301      	movs	r3, #1
 8005a88:	9901      	ldr	r1, [sp, #4]
 8005a8a:	9800      	ldr	r0, [sp, #0]
 8005a8c:	9f08      	ldr	r7, [sp, #32]
 8005a8e:	321a      	adds	r2, #26
 8005a90:	47b8      	blx	r7
 8005a92:	3001      	adds	r0, #1
 8005a94:	d0e6      	beq.n	8005a64 <_printf_common+0xa8>
 8005a96:	3601      	adds	r6, #1
 8005a98:	e7d1      	b.n	8005a3e <_printf_common+0x82>
	...

08005a9c <_printf_i>:
 8005a9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a9e:	b08b      	sub	sp, #44	@ 0x2c
 8005aa0:	9206      	str	r2, [sp, #24]
 8005aa2:	000a      	movs	r2, r1
 8005aa4:	3243      	adds	r2, #67	@ 0x43
 8005aa6:	9307      	str	r3, [sp, #28]
 8005aa8:	9005      	str	r0, [sp, #20]
 8005aaa:	9203      	str	r2, [sp, #12]
 8005aac:	7e0a      	ldrb	r2, [r1, #24]
 8005aae:	000c      	movs	r4, r1
 8005ab0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005ab2:	2a78      	cmp	r2, #120	@ 0x78
 8005ab4:	d809      	bhi.n	8005aca <_printf_i+0x2e>
 8005ab6:	2a62      	cmp	r2, #98	@ 0x62
 8005ab8:	d80b      	bhi.n	8005ad2 <_printf_i+0x36>
 8005aba:	2a00      	cmp	r2, #0
 8005abc:	d100      	bne.n	8005ac0 <_printf_i+0x24>
 8005abe:	e0bc      	b.n	8005c3a <_printf_i+0x19e>
 8005ac0:	497b      	ldr	r1, [pc, #492]	@ (8005cb0 <_printf_i+0x214>)
 8005ac2:	9104      	str	r1, [sp, #16]
 8005ac4:	2a58      	cmp	r2, #88	@ 0x58
 8005ac6:	d100      	bne.n	8005aca <_printf_i+0x2e>
 8005ac8:	e090      	b.n	8005bec <_printf_i+0x150>
 8005aca:	0025      	movs	r5, r4
 8005acc:	3542      	adds	r5, #66	@ 0x42
 8005ace:	702a      	strb	r2, [r5, #0]
 8005ad0:	e022      	b.n	8005b18 <_printf_i+0x7c>
 8005ad2:	0010      	movs	r0, r2
 8005ad4:	3863      	subs	r0, #99	@ 0x63
 8005ad6:	2815      	cmp	r0, #21
 8005ad8:	d8f7      	bhi.n	8005aca <_printf_i+0x2e>
 8005ada:	f7fa fb1d 	bl	8000118 <__gnu_thumb1_case_shi>
 8005ade:	0016      	.short	0x0016
 8005ae0:	fff6001f 	.word	0xfff6001f
 8005ae4:	fff6fff6 	.word	0xfff6fff6
 8005ae8:	001ffff6 	.word	0x001ffff6
 8005aec:	fff6fff6 	.word	0xfff6fff6
 8005af0:	fff6fff6 	.word	0xfff6fff6
 8005af4:	003600a1 	.word	0x003600a1
 8005af8:	fff60080 	.word	0xfff60080
 8005afc:	00b2fff6 	.word	0x00b2fff6
 8005b00:	0036fff6 	.word	0x0036fff6
 8005b04:	fff6fff6 	.word	0xfff6fff6
 8005b08:	0084      	.short	0x0084
 8005b0a:	0025      	movs	r5, r4
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	3542      	adds	r5, #66	@ 0x42
 8005b10:	1d11      	adds	r1, r2, #4
 8005b12:	6019      	str	r1, [r3, #0]
 8005b14:	6813      	ldr	r3, [r2, #0]
 8005b16:	702b      	strb	r3, [r5, #0]
 8005b18:	2301      	movs	r3, #1
 8005b1a:	e0a0      	b.n	8005c5e <_printf_i+0x1c2>
 8005b1c:	6818      	ldr	r0, [r3, #0]
 8005b1e:	6809      	ldr	r1, [r1, #0]
 8005b20:	1d02      	adds	r2, r0, #4
 8005b22:	060d      	lsls	r5, r1, #24
 8005b24:	d50b      	bpl.n	8005b3e <_printf_i+0xa2>
 8005b26:	6806      	ldr	r6, [r0, #0]
 8005b28:	601a      	str	r2, [r3, #0]
 8005b2a:	2e00      	cmp	r6, #0
 8005b2c:	da03      	bge.n	8005b36 <_printf_i+0x9a>
 8005b2e:	232d      	movs	r3, #45	@ 0x2d
 8005b30:	9a03      	ldr	r2, [sp, #12]
 8005b32:	4276      	negs	r6, r6
 8005b34:	7013      	strb	r3, [r2, #0]
 8005b36:	4b5e      	ldr	r3, [pc, #376]	@ (8005cb0 <_printf_i+0x214>)
 8005b38:	270a      	movs	r7, #10
 8005b3a:	9304      	str	r3, [sp, #16]
 8005b3c:	e018      	b.n	8005b70 <_printf_i+0xd4>
 8005b3e:	6806      	ldr	r6, [r0, #0]
 8005b40:	601a      	str	r2, [r3, #0]
 8005b42:	0649      	lsls	r1, r1, #25
 8005b44:	d5f1      	bpl.n	8005b2a <_printf_i+0x8e>
 8005b46:	b236      	sxth	r6, r6
 8005b48:	e7ef      	b.n	8005b2a <_printf_i+0x8e>
 8005b4a:	6808      	ldr	r0, [r1, #0]
 8005b4c:	6819      	ldr	r1, [r3, #0]
 8005b4e:	c940      	ldmia	r1!, {r6}
 8005b50:	0605      	lsls	r5, r0, #24
 8005b52:	d402      	bmi.n	8005b5a <_printf_i+0xbe>
 8005b54:	0640      	lsls	r0, r0, #25
 8005b56:	d500      	bpl.n	8005b5a <_printf_i+0xbe>
 8005b58:	b2b6      	uxth	r6, r6
 8005b5a:	6019      	str	r1, [r3, #0]
 8005b5c:	4b54      	ldr	r3, [pc, #336]	@ (8005cb0 <_printf_i+0x214>)
 8005b5e:	270a      	movs	r7, #10
 8005b60:	9304      	str	r3, [sp, #16]
 8005b62:	2a6f      	cmp	r2, #111	@ 0x6f
 8005b64:	d100      	bne.n	8005b68 <_printf_i+0xcc>
 8005b66:	3f02      	subs	r7, #2
 8005b68:	0023      	movs	r3, r4
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	3343      	adds	r3, #67	@ 0x43
 8005b6e:	701a      	strb	r2, [r3, #0]
 8005b70:	6863      	ldr	r3, [r4, #4]
 8005b72:	60a3      	str	r3, [r4, #8]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	db03      	blt.n	8005b80 <_printf_i+0xe4>
 8005b78:	2104      	movs	r1, #4
 8005b7a:	6822      	ldr	r2, [r4, #0]
 8005b7c:	438a      	bics	r2, r1
 8005b7e:	6022      	str	r2, [r4, #0]
 8005b80:	2e00      	cmp	r6, #0
 8005b82:	d102      	bne.n	8005b8a <_printf_i+0xee>
 8005b84:	9d03      	ldr	r5, [sp, #12]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d00c      	beq.n	8005ba4 <_printf_i+0x108>
 8005b8a:	9d03      	ldr	r5, [sp, #12]
 8005b8c:	0030      	movs	r0, r6
 8005b8e:	0039      	movs	r1, r7
 8005b90:	f7fa fb52 	bl	8000238 <__aeabi_uidivmod>
 8005b94:	9b04      	ldr	r3, [sp, #16]
 8005b96:	3d01      	subs	r5, #1
 8005b98:	5c5b      	ldrb	r3, [r3, r1]
 8005b9a:	702b      	strb	r3, [r5, #0]
 8005b9c:	0033      	movs	r3, r6
 8005b9e:	0006      	movs	r6, r0
 8005ba0:	429f      	cmp	r7, r3
 8005ba2:	d9f3      	bls.n	8005b8c <_printf_i+0xf0>
 8005ba4:	2f08      	cmp	r7, #8
 8005ba6:	d109      	bne.n	8005bbc <_printf_i+0x120>
 8005ba8:	6823      	ldr	r3, [r4, #0]
 8005baa:	07db      	lsls	r3, r3, #31
 8005bac:	d506      	bpl.n	8005bbc <_printf_i+0x120>
 8005bae:	6862      	ldr	r2, [r4, #4]
 8005bb0:	6923      	ldr	r3, [r4, #16]
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	dc02      	bgt.n	8005bbc <_printf_i+0x120>
 8005bb6:	2330      	movs	r3, #48	@ 0x30
 8005bb8:	3d01      	subs	r5, #1
 8005bba:	702b      	strb	r3, [r5, #0]
 8005bbc:	9b03      	ldr	r3, [sp, #12]
 8005bbe:	1b5b      	subs	r3, r3, r5
 8005bc0:	6123      	str	r3, [r4, #16]
 8005bc2:	9b07      	ldr	r3, [sp, #28]
 8005bc4:	0021      	movs	r1, r4
 8005bc6:	9300      	str	r3, [sp, #0]
 8005bc8:	9805      	ldr	r0, [sp, #20]
 8005bca:	9b06      	ldr	r3, [sp, #24]
 8005bcc:	aa09      	add	r2, sp, #36	@ 0x24
 8005bce:	f7ff fef5 	bl	80059bc <_printf_common>
 8005bd2:	3001      	adds	r0, #1
 8005bd4:	d148      	bne.n	8005c68 <_printf_i+0x1cc>
 8005bd6:	2001      	movs	r0, #1
 8005bd8:	4240      	negs	r0, r0
 8005bda:	b00b      	add	sp, #44	@ 0x2c
 8005bdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005bde:	2220      	movs	r2, #32
 8005be0:	6809      	ldr	r1, [r1, #0]
 8005be2:	430a      	orrs	r2, r1
 8005be4:	6022      	str	r2, [r4, #0]
 8005be6:	2278      	movs	r2, #120	@ 0x78
 8005be8:	4932      	ldr	r1, [pc, #200]	@ (8005cb4 <_printf_i+0x218>)
 8005bea:	9104      	str	r1, [sp, #16]
 8005bec:	0021      	movs	r1, r4
 8005bee:	3145      	adds	r1, #69	@ 0x45
 8005bf0:	700a      	strb	r2, [r1, #0]
 8005bf2:	6819      	ldr	r1, [r3, #0]
 8005bf4:	6822      	ldr	r2, [r4, #0]
 8005bf6:	c940      	ldmia	r1!, {r6}
 8005bf8:	0610      	lsls	r0, r2, #24
 8005bfa:	d402      	bmi.n	8005c02 <_printf_i+0x166>
 8005bfc:	0650      	lsls	r0, r2, #25
 8005bfe:	d500      	bpl.n	8005c02 <_printf_i+0x166>
 8005c00:	b2b6      	uxth	r6, r6
 8005c02:	6019      	str	r1, [r3, #0]
 8005c04:	07d3      	lsls	r3, r2, #31
 8005c06:	d502      	bpl.n	8005c0e <_printf_i+0x172>
 8005c08:	2320      	movs	r3, #32
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	6023      	str	r3, [r4, #0]
 8005c0e:	2e00      	cmp	r6, #0
 8005c10:	d001      	beq.n	8005c16 <_printf_i+0x17a>
 8005c12:	2710      	movs	r7, #16
 8005c14:	e7a8      	b.n	8005b68 <_printf_i+0xcc>
 8005c16:	2220      	movs	r2, #32
 8005c18:	6823      	ldr	r3, [r4, #0]
 8005c1a:	4393      	bics	r3, r2
 8005c1c:	6023      	str	r3, [r4, #0]
 8005c1e:	e7f8      	b.n	8005c12 <_printf_i+0x176>
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	680d      	ldr	r5, [r1, #0]
 8005c24:	1d10      	adds	r0, r2, #4
 8005c26:	6949      	ldr	r1, [r1, #20]
 8005c28:	6018      	str	r0, [r3, #0]
 8005c2a:	6813      	ldr	r3, [r2, #0]
 8005c2c:	062e      	lsls	r6, r5, #24
 8005c2e:	d501      	bpl.n	8005c34 <_printf_i+0x198>
 8005c30:	6019      	str	r1, [r3, #0]
 8005c32:	e002      	b.n	8005c3a <_printf_i+0x19e>
 8005c34:	066d      	lsls	r5, r5, #25
 8005c36:	d5fb      	bpl.n	8005c30 <_printf_i+0x194>
 8005c38:	8019      	strh	r1, [r3, #0]
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	9d03      	ldr	r5, [sp, #12]
 8005c3e:	6123      	str	r3, [r4, #16]
 8005c40:	e7bf      	b.n	8005bc2 <_printf_i+0x126>
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	1d11      	adds	r1, r2, #4
 8005c46:	6019      	str	r1, [r3, #0]
 8005c48:	6815      	ldr	r5, [r2, #0]
 8005c4a:	2100      	movs	r1, #0
 8005c4c:	0028      	movs	r0, r5
 8005c4e:	6862      	ldr	r2, [r4, #4]
 8005c50:	f000 f858 	bl	8005d04 <memchr>
 8005c54:	2800      	cmp	r0, #0
 8005c56:	d001      	beq.n	8005c5c <_printf_i+0x1c0>
 8005c58:	1b40      	subs	r0, r0, r5
 8005c5a:	6060      	str	r0, [r4, #4]
 8005c5c:	6863      	ldr	r3, [r4, #4]
 8005c5e:	6123      	str	r3, [r4, #16]
 8005c60:	2300      	movs	r3, #0
 8005c62:	9a03      	ldr	r2, [sp, #12]
 8005c64:	7013      	strb	r3, [r2, #0]
 8005c66:	e7ac      	b.n	8005bc2 <_printf_i+0x126>
 8005c68:	002a      	movs	r2, r5
 8005c6a:	6923      	ldr	r3, [r4, #16]
 8005c6c:	9906      	ldr	r1, [sp, #24]
 8005c6e:	9805      	ldr	r0, [sp, #20]
 8005c70:	9d07      	ldr	r5, [sp, #28]
 8005c72:	47a8      	blx	r5
 8005c74:	3001      	adds	r0, #1
 8005c76:	d0ae      	beq.n	8005bd6 <_printf_i+0x13a>
 8005c78:	6823      	ldr	r3, [r4, #0]
 8005c7a:	079b      	lsls	r3, r3, #30
 8005c7c:	d415      	bmi.n	8005caa <_printf_i+0x20e>
 8005c7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c80:	68e0      	ldr	r0, [r4, #12]
 8005c82:	4298      	cmp	r0, r3
 8005c84:	daa9      	bge.n	8005bda <_printf_i+0x13e>
 8005c86:	0018      	movs	r0, r3
 8005c88:	e7a7      	b.n	8005bda <_printf_i+0x13e>
 8005c8a:	0022      	movs	r2, r4
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	9906      	ldr	r1, [sp, #24]
 8005c90:	9805      	ldr	r0, [sp, #20]
 8005c92:	9e07      	ldr	r6, [sp, #28]
 8005c94:	3219      	adds	r2, #25
 8005c96:	47b0      	blx	r6
 8005c98:	3001      	adds	r0, #1
 8005c9a:	d09c      	beq.n	8005bd6 <_printf_i+0x13a>
 8005c9c:	3501      	adds	r5, #1
 8005c9e:	68e3      	ldr	r3, [r4, #12]
 8005ca0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ca2:	1a9b      	subs	r3, r3, r2
 8005ca4:	42ab      	cmp	r3, r5
 8005ca6:	dcf0      	bgt.n	8005c8a <_printf_i+0x1ee>
 8005ca8:	e7e9      	b.n	8005c7e <_printf_i+0x1e2>
 8005caa:	2500      	movs	r5, #0
 8005cac:	e7f7      	b.n	8005c9e <_printf_i+0x202>
 8005cae:	46c0      	nop			@ (mov r8, r8)
 8005cb0:	08006d31 	.word	0x08006d31
 8005cb4:	08006d42 	.word	0x08006d42

08005cb8 <memmove>:
 8005cb8:	b510      	push	{r4, lr}
 8005cba:	4288      	cmp	r0, r1
 8005cbc:	d806      	bhi.n	8005ccc <memmove+0x14>
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d008      	beq.n	8005cd6 <memmove+0x1e>
 8005cc4:	5ccc      	ldrb	r4, [r1, r3]
 8005cc6:	54c4      	strb	r4, [r0, r3]
 8005cc8:	3301      	adds	r3, #1
 8005cca:	e7f9      	b.n	8005cc0 <memmove+0x8>
 8005ccc:	188b      	adds	r3, r1, r2
 8005cce:	4298      	cmp	r0, r3
 8005cd0:	d2f5      	bcs.n	8005cbe <memmove+0x6>
 8005cd2:	3a01      	subs	r2, #1
 8005cd4:	d200      	bcs.n	8005cd8 <memmove+0x20>
 8005cd6:	bd10      	pop	{r4, pc}
 8005cd8:	5c8b      	ldrb	r3, [r1, r2]
 8005cda:	5483      	strb	r3, [r0, r2]
 8005cdc:	e7f9      	b.n	8005cd2 <memmove+0x1a>
	...

08005ce0 <_sbrk_r>:
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	b570      	push	{r4, r5, r6, lr}
 8005ce4:	4d06      	ldr	r5, [pc, #24]	@ (8005d00 <_sbrk_r+0x20>)
 8005ce6:	0004      	movs	r4, r0
 8005ce8:	0008      	movs	r0, r1
 8005cea:	602b      	str	r3, [r5, #0]
 8005cec:	f7fd f860 	bl	8002db0 <_sbrk>
 8005cf0:	1c43      	adds	r3, r0, #1
 8005cf2:	d103      	bne.n	8005cfc <_sbrk_r+0x1c>
 8005cf4:	682b      	ldr	r3, [r5, #0]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d000      	beq.n	8005cfc <_sbrk_r+0x1c>
 8005cfa:	6023      	str	r3, [r4, #0]
 8005cfc:	bd70      	pop	{r4, r5, r6, pc}
 8005cfe:	46c0      	nop			@ (mov r8, r8)
 8005d00:	200002d0 	.word	0x200002d0

08005d04 <memchr>:
 8005d04:	b2c9      	uxtb	r1, r1
 8005d06:	1882      	adds	r2, r0, r2
 8005d08:	4290      	cmp	r0, r2
 8005d0a:	d101      	bne.n	8005d10 <memchr+0xc>
 8005d0c:	2000      	movs	r0, #0
 8005d0e:	4770      	bx	lr
 8005d10:	7803      	ldrb	r3, [r0, #0]
 8005d12:	428b      	cmp	r3, r1
 8005d14:	d0fb      	beq.n	8005d0e <memchr+0xa>
 8005d16:	3001      	adds	r0, #1
 8005d18:	e7f6      	b.n	8005d08 <memchr+0x4>

08005d1a <memcpy>:
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	b510      	push	{r4, lr}
 8005d1e:	429a      	cmp	r2, r3
 8005d20:	d100      	bne.n	8005d24 <memcpy+0xa>
 8005d22:	bd10      	pop	{r4, pc}
 8005d24:	5ccc      	ldrb	r4, [r1, r3]
 8005d26:	54c4      	strb	r4, [r0, r3]
 8005d28:	3301      	adds	r3, #1
 8005d2a:	e7f8      	b.n	8005d1e <memcpy+0x4>

08005d2c <_realloc_r>:
 8005d2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d2e:	0006      	movs	r6, r0
 8005d30:	000c      	movs	r4, r1
 8005d32:	0015      	movs	r5, r2
 8005d34:	2900      	cmp	r1, #0
 8005d36:	d105      	bne.n	8005d44 <_realloc_r+0x18>
 8005d38:	0011      	movs	r1, r2
 8005d3a:	f7ff fc51 	bl	80055e0 <_malloc_r>
 8005d3e:	0004      	movs	r4, r0
 8005d40:	0020      	movs	r0, r4
 8005d42:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005d44:	2a00      	cmp	r2, #0
 8005d46:	d103      	bne.n	8005d50 <_realloc_r+0x24>
 8005d48:	f7ff fbde 	bl	8005508 <_free_r>
 8005d4c:	2400      	movs	r4, #0
 8005d4e:	e7f7      	b.n	8005d40 <_realloc_r+0x14>
 8005d50:	f000 f81b 	bl	8005d8a <_malloc_usable_size_r>
 8005d54:	0007      	movs	r7, r0
 8005d56:	4285      	cmp	r5, r0
 8005d58:	d802      	bhi.n	8005d60 <_realloc_r+0x34>
 8005d5a:	0843      	lsrs	r3, r0, #1
 8005d5c:	42ab      	cmp	r3, r5
 8005d5e:	d3ef      	bcc.n	8005d40 <_realloc_r+0x14>
 8005d60:	0029      	movs	r1, r5
 8005d62:	0030      	movs	r0, r6
 8005d64:	f7ff fc3c 	bl	80055e0 <_malloc_r>
 8005d68:	9001      	str	r0, [sp, #4]
 8005d6a:	2800      	cmp	r0, #0
 8005d6c:	d0ee      	beq.n	8005d4c <_realloc_r+0x20>
 8005d6e:	002a      	movs	r2, r5
 8005d70:	42bd      	cmp	r5, r7
 8005d72:	d900      	bls.n	8005d76 <_realloc_r+0x4a>
 8005d74:	003a      	movs	r2, r7
 8005d76:	0021      	movs	r1, r4
 8005d78:	9801      	ldr	r0, [sp, #4]
 8005d7a:	f7ff ffce 	bl	8005d1a <memcpy>
 8005d7e:	0021      	movs	r1, r4
 8005d80:	0030      	movs	r0, r6
 8005d82:	f7ff fbc1 	bl	8005508 <_free_r>
 8005d86:	9c01      	ldr	r4, [sp, #4]
 8005d88:	e7da      	b.n	8005d40 <_realloc_r+0x14>

08005d8a <_malloc_usable_size_r>:
 8005d8a:	1f0b      	subs	r3, r1, #4
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	1f18      	subs	r0, r3, #4
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	da01      	bge.n	8005d98 <_malloc_usable_size_r+0xe>
 8005d94:	580b      	ldr	r3, [r1, r0]
 8005d96:	18c0      	adds	r0, r0, r3
 8005d98:	4770      	bx	lr
	...

08005d9c <pow>:
 8005d9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d9e:	0014      	movs	r4, r2
 8005da0:	001d      	movs	r5, r3
 8005da2:	9000      	str	r0, [sp, #0]
 8005da4:	9101      	str	r1, [sp, #4]
 8005da6:	f000 f86f 	bl	8005e88 <__ieee754_pow>
 8005daa:	0022      	movs	r2, r4
 8005dac:	0006      	movs	r6, r0
 8005dae:	000f      	movs	r7, r1
 8005db0:	002b      	movs	r3, r5
 8005db2:	0020      	movs	r0, r4
 8005db4:	0029      	movs	r1, r5
 8005db6:	f7fc f979 	bl	80020ac <__aeabi_dcmpun>
 8005dba:	2800      	cmp	r0, #0
 8005dbc:	d13f      	bne.n	8005e3e <pow+0xa2>
 8005dbe:	9800      	ldr	r0, [sp, #0]
 8005dc0:	9901      	ldr	r1, [sp, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	f7fa fb37 	bl	8000438 <__aeabi_dcmpeq>
 8005dca:	2800      	cmp	r0, #0
 8005dcc:	d019      	beq.n	8005e02 <pow+0x66>
 8005dce:	2200      	movs	r2, #0
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	0020      	movs	r0, r4
 8005dd4:	0029      	movs	r1, r5
 8005dd6:	f7fa fb2f 	bl	8000438 <__aeabi_dcmpeq>
 8005dda:	2800      	cmp	r0, #0
 8005ddc:	d146      	bne.n	8005e6c <pow+0xd0>
 8005dde:	0020      	movs	r0, r4
 8005de0:	0029      	movs	r1, r5
 8005de2:	f000 f849 	bl	8005e78 <finite>
 8005de6:	2800      	cmp	r0, #0
 8005de8:	d029      	beq.n	8005e3e <pow+0xa2>
 8005dea:	2200      	movs	r2, #0
 8005dec:	2300      	movs	r3, #0
 8005dee:	0020      	movs	r0, r4
 8005df0:	0029      	movs	r1, r5
 8005df2:	f7fa fb27 	bl	8000444 <__aeabi_dcmplt>
 8005df6:	2800      	cmp	r0, #0
 8005df8:	d021      	beq.n	8005e3e <pow+0xa2>
 8005dfa:	f7ff fb59 	bl	80054b0 <__errno>
 8005dfe:	2322      	movs	r3, #34	@ 0x22
 8005e00:	e01c      	b.n	8005e3c <pow+0xa0>
 8005e02:	0030      	movs	r0, r6
 8005e04:	0039      	movs	r1, r7
 8005e06:	f000 f837 	bl	8005e78 <finite>
 8005e0a:	2800      	cmp	r0, #0
 8005e0c:	d11b      	bne.n	8005e46 <pow+0xaa>
 8005e0e:	9800      	ldr	r0, [sp, #0]
 8005e10:	9901      	ldr	r1, [sp, #4]
 8005e12:	f000 f831 	bl	8005e78 <finite>
 8005e16:	2800      	cmp	r0, #0
 8005e18:	d015      	beq.n	8005e46 <pow+0xaa>
 8005e1a:	0020      	movs	r0, r4
 8005e1c:	0029      	movs	r1, r5
 8005e1e:	f000 f82b 	bl	8005e78 <finite>
 8005e22:	2800      	cmp	r0, #0
 8005e24:	d00f      	beq.n	8005e46 <pow+0xaa>
 8005e26:	0032      	movs	r2, r6
 8005e28:	003b      	movs	r3, r7
 8005e2a:	0030      	movs	r0, r6
 8005e2c:	0039      	movs	r1, r7
 8005e2e:	f7fc f93d 	bl	80020ac <__aeabi_dcmpun>
 8005e32:	2800      	cmp	r0, #0
 8005e34:	d0e1      	beq.n	8005dfa <pow+0x5e>
 8005e36:	f7ff fb3b 	bl	80054b0 <__errno>
 8005e3a:	2321      	movs	r3, #33	@ 0x21
 8005e3c:	6003      	str	r3, [r0, #0]
 8005e3e:	0030      	movs	r0, r6
 8005e40:	0039      	movs	r1, r7
 8005e42:	b003      	add	sp, #12
 8005e44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e46:	2200      	movs	r2, #0
 8005e48:	2300      	movs	r3, #0
 8005e4a:	0030      	movs	r0, r6
 8005e4c:	0039      	movs	r1, r7
 8005e4e:	f7fa faf3 	bl	8000438 <__aeabi_dcmpeq>
 8005e52:	2800      	cmp	r0, #0
 8005e54:	d0f3      	beq.n	8005e3e <pow+0xa2>
 8005e56:	9800      	ldr	r0, [sp, #0]
 8005e58:	9901      	ldr	r1, [sp, #4]
 8005e5a:	f000 f80d 	bl	8005e78 <finite>
 8005e5e:	2800      	cmp	r0, #0
 8005e60:	d0ed      	beq.n	8005e3e <pow+0xa2>
 8005e62:	0020      	movs	r0, r4
 8005e64:	0029      	movs	r1, r5
 8005e66:	f000 f807 	bl	8005e78 <finite>
 8005e6a:	e7c4      	b.n	8005df6 <pow+0x5a>
 8005e6c:	2600      	movs	r6, #0
 8005e6e:	4f01      	ldr	r7, [pc, #4]	@ (8005e74 <pow+0xd8>)
 8005e70:	e7e5      	b.n	8005e3e <pow+0xa2>
 8005e72:	46c0      	nop			@ (mov r8, r8)
 8005e74:	3ff00000 	.word	0x3ff00000

08005e78 <finite>:
 8005e78:	4b02      	ldr	r3, [pc, #8]	@ (8005e84 <finite+0xc>)
 8005e7a:	0048      	lsls	r0, r1, #1
 8005e7c:	0840      	lsrs	r0, r0, #1
 8005e7e:	18c0      	adds	r0, r0, r3
 8005e80:	0fc0      	lsrs	r0, r0, #31
 8005e82:	4770      	bx	lr
 8005e84:	80100000 	.word	0x80100000

08005e88 <__ieee754_pow>:
 8005e88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e8a:	b095      	sub	sp, #84	@ 0x54
 8005e8c:	9202      	str	r2, [sp, #8]
 8005e8e:	9303      	str	r3, [sp, #12]
 8005e90:	9b03      	ldr	r3, [sp, #12]
 8005e92:	9a03      	ldr	r2, [sp, #12]
 8005e94:	9306      	str	r3, [sp, #24]
 8005e96:	0052      	lsls	r2, r2, #1
 8005e98:	9b02      	ldr	r3, [sp, #8]
 8005e9a:	0852      	lsrs	r2, r2, #1
 8005e9c:	9204      	str	r2, [sp, #16]
 8005e9e:	001a      	movs	r2, r3
 8005ea0:	000f      	movs	r7, r1
 8005ea2:	9904      	ldr	r1, [sp, #16]
 8005ea4:	0006      	movs	r6, r0
 8005ea6:	430a      	orrs	r2, r1
 8005ea8:	d119      	bne.n	8005ede <__ieee754_pow+0x56>
 8005eaa:	2180      	movs	r1, #128	@ 0x80
 8005eac:	0309      	lsls	r1, r1, #12
 8005eae:	4079      	eors	r1, r7
 8005eb0:	0002      	movs	r2, r0
 8005eb2:	000b      	movs	r3, r1
 8005eb4:	1892      	adds	r2, r2, r2
 8005eb6:	415b      	adcs	r3, r3
 8005eb8:	499b      	ldr	r1, [pc, #620]	@ (8006128 <__ieee754_pow+0x2a0>)
 8005eba:	428b      	cmp	r3, r1
 8005ebc:	d806      	bhi.n	8005ecc <__ieee754_pow+0x44>
 8005ebe:	d001      	beq.n	8005ec4 <__ieee754_pow+0x3c>
 8005ec0:	f000 fcde 	bl	8006880 <__ieee754_pow+0x9f8>
 8005ec4:	2a00      	cmp	r2, #0
 8005ec6:	d101      	bne.n	8005ecc <__ieee754_pow+0x44>
 8005ec8:	f000 fcda 	bl	8006880 <__ieee754_pow+0x9f8>
 8005ecc:	9a02      	ldr	r2, [sp, #8]
 8005ece:	9b03      	ldr	r3, [sp, #12]
 8005ed0:	0030      	movs	r0, r6
 8005ed2:	0039      	movs	r1, r7
 8005ed4:	f7fa fade 	bl	8000494 <__aeabi_dadd>
 8005ed8:	9000      	str	r0, [sp, #0]
 8005eda:	9101      	str	r1, [sp, #4]
 8005edc:	e0af      	b.n	800603e <__ieee754_pow+0x1b6>
 8005ede:	4a93      	ldr	r2, [pc, #588]	@ (800612c <__ieee754_pow+0x2a4>)
 8005ee0:	007c      	lsls	r4, r7, #1
 8005ee2:	9708      	str	r7, [sp, #32]
 8005ee4:	900e      	str	r0, [sp, #56]	@ 0x38
 8005ee6:	0864      	lsrs	r4, r4, #1
 8005ee8:	4294      	cmp	r4, r2
 8005eea:	d809      	bhi.n	8005f00 <__ieee754_pow+0x78>
 8005eec:	d101      	bne.n	8005ef2 <__ieee754_pow+0x6a>
 8005eee:	2800      	cmp	r0, #0
 8005ef0:	d1ec      	bne.n	8005ecc <__ieee754_pow+0x44>
 8005ef2:	9904      	ldr	r1, [sp, #16]
 8005ef4:	4a8d      	ldr	r2, [pc, #564]	@ (800612c <__ieee754_pow+0x2a4>)
 8005ef6:	4291      	cmp	r1, r2
 8005ef8:	d802      	bhi.n	8005f00 <__ieee754_pow+0x78>
 8005efa:	d10c      	bne.n	8005f16 <__ieee754_pow+0x8e>
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d00a      	beq.n	8005f16 <__ieee754_pow+0x8e>
 8005f00:	4b8b      	ldr	r3, [pc, #556]	@ (8006130 <__ieee754_pow+0x2a8>)
 8005f02:	18fb      	adds	r3, r7, r3
 8005f04:	4333      	orrs	r3, r6
 8005f06:	d1e1      	bne.n	8005ecc <__ieee754_pow+0x44>
 8005f08:	2180      	movs	r1, #128	@ 0x80
 8005f0a:	9803      	ldr	r0, [sp, #12]
 8005f0c:	0309      	lsls	r1, r1, #12
 8005f0e:	4048      	eors	r0, r1
 8005f10:	0003      	movs	r3, r0
 8005f12:	9a02      	ldr	r2, [sp, #8]
 8005f14:	e7ce      	b.n	8005eb4 <__ieee754_pow+0x2c>
 8005f16:	2500      	movs	r5, #0
 8005f18:	9a08      	ldr	r2, [sp, #32]
 8005f1a:	940a      	str	r4, [sp, #40]	@ 0x28
 8005f1c:	42aa      	cmp	r2, r5
 8005f1e:	da68      	bge.n	8005ff2 <__ieee754_pow+0x16a>
 8005f20:	4a84      	ldr	r2, [pc, #528]	@ (8006134 <__ieee754_pow+0x2ac>)
 8005f22:	9904      	ldr	r1, [sp, #16]
 8005f24:	4291      	cmp	r1, r2
 8005f26:	d863      	bhi.n	8005ff0 <__ieee754_pow+0x168>
 8005f28:	4a83      	ldr	r2, [pc, #524]	@ (8006138 <__ieee754_pow+0x2b0>)
 8005f2a:	4291      	cmp	r1, r2
 8005f2c:	d910      	bls.n	8005f50 <__ieee754_pow+0xc8>
 8005f2e:	150a      	asrs	r2, r1, #20
 8005f30:	4982      	ldr	r1, [pc, #520]	@ (800613c <__ieee754_pow+0x2b4>)
 8005f32:	1852      	adds	r2, r2, r1
 8005f34:	2a14      	cmp	r2, #20
 8005f36:	dd3b      	ble.n	8005fb0 <__ieee754_pow+0x128>
 8005f38:	2134      	movs	r1, #52	@ 0x34
 8005f3a:	1a89      	subs	r1, r1, r2
 8005f3c:	9a02      	ldr	r2, [sp, #8]
 8005f3e:	40ca      	lsrs	r2, r1
 8005f40:	0010      	movs	r0, r2
 8005f42:	4088      	lsls	r0, r1
 8005f44:	4298      	cmp	r0, r3
 8005f46:	d103      	bne.n	8005f50 <__ieee754_pow+0xc8>
 8005f48:	2101      	movs	r1, #1
 8005f4a:	3502      	adds	r5, #2
 8005f4c:	400a      	ands	r2, r1
 8005f4e:	1aad      	subs	r5, r5, r2
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d03d      	beq.n	8005fd0 <__ieee754_pow+0x148>
 8005f54:	0030      	movs	r0, r6
 8005f56:	0039      	movs	r1, r7
 8005f58:	f000 fcc2 	bl	80068e0 <fabs>
 8005f5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f5e:	9000      	str	r0, [sp, #0]
 8005f60:	9101      	str	r1, [sp, #4]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d000      	beq.n	8005f68 <__ieee754_pow+0xe0>
 8005f66:	e093      	b.n	8006090 <__ieee754_pow+0x208>
 8005f68:	4a75      	ldr	r2, [pc, #468]	@ (8006140 <__ieee754_pow+0x2b8>)
 8005f6a:	00bb      	lsls	r3, r7, #2
 8005f6c:	089b      	lsrs	r3, r3, #2
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d002      	beq.n	8005f78 <__ieee754_pow+0xf0>
 8005f72:	2c00      	cmp	r4, #0
 8005f74:	d000      	beq.n	8005f78 <__ieee754_pow+0xf0>
 8005f76:	e08b      	b.n	8006090 <__ieee754_pow+0x208>
 8005f78:	9b06      	ldr	r3, [sp, #24]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	da07      	bge.n	8005f8e <__ieee754_pow+0x106>
 8005f7e:	9a00      	ldr	r2, [sp, #0]
 8005f80:	9b01      	ldr	r3, [sp, #4]
 8005f82:	2000      	movs	r0, #0
 8005f84:	496e      	ldr	r1, [pc, #440]	@ (8006140 <__ieee754_pow+0x2b8>)
 8005f86:	f7fa fde9 	bl	8000b5c <__aeabi_ddiv>
 8005f8a:	9000      	str	r0, [sp, #0]
 8005f8c:	9101      	str	r1, [sp, #4]
 8005f8e:	9b08      	ldr	r3, [sp, #32]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	da54      	bge.n	800603e <__ieee754_pow+0x1b6>
 8005f94:	4b66      	ldr	r3, [pc, #408]	@ (8006130 <__ieee754_pow+0x2a8>)
 8005f96:	18e4      	adds	r4, r4, r3
 8005f98:	432c      	orrs	r4, r5
 8005f9a:	d000      	beq.n	8005f9e <__ieee754_pow+0x116>
 8005f9c:	e06d      	b.n	800607a <__ieee754_pow+0x1f2>
 8005f9e:	9a00      	ldr	r2, [sp, #0]
 8005fa0:	9b01      	ldr	r3, [sp, #4]
 8005fa2:	0010      	movs	r0, r2
 8005fa4:	0019      	movs	r1, r3
 8005fa6:	f7fb fce5 	bl	8001974 <__aeabi_dsub>
 8005faa:	0002      	movs	r2, r0
 8005fac:	000b      	movs	r3, r1
 8005fae:	e01c      	b.n	8005fea <__ieee754_pow+0x162>
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d1cf      	bne.n	8005f54 <__ieee754_pow+0xcc>
 8005fb4:	3314      	adds	r3, #20
 8005fb6:	1a9a      	subs	r2, r3, r2
 8005fb8:	9b04      	ldr	r3, [sp, #16]
 8005fba:	4113      	asrs	r3, r2
 8005fbc:	0019      	movs	r1, r3
 8005fbe:	4091      	lsls	r1, r2
 8005fc0:	000a      	movs	r2, r1
 8005fc2:	9904      	ldr	r1, [sp, #16]
 8005fc4:	428a      	cmp	r2, r1
 8005fc6:	d103      	bne.n	8005fd0 <__ieee754_pow+0x148>
 8005fc8:	2201      	movs	r2, #1
 8005fca:	2502      	movs	r5, #2
 8005fcc:	4013      	ands	r3, r2
 8005fce:	1aed      	subs	r5, r5, r3
 8005fd0:	4b5b      	ldr	r3, [pc, #364]	@ (8006140 <__ieee754_pow+0x2b8>)
 8005fd2:	9a04      	ldr	r2, [sp, #16]
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d136      	bne.n	8006046 <__ieee754_pow+0x1be>
 8005fd8:	9b06      	ldr	r3, [sp, #24]
 8005fda:	9600      	str	r6, [sp, #0]
 8005fdc:	9701      	str	r7, [sp, #4]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	da2d      	bge.n	800603e <__ieee754_pow+0x1b6>
 8005fe2:	0032      	movs	r2, r6
 8005fe4:	003b      	movs	r3, r7
 8005fe6:	2000      	movs	r0, #0
 8005fe8:	4955      	ldr	r1, [pc, #340]	@ (8006140 <__ieee754_pow+0x2b8>)
 8005fea:	f7fa fdb7 	bl	8000b5c <__aeabi_ddiv>
 8005fee:	e773      	b.n	8005ed8 <__ieee754_pow+0x50>
 8005ff0:	2502      	movs	r5, #2
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d1ae      	bne.n	8005f54 <__ieee754_pow+0xcc>
 8005ff6:	9b04      	ldr	r3, [sp, #16]
 8005ff8:	4a4c      	ldr	r2, [pc, #304]	@ (800612c <__ieee754_pow+0x2a4>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d1e8      	bne.n	8005fd0 <__ieee754_pow+0x148>
 8005ffe:	4b4c      	ldr	r3, [pc, #304]	@ (8006130 <__ieee754_pow+0x2a8>)
 8006000:	18e3      	adds	r3, r4, r3
 8006002:	4333      	orrs	r3, r6
 8006004:	d101      	bne.n	800600a <__ieee754_pow+0x182>
 8006006:	f000 fc3b 	bl	8006880 <__ieee754_pow+0x9f8>
 800600a:	4b4b      	ldr	r3, [pc, #300]	@ (8006138 <__ieee754_pow+0x2b0>)
 800600c:	429c      	cmp	r4, r3
 800600e:	d909      	bls.n	8006024 <__ieee754_pow+0x19c>
 8006010:	9b06      	ldr	r3, [sp, #24]
 8006012:	2b00      	cmp	r3, #0
 8006014:	da01      	bge.n	800601a <__ieee754_pow+0x192>
 8006016:	f000 fc37 	bl	8006888 <__ieee754_pow+0xa00>
 800601a:	9b02      	ldr	r3, [sp, #8]
 800601c:	9c03      	ldr	r4, [sp, #12]
 800601e:	9300      	str	r3, [sp, #0]
 8006020:	9401      	str	r4, [sp, #4]
 8006022:	e00c      	b.n	800603e <__ieee754_pow+0x1b6>
 8006024:	9b06      	ldr	r3, [sp, #24]
 8006026:	2b00      	cmp	r3, #0
 8006028:	db01      	blt.n	800602e <__ieee754_pow+0x1a6>
 800602a:	f000 fc2d 	bl	8006888 <__ieee754_pow+0xa00>
 800602e:	2280      	movs	r2, #128	@ 0x80
 8006030:	0612      	lsls	r2, r2, #24
 8006032:	4694      	mov	ip, r2
 8006034:	9b02      	ldr	r3, [sp, #8]
 8006036:	9300      	str	r3, [sp, #0]
 8006038:	9b03      	ldr	r3, [sp, #12]
 800603a:	4463      	add	r3, ip
 800603c:	9301      	str	r3, [sp, #4]
 800603e:	9800      	ldr	r0, [sp, #0]
 8006040:	9901      	ldr	r1, [sp, #4]
 8006042:	b015      	add	sp, #84	@ 0x54
 8006044:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006046:	2380      	movs	r3, #128	@ 0x80
 8006048:	9a06      	ldr	r2, [sp, #24]
 800604a:	05db      	lsls	r3, r3, #23
 800604c:	429a      	cmp	r2, r3
 800604e:	d106      	bne.n	800605e <__ieee754_pow+0x1d6>
 8006050:	0032      	movs	r2, r6
 8006052:	003b      	movs	r3, r7
 8006054:	0030      	movs	r0, r6
 8006056:	0039      	movs	r1, r7
 8006058:	f7fb f9c4 	bl	80013e4 <__aeabi_dmul>
 800605c:	e73c      	b.n	8005ed8 <__ieee754_pow+0x50>
 800605e:	4b39      	ldr	r3, [pc, #228]	@ (8006144 <__ieee754_pow+0x2bc>)
 8006060:	9a06      	ldr	r2, [sp, #24]
 8006062:	429a      	cmp	r2, r3
 8006064:	d000      	beq.n	8006068 <__ieee754_pow+0x1e0>
 8006066:	e775      	b.n	8005f54 <__ieee754_pow+0xcc>
 8006068:	9b08      	ldr	r3, [sp, #32]
 800606a:	2b00      	cmp	r3, #0
 800606c:	da00      	bge.n	8006070 <__ieee754_pow+0x1e8>
 800606e:	e771      	b.n	8005f54 <__ieee754_pow+0xcc>
 8006070:	0030      	movs	r0, r6
 8006072:	0039      	movs	r1, r7
 8006074:	f000 fcd2 	bl	8006a1c <__ieee754_sqrt>
 8006078:	e72e      	b.n	8005ed8 <__ieee754_pow+0x50>
 800607a:	2d01      	cmp	r5, #1
 800607c:	d1df      	bne.n	800603e <__ieee754_pow+0x1b6>
 800607e:	9800      	ldr	r0, [sp, #0]
 8006080:	2180      	movs	r1, #128	@ 0x80
 8006082:	0002      	movs	r2, r0
 8006084:	9801      	ldr	r0, [sp, #4]
 8006086:	0609      	lsls	r1, r1, #24
 8006088:	1843      	adds	r3, r0, r1
 800608a:	9200      	str	r2, [sp, #0]
 800608c:	9301      	str	r3, [sp, #4]
 800608e:	e7d6      	b.n	800603e <__ieee754_pow+0x1b6>
 8006090:	0ffb      	lsrs	r3, r7, #31
 8006092:	3b01      	subs	r3, #1
 8006094:	001a      	movs	r2, r3
 8006096:	432a      	orrs	r2, r5
 8006098:	d104      	bne.n	80060a4 <__ieee754_pow+0x21c>
 800609a:	0032      	movs	r2, r6
 800609c:	003b      	movs	r3, r7
 800609e:	0030      	movs	r0, r6
 80060a0:	0039      	movs	r1, r7
 80060a2:	e780      	b.n	8005fa6 <__ieee754_pow+0x11e>
 80060a4:	3d01      	subs	r5, #1
 80060a6:	2200      	movs	r2, #0
 80060a8:	431d      	orrs	r5, r3
 80060aa:	d015      	beq.n	80060d8 <__ieee754_pow+0x250>
 80060ac:	4b24      	ldr	r3, [pc, #144]	@ (8006140 <__ieee754_pow+0x2b8>)
 80060ae:	9208      	str	r2, [sp, #32]
 80060b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80060b2:	2384      	movs	r3, #132	@ 0x84
 80060b4:	9a04      	ldr	r2, [sp, #16]
 80060b6:	05db      	lsls	r3, r3, #23
 80060b8:	429a      	cmp	r2, r3
 80060ba:	d800      	bhi.n	80060be <__ieee754_pow+0x236>
 80060bc:	e102      	b.n	80062c4 <__ieee754_pow+0x43c>
 80060be:	4b22      	ldr	r3, [pc, #136]	@ (8006148 <__ieee754_pow+0x2c0>)
 80060c0:	429a      	cmp	r2, r3
 80060c2:	d912      	bls.n	80060ea <__ieee754_pow+0x262>
 80060c4:	4b1c      	ldr	r3, [pc, #112]	@ (8006138 <__ieee754_pow+0x2b0>)
 80060c6:	429c      	cmp	r4, r3
 80060c8:	d808      	bhi.n	80060dc <__ieee754_pow+0x254>
 80060ca:	9b06      	ldr	r3, [sp, #24]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	da08      	bge.n	80060e2 <__ieee754_pow+0x25a>
 80060d0:	2000      	movs	r0, #0
 80060d2:	f000 fc9b 	bl	8006a0c <__math_oflow>
 80060d6:	e6ff      	b.n	8005ed8 <__ieee754_pow+0x50>
 80060d8:	4b1c      	ldr	r3, [pc, #112]	@ (800614c <__ieee754_pow+0x2c4>)
 80060da:	e7e8      	b.n	80060ae <__ieee754_pow+0x226>
 80060dc:	9b06      	ldr	r3, [sp, #24]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	dcf6      	bgt.n	80060d0 <__ieee754_pow+0x248>
 80060e2:	2000      	movs	r0, #0
 80060e4:	f000 fc8b 	bl	80069fe <__math_uflow>
 80060e8:	e6f6      	b.n	8005ed8 <__ieee754_pow+0x50>
 80060ea:	4b19      	ldr	r3, [pc, #100]	@ (8006150 <__ieee754_pow+0x2c8>)
 80060ec:	429c      	cmp	r4, r3
 80060ee:	d80b      	bhi.n	8006108 <__ieee754_pow+0x280>
 80060f0:	9808      	ldr	r0, [sp, #32]
 80060f2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80060f4:	2300      	movs	r3, #0
 80060f6:	2200      	movs	r2, #0
 80060f8:	f7fa f9a4 	bl	8000444 <__aeabi_dcmplt>
 80060fc:	1e43      	subs	r3, r0, #1
 80060fe:	4198      	sbcs	r0, r3
 8006100:	9b06      	ldr	r3, [sp, #24]
 8006102:	2b00      	cmp	r3, #0
 8006104:	daee      	bge.n	80060e4 <__ieee754_pow+0x25c>
 8006106:	e7e4      	b.n	80060d2 <__ieee754_pow+0x24a>
 8006108:	4b0d      	ldr	r3, [pc, #52]	@ (8006140 <__ieee754_pow+0x2b8>)
 800610a:	2200      	movs	r2, #0
 800610c:	429c      	cmp	r4, r3
 800610e:	d921      	bls.n	8006154 <__ieee754_pow+0x2cc>
 8006110:	9808      	ldr	r0, [sp, #32]
 8006112:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006114:	2300      	movs	r3, #0
 8006116:	f7fa f995 	bl	8000444 <__aeabi_dcmplt>
 800611a:	1e43      	subs	r3, r0, #1
 800611c:	4198      	sbcs	r0, r3
 800611e:	9b06      	ldr	r3, [sp, #24]
 8006120:	2b00      	cmp	r3, #0
 8006122:	dcd6      	bgt.n	80060d2 <__ieee754_pow+0x24a>
 8006124:	e7de      	b.n	80060e4 <__ieee754_pow+0x25c>
 8006126:	46c0      	nop			@ (mov r8, r8)
 8006128:	fff00000 	.word	0xfff00000
 800612c:	7ff00000 	.word	0x7ff00000
 8006130:	c0100000 	.word	0xc0100000
 8006134:	433fffff 	.word	0x433fffff
 8006138:	3fefffff 	.word	0x3fefffff
 800613c:	fffffc01 	.word	0xfffffc01
 8006140:	3ff00000 	.word	0x3ff00000
 8006144:	3fe00000 	.word	0x3fe00000
 8006148:	43f00000 	.word	0x43f00000
 800614c:	bff00000 	.word	0xbff00000
 8006150:	3feffffe 	.word	0x3feffffe
 8006154:	9800      	ldr	r0, [sp, #0]
 8006156:	9901      	ldr	r1, [sp, #4]
 8006158:	4b4f      	ldr	r3, [pc, #316]	@ (8006298 <__ieee754_pow+0x410>)
 800615a:	f7fb fc0b 	bl	8001974 <__aeabi_dsub>
 800615e:	22c0      	movs	r2, #192	@ 0xc0
 8006160:	4b4e      	ldr	r3, [pc, #312]	@ (800629c <__ieee754_pow+0x414>)
 8006162:	05d2      	lsls	r2, r2, #23
 8006164:	0006      	movs	r6, r0
 8006166:	000f      	movs	r7, r1
 8006168:	f7fb f93c 	bl	80013e4 <__aeabi_dmul>
 800616c:	4a4c      	ldr	r2, [pc, #304]	@ (80062a0 <__ieee754_pow+0x418>)
 800616e:	9004      	str	r0, [sp, #16]
 8006170:	9105      	str	r1, [sp, #20]
 8006172:	4b4c      	ldr	r3, [pc, #304]	@ (80062a4 <__ieee754_pow+0x41c>)
 8006174:	0030      	movs	r0, r6
 8006176:	0039      	movs	r1, r7
 8006178:	f7fb f934 	bl	80013e4 <__aeabi_dmul>
 800617c:	2200      	movs	r2, #0
 800617e:	9000      	str	r0, [sp, #0]
 8006180:	9101      	str	r1, [sp, #4]
 8006182:	4b49      	ldr	r3, [pc, #292]	@ (80062a8 <__ieee754_pow+0x420>)
 8006184:	0030      	movs	r0, r6
 8006186:	0039      	movs	r1, r7
 8006188:	f7fb f92c 	bl	80013e4 <__aeabi_dmul>
 800618c:	0002      	movs	r2, r0
 800618e:	000b      	movs	r3, r1
 8006190:	4846      	ldr	r0, [pc, #280]	@ (80062ac <__ieee754_pow+0x424>)
 8006192:	4947      	ldr	r1, [pc, #284]	@ (80062b0 <__ieee754_pow+0x428>)
 8006194:	f7fb fbee 	bl	8001974 <__aeabi_dsub>
 8006198:	0032      	movs	r2, r6
 800619a:	003b      	movs	r3, r7
 800619c:	f7fb f922 	bl	80013e4 <__aeabi_dmul>
 80061a0:	0002      	movs	r2, r0
 80061a2:	000b      	movs	r3, r1
 80061a4:	2000      	movs	r0, #0
 80061a6:	4943      	ldr	r1, [pc, #268]	@ (80062b4 <__ieee754_pow+0x42c>)
 80061a8:	f7fb fbe4 	bl	8001974 <__aeabi_dsub>
 80061ac:	0032      	movs	r2, r6
 80061ae:	0004      	movs	r4, r0
 80061b0:	000d      	movs	r5, r1
 80061b2:	003b      	movs	r3, r7
 80061b4:	0030      	movs	r0, r6
 80061b6:	0039      	movs	r1, r7
 80061b8:	f7fb f914 	bl	80013e4 <__aeabi_dmul>
 80061bc:	0002      	movs	r2, r0
 80061be:	000b      	movs	r3, r1
 80061c0:	0020      	movs	r0, r4
 80061c2:	0029      	movs	r1, r5
 80061c4:	f7fb f90e 	bl	80013e4 <__aeabi_dmul>
 80061c8:	4a3b      	ldr	r2, [pc, #236]	@ (80062b8 <__ieee754_pow+0x430>)
 80061ca:	4b34      	ldr	r3, [pc, #208]	@ (800629c <__ieee754_pow+0x414>)
 80061cc:	f7fb f90a 	bl	80013e4 <__aeabi_dmul>
 80061d0:	0002      	movs	r2, r0
 80061d2:	000b      	movs	r3, r1
 80061d4:	9800      	ldr	r0, [sp, #0]
 80061d6:	9901      	ldr	r1, [sp, #4]
 80061d8:	f7fb fbcc 	bl	8001974 <__aeabi_dsub>
 80061dc:	0002      	movs	r2, r0
 80061de:	000b      	movs	r3, r1
 80061e0:	0004      	movs	r4, r0
 80061e2:	000d      	movs	r5, r1
 80061e4:	9804      	ldr	r0, [sp, #16]
 80061e6:	9905      	ldr	r1, [sp, #20]
 80061e8:	f7fa f954 	bl	8000494 <__aeabi_dadd>
 80061ec:	9a04      	ldr	r2, [sp, #16]
 80061ee:	9b05      	ldr	r3, [sp, #20]
 80061f0:	2000      	movs	r0, #0
 80061f2:	9000      	str	r0, [sp, #0]
 80061f4:	9101      	str	r1, [sp, #4]
 80061f6:	f7fb fbbd 	bl	8001974 <__aeabi_dsub>
 80061fa:	0002      	movs	r2, r0
 80061fc:	000b      	movs	r3, r1
 80061fe:	0020      	movs	r0, r4
 8006200:	0029      	movs	r1, r5
 8006202:	f7fb fbb7 	bl	8001974 <__aeabi_dsub>
 8006206:	9b02      	ldr	r3, [sp, #8]
 8006208:	9c03      	ldr	r4, [sp, #12]
 800620a:	9304      	str	r3, [sp, #16]
 800620c:	9405      	str	r4, [sp, #20]
 800620e:	2300      	movs	r3, #0
 8006210:	9304      	str	r3, [sp, #16]
 8006212:	9c04      	ldr	r4, [sp, #16]
 8006214:	9d05      	ldr	r5, [sp, #20]
 8006216:	0006      	movs	r6, r0
 8006218:	000f      	movs	r7, r1
 800621a:	9802      	ldr	r0, [sp, #8]
 800621c:	9903      	ldr	r1, [sp, #12]
 800621e:	0022      	movs	r2, r4
 8006220:	002b      	movs	r3, r5
 8006222:	f7fb fba7 	bl	8001974 <__aeabi_dsub>
 8006226:	9a00      	ldr	r2, [sp, #0]
 8006228:	9b01      	ldr	r3, [sp, #4]
 800622a:	f7fb f8db 	bl	80013e4 <__aeabi_dmul>
 800622e:	9a02      	ldr	r2, [sp, #8]
 8006230:	9b03      	ldr	r3, [sp, #12]
 8006232:	9006      	str	r0, [sp, #24]
 8006234:	9107      	str	r1, [sp, #28]
 8006236:	0030      	movs	r0, r6
 8006238:	0039      	movs	r1, r7
 800623a:	f7fb f8d3 	bl	80013e4 <__aeabi_dmul>
 800623e:	0002      	movs	r2, r0
 8006240:	000b      	movs	r3, r1
 8006242:	9806      	ldr	r0, [sp, #24]
 8006244:	9907      	ldr	r1, [sp, #28]
 8006246:	f7fa f925 	bl	8000494 <__aeabi_dadd>
 800624a:	0022      	movs	r2, r4
 800624c:	002b      	movs	r3, r5
 800624e:	9002      	str	r0, [sp, #8]
 8006250:	9103      	str	r1, [sp, #12]
 8006252:	9800      	ldr	r0, [sp, #0]
 8006254:	9901      	ldr	r1, [sp, #4]
 8006256:	f7fb f8c5 	bl	80013e4 <__aeabi_dmul>
 800625a:	000b      	movs	r3, r1
 800625c:	0002      	movs	r2, r0
 800625e:	0006      	movs	r6, r0
 8006260:	000f      	movs	r7, r1
 8006262:	9802      	ldr	r0, [sp, #8]
 8006264:	9903      	ldr	r1, [sp, #12]
 8006266:	f7fa f915 	bl	8000494 <__aeabi_dadd>
 800626a:	9000      	str	r0, [sp, #0]
 800626c:	9101      	str	r1, [sp, #4]
 800626e:	9c01      	ldr	r4, [sp, #4]
 8006270:	4b12      	ldr	r3, [pc, #72]	@ (80062bc <__ieee754_pow+0x434>)
 8006272:	9406      	str	r4, [sp, #24]
 8006274:	429c      	cmp	r4, r3
 8006276:	dc00      	bgt.n	800627a <__ieee754_pow+0x3f2>
 8006278:	e222      	b.n	80066c0 <__ieee754_pow+0x838>
 800627a:	4a11      	ldr	r2, [pc, #68]	@ (80062c0 <__ieee754_pow+0x438>)
 800627c:	18a3      	adds	r3, r4, r2
 800627e:	9a00      	ldr	r2, [sp, #0]
 8006280:	4313      	orrs	r3, r2
 8006282:	d100      	bne.n	8006286 <__ieee754_pow+0x3fe>
 8006284:	e1a0      	b.n	80065c8 <__ieee754_pow+0x740>
 8006286:	9808      	ldr	r0, [sp, #32]
 8006288:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800628a:	2300      	movs	r3, #0
 800628c:	2200      	movs	r2, #0
 800628e:	f7fa f8d9 	bl	8000444 <__aeabi_dcmplt>
 8006292:	1e43      	subs	r3, r0, #1
 8006294:	4198      	sbcs	r0, r3
 8006296:	e71c      	b.n	80060d2 <__ieee754_pow+0x24a>
 8006298:	3ff00000 	.word	0x3ff00000
 800629c:	3ff71547 	.word	0x3ff71547
 80062a0:	f85ddf44 	.word	0xf85ddf44
 80062a4:	3e54ae0b 	.word	0x3e54ae0b
 80062a8:	3fd00000 	.word	0x3fd00000
 80062ac:	55555555 	.word	0x55555555
 80062b0:	3fd55555 	.word	0x3fd55555
 80062b4:	3fe00000 	.word	0x3fe00000
 80062b8:	652b82fe 	.word	0x652b82fe
 80062bc:	408fffff 	.word	0x408fffff
 80062c0:	bf700000 	.word	0xbf700000
 80062c4:	4be0      	ldr	r3, [pc, #896]	@ (8006648 <__ieee754_pow+0x7c0>)
 80062c6:	2200      	movs	r2, #0
 80062c8:	423b      	tst	r3, r7
 80062ca:	d10b      	bne.n	80062e4 <__ieee754_pow+0x45c>
 80062cc:	9800      	ldr	r0, [sp, #0]
 80062ce:	9901      	ldr	r1, [sp, #4]
 80062d0:	2200      	movs	r2, #0
 80062d2:	4bde      	ldr	r3, [pc, #888]	@ (800664c <__ieee754_pow+0x7c4>)
 80062d4:	f7fb f886 	bl	80013e4 <__aeabi_dmul>
 80062d8:	2235      	movs	r2, #53	@ 0x35
 80062da:	9000      	str	r0, [sp, #0]
 80062dc:	9101      	str	r1, [sp, #4]
 80062de:	9b01      	ldr	r3, [sp, #4]
 80062e0:	4252      	negs	r2, r2
 80062e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80062e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80062e6:	49da      	ldr	r1, [pc, #872]	@ (8006650 <__ieee754_pow+0x7c8>)
 80062e8:	151b      	asrs	r3, r3, #20
 80062ea:	185b      	adds	r3, r3, r1
 80062ec:	189b      	adds	r3, r3, r2
 80062ee:	930e      	str	r3, [sp, #56]	@ 0x38
 80062f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80062f2:	4dd8      	ldr	r5, [pc, #864]	@ (8006654 <__ieee754_pow+0x7cc>)
 80062f4:	031b      	lsls	r3, r3, #12
 80062f6:	4ad8      	ldr	r2, [pc, #864]	@ (8006658 <__ieee754_pow+0x7d0>)
 80062f8:	0b1b      	lsrs	r3, r3, #12
 80062fa:	2600      	movs	r6, #0
 80062fc:	431d      	orrs	r5, r3
 80062fe:	4293      	cmp	r3, r2
 8006300:	dd09      	ble.n	8006316 <__ieee754_pow+0x48e>
 8006302:	4ad6      	ldr	r2, [pc, #856]	@ (800665c <__ieee754_pow+0x7d4>)
 8006304:	3601      	adds	r6, #1
 8006306:	4293      	cmp	r3, r2
 8006308:	dd05      	ble.n	8006316 <__ieee754_pow+0x48e>
 800630a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800630c:	199b      	adds	r3, r3, r6
 800630e:	2600      	movs	r6, #0
 8006310:	930e      	str	r3, [sp, #56]	@ 0x38
 8006312:	4bd3      	ldr	r3, [pc, #844]	@ (8006660 <__ieee754_pow+0x7d8>)
 8006314:	18ed      	adds	r5, r5, r3
 8006316:	9800      	ldr	r0, [sp, #0]
 8006318:	9901      	ldr	r1, [sp, #4]
 800631a:	0029      	movs	r1, r5
 800631c:	4bd1      	ldr	r3, [pc, #836]	@ (8006664 <__ieee754_pow+0x7dc>)
 800631e:	00f2      	lsls	r2, r6, #3
 8006320:	189b      	adds	r3, r3, r2
 8006322:	685c      	ldr	r4, [r3, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006328:	930a      	str	r3, [sp, #40]	@ 0x28
 800632a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800632c:	001a      	movs	r2, r3
 800632e:	0023      	movs	r3, r4
 8006330:	900c      	str	r0, [sp, #48]	@ 0x30
 8006332:	910d      	str	r1, [sp, #52]	@ 0x34
 8006334:	f7fb fb1e 	bl	8001974 <__aeabi_dsub>
 8006338:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800633a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800633c:	9010      	str	r0, [sp, #64]	@ 0x40
 800633e:	9111      	str	r1, [sp, #68]	@ 0x44
 8006340:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006342:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006344:	f7fa f8a6 	bl	8000494 <__aeabi_dadd>
 8006348:	0002      	movs	r2, r0
 800634a:	000b      	movs	r3, r1
 800634c:	2000      	movs	r0, #0
 800634e:	49c1      	ldr	r1, [pc, #772]	@ (8006654 <__ieee754_pow+0x7cc>)
 8006350:	f7fa fc04 	bl	8000b5c <__aeabi_ddiv>
 8006354:	0002      	movs	r2, r0
 8006356:	000b      	movs	r3, r1
 8006358:	9012      	str	r0, [sp, #72]	@ 0x48
 800635a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800635c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800635e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006360:	f7fb f840 	bl	80013e4 <__aeabi_dmul>
 8006364:	9006      	str	r0, [sp, #24]
 8006366:	9107      	str	r1, [sp, #28]
 8006368:	9b06      	ldr	r3, [sp, #24]
 800636a:	9c07      	ldr	r4, [sp, #28]
 800636c:	2180      	movs	r1, #128	@ 0x80
 800636e:	9304      	str	r3, [sp, #16]
 8006370:	9405      	str	r4, [sp, #20]
 8006372:	2080      	movs	r0, #128	@ 0x80
 8006374:	2300      	movs	r3, #0
 8006376:	2200      	movs	r2, #0
 8006378:	106d      	asrs	r5, r5, #1
 800637a:	0589      	lsls	r1, r1, #22
 800637c:	9304      	str	r3, [sp, #16]
 800637e:	4329      	orrs	r1, r5
 8006380:	0300      	lsls	r0, r0, #12
 8006382:	9b04      	ldr	r3, [sp, #16]
 8006384:	9c05      	ldr	r4, [sp, #20]
 8006386:	1809      	adds	r1, r1, r0
 8006388:	9300      	str	r3, [sp, #0]
 800638a:	9401      	str	r4, [sp, #4]
 800638c:	04b6      	lsls	r6, r6, #18
 800638e:	198b      	adds	r3, r1, r6
 8006390:	9800      	ldr	r0, [sp, #0]
 8006392:	9901      	ldr	r1, [sp, #4]
 8006394:	0014      	movs	r4, r2
 8006396:	001d      	movs	r5, r3
 8006398:	f7fb f824 	bl	80013e4 <__aeabi_dmul>
 800639c:	0002      	movs	r2, r0
 800639e:	000b      	movs	r3, r1
 80063a0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80063a2:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80063a4:	f7fb fae6 	bl	8001974 <__aeabi_dsub>
 80063a8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80063aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80063ac:	0006      	movs	r6, r0
 80063ae:	000f      	movs	r7, r1
 80063b0:	0020      	movs	r0, r4
 80063b2:	0029      	movs	r1, r5
 80063b4:	f7fb fade 	bl	8001974 <__aeabi_dsub>
 80063b8:	0002      	movs	r2, r0
 80063ba:	000b      	movs	r3, r1
 80063bc:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80063be:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80063c0:	f7fb fad8 	bl	8001974 <__aeabi_dsub>
 80063c4:	9a00      	ldr	r2, [sp, #0]
 80063c6:	9b01      	ldr	r3, [sp, #4]
 80063c8:	f7fb f80c 	bl	80013e4 <__aeabi_dmul>
 80063cc:	0002      	movs	r2, r0
 80063ce:	000b      	movs	r3, r1
 80063d0:	0030      	movs	r0, r6
 80063d2:	0039      	movs	r1, r7
 80063d4:	f7fb face 	bl	8001974 <__aeabi_dsub>
 80063d8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80063da:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80063dc:	f7fb f802 	bl	80013e4 <__aeabi_dmul>
 80063e0:	9a06      	ldr	r2, [sp, #24]
 80063e2:	9b07      	ldr	r3, [sp, #28]
 80063e4:	900a      	str	r0, [sp, #40]	@ 0x28
 80063e6:	910b      	str	r1, [sp, #44]	@ 0x2c
 80063e8:	0010      	movs	r0, r2
 80063ea:	0019      	movs	r1, r3
 80063ec:	f7fa fffa 	bl	80013e4 <__aeabi_dmul>
 80063f0:	0006      	movs	r6, r0
 80063f2:	000f      	movs	r7, r1
 80063f4:	4a9c      	ldr	r2, [pc, #624]	@ (8006668 <__ieee754_pow+0x7e0>)
 80063f6:	4b9d      	ldr	r3, [pc, #628]	@ (800666c <__ieee754_pow+0x7e4>)
 80063f8:	f7fa fff4 	bl	80013e4 <__aeabi_dmul>
 80063fc:	4a9c      	ldr	r2, [pc, #624]	@ (8006670 <__ieee754_pow+0x7e8>)
 80063fe:	4b9d      	ldr	r3, [pc, #628]	@ (8006674 <__ieee754_pow+0x7ec>)
 8006400:	f7fa f848 	bl	8000494 <__aeabi_dadd>
 8006404:	0032      	movs	r2, r6
 8006406:	003b      	movs	r3, r7
 8006408:	f7fa ffec 	bl	80013e4 <__aeabi_dmul>
 800640c:	4a9a      	ldr	r2, [pc, #616]	@ (8006678 <__ieee754_pow+0x7f0>)
 800640e:	4b9b      	ldr	r3, [pc, #620]	@ (800667c <__ieee754_pow+0x7f4>)
 8006410:	f7fa f840 	bl	8000494 <__aeabi_dadd>
 8006414:	0032      	movs	r2, r6
 8006416:	003b      	movs	r3, r7
 8006418:	f7fa ffe4 	bl	80013e4 <__aeabi_dmul>
 800641c:	4a98      	ldr	r2, [pc, #608]	@ (8006680 <__ieee754_pow+0x7f8>)
 800641e:	4b99      	ldr	r3, [pc, #612]	@ (8006684 <__ieee754_pow+0x7fc>)
 8006420:	f7fa f838 	bl	8000494 <__aeabi_dadd>
 8006424:	0032      	movs	r2, r6
 8006426:	003b      	movs	r3, r7
 8006428:	f7fa ffdc 	bl	80013e4 <__aeabi_dmul>
 800642c:	4a96      	ldr	r2, [pc, #600]	@ (8006688 <__ieee754_pow+0x800>)
 800642e:	4b97      	ldr	r3, [pc, #604]	@ (800668c <__ieee754_pow+0x804>)
 8006430:	f7fa f830 	bl	8000494 <__aeabi_dadd>
 8006434:	0032      	movs	r2, r6
 8006436:	003b      	movs	r3, r7
 8006438:	f7fa ffd4 	bl	80013e4 <__aeabi_dmul>
 800643c:	4a94      	ldr	r2, [pc, #592]	@ (8006690 <__ieee754_pow+0x808>)
 800643e:	4b95      	ldr	r3, [pc, #596]	@ (8006694 <__ieee754_pow+0x80c>)
 8006440:	f7fa f828 	bl	8000494 <__aeabi_dadd>
 8006444:	0032      	movs	r2, r6
 8006446:	0004      	movs	r4, r0
 8006448:	000d      	movs	r5, r1
 800644a:	003b      	movs	r3, r7
 800644c:	0030      	movs	r0, r6
 800644e:	0039      	movs	r1, r7
 8006450:	f7fa ffc8 	bl	80013e4 <__aeabi_dmul>
 8006454:	0002      	movs	r2, r0
 8006456:	000b      	movs	r3, r1
 8006458:	0020      	movs	r0, r4
 800645a:	0029      	movs	r1, r5
 800645c:	f7fa ffc2 	bl	80013e4 <__aeabi_dmul>
 8006460:	9a00      	ldr	r2, [sp, #0]
 8006462:	9b01      	ldr	r3, [sp, #4]
 8006464:	0004      	movs	r4, r0
 8006466:	000d      	movs	r5, r1
 8006468:	9806      	ldr	r0, [sp, #24]
 800646a:	9907      	ldr	r1, [sp, #28]
 800646c:	f7fa f812 	bl	8000494 <__aeabi_dadd>
 8006470:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006472:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006474:	f7fa ffb6 	bl	80013e4 <__aeabi_dmul>
 8006478:	0022      	movs	r2, r4
 800647a:	002b      	movs	r3, r5
 800647c:	f7fa f80a 	bl	8000494 <__aeabi_dadd>
 8006480:	9a00      	ldr	r2, [sp, #0]
 8006482:	9b01      	ldr	r3, [sp, #4]
 8006484:	900c      	str	r0, [sp, #48]	@ 0x30
 8006486:	910d      	str	r1, [sp, #52]	@ 0x34
 8006488:	0010      	movs	r0, r2
 800648a:	0019      	movs	r1, r3
 800648c:	f7fa ffaa 	bl	80013e4 <__aeabi_dmul>
 8006490:	2200      	movs	r2, #0
 8006492:	4b81      	ldr	r3, [pc, #516]	@ (8006698 <__ieee754_pow+0x810>)
 8006494:	0004      	movs	r4, r0
 8006496:	000d      	movs	r5, r1
 8006498:	f7f9 fffc 	bl	8000494 <__aeabi_dadd>
 800649c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800649e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80064a0:	f7f9 fff8 	bl	8000494 <__aeabi_dadd>
 80064a4:	2000      	movs	r0, #0
 80064a6:	000f      	movs	r7, r1
 80064a8:	0006      	movs	r6, r0
 80064aa:	0002      	movs	r2, r0
 80064ac:	000b      	movs	r3, r1
 80064ae:	9800      	ldr	r0, [sp, #0]
 80064b0:	9901      	ldr	r1, [sp, #4]
 80064b2:	f7fa ff97 	bl	80013e4 <__aeabi_dmul>
 80064b6:	2200      	movs	r2, #0
 80064b8:	9000      	str	r0, [sp, #0]
 80064ba:	9101      	str	r1, [sp, #4]
 80064bc:	4b76      	ldr	r3, [pc, #472]	@ (8006698 <__ieee754_pow+0x810>)
 80064be:	0030      	movs	r0, r6
 80064c0:	0039      	movs	r1, r7
 80064c2:	f7fb fa57 	bl	8001974 <__aeabi_dsub>
 80064c6:	0022      	movs	r2, r4
 80064c8:	002b      	movs	r3, r5
 80064ca:	f7fb fa53 	bl	8001974 <__aeabi_dsub>
 80064ce:	0002      	movs	r2, r0
 80064d0:	000b      	movs	r3, r1
 80064d2:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80064d4:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80064d6:	f7fb fa4d 	bl	8001974 <__aeabi_dsub>
 80064da:	9a06      	ldr	r2, [sp, #24]
 80064dc:	9b07      	ldr	r3, [sp, #28]
 80064de:	f7fa ff81 	bl	80013e4 <__aeabi_dmul>
 80064e2:	0032      	movs	r2, r6
 80064e4:	0004      	movs	r4, r0
 80064e6:	000d      	movs	r5, r1
 80064e8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80064ea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80064ec:	003b      	movs	r3, r7
 80064ee:	f7fa ff79 	bl	80013e4 <__aeabi_dmul>
 80064f2:	0002      	movs	r2, r0
 80064f4:	000b      	movs	r3, r1
 80064f6:	0020      	movs	r0, r4
 80064f8:	0029      	movs	r1, r5
 80064fa:	f7f9 ffcb 	bl	8000494 <__aeabi_dadd>
 80064fe:	0004      	movs	r4, r0
 8006500:	000d      	movs	r5, r1
 8006502:	0002      	movs	r2, r0
 8006504:	000b      	movs	r3, r1
 8006506:	9800      	ldr	r0, [sp, #0]
 8006508:	9901      	ldr	r1, [sp, #4]
 800650a:	f7f9 ffc3 	bl	8000494 <__aeabi_dadd>
 800650e:	22e0      	movs	r2, #224	@ 0xe0
 8006510:	2000      	movs	r0, #0
 8006512:	4b62      	ldr	r3, [pc, #392]	@ (800669c <__ieee754_pow+0x814>)
 8006514:	0612      	lsls	r2, r2, #24
 8006516:	0006      	movs	r6, r0
 8006518:	000f      	movs	r7, r1
 800651a:	f7fa ff63 	bl	80013e4 <__aeabi_dmul>
 800651e:	9006      	str	r0, [sp, #24]
 8006520:	9107      	str	r1, [sp, #28]
 8006522:	9a00      	ldr	r2, [sp, #0]
 8006524:	9b01      	ldr	r3, [sp, #4]
 8006526:	0030      	movs	r0, r6
 8006528:	0039      	movs	r1, r7
 800652a:	f7fb fa23 	bl	8001974 <__aeabi_dsub>
 800652e:	0002      	movs	r2, r0
 8006530:	000b      	movs	r3, r1
 8006532:	0020      	movs	r0, r4
 8006534:	0029      	movs	r1, r5
 8006536:	f7fb fa1d 	bl	8001974 <__aeabi_dsub>
 800653a:	4a59      	ldr	r2, [pc, #356]	@ (80066a0 <__ieee754_pow+0x818>)
 800653c:	4b57      	ldr	r3, [pc, #348]	@ (800669c <__ieee754_pow+0x814>)
 800653e:	f7fa ff51 	bl	80013e4 <__aeabi_dmul>
 8006542:	4a58      	ldr	r2, [pc, #352]	@ (80066a4 <__ieee754_pow+0x81c>)
 8006544:	0004      	movs	r4, r0
 8006546:	000d      	movs	r5, r1
 8006548:	0030      	movs	r0, r6
 800654a:	0039      	movs	r1, r7
 800654c:	4b56      	ldr	r3, [pc, #344]	@ (80066a8 <__ieee754_pow+0x820>)
 800654e:	f7fa ff49 	bl	80013e4 <__aeabi_dmul>
 8006552:	0002      	movs	r2, r0
 8006554:	000b      	movs	r3, r1
 8006556:	0020      	movs	r0, r4
 8006558:	0029      	movs	r1, r5
 800655a:	f7f9 ff9b 	bl	8000494 <__aeabi_dadd>
 800655e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006560:	4b52      	ldr	r3, [pc, #328]	@ (80066ac <__ieee754_pow+0x824>)
 8006562:	189b      	adds	r3, r3, r2
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	f7f9 ff94 	bl	8000494 <__aeabi_dadd>
 800656c:	900a      	str	r0, [sp, #40]	@ 0x28
 800656e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006570:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8006572:	f7fb fdf9 	bl	8002168 <__aeabi_i2d>
 8006576:	0004      	movs	r4, r0
 8006578:	000d      	movs	r5, r1
 800657a:	9806      	ldr	r0, [sp, #24]
 800657c:	9907      	ldr	r1, [sp, #28]
 800657e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006580:	4b4b      	ldr	r3, [pc, #300]	@ (80066b0 <__ieee754_pow+0x828>)
 8006582:	189b      	adds	r3, r3, r2
 8006584:	681e      	ldr	r6, [r3, #0]
 8006586:	685f      	ldr	r7, [r3, #4]
 8006588:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800658a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800658c:	f7f9 ff82 	bl	8000494 <__aeabi_dadd>
 8006590:	0032      	movs	r2, r6
 8006592:	003b      	movs	r3, r7
 8006594:	f7f9 ff7e 	bl	8000494 <__aeabi_dadd>
 8006598:	0022      	movs	r2, r4
 800659a:	002b      	movs	r3, r5
 800659c:	f7f9 ff7a 	bl	8000494 <__aeabi_dadd>
 80065a0:	2000      	movs	r0, #0
 80065a2:	0022      	movs	r2, r4
 80065a4:	002b      	movs	r3, r5
 80065a6:	9000      	str	r0, [sp, #0]
 80065a8:	9101      	str	r1, [sp, #4]
 80065aa:	f7fb f9e3 	bl	8001974 <__aeabi_dsub>
 80065ae:	0032      	movs	r2, r6
 80065b0:	003b      	movs	r3, r7
 80065b2:	f7fb f9df 	bl	8001974 <__aeabi_dsub>
 80065b6:	9a06      	ldr	r2, [sp, #24]
 80065b8:	9b07      	ldr	r3, [sp, #28]
 80065ba:	f7fb f9db 	bl	8001974 <__aeabi_dsub>
 80065be:	0002      	movs	r2, r0
 80065c0:	000b      	movs	r3, r1
 80065c2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80065c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80065c6:	e61c      	b.n	8006202 <__ieee754_pow+0x37a>
 80065c8:	4a3a      	ldr	r2, [pc, #232]	@ (80066b4 <__ieee754_pow+0x82c>)
 80065ca:	4b3b      	ldr	r3, [pc, #236]	@ (80066b8 <__ieee754_pow+0x830>)
 80065cc:	9802      	ldr	r0, [sp, #8]
 80065ce:	9903      	ldr	r1, [sp, #12]
 80065d0:	f7f9 ff60 	bl	8000494 <__aeabi_dadd>
 80065d4:	0032      	movs	r2, r6
 80065d6:	003b      	movs	r3, r7
 80065d8:	9004      	str	r0, [sp, #16]
 80065da:	9105      	str	r1, [sp, #20]
 80065dc:	9800      	ldr	r0, [sp, #0]
 80065de:	9901      	ldr	r1, [sp, #4]
 80065e0:	f7fb f9c8 	bl	8001974 <__aeabi_dsub>
 80065e4:	0002      	movs	r2, r0
 80065e6:	000b      	movs	r3, r1
 80065e8:	9804      	ldr	r0, [sp, #16]
 80065ea:	9905      	ldr	r1, [sp, #20]
 80065ec:	f7f9 ff3e 	bl	800046c <__aeabi_dcmpgt>
 80065f0:	2800      	cmp	r0, #0
 80065f2:	d000      	beq.n	80065f6 <__ieee754_pow+0x76e>
 80065f4:	e647      	b.n	8006286 <__ieee754_pow+0x3fe>
 80065f6:	2580      	movs	r5, #128	@ 0x80
 80065f8:	4b30      	ldr	r3, [pc, #192]	@ (80066bc <__ieee754_pow+0x834>)
 80065fa:	036d      	lsls	r5, r5, #13
 80065fc:	1524      	asrs	r4, r4, #20
 80065fe:	18e4      	adds	r4, r4, r3
 8006600:	002b      	movs	r3, r5
 8006602:	4123      	asrs	r3, r4
 8006604:	9a06      	ldr	r2, [sp, #24]
 8006606:	4912      	ldr	r1, [pc, #72]	@ (8006650 <__ieee754_pow+0x7c8>)
 8006608:	189b      	adds	r3, r3, r2
 800660a:	005a      	lsls	r2, r3, #1
 800660c:	4c14      	ldr	r4, [pc, #80]	@ (8006660 <__ieee754_pow+0x7d8>)
 800660e:	0d52      	lsrs	r2, r2, #21
 8006610:	1852      	adds	r2, r2, r1
 8006612:	4114      	asrs	r4, r2
 8006614:	401c      	ands	r4, r3
 8006616:	0021      	movs	r1, r4
 8006618:	2414      	movs	r4, #20
 800661a:	031b      	lsls	r3, r3, #12
 800661c:	0b1b      	lsrs	r3, r3, #12
 800661e:	432b      	orrs	r3, r5
 8006620:	1aa2      	subs	r2, r4, r2
 8006622:	4113      	asrs	r3, r2
 8006624:	9300      	str	r3, [sp, #0]
 8006626:	9b06      	ldr	r3, [sp, #24]
 8006628:	2000      	movs	r0, #0
 800662a:	2b00      	cmp	r3, #0
 800662c:	da02      	bge.n	8006634 <__ieee754_pow+0x7ac>
 800662e:	9b00      	ldr	r3, [sp, #0]
 8006630:	425b      	negs	r3, r3
 8006632:	9300      	str	r3, [sp, #0]
 8006634:	0002      	movs	r2, r0
 8006636:	000b      	movs	r3, r1
 8006638:	0030      	movs	r0, r6
 800663a:	0039      	movs	r1, r7
 800663c:	f7fb f99a 	bl	8001974 <__aeabi_dsub>
 8006640:	0006      	movs	r6, r0
 8006642:	000f      	movs	r7, r1
 8006644:	e065      	b.n	8006712 <__ieee754_pow+0x88a>
 8006646:	46c0      	nop			@ (mov r8, r8)
 8006648:	7ff00000 	.word	0x7ff00000
 800664c:	43400000 	.word	0x43400000
 8006650:	fffffc01 	.word	0xfffffc01
 8006654:	3ff00000 	.word	0x3ff00000
 8006658:	0003988e 	.word	0x0003988e
 800665c:	000bb679 	.word	0x000bb679
 8006660:	fff00000 	.word	0xfff00000
 8006664:	08006d78 	.word	0x08006d78
 8006668:	4a454eef 	.word	0x4a454eef
 800666c:	3fca7e28 	.word	0x3fca7e28
 8006670:	93c9db65 	.word	0x93c9db65
 8006674:	3fcd864a 	.word	0x3fcd864a
 8006678:	a91d4101 	.word	0xa91d4101
 800667c:	3fd17460 	.word	0x3fd17460
 8006680:	518f264d 	.word	0x518f264d
 8006684:	3fd55555 	.word	0x3fd55555
 8006688:	db6fabff 	.word	0xdb6fabff
 800668c:	3fdb6db6 	.word	0x3fdb6db6
 8006690:	33333303 	.word	0x33333303
 8006694:	3fe33333 	.word	0x3fe33333
 8006698:	40080000 	.word	0x40080000
 800669c:	3feec709 	.word	0x3feec709
 80066a0:	dc3a03fd 	.word	0xdc3a03fd
 80066a4:	145b01f5 	.word	0x145b01f5
 80066a8:	be3e2fe0 	.word	0xbe3e2fe0
 80066ac:	08006d58 	.word	0x08006d58
 80066b0:	08006d68 	.word	0x08006d68
 80066b4:	652b82fe 	.word	0x652b82fe
 80066b8:	3c971547 	.word	0x3c971547
 80066bc:	fffffc02 	.word	0xfffffc02
 80066c0:	9b01      	ldr	r3, [sp, #4]
 80066c2:	005c      	lsls	r4, r3, #1
 80066c4:	4b72      	ldr	r3, [pc, #456]	@ (8006890 <__ieee754_pow+0xa08>)
 80066c6:	0864      	lsrs	r4, r4, #1
 80066c8:	429c      	cmp	r4, r3
 80066ca:	d91c      	bls.n	8006706 <__ieee754_pow+0x87e>
 80066cc:	4a71      	ldr	r2, [pc, #452]	@ (8006894 <__ieee754_pow+0xa0c>)
 80066ce:	9b01      	ldr	r3, [sp, #4]
 80066d0:	189b      	adds	r3, r3, r2
 80066d2:	9a00      	ldr	r2, [sp, #0]
 80066d4:	4313      	orrs	r3, r2
 80066d6:	d008      	beq.n	80066ea <__ieee754_pow+0x862>
 80066d8:	9808      	ldr	r0, [sp, #32]
 80066da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80066dc:	2300      	movs	r3, #0
 80066de:	2200      	movs	r2, #0
 80066e0:	f7f9 feb0 	bl	8000444 <__aeabi_dcmplt>
 80066e4:	1e43      	subs	r3, r0, #1
 80066e6:	4198      	sbcs	r0, r3
 80066e8:	e4fc      	b.n	80060e4 <__ieee754_pow+0x25c>
 80066ea:	0032      	movs	r2, r6
 80066ec:	9800      	ldr	r0, [sp, #0]
 80066ee:	9901      	ldr	r1, [sp, #4]
 80066f0:	003b      	movs	r3, r7
 80066f2:	f7fb f93f 	bl	8001974 <__aeabi_dsub>
 80066f6:	9a02      	ldr	r2, [sp, #8]
 80066f8:	9b03      	ldr	r3, [sp, #12]
 80066fa:	f7f9 fec1 	bl	8000480 <__aeabi_dcmpge>
 80066fe:	2800      	cmp	r0, #0
 8006700:	d1ea      	bne.n	80066d8 <__ieee754_pow+0x850>
 8006702:	4c65      	ldr	r4, [pc, #404]	@ (8006898 <__ieee754_pow+0xa10>)
 8006704:	e777      	b.n	80065f6 <__ieee754_pow+0x76e>
 8006706:	9a04      	ldr	r2, [sp, #16]
 8006708:	4b64      	ldr	r3, [pc, #400]	@ (800689c <__ieee754_pow+0xa14>)
 800670a:	9200      	str	r2, [sp, #0]
 800670c:	429c      	cmp	r4, r3
 800670e:	d900      	bls.n	8006712 <__ieee754_pow+0x88a>
 8006710:	e771      	b.n	80065f6 <__ieee754_pow+0x76e>
 8006712:	9a02      	ldr	r2, [sp, #8]
 8006714:	9b03      	ldr	r3, [sp, #12]
 8006716:	0030      	movs	r0, r6
 8006718:	0039      	movs	r1, r7
 800671a:	f7f9 febb 	bl	8000494 <__aeabi_dadd>
 800671e:	2000      	movs	r0, #0
 8006720:	2200      	movs	r2, #0
 8006722:	4b5f      	ldr	r3, [pc, #380]	@ (80068a0 <__ieee754_pow+0xa18>)
 8006724:	9004      	str	r0, [sp, #16]
 8006726:	9105      	str	r1, [sp, #20]
 8006728:	f7fa fe5c 	bl	80013e4 <__aeabi_dmul>
 800672c:	0032      	movs	r2, r6
 800672e:	003b      	movs	r3, r7
 8006730:	9006      	str	r0, [sp, #24]
 8006732:	9107      	str	r1, [sp, #28]
 8006734:	9804      	ldr	r0, [sp, #16]
 8006736:	9905      	ldr	r1, [sp, #20]
 8006738:	f7fb f91c 	bl	8001974 <__aeabi_dsub>
 800673c:	0002      	movs	r2, r0
 800673e:	000b      	movs	r3, r1
 8006740:	9802      	ldr	r0, [sp, #8]
 8006742:	9903      	ldr	r1, [sp, #12]
 8006744:	f7fb f916 	bl	8001974 <__aeabi_dsub>
 8006748:	4a56      	ldr	r2, [pc, #344]	@ (80068a4 <__ieee754_pow+0xa1c>)
 800674a:	4b57      	ldr	r3, [pc, #348]	@ (80068a8 <__ieee754_pow+0xa20>)
 800674c:	f7fa fe4a 	bl	80013e4 <__aeabi_dmul>
 8006750:	4a56      	ldr	r2, [pc, #344]	@ (80068ac <__ieee754_pow+0xa24>)
 8006752:	0004      	movs	r4, r0
 8006754:	000d      	movs	r5, r1
 8006756:	9804      	ldr	r0, [sp, #16]
 8006758:	9905      	ldr	r1, [sp, #20]
 800675a:	4b55      	ldr	r3, [pc, #340]	@ (80068b0 <__ieee754_pow+0xa28>)
 800675c:	f7fa fe42 	bl	80013e4 <__aeabi_dmul>
 8006760:	0002      	movs	r2, r0
 8006762:	000b      	movs	r3, r1
 8006764:	0020      	movs	r0, r4
 8006766:	0029      	movs	r1, r5
 8006768:	f7f9 fe94 	bl	8000494 <__aeabi_dadd>
 800676c:	0004      	movs	r4, r0
 800676e:	000d      	movs	r5, r1
 8006770:	0002      	movs	r2, r0
 8006772:	000b      	movs	r3, r1
 8006774:	9806      	ldr	r0, [sp, #24]
 8006776:	9907      	ldr	r1, [sp, #28]
 8006778:	f7f9 fe8c 	bl	8000494 <__aeabi_dadd>
 800677c:	9a06      	ldr	r2, [sp, #24]
 800677e:	9b07      	ldr	r3, [sp, #28]
 8006780:	0006      	movs	r6, r0
 8006782:	000f      	movs	r7, r1
 8006784:	f7fb f8f6 	bl	8001974 <__aeabi_dsub>
 8006788:	0002      	movs	r2, r0
 800678a:	000b      	movs	r3, r1
 800678c:	0020      	movs	r0, r4
 800678e:	0029      	movs	r1, r5
 8006790:	f7fb f8f0 	bl	8001974 <__aeabi_dsub>
 8006794:	0032      	movs	r2, r6
 8006796:	9002      	str	r0, [sp, #8]
 8006798:	9103      	str	r1, [sp, #12]
 800679a:	003b      	movs	r3, r7
 800679c:	0030      	movs	r0, r6
 800679e:	0039      	movs	r1, r7
 80067a0:	f7fa fe20 	bl	80013e4 <__aeabi_dmul>
 80067a4:	0004      	movs	r4, r0
 80067a6:	000d      	movs	r5, r1
 80067a8:	4a42      	ldr	r2, [pc, #264]	@ (80068b4 <__ieee754_pow+0xa2c>)
 80067aa:	4b43      	ldr	r3, [pc, #268]	@ (80068b8 <__ieee754_pow+0xa30>)
 80067ac:	f7fa fe1a 	bl	80013e4 <__aeabi_dmul>
 80067b0:	4a42      	ldr	r2, [pc, #264]	@ (80068bc <__ieee754_pow+0xa34>)
 80067b2:	4b43      	ldr	r3, [pc, #268]	@ (80068c0 <__ieee754_pow+0xa38>)
 80067b4:	f7fb f8de 	bl	8001974 <__aeabi_dsub>
 80067b8:	0022      	movs	r2, r4
 80067ba:	002b      	movs	r3, r5
 80067bc:	f7fa fe12 	bl	80013e4 <__aeabi_dmul>
 80067c0:	4a40      	ldr	r2, [pc, #256]	@ (80068c4 <__ieee754_pow+0xa3c>)
 80067c2:	4b41      	ldr	r3, [pc, #260]	@ (80068c8 <__ieee754_pow+0xa40>)
 80067c4:	f7f9 fe66 	bl	8000494 <__aeabi_dadd>
 80067c8:	0022      	movs	r2, r4
 80067ca:	002b      	movs	r3, r5
 80067cc:	f7fa fe0a 	bl	80013e4 <__aeabi_dmul>
 80067d0:	4a3e      	ldr	r2, [pc, #248]	@ (80068cc <__ieee754_pow+0xa44>)
 80067d2:	4b3f      	ldr	r3, [pc, #252]	@ (80068d0 <__ieee754_pow+0xa48>)
 80067d4:	f7fb f8ce 	bl	8001974 <__aeabi_dsub>
 80067d8:	0022      	movs	r2, r4
 80067da:	002b      	movs	r3, r5
 80067dc:	f7fa fe02 	bl	80013e4 <__aeabi_dmul>
 80067e0:	4a3c      	ldr	r2, [pc, #240]	@ (80068d4 <__ieee754_pow+0xa4c>)
 80067e2:	4b3d      	ldr	r3, [pc, #244]	@ (80068d8 <__ieee754_pow+0xa50>)
 80067e4:	f7f9 fe56 	bl	8000494 <__aeabi_dadd>
 80067e8:	0022      	movs	r2, r4
 80067ea:	002b      	movs	r3, r5
 80067ec:	f7fa fdfa 	bl	80013e4 <__aeabi_dmul>
 80067f0:	0002      	movs	r2, r0
 80067f2:	000b      	movs	r3, r1
 80067f4:	0030      	movs	r0, r6
 80067f6:	0039      	movs	r1, r7
 80067f8:	f7fb f8bc 	bl	8001974 <__aeabi_dsub>
 80067fc:	0004      	movs	r4, r0
 80067fe:	000d      	movs	r5, r1
 8006800:	0002      	movs	r2, r0
 8006802:	000b      	movs	r3, r1
 8006804:	0030      	movs	r0, r6
 8006806:	0039      	movs	r1, r7
 8006808:	f7fa fdec 	bl	80013e4 <__aeabi_dmul>
 800680c:	2380      	movs	r3, #128	@ 0x80
 800680e:	9004      	str	r0, [sp, #16]
 8006810:	9105      	str	r1, [sp, #20]
 8006812:	2200      	movs	r2, #0
 8006814:	0020      	movs	r0, r4
 8006816:	0029      	movs	r1, r5
 8006818:	05db      	lsls	r3, r3, #23
 800681a:	f7fb f8ab 	bl	8001974 <__aeabi_dsub>
 800681e:	0002      	movs	r2, r0
 8006820:	000b      	movs	r3, r1
 8006822:	9804      	ldr	r0, [sp, #16]
 8006824:	9905      	ldr	r1, [sp, #20]
 8006826:	f7fa f999 	bl	8000b5c <__aeabi_ddiv>
 800682a:	9a02      	ldr	r2, [sp, #8]
 800682c:	9b03      	ldr	r3, [sp, #12]
 800682e:	0004      	movs	r4, r0
 8006830:	000d      	movs	r5, r1
 8006832:	0030      	movs	r0, r6
 8006834:	0039      	movs	r1, r7
 8006836:	f7fa fdd5 	bl	80013e4 <__aeabi_dmul>
 800683a:	9a02      	ldr	r2, [sp, #8]
 800683c:	9b03      	ldr	r3, [sp, #12]
 800683e:	f7f9 fe29 	bl	8000494 <__aeabi_dadd>
 8006842:	0002      	movs	r2, r0
 8006844:	000b      	movs	r3, r1
 8006846:	0020      	movs	r0, r4
 8006848:	0029      	movs	r1, r5
 800684a:	f7fb f893 	bl	8001974 <__aeabi_dsub>
 800684e:	0032      	movs	r2, r6
 8006850:	003b      	movs	r3, r7
 8006852:	f7fb f88f 	bl	8001974 <__aeabi_dsub>
 8006856:	0002      	movs	r2, r0
 8006858:	000b      	movs	r3, r1
 800685a:	2000      	movs	r0, #0
 800685c:	491f      	ldr	r1, [pc, #124]	@ (80068dc <__ieee754_pow+0xa54>)
 800685e:	f7fb f889 	bl	8001974 <__aeabi_dsub>
 8006862:	9b00      	ldr	r3, [sp, #0]
 8006864:	051b      	lsls	r3, r3, #20
 8006866:	185b      	adds	r3, r3, r1
 8006868:	151a      	asrs	r2, r3, #20
 800686a:	2a00      	cmp	r2, #0
 800686c:	dc06      	bgt.n	800687c <__ieee754_pow+0x9f4>
 800686e:	9a00      	ldr	r2, [sp, #0]
 8006870:	f000 f83a 	bl	80068e8 <scalbn>
 8006874:	9a08      	ldr	r2, [sp, #32]
 8006876:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006878:	f7ff fbee 	bl	8006058 <__ieee754_pow+0x1d0>
 800687c:	0019      	movs	r1, r3
 800687e:	e7f9      	b.n	8006874 <__ieee754_pow+0x9ec>
 8006880:	2300      	movs	r3, #0
 8006882:	4c16      	ldr	r4, [pc, #88]	@ (80068dc <__ieee754_pow+0xa54>)
 8006884:	f7ff fbcb 	bl	800601e <__ieee754_pow+0x196>
 8006888:	2300      	movs	r3, #0
 800688a:	2400      	movs	r4, #0
 800688c:	f7ff fbc7 	bl	800601e <__ieee754_pow+0x196>
 8006890:	4090cbff 	.word	0x4090cbff
 8006894:	3f6f3400 	.word	0x3f6f3400
 8006898:	4090cc00 	.word	0x4090cc00
 800689c:	3fe00000 	.word	0x3fe00000
 80068a0:	3fe62e43 	.word	0x3fe62e43
 80068a4:	fefa39ef 	.word	0xfefa39ef
 80068a8:	3fe62e42 	.word	0x3fe62e42
 80068ac:	0ca86c39 	.word	0x0ca86c39
 80068b0:	be205c61 	.word	0xbe205c61
 80068b4:	72bea4d0 	.word	0x72bea4d0
 80068b8:	3e663769 	.word	0x3e663769
 80068bc:	c5d26bf1 	.word	0xc5d26bf1
 80068c0:	3ebbbd41 	.word	0x3ebbbd41
 80068c4:	af25de2c 	.word	0xaf25de2c
 80068c8:	3f11566a 	.word	0x3f11566a
 80068cc:	16bebd93 	.word	0x16bebd93
 80068d0:	3f66c16c 	.word	0x3f66c16c
 80068d4:	5555553e 	.word	0x5555553e
 80068d8:	3fc55555 	.word	0x3fc55555
 80068dc:	3ff00000 	.word	0x3ff00000

080068e0 <fabs>:
 80068e0:	0049      	lsls	r1, r1, #1
 80068e2:	084b      	lsrs	r3, r1, #1
 80068e4:	0019      	movs	r1, r3
 80068e6:	4770      	bx	lr

080068e8 <scalbn>:
 80068e8:	004b      	lsls	r3, r1, #1
 80068ea:	b570      	push	{r4, r5, r6, lr}
 80068ec:	0d5b      	lsrs	r3, r3, #21
 80068ee:	0014      	movs	r4, r2
 80068f0:	000d      	movs	r5, r1
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d10f      	bne.n	8006916 <scalbn+0x2e>
 80068f6:	004b      	lsls	r3, r1, #1
 80068f8:	085b      	lsrs	r3, r3, #1
 80068fa:	4303      	orrs	r3, r0
 80068fc:	d012      	beq.n	8006924 <scalbn+0x3c>
 80068fe:	4b23      	ldr	r3, [pc, #140]	@ (800698c <scalbn+0xa4>)
 8006900:	2200      	movs	r2, #0
 8006902:	f7fa fd6f 	bl	80013e4 <__aeabi_dmul>
 8006906:	4b22      	ldr	r3, [pc, #136]	@ (8006990 <scalbn+0xa8>)
 8006908:	429c      	cmp	r4, r3
 800690a:	da0c      	bge.n	8006926 <scalbn+0x3e>
 800690c:	4a21      	ldr	r2, [pc, #132]	@ (8006994 <scalbn+0xac>)
 800690e:	4b22      	ldr	r3, [pc, #136]	@ (8006998 <scalbn+0xb0>)
 8006910:	f7fa fd68 	bl	80013e4 <__aeabi_dmul>
 8006914:	e006      	b.n	8006924 <scalbn+0x3c>
 8006916:	4a21      	ldr	r2, [pc, #132]	@ (800699c <scalbn+0xb4>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d108      	bne.n	800692e <scalbn+0x46>
 800691c:	0002      	movs	r2, r0
 800691e:	000b      	movs	r3, r1
 8006920:	f7f9 fdb8 	bl	8000494 <__aeabi_dadd>
 8006924:	bd70      	pop	{r4, r5, r6, pc}
 8006926:	000d      	movs	r5, r1
 8006928:	004b      	lsls	r3, r1, #1
 800692a:	0d5b      	lsrs	r3, r3, #21
 800692c:	3b36      	subs	r3, #54	@ 0x36
 800692e:	4a1c      	ldr	r2, [pc, #112]	@ (80069a0 <scalbn+0xb8>)
 8006930:	4294      	cmp	r4, r2
 8006932:	dd0a      	ble.n	800694a <scalbn+0x62>
 8006934:	4c1b      	ldr	r4, [pc, #108]	@ (80069a4 <scalbn+0xbc>)
 8006936:	4d1c      	ldr	r5, [pc, #112]	@ (80069a8 <scalbn+0xc0>)
 8006938:	2900      	cmp	r1, #0
 800693a:	da01      	bge.n	8006940 <scalbn+0x58>
 800693c:	4c19      	ldr	r4, [pc, #100]	@ (80069a4 <scalbn+0xbc>)
 800693e:	4d1b      	ldr	r5, [pc, #108]	@ (80069ac <scalbn+0xc4>)
 8006940:	4a18      	ldr	r2, [pc, #96]	@ (80069a4 <scalbn+0xbc>)
 8006942:	4b19      	ldr	r3, [pc, #100]	@ (80069a8 <scalbn+0xc0>)
 8006944:	0020      	movs	r0, r4
 8006946:	0029      	movs	r1, r5
 8006948:	e7e2      	b.n	8006910 <scalbn+0x28>
 800694a:	18e2      	adds	r2, r4, r3
 800694c:	4b18      	ldr	r3, [pc, #96]	@ (80069b0 <scalbn+0xc8>)
 800694e:	429a      	cmp	r2, r3
 8006950:	dcf0      	bgt.n	8006934 <scalbn+0x4c>
 8006952:	2a00      	cmp	r2, #0
 8006954:	dd05      	ble.n	8006962 <scalbn+0x7a>
 8006956:	4b17      	ldr	r3, [pc, #92]	@ (80069b4 <scalbn+0xcc>)
 8006958:	0512      	lsls	r2, r2, #20
 800695a:	402b      	ands	r3, r5
 800695c:	431a      	orrs	r2, r3
 800695e:	0011      	movs	r1, r2
 8006960:	e7e0      	b.n	8006924 <scalbn+0x3c>
 8006962:	0013      	movs	r3, r2
 8006964:	3335      	adds	r3, #53	@ 0x35
 8006966:	da08      	bge.n	800697a <scalbn+0x92>
 8006968:	4c0a      	ldr	r4, [pc, #40]	@ (8006994 <scalbn+0xac>)
 800696a:	4d0b      	ldr	r5, [pc, #44]	@ (8006998 <scalbn+0xb0>)
 800696c:	2900      	cmp	r1, #0
 800696e:	da01      	bge.n	8006974 <scalbn+0x8c>
 8006970:	4c08      	ldr	r4, [pc, #32]	@ (8006994 <scalbn+0xac>)
 8006972:	4d11      	ldr	r5, [pc, #68]	@ (80069b8 <scalbn+0xd0>)
 8006974:	4a07      	ldr	r2, [pc, #28]	@ (8006994 <scalbn+0xac>)
 8006976:	4b08      	ldr	r3, [pc, #32]	@ (8006998 <scalbn+0xb0>)
 8006978:	e7e4      	b.n	8006944 <scalbn+0x5c>
 800697a:	4b0e      	ldr	r3, [pc, #56]	@ (80069b4 <scalbn+0xcc>)
 800697c:	3236      	adds	r2, #54	@ 0x36
 800697e:	401d      	ands	r5, r3
 8006980:	0512      	lsls	r2, r2, #20
 8006982:	432a      	orrs	r2, r5
 8006984:	0011      	movs	r1, r2
 8006986:	4b0d      	ldr	r3, [pc, #52]	@ (80069bc <scalbn+0xd4>)
 8006988:	2200      	movs	r2, #0
 800698a:	e7c1      	b.n	8006910 <scalbn+0x28>
 800698c:	43500000 	.word	0x43500000
 8006990:	ffff3cb0 	.word	0xffff3cb0
 8006994:	c2f8f359 	.word	0xc2f8f359
 8006998:	01a56e1f 	.word	0x01a56e1f
 800699c:	000007ff 	.word	0x000007ff
 80069a0:	0000c350 	.word	0x0000c350
 80069a4:	8800759c 	.word	0x8800759c
 80069a8:	7e37e43c 	.word	0x7e37e43c
 80069ac:	fe37e43c 	.word	0xfe37e43c
 80069b0:	000007fe 	.word	0x000007fe
 80069b4:	800fffff 	.word	0x800fffff
 80069b8:	81a56e1f 	.word	0x81a56e1f
 80069bc:	3c900000 	.word	0x3c900000

080069c0 <with_errno>:
 80069c0:	b570      	push	{r4, r5, r6, lr}
 80069c2:	000d      	movs	r5, r1
 80069c4:	0016      	movs	r6, r2
 80069c6:	0004      	movs	r4, r0
 80069c8:	f7fe fd72 	bl	80054b0 <__errno>
 80069cc:	0029      	movs	r1, r5
 80069ce:	6006      	str	r6, [r0, #0]
 80069d0:	0020      	movs	r0, r4
 80069d2:	bd70      	pop	{r4, r5, r6, pc}

080069d4 <xflow>:
 80069d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80069d6:	0014      	movs	r4, r2
 80069d8:	001d      	movs	r5, r3
 80069da:	2800      	cmp	r0, #0
 80069dc:	d002      	beq.n	80069e4 <xflow+0x10>
 80069de:	2180      	movs	r1, #128	@ 0x80
 80069e0:	0609      	lsls	r1, r1, #24
 80069e2:	185b      	adds	r3, r3, r1
 80069e4:	9200      	str	r2, [sp, #0]
 80069e6:	9301      	str	r3, [sp, #4]
 80069e8:	9a00      	ldr	r2, [sp, #0]
 80069ea:	9b01      	ldr	r3, [sp, #4]
 80069ec:	0020      	movs	r0, r4
 80069ee:	0029      	movs	r1, r5
 80069f0:	f7fa fcf8 	bl	80013e4 <__aeabi_dmul>
 80069f4:	2222      	movs	r2, #34	@ 0x22
 80069f6:	f7ff ffe3 	bl	80069c0 <with_errno>
 80069fa:	b003      	add	sp, #12
 80069fc:	bd30      	pop	{r4, r5, pc}

080069fe <__math_uflow>:
 80069fe:	2380      	movs	r3, #128	@ 0x80
 8006a00:	b510      	push	{r4, lr}
 8006a02:	2200      	movs	r2, #0
 8006a04:	055b      	lsls	r3, r3, #21
 8006a06:	f7ff ffe5 	bl	80069d4 <xflow>
 8006a0a:	bd10      	pop	{r4, pc}

08006a0c <__math_oflow>:
 8006a0c:	23e0      	movs	r3, #224	@ 0xe0
 8006a0e:	b510      	push	{r4, lr}
 8006a10:	2200      	movs	r2, #0
 8006a12:	05db      	lsls	r3, r3, #23
 8006a14:	f7ff ffde 	bl	80069d4 <xflow>
 8006a18:	bd10      	pop	{r4, pc}
	...

08006a1c <__ieee754_sqrt>:
 8006a1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a1e:	000a      	movs	r2, r1
 8006a20:	000d      	movs	r5, r1
 8006a22:	496d      	ldr	r1, [pc, #436]	@ (8006bd8 <__ieee754_sqrt+0x1bc>)
 8006a24:	0004      	movs	r4, r0
 8006a26:	0003      	movs	r3, r0
 8006a28:	0008      	movs	r0, r1
 8006a2a:	b087      	sub	sp, #28
 8006a2c:	4028      	ands	r0, r5
 8006a2e:	4288      	cmp	r0, r1
 8006a30:	d111      	bne.n	8006a56 <__ieee754_sqrt+0x3a>
 8006a32:	0022      	movs	r2, r4
 8006a34:	002b      	movs	r3, r5
 8006a36:	0020      	movs	r0, r4
 8006a38:	0029      	movs	r1, r5
 8006a3a:	f7fa fcd3 	bl	80013e4 <__aeabi_dmul>
 8006a3e:	0002      	movs	r2, r0
 8006a40:	000b      	movs	r3, r1
 8006a42:	0020      	movs	r0, r4
 8006a44:	0029      	movs	r1, r5
 8006a46:	f7f9 fd25 	bl	8000494 <__aeabi_dadd>
 8006a4a:	0004      	movs	r4, r0
 8006a4c:	000d      	movs	r5, r1
 8006a4e:	0020      	movs	r0, r4
 8006a50:	0029      	movs	r1, r5
 8006a52:	b007      	add	sp, #28
 8006a54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a56:	2d00      	cmp	r5, #0
 8006a58:	dc11      	bgt.n	8006a7e <__ieee754_sqrt+0x62>
 8006a5a:	0069      	lsls	r1, r5, #1
 8006a5c:	0849      	lsrs	r1, r1, #1
 8006a5e:	4321      	orrs	r1, r4
 8006a60:	d0f5      	beq.n	8006a4e <__ieee754_sqrt+0x32>
 8006a62:	2000      	movs	r0, #0
 8006a64:	4285      	cmp	r5, r0
 8006a66:	d010      	beq.n	8006a8a <__ieee754_sqrt+0x6e>
 8006a68:	0022      	movs	r2, r4
 8006a6a:	002b      	movs	r3, r5
 8006a6c:	0020      	movs	r0, r4
 8006a6e:	0029      	movs	r1, r5
 8006a70:	f7fa ff80 	bl	8001974 <__aeabi_dsub>
 8006a74:	0002      	movs	r2, r0
 8006a76:	000b      	movs	r3, r1
 8006a78:	f7fa f870 	bl	8000b5c <__aeabi_ddiv>
 8006a7c:	e7e5      	b.n	8006a4a <__ieee754_sqrt+0x2e>
 8006a7e:	1528      	asrs	r0, r5, #20
 8006a80:	d115      	bne.n	8006aae <__ieee754_sqrt+0x92>
 8006a82:	2480      	movs	r4, #128	@ 0x80
 8006a84:	2100      	movs	r1, #0
 8006a86:	0364      	lsls	r4, r4, #13
 8006a88:	e007      	b.n	8006a9a <__ieee754_sqrt+0x7e>
 8006a8a:	0ada      	lsrs	r2, r3, #11
 8006a8c:	3815      	subs	r0, #21
 8006a8e:	055b      	lsls	r3, r3, #21
 8006a90:	2a00      	cmp	r2, #0
 8006a92:	d0fa      	beq.n	8006a8a <__ieee754_sqrt+0x6e>
 8006a94:	e7f5      	b.n	8006a82 <__ieee754_sqrt+0x66>
 8006a96:	0052      	lsls	r2, r2, #1
 8006a98:	3101      	adds	r1, #1
 8006a9a:	4222      	tst	r2, r4
 8006a9c:	d0fb      	beq.n	8006a96 <__ieee754_sqrt+0x7a>
 8006a9e:	1e4c      	subs	r4, r1, #1
 8006aa0:	1b00      	subs	r0, r0, r4
 8006aa2:	2420      	movs	r4, #32
 8006aa4:	001d      	movs	r5, r3
 8006aa6:	1a64      	subs	r4, r4, r1
 8006aa8:	40e5      	lsrs	r5, r4
 8006aaa:	408b      	lsls	r3, r1
 8006aac:	432a      	orrs	r2, r5
 8006aae:	494b      	ldr	r1, [pc, #300]	@ (8006bdc <__ieee754_sqrt+0x1c0>)
 8006ab0:	0312      	lsls	r2, r2, #12
 8006ab2:	1844      	adds	r4, r0, r1
 8006ab4:	2180      	movs	r1, #128	@ 0x80
 8006ab6:	0b12      	lsrs	r2, r2, #12
 8006ab8:	0349      	lsls	r1, r1, #13
 8006aba:	4311      	orrs	r1, r2
 8006abc:	07c0      	lsls	r0, r0, #31
 8006abe:	d403      	bmi.n	8006ac8 <__ieee754_sqrt+0xac>
 8006ac0:	0fda      	lsrs	r2, r3, #31
 8006ac2:	0049      	lsls	r1, r1, #1
 8006ac4:	1851      	adds	r1, r2, r1
 8006ac6:	005b      	lsls	r3, r3, #1
 8006ac8:	2500      	movs	r5, #0
 8006aca:	1062      	asrs	r2, r4, #1
 8006acc:	0049      	lsls	r1, r1, #1
 8006ace:	2480      	movs	r4, #128	@ 0x80
 8006ad0:	9205      	str	r2, [sp, #20]
 8006ad2:	0fda      	lsrs	r2, r3, #31
 8006ad4:	1852      	adds	r2, r2, r1
 8006ad6:	2016      	movs	r0, #22
 8006ad8:	0029      	movs	r1, r5
 8006ada:	005b      	lsls	r3, r3, #1
 8006adc:	03a4      	lsls	r4, r4, #14
 8006ade:	190e      	adds	r6, r1, r4
 8006ae0:	4296      	cmp	r6, r2
 8006ae2:	dc02      	bgt.n	8006aea <__ieee754_sqrt+0xce>
 8006ae4:	1931      	adds	r1, r6, r4
 8006ae6:	1b92      	subs	r2, r2, r6
 8006ae8:	192d      	adds	r5, r5, r4
 8006aea:	0fde      	lsrs	r6, r3, #31
 8006aec:	0052      	lsls	r2, r2, #1
 8006aee:	3801      	subs	r0, #1
 8006af0:	1992      	adds	r2, r2, r6
 8006af2:	005b      	lsls	r3, r3, #1
 8006af4:	0864      	lsrs	r4, r4, #1
 8006af6:	2800      	cmp	r0, #0
 8006af8:	d1f1      	bne.n	8006ade <__ieee754_sqrt+0xc2>
 8006afa:	2620      	movs	r6, #32
 8006afc:	2780      	movs	r7, #128	@ 0x80
 8006afe:	0004      	movs	r4, r0
 8006b00:	9604      	str	r6, [sp, #16]
 8006b02:	063f      	lsls	r7, r7, #24
 8006b04:	19c6      	adds	r6, r0, r7
 8006b06:	46b4      	mov	ip, r6
 8006b08:	4291      	cmp	r1, r2
 8006b0a:	db02      	blt.n	8006b12 <__ieee754_sqrt+0xf6>
 8006b0c:	d114      	bne.n	8006b38 <__ieee754_sqrt+0x11c>
 8006b0e:	429e      	cmp	r6, r3
 8006b10:	d812      	bhi.n	8006b38 <__ieee754_sqrt+0x11c>
 8006b12:	4660      	mov	r0, ip
 8006b14:	4666      	mov	r6, ip
 8006b16:	19c0      	adds	r0, r0, r7
 8006b18:	9100      	str	r1, [sp, #0]
 8006b1a:	2e00      	cmp	r6, #0
 8006b1c:	da03      	bge.n	8006b26 <__ieee754_sqrt+0x10a>
 8006b1e:	43c6      	mvns	r6, r0
 8006b20:	0ff6      	lsrs	r6, r6, #31
 8006b22:	198e      	adds	r6, r1, r6
 8006b24:	9600      	str	r6, [sp, #0]
 8006b26:	1a52      	subs	r2, r2, r1
 8006b28:	4563      	cmp	r3, ip
 8006b2a:	4189      	sbcs	r1, r1
 8006b2c:	4249      	negs	r1, r1
 8006b2e:	1a52      	subs	r2, r2, r1
 8006b30:	4661      	mov	r1, ip
 8006b32:	1a5b      	subs	r3, r3, r1
 8006b34:	9900      	ldr	r1, [sp, #0]
 8006b36:	19e4      	adds	r4, r4, r7
 8006b38:	0fde      	lsrs	r6, r3, #31
 8006b3a:	0052      	lsls	r2, r2, #1
 8006b3c:	1992      	adds	r2, r2, r6
 8006b3e:	9e04      	ldr	r6, [sp, #16]
 8006b40:	005b      	lsls	r3, r3, #1
 8006b42:	3e01      	subs	r6, #1
 8006b44:	087f      	lsrs	r7, r7, #1
 8006b46:	9604      	str	r6, [sp, #16]
 8006b48:	2e00      	cmp	r6, #0
 8006b4a:	d1db      	bne.n	8006b04 <__ieee754_sqrt+0xe8>
 8006b4c:	431a      	orrs	r2, r3
 8006b4e:	d01f      	beq.n	8006b90 <__ieee754_sqrt+0x174>
 8006b50:	4e23      	ldr	r6, [pc, #140]	@ (8006be0 <__ieee754_sqrt+0x1c4>)
 8006b52:	4f24      	ldr	r7, [pc, #144]	@ (8006be4 <__ieee754_sqrt+0x1c8>)
 8006b54:	6830      	ldr	r0, [r6, #0]
 8006b56:	6871      	ldr	r1, [r6, #4]
 8006b58:	683a      	ldr	r2, [r7, #0]
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	9200      	str	r2, [sp, #0]
 8006b5e:	9301      	str	r3, [sp, #4]
 8006b60:	6832      	ldr	r2, [r6, #0]
 8006b62:	6873      	ldr	r3, [r6, #4]
 8006b64:	9202      	str	r2, [sp, #8]
 8006b66:	9303      	str	r3, [sp, #12]
 8006b68:	9a00      	ldr	r2, [sp, #0]
 8006b6a:	9b01      	ldr	r3, [sp, #4]
 8006b6c:	f7fa ff02 	bl	8001974 <__aeabi_dsub>
 8006b70:	0002      	movs	r2, r0
 8006b72:	000b      	movs	r3, r1
 8006b74:	9802      	ldr	r0, [sp, #8]
 8006b76:	9903      	ldr	r1, [sp, #12]
 8006b78:	f7f9 fc6e 	bl	8000458 <__aeabi_dcmple>
 8006b7c:	2800      	cmp	r0, #0
 8006b7e:	d007      	beq.n	8006b90 <__ieee754_sqrt+0x174>
 8006b80:	6830      	ldr	r0, [r6, #0]
 8006b82:	6871      	ldr	r1, [r6, #4]
 8006b84:	683a      	ldr	r2, [r7, #0]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	1c67      	adds	r7, r4, #1
 8006b8a:	d10f      	bne.n	8006bac <__ieee754_sqrt+0x190>
 8006b8c:	9c04      	ldr	r4, [sp, #16]
 8006b8e:	3501      	adds	r5, #1
 8006b90:	4b15      	ldr	r3, [pc, #84]	@ (8006be8 <__ieee754_sqrt+0x1cc>)
 8006b92:	106a      	asrs	r2, r5, #1
 8006b94:	18d2      	adds	r2, r2, r3
 8006b96:	0863      	lsrs	r3, r4, #1
 8006b98:	07ed      	lsls	r5, r5, #31
 8006b9a:	d502      	bpl.n	8006ba2 <__ieee754_sqrt+0x186>
 8006b9c:	2180      	movs	r1, #128	@ 0x80
 8006b9e:	0609      	lsls	r1, r1, #24
 8006ba0:	430b      	orrs	r3, r1
 8006ba2:	9905      	ldr	r1, [sp, #20]
 8006ba4:	001c      	movs	r4, r3
 8006ba6:	0509      	lsls	r1, r1, #20
 8006ba8:	188d      	adds	r5, r1, r2
 8006baa:	e750      	b.n	8006a4e <__ieee754_sqrt+0x32>
 8006bac:	f7f9 fc72 	bl	8000494 <__aeabi_dadd>
 8006bb0:	6877      	ldr	r7, [r6, #4]
 8006bb2:	6836      	ldr	r6, [r6, #0]
 8006bb4:	0002      	movs	r2, r0
 8006bb6:	000b      	movs	r3, r1
 8006bb8:	0030      	movs	r0, r6
 8006bba:	0039      	movs	r1, r7
 8006bbc:	f7f9 fc42 	bl	8000444 <__aeabi_dcmplt>
 8006bc0:	2800      	cmp	r0, #0
 8006bc2:	d004      	beq.n	8006bce <__ieee754_sqrt+0x1b2>
 8006bc4:	3402      	adds	r4, #2
 8006bc6:	4263      	negs	r3, r4
 8006bc8:	4163      	adcs	r3, r4
 8006bca:	18ed      	adds	r5, r5, r3
 8006bcc:	e7e0      	b.n	8006b90 <__ieee754_sqrt+0x174>
 8006bce:	2301      	movs	r3, #1
 8006bd0:	3401      	adds	r4, #1
 8006bd2:	439c      	bics	r4, r3
 8006bd4:	e7dc      	b.n	8006b90 <__ieee754_sqrt+0x174>
 8006bd6:	46c0      	nop			@ (mov r8, r8)
 8006bd8:	7ff00000 	.word	0x7ff00000
 8006bdc:	fffffc01 	.word	0xfffffc01
 8006be0:	20000068 	.word	0x20000068
 8006be4:	20000060 	.word	0x20000060
 8006be8:	3fe00000 	.word	0x3fe00000

08006bec <_init>:
 8006bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bee:	46c0      	nop			@ (mov r8, r8)
 8006bf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bf2:	bc08      	pop	{r3}
 8006bf4:	469e      	mov	lr, r3
 8006bf6:	4770      	bx	lr

08006bf8 <_fini>:
 8006bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bfa:	46c0      	nop			@ (mov r8, r8)
 8006bfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bfe:	bc08      	pop	{r3}
 8006c00:	469e      	mov	lr, r3
 8006c02:	4770      	bx	lr
