report number csl tr 94 635 institution stanford university department of computer science title a performance area workbench for cache memory design author okuzawa osamu author flynn michael j date august 1994 abstract for high performance processor design cache memory size is an important parameter which directly affects performance and the chip area modeling performance and area is required for design tradeoff of cache memory this paper describes a tool which calculates cache memory performance and area a designer can try a variety of cache parameters to complete the specification of a cache memory data examples calculated using this tool are shown ftp reports stanford edu pub cstr reports csl tr 94 635 csl tr 94 635 pdf
