// Seed: 1004196491
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_10 = id_5, id_11;
  assign id_1 = -1;
  genvar id_12;
  assign id_3 = id_11;
  assign id_2 = id_9;
  assign id_9 = 1;
  wire id_13;
endmodule
module module_1 (
    input wand id_0,
    id_3,
    input tri0 id_1
);
  parameter id_4 = 1'h0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  id_5 :
  assert property (@(*) 1) begin : LABEL_0
    id_3 <= #1 "";
  end
  assign id_3 = | -1 - -1'b0;
endmodule
