<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='wb_uart.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: wb_uart
    <br/>
    Created: Oct 11, 2009
    <br/>
    Updated: Feb 14, 2010
    <br/>
    SVN Updated: Oct 12, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: Yes
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Implements a 16550/16750 UART. The UART core is fully based on another OpenCores project: UART_16750 by Sebastian Witt.
     <br/>
     Please find there the documentation regarding the Uart core.
     <br/>
     The interface is now compatible with a 8-bit WishBone bus.
     <br/>
     With GHDL simulator simply run:
     <br/>
     ./ghdl_uart.bat
     <br/>
     Using any other simulator, before starting the simulation the following perl script must be run:
     <br/>
     uart_test_stim.pl &gt; filename.txt
     <br/>
     where filename.txt is the name selected in generic "stim_file" inside wb8_uart_transactor.vhd.
     <br/>
     A correct simulation should exit with an assertion message "simulation END".
     <br/>
     This IP is provided by IPdesign (www.ipdesign.eu).
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
