Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Fri Oct  8 10:30:49 2021
| Host         : aurochs running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
| Design       : system_top
| Device       : xczu6egffvc900-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 35109 |     0 |    214604 | 16.36 |
|   LUT as Logic             | 27061 |     0 |    214604 | 12.61 |
|   LUT as Memory            |  8048 |     0 |    144000 |  5.59 |
|     LUT as Distributed RAM |  2104 |     0 |           |       |
|     LUT as Shift Register  |  5944 |     0 |           |       |
| CLB Registers              | 50893 |     0 |    429208 | 11.86 |
|   Register as Flip Flop    | 50893 |     0 |    429208 | 11.86 |
|   Register as Latch        |     0 |     0 |    429208 |  0.00 |
| CARRY8                     |   519 |     0 |     34260 |  1.51 |
| F7 Muxes                   |  1978 |     0 |    137040 |  1.44 |
| F8 Muxes                   |   773 |     0 |     68520 |  1.13 |
| F9 Muxes                   |     0 |     0 |     34260 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 206   |          Yes |           - |          Set |
| 273   |          Yes |           - |        Reset |
| 1087  |          Yes |         Set |            - |
| 49327 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  9163 |     0 |     34260 | 26.75 |
|   CLBL                                     |  4130 |     0 |           |       |
|   CLBM                                     |  5033 |     0 |           |       |
| LUT as Logic                               | 27061 |     0 |    214604 | 12.61 |
|   using O5 output only                     |  1052 |       |           |       |
|   using O6 output only                     | 18716 |       |           |       |
|   using O5 and O6                          |  7293 |       |           |       |
| LUT as Memory                              |  8048 |     0 |    144000 |  5.59 |
|   LUT as Distributed RAM                   |  2104 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     8 |       |           |       |
|     using O5 and O6                        |  2096 |       |           |       |
|   LUT as Shift Register                    |  5944 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |  2753 |       |           |       |
|     using O5 and O6                        |  3191 |       |           |       |
| CLB Registers                              | 50893 |     0 |    429208 | 11.86 |
|   Register driven from within the CLB      | 26642 |       |           |       |
|   Register driven from outside the CLB     | 24251 |       |           |       |
|     LUT in front of the register is unused | 19177 |       |           |       |
|     LUT in front of the register is used   |  5074 |       |           |       |
| Unique Control Sets                        |  2188 |       |     68520 |  3.19 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 337.5 |     0 |       714 | 47.27 |
|   RAMB36/FIFO*    |   335 |     0 |       714 | 46.92 |
|     RAMB36E2 only |   335 |       |           |       |
|   RAMB18          |     5 |     0 |      1428 |  0.35 |
|     RAMB18E2 only |     5 |       |           |       |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1973 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  109 |   109 |       204 | 53.43 |
| HPIOB_M          |   53 |    53 |        72 | 73.61 |
|   INPUT          |   48 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    2 |       |           |       |
| HPIOB_S          |   53 |    53 |        72 | 73.61 |
|   INPUT          |   48 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    3 |     3 |        12 | 25.00 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    2 |       |           |       |
| HPIOBDIFFINBUF   |   48 |    48 |        96 | 50.00 |
|   DIFFINBUF      |   48 |    48 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |   45 |    45 |       208 | 21.63 |
|   ISERDES        |   45 |    45 |           |       |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   18 |     0 |       404 |  4.46 |
|   BUFGCE             |   10 |     0 |       116 |  8.62 |
|   BUFGCE_DIV         |    5 |     0 |        16 | 31.25 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    3 |     0 |        72 |  4.17 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    3 |     0 |         4 | 75.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        16 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         4 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    1 |     1 |         1 | 100.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 49327 |            Register |
| LUT6       | 13628 |                 CLB |
| LUT3       |  7110 |                 CLB |
| LUT4       |  5405 |                 CLB |
| SRLC32E    |  4579 |                 CLB |
| SRL16E     |  4540 |                 CLB |
| LUT5       |  3814 |                 CLB |
| RAMD32     |  3676 |                 CLB |
| LUT2       |  3416 |                 CLB |
| MUXF7      |  1978 |                 CLB |
| FDSE       |  1087 |            Register |
| LUT1       |   981 |                 CLB |
| MUXF8      |   773 |                 CLB |
| RAMS32     |   524 |                 CLB |
| CARRY8     |   519 |                 CLB |
| RAMB36E2   |   335 |           Block Ram |
| FDCE       |   273 |            Register |
| FDPE       |   206 |            Register |
| IBUFCTRL   |    53 |              Others |
| DIFFINBUF  |    48 |                 I/O |
| ISERDESE3  |    45 |                 I/O |
| IDELAYE3   |    45 |                 I/O |
| SRLC16E    |    16 |                 CLB |
| BUFGCE     |    10 |               Clock |
| OBUF       |     8 |                 I/O |
| RAMB18E2   |     5 |           Block Ram |
| OBUFT      |     5 |                 I/O |
| INBUF      |     5 |                 I/O |
| BUFGCE_DIV |     5 |               Clock |
| MMCME4_ADV |     3 |               Clock |
| BUFG_PS    |     3 |               Clock |
| SYSMONE4   |     1 |            Advanced |
| PS8        |     1 |            Advanced |
| BSCANE2    |     1 |       Configuration |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------+------+
|      Ref Name      | Used |
+--------------------+------+
| clk_wiz_0_b65_mmcm |    3 |
| u_ila_3            |    2 |
| u_ila_2            |    2 |
| u_ila_0            |    1 |
| dbg_hub            |    1 |
+--------------------+------+


