============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 15 2025  02:32:38 pm
  Module:                 riscv_core
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                         Type                 Fanout Load Slew Delay Arrival   
                                    (Domain)                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk)              launch                                                        0 R 
(fp.sdc_line_33_160_1)   ext delay                                          +500     500 F 
debug_req_i              in port                              10 51.2    0    +0     500 F 
g238870/A1                                                                    +0     500   
g238870/ZN               OAI21OPTPBD8BWP16P90LVT(timing)       1  3.2   22    +8     508 R 
g238857/B                                                                     +0     508   
g238857/ZN               AOI21D4BWP16P90LVT(timing)            4  5.5   29   +13     521 F 
g238844/I                                                                     +0     521   
g238844/ZN               INVSKPD4BWP16P90LVT(timing)           1  3.1   10    +9     530 R 
g238827/B                                                                     +0     530   
g238827/ZN               AOI21OPTPBD4BWP16P90LVT(timing)       1  2.3   18    +7     538 F 
g238823/A1                                                                    +0     538   
g238823/ZN               ND4D3BWP16P90LVT(timing)              1  1.6   15   +10     547 R 
core_busy_q_reg/D        DFCNQND2BWP16P90LVT(timing)                          +0     547   
core_busy_q_reg/CP       setup                                           0   +29     577 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                     560 R 
-------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     -17ps (TIMING VIOLATION)
Start-point  : debug_req_i
End-point    : core_busy_q_reg/D

