INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:18:20 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 buffer92/dataReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer92/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 1.215ns (18.630%)  route 5.307ns (81.370%))
  Logic Levels:           15  (CARRY4=2 LUT3=1 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2365, unset)         0.508     0.508    buffer92/clk
    SLICE_X18Y169        FDRE                                         r  buffer92/dataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y169        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer92/dataReg_reg[1]/Q
                         net (fo=7, routed)           0.805     1.567    buffer92/control/Q[1]
    SLICE_X16Y171        LUT3 (Prop_lut3_I0_O)        0.043     1.610 r  buffer92/control/Memory[0][1]_i_1__13/O
                         net (fo=14, routed)          0.384     1.994    buffer92/control/dataReg_reg[1]
    SLICE_X18Y171        LUT6 (Prop_lut6_I4_O)        0.043     2.037 r  buffer92/control/Memory[0][5]_i_2/O
                         net (fo=1, routed)           0.172     2.209    buffer92/control/Memory[0][5]_i_2_n_0
    SLICE_X16Y171        LUT6 (Prop_lut6_I2_O)        0.043     2.252 r  buffer92/control/Memory[0][5]_i_1__12/O
                         net (fo=5, routed)           0.403     2.656    buffer261/fifo/ins[5]
    SLICE_X17Y169        LUT5 (Prop_lut5_I1_O)        0.043     2.699 r  buffer261/fifo/outputValid_i_14/O
                         net (fo=1, routed)           0.000     2.699    cmpi1/S[1]
    SLICE_X17Y169        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     2.887 r  cmpi1/outputValid_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.887    cmpi1/outputValid_reg_i_6_n_0
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.014 r  cmpi1/outputValid_reg_i_3/CO[0]
                         net (fo=107, routed)         0.637     3.650    buffer104/control/result[0]
    SLICE_X6Y179         LUT6 (Prop_lut6_I4_O)        0.130     3.780 f  buffer104/control/transmitValue_i_4__1/O
                         net (fo=15, routed)          0.279     4.060    init40/control/p_2_in_37
    SLICE_X5Y179         LUT5 (Prop_lut5_I3_O)        0.043     4.103 f  init40/control/transmitValue_i_3__14/O
                         net (fo=38, routed)          0.295     4.398    fork95/control/generateBlocks[2].regblock/p_1_in_5
    SLICE_X7Y179         LUT5 (Prop_lut5_I3_O)        0.043     4.441 r  fork95/control/generateBlocks[2].regblock/transmitValue_i_2__193/O
                         net (fo=3, routed)           0.350     4.790    fork95/control/generateBlocks[1].regblock/transmitValue_reg_4
    SLICE_X9Y179         LUT6 (Prop_lut6_I1_O)        0.043     4.833 r  fork95/control/generateBlocks[1].regblock/fullReg_i_4__13/O
                         net (fo=1, routed)           0.170     5.003    fork98/control/generateBlocks[3].regblock/fullReg_reg
    SLICE_X11Y179        LUT5 (Prop_lut5_I4_O)        0.043     5.046 r  fork98/control/generateBlocks[3].regblock/fullReg_i_2__14/O
                         net (fo=3, routed)           0.588     5.635    fork94/control/generateBlocks[19].regblock/transmitValue_reg_1
    SLICE_X14Y163        LUT5 (Prop_lut5_I1_O)        0.043     5.678 r  fork94/control/generateBlocks[19].regblock/transmitValue_i_2__60/O
                         net (fo=2, routed)           0.245     5.922    fork94/control/generateBlocks[25].regblock/transmitValue_i_6__4_0[2]
    SLICE_X17Y162        LUT5 (Prop_lut5_I1_O)        0.043     5.965 r  fork94/control/generateBlocks[25].regblock/transmitValue_i_6__4/O
                         net (fo=3, routed)           0.390     6.355    fork94/control/generateBlocks[21].regblock/dataReg_reg[7]_0
    SLICE_X17Y167        LUT6 (Prop_lut6_I3_O)        0.043     6.398 r  fork94/control/generateBlocks[21].regblock/fullReg_i_4__11/O
                         net (fo=4, routed)           0.402     6.800    fork73/control/generateBlocks[2].regblock/dataReg_reg[7]_0
    SLICE_X18Y170        LUT6 (Prop_lut6_I2_O)        0.043     6.843 r  fork73/control/generateBlocks[2].regblock/dataReg[7]_i_1__1/O
                         net (fo=8, routed)           0.186     7.030    buffer92/dataReg_reg[7]_3[0]
    SLICE_X17Y171        FDRE                                         r  buffer92/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=2365, unset)         0.483     7.683    buffer92/clk
    SLICE_X17Y171        FDRE                                         r  buffer92/dataReg_reg[0]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X17Y171        FDRE (Setup_fdre_C_CE)      -0.194     7.453    buffer92/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.453    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                  0.423    




