// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="add_image_add_image,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-2,HLS_INPUT_CLOCK=13.468000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.657643,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=982,HLS_SYN_LUT=1554,HLS_VERSION=2024_1}" *)

module add_image (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        SRC_STREAM_TDATA,
        SRC_STREAM_TKEEP,
        SRC_STREAM_TSTRB,
        SRC_STREAM_TUSER,
        SRC_STREAM_TLAST,
        SRC_STREAM_TID,
        SRC_STREAM_TDEST,
        CAM_STREAM_TDATA,
        CAM_STREAM_TKEEP,
        CAM_STREAM_TSTRB,
        CAM_STREAM_TUSER,
        CAM_STREAM_TLAST,
        CAM_STREAM_TID,
        CAM_STREAM_TDEST,
        OUTPUT_STREAM_TDATA,
        OUTPUT_STREAM_TKEEP,
        OUTPUT_STREAM_TSTRB,
        OUTPUT_STREAM_TUSER,
        OUTPUT_STREAM_TLAST,
        OUTPUT_STREAM_TID,
        OUTPUT_STREAM_TDEST,
        SRC_STREAM_TVALID,
        SRC_STREAM_TREADY,
        CAM_STREAM_TVALID,
        CAM_STREAM_TREADY,
        OUTPUT_STREAM_TVALID,
        OUTPUT_STREAM_TREADY
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
input  [23:0] SRC_STREAM_TDATA;
input  [2:0] SRC_STREAM_TKEEP;
input  [2:0] SRC_STREAM_TSTRB;
input  [0:0] SRC_STREAM_TUSER;
input  [0:0] SRC_STREAM_TLAST;
input  [0:0] SRC_STREAM_TID;
input  [0:0] SRC_STREAM_TDEST;
input  [23:0] CAM_STREAM_TDATA;
input  [2:0] CAM_STREAM_TKEEP;
input  [2:0] CAM_STREAM_TSTRB;
input  [0:0] CAM_STREAM_TUSER;
input  [0:0] CAM_STREAM_TLAST;
input  [0:0] CAM_STREAM_TID;
input  [0:0] CAM_STREAM_TDEST;
output  [23:0] OUTPUT_STREAM_TDATA;
output  [2:0] OUTPUT_STREAM_TKEEP;
output  [2:0] OUTPUT_STREAM_TSTRB;
output  [0:0] OUTPUT_STREAM_TUSER;
output  [0:0] OUTPUT_STREAM_TLAST;
output  [0:0] OUTPUT_STREAM_TID;
output  [0:0] OUTPUT_STREAM_TDEST;
input   SRC_STREAM_TVALID;
output   SRC_STREAM_TREADY;
input   CAM_STREAM_TVALID;
output   CAM_STREAM_TREADY;
output   OUTPUT_STREAM_TVALID;
input   OUTPUT_STREAM_TREADY;

 reg    ap_rst_n_inv;
wire   [31:0] alpha;
wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire    entry_proc_U0_start_out;
wire    entry_proc_U0_start_write;
wire   [31:0] entry_proc_U0_alpha_c_din;
wire    entry_proc_U0_alpha_c_write;
wire    Loop_loop_height_proc3_U0_ap_start;
wire    Loop_loop_height_proc3_U0_ap_done;
wire    Loop_loop_height_proc3_U0_ap_continue;
wire    Loop_loop_height_proc3_U0_ap_idle;
wire    Loop_loop_height_proc3_U0_ap_ready;
wire    Loop_loop_height_proc3_U0_SRC_STREAM_TREADY;
wire   [23:0] Loop_loop_height_proc3_U0_srcImg_data_din;
wire    Loop_loop_height_proc3_U0_srcImg_data_write;
wire    Loop_loop_height_proc14_U0_ap_start;
wire    Loop_loop_height_proc14_U0_ap_done;
wire    Loop_loop_height_proc14_U0_ap_continue;
wire    Loop_loop_height_proc14_U0_ap_idle;
wire    Loop_loop_height_proc14_U0_ap_ready;
wire    Loop_loop_height_proc14_U0_CAM_STREAM_TREADY;
wire   [23:0] Loop_loop_height_proc14_U0_camImg_data_din;
wire    Loop_loop_height_proc14_U0_camImg_data_write;
wire    alpha_add_720_1280_U0_ap_start;
wire    alpha_add_720_1280_U0_ap_done;
wire    alpha_add_720_1280_U0_ap_continue;
wire    alpha_add_720_1280_U0_ap_idle;
wire    alpha_add_720_1280_U0_ap_ready;
wire    alpha_add_720_1280_U0_start_out;
wire    alpha_add_720_1280_U0_start_write;
wire    alpha_add_720_1280_U0_srcImg_data_read;
wire    alpha_add_720_1280_U0_camImg_data_read;
wire   [23:0] alpha_add_720_1280_U0_dstImg_data_din;
wire    alpha_add_720_1280_U0_dstImg_data_write;
wire    alpha_add_720_1280_U0_alpha_read;
wire    Loop_loop_height_proc25_U0_ap_start;
wire    Loop_loop_height_proc25_U0_ap_done;
wire    Loop_loop_height_proc25_U0_ap_continue;
wire    Loop_loop_height_proc25_U0_ap_idle;
wire    Loop_loop_height_proc25_U0_ap_ready;
wire    Loop_loop_height_proc25_U0_dstImg_data_read;
wire   [23:0] Loop_loop_height_proc25_U0_OUTPUT_STREAM_TDATA;
wire    Loop_loop_height_proc25_U0_OUTPUT_STREAM_TVALID;
wire   [2:0] Loop_loop_height_proc25_U0_OUTPUT_STREAM_TKEEP;
wire   [2:0] Loop_loop_height_proc25_U0_OUTPUT_STREAM_TSTRB;
wire   [0:0] Loop_loop_height_proc25_U0_OUTPUT_STREAM_TUSER;
wire   [0:0] Loop_loop_height_proc25_U0_OUTPUT_STREAM_TLAST;
wire   [0:0] Loop_loop_height_proc25_U0_OUTPUT_STREAM_TID;
wire   [0:0] Loop_loop_height_proc25_U0_OUTPUT_STREAM_TDEST;
wire    alpha_c_full_n;
wire   [31:0] alpha_c_dout;
wire   [2:0] alpha_c_num_data_valid;
wire   [2:0] alpha_c_fifo_cap;
wire    alpha_c_empty_n;
wire    srcImg_data_full_n;
wire   [23:0] srcImg_data_dout;
wire   [2:0] srcImg_data_num_data_valid;
wire   [2:0] srcImg_data_fifo_cap;
wire    srcImg_data_empty_n;
wire    camImg_data_full_n;
wire   [23:0] camImg_data_dout;
wire   [2:0] camImg_data_num_data_valid;
wire   [2:0] camImg_data_fifo_cap;
wire    camImg_data_empty_n;
wire    dstImg_data_full_n;
wire   [23:0] dstImg_data_dout;
wire   [2:0] dstImg_data_num_data_valid;
wire   [2:0] dstImg_data_fifo_cap;
wire    dstImg_data_empty_n;
wire   [0:0] start_for_alpha_add_720_1280_U0_din;
wire    start_for_alpha_add_720_1280_U0_full_n;
wire   [0:0] start_for_alpha_add_720_1280_U0_dout;
wire    start_for_alpha_add_720_1280_U0_empty_n;
wire   [0:0] start_for_Loop_loop_height_proc25_U0_din;
wire    start_for_Loop_loop_height_proc25_U0_full_n;
wire   [0:0] start_for_Loop_loop_height_proc25_U0_dout;
wire    start_for_Loop_loop_height_proc25_U0_empty_n;

add_image_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .alpha(alpha)
);

add_image_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(entry_proc_U0_ap_start),
    .start_full_n(start_for_alpha_add_720_1280_U0_full_n),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .start_out(entry_proc_U0_start_out),
    .start_write(entry_proc_U0_start_write),
    .alpha(alpha),
    .alpha_c_din(entry_proc_U0_alpha_c_din),
    .alpha_c_num_data_valid(alpha_c_num_data_valid),
    .alpha_c_fifo_cap(alpha_c_fifo_cap),
    .alpha_c_full_n(alpha_c_full_n),
    .alpha_c_write(entry_proc_U0_alpha_c_write)
);

add_image_Loop_loop_height_proc3 Loop_loop_height_proc3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_loop_height_proc3_U0_ap_start),
    .ap_done(Loop_loop_height_proc3_U0_ap_done),
    .ap_continue(Loop_loop_height_proc3_U0_ap_continue),
    .ap_idle(Loop_loop_height_proc3_U0_ap_idle),
    .ap_ready(Loop_loop_height_proc3_U0_ap_ready),
    .SRC_STREAM_TDATA(SRC_STREAM_TDATA),
    .SRC_STREAM_TVALID(SRC_STREAM_TVALID),
    .SRC_STREAM_TREADY(Loop_loop_height_proc3_U0_SRC_STREAM_TREADY),
    .SRC_STREAM_TKEEP(SRC_STREAM_TKEEP),
    .SRC_STREAM_TSTRB(SRC_STREAM_TSTRB),
    .SRC_STREAM_TUSER(SRC_STREAM_TUSER),
    .SRC_STREAM_TLAST(SRC_STREAM_TLAST),
    .SRC_STREAM_TID(SRC_STREAM_TID),
    .SRC_STREAM_TDEST(SRC_STREAM_TDEST),
    .srcImg_data_din(Loop_loop_height_proc3_U0_srcImg_data_din),
    .srcImg_data_num_data_valid(srcImg_data_num_data_valid),
    .srcImg_data_fifo_cap(srcImg_data_fifo_cap),
    .srcImg_data_full_n(srcImg_data_full_n),
    .srcImg_data_write(Loop_loop_height_proc3_U0_srcImg_data_write)
);

add_image_Loop_loop_height_proc14 Loop_loop_height_proc14_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_loop_height_proc14_U0_ap_start),
    .ap_done(Loop_loop_height_proc14_U0_ap_done),
    .ap_continue(Loop_loop_height_proc14_U0_ap_continue),
    .ap_idle(Loop_loop_height_proc14_U0_ap_idle),
    .ap_ready(Loop_loop_height_proc14_U0_ap_ready),
    .CAM_STREAM_TDATA(CAM_STREAM_TDATA),
    .CAM_STREAM_TVALID(CAM_STREAM_TVALID),
    .CAM_STREAM_TREADY(Loop_loop_height_proc14_U0_CAM_STREAM_TREADY),
    .CAM_STREAM_TKEEP(CAM_STREAM_TKEEP),
    .CAM_STREAM_TSTRB(CAM_STREAM_TSTRB),
    .CAM_STREAM_TUSER(CAM_STREAM_TUSER),
    .CAM_STREAM_TLAST(CAM_STREAM_TLAST),
    .CAM_STREAM_TID(CAM_STREAM_TID),
    .CAM_STREAM_TDEST(CAM_STREAM_TDEST),
    .camImg_data_din(Loop_loop_height_proc14_U0_camImg_data_din),
    .camImg_data_num_data_valid(camImg_data_num_data_valid),
    .camImg_data_fifo_cap(camImg_data_fifo_cap),
    .camImg_data_full_n(camImg_data_full_n),
    .camImg_data_write(Loop_loop_height_proc14_U0_camImg_data_write)
);

add_image_alpha_add_720_1280_s alpha_add_720_1280_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(alpha_add_720_1280_U0_ap_start),
    .start_full_n(start_for_Loop_loop_height_proc25_U0_full_n),
    .ap_done(alpha_add_720_1280_U0_ap_done),
    .ap_continue(alpha_add_720_1280_U0_ap_continue),
    .ap_idle(alpha_add_720_1280_U0_ap_idle),
    .ap_ready(alpha_add_720_1280_U0_ap_ready),
    .start_out(alpha_add_720_1280_U0_start_out),
    .start_write(alpha_add_720_1280_U0_start_write),
    .srcImg_data_dout(srcImg_data_dout),
    .srcImg_data_num_data_valid(srcImg_data_num_data_valid),
    .srcImg_data_fifo_cap(srcImg_data_fifo_cap),
    .srcImg_data_empty_n(srcImg_data_empty_n),
    .srcImg_data_read(alpha_add_720_1280_U0_srcImg_data_read),
    .camImg_data_dout(camImg_data_dout),
    .camImg_data_num_data_valid(camImg_data_num_data_valid),
    .camImg_data_fifo_cap(camImg_data_fifo_cap),
    .camImg_data_empty_n(camImg_data_empty_n),
    .camImg_data_read(alpha_add_720_1280_U0_camImg_data_read),
    .dstImg_data_din(alpha_add_720_1280_U0_dstImg_data_din),
    .dstImg_data_num_data_valid(dstImg_data_num_data_valid),
    .dstImg_data_fifo_cap(dstImg_data_fifo_cap),
    .dstImg_data_full_n(dstImg_data_full_n),
    .dstImg_data_write(alpha_add_720_1280_U0_dstImg_data_write),
    .alpha_dout(alpha_c_dout),
    .alpha_num_data_valid(alpha_c_num_data_valid),
    .alpha_fifo_cap(alpha_c_fifo_cap),
    .alpha_empty_n(alpha_c_empty_n),
    .alpha_read(alpha_add_720_1280_U0_alpha_read)
);

add_image_Loop_loop_height_proc25 Loop_loop_height_proc25_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_loop_height_proc25_U0_ap_start),
    .ap_done(Loop_loop_height_proc25_U0_ap_done),
    .ap_continue(Loop_loop_height_proc25_U0_ap_continue),
    .ap_idle(Loop_loop_height_proc25_U0_ap_idle),
    .ap_ready(Loop_loop_height_proc25_U0_ap_ready),
    .dstImg_data_dout(dstImg_data_dout),
    .dstImg_data_num_data_valid(dstImg_data_num_data_valid),
    .dstImg_data_fifo_cap(dstImg_data_fifo_cap),
    .dstImg_data_empty_n(dstImg_data_empty_n),
    .dstImg_data_read(Loop_loop_height_proc25_U0_dstImg_data_read),
    .OUTPUT_STREAM_TDATA(Loop_loop_height_proc25_U0_OUTPUT_STREAM_TDATA),
    .OUTPUT_STREAM_TVALID(Loop_loop_height_proc25_U0_OUTPUT_STREAM_TVALID),
    .OUTPUT_STREAM_TREADY(OUTPUT_STREAM_TREADY),
    .OUTPUT_STREAM_TKEEP(Loop_loop_height_proc25_U0_OUTPUT_STREAM_TKEEP),
    .OUTPUT_STREAM_TSTRB(Loop_loop_height_proc25_U0_OUTPUT_STREAM_TSTRB),
    .OUTPUT_STREAM_TUSER(Loop_loop_height_proc25_U0_OUTPUT_STREAM_TUSER),
    .OUTPUT_STREAM_TLAST(Loop_loop_height_proc25_U0_OUTPUT_STREAM_TLAST),
    .OUTPUT_STREAM_TID(Loop_loop_height_proc25_U0_OUTPUT_STREAM_TID),
    .OUTPUT_STREAM_TDEST(Loop_loop_height_proc25_U0_OUTPUT_STREAM_TDEST)
);

add_image_fifo_w32_d3_S alpha_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_alpha_c_din),
    .if_full_n(alpha_c_full_n),
    .if_write(entry_proc_U0_alpha_c_write),
    .if_dout(alpha_c_dout),
    .if_num_data_valid(alpha_c_num_data_valid),
    .if_fifo_cap(alpha_c_fifo_cap),
    .if_empty_n(alpha_c_empty_n),
    .if_read(alpha_add_720_1280_U0_alpha_read)
);

add_image_fifo_w24_d2_S srcImg_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_loop_height_proc3_U0_srcImg_data_din),
    .if_full_n(srcImg_data_full_n),
    .if_write(Loop_loop_height_proc3_U0_srcImg_data_write),
    .if_dout(srcImg_data_dout),
    .if_num_data_valid(srcImg_data_num_data_valid),
    .if_fifo_cap(srcImg_data_fifo_cap),
    .if_empty_n(srcImg_data_empty_n),
    .if_read(alpha_add_720_1280_U0_srcImg_data_read)
);

add_image_fifo_w24_d2_S camImg_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_loop_height_proc14_U0_camImg_data_din),
    .if_full_n(camImg_data_full_n),
    .if_write(Loop_loop_height_proc14_U0_camImg_data_write),
    .if_dout(camImg_data_dout),
    .if_num_data_valid(camImg_data_num_data_valid),
    .if_fifo_cap(camImg_data_fifo_cap),
    .if_empty_n(camImg_data_empty_n),
    .if_read(alpha_add_720_1280_U0_camImg_data_read)
);

add_image_fifo_w24_d2_S dstImg_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(alpha_add_720_1280_U0_dstImg_data_din),
    .if_full_n(dstImg_data_full_n),
    .if_write(alpha_add_720_1280_U0_dstImg_data_write),
    .if_dout(dstImg_data_dout),
    .if_num_data_valid(dstImg_data_num_data_valid),
    .if_fifo_cap(dstImg_data_fifo_cap),
    .if_empty_n(dstImg_data_empty_n),
    .if_read(Loop_loop_height_proc25_U0_dstImg_data_read)
);

add_image_start_for_alpha_add_720_1280_U0 start_for_alpha_add_720_1280_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_alpha_add_720_1280_U0_din),
    .if_full_n(start_for_alpha_add_720_1280_U0_full_n),
    .if_write(entry_proc_U0_start_write),
    .if_dout(start_for_alpha_add_720_1280_U0_dout),
    .if_empty_n(start_for_alpha_add_720_1280_U0_empty_n),
    .if_read(alpha_add_720_1280_U0_ap_ready)
);

add_image_start_for_Loop_loop_height_proc25_U0 start_for_Loop_loop_height_proc25_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Loop_loop_height_proc25_U0_din),
    .if_full_n(start_for_Loop_loop_height_proc25_U0_full_n),
    .if_write(alpha_add_720_1280_U0_start_write),
    .if_dout(start_for_Loop_loop_height_proc25_U0_dout),
    .if_empty_n(start_for_Loop_loop_height_proc25_U0_empty_n),
    .if_read(Loop_loop_height_proc25_U0_ap_ready)
);

assign CAM_STREAM_TREADY = Loop_loop_height_proc14_U0_CAM_STREAM_TREADY;

assign Loop_loop_height_proc14_U0_ap_continue = 1'b1;

assign Loop_loop_height_proc14_U0_ap_start = 1'b1;

assign Loop_loop_height_proc25_U0_ap_continue = 1'b1;

assign Loop_loop_height_proc25_U0_ap_start = start_for_Loop_loop_height_proc25_U0_empty_n;

assign Loop_loop_height_proc3_U0_ap_continue = 1'b1;

assign Loop_loop_height_proc3_U0_ap_start = 1'b1;

assign OUTPUT_STREAM_TDATA = Loop_loop_height_proc25_U0_OUTPUT_STREAM_TDATA;

assign OUTPUT_STREAM_TDEST = Loop_loop_height_proc25_U0_OUTPUT_STREAM_TDEST;

assign OUTPUT_STREAM_TID = Loop_loop_height_proc25_U0_OUTPUT_STREAM_TID;

assign OUTPUT_STREAM_TKEEP = Loop_loop_height_proc25_U0_OUTPUT_STREAM_TKEEP;

assign OUTPUT_STREAM_TLAST = Loop_loop_height_proc25_U0_OUTPUT_STREAM_TLAST;

assign OUTPUT_STREAM_TSTRB = Loop_loop_height_proc25_U0_OUTPUT_STREAM_TSTRB;

assign OUTPUT_STREAM_TUSER = Loop_loop_height_proc25_U0_OUTPUT_STREAM_TUSER;

assign OUTPUT_STREAM_TVALID = Loop_loop_height_proc25_U0_OUTPUT_STREAM_TVALID;

assign SRC_STREAM_TREADY = Loop_loop_height_proc3_U0_SRC_STREAM_TREADY;

assign alpha_add_720_1280_U0_ap_continue = 1'b1;

assign alpha_add_720_1280_U0_ap_start = start_for_alpha_add_720_1280_U0_empty_n;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign entry_proc_U0_ap_continue = 1'b1;

assign entry_proc_U0_ap_start = 1'b1;

assign start_for_Loop_loop_height_proc25_U0_din = 1'b1;

assign start_for_alpha_add_720_1280_U0_din = 1'b1;


reg find_df_deadlock = 0;
// synthesis translate_off
`include "add_image_hls_deadlock_detector.vh"
// synthesis translate_on

reg find_kernel_block = 0;
// synthesis translate_off
`include "add_image_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //add_image

