Sum,Category,Sub Category,Counts,Names
148,Processor,RISCV,111,"RISCV_NO_PIPELINE, RISCV_PIPELINE, RISCV_Three_Stage, riscv-pipelined, Risc-Processor, RISC-Pipelined-CPU-RAM, RISC-Tai, riscv_picorv32, RISCV-CPU-PIPELINE-verilog, RISC-V-Pipeline-CPU, RISC_V-processor, riscv_stb, Risc5-Pipelined-Processor, RISC-V-Pipelined, RISC-y-Business, RISCVPipelinedProcessor, RISCVi-and-Cache, RISC-V_pipelined_cpu, risc-simple, riscvofdm, riscv-cpu-verilog-code, RISCV-CPU-2022, RISC-V-CPU, RISCV-CPU-OJ, RISCV-CPU-ACMOJ-Sample, RISCV-CPU, RISCV-CPU-verilog, riscv-src, RISCV-Datapath, RISC-V-Semi-Core, RISCV-CPU-2023, risc16f84, RISC-CPU-Components, riscv_openocd, RISC_V_CPU, RISCV_Network_Accelerator, riscv_basic, RISC-V_HDP, risc-vapor, riscv_de10lite, RISC-Pipelined-Microprocessor, 64-bit-Single-Cycle-RISC-V-CPU, riscv32i, riscv-iitg, RISCV-SoC, RISC-V-Single-Cycle-Processor, RISCV32-IC-single-cycle-processor, RISCV32-IC-5-stage-pipeline-processor, RISC-V-Implementation-, RISC-V__Single, RISCV_uC, riscvDesign, RISC-V-Implementation, RISC-MIPS, riscv-soft, riscv-cocotb, RISC-V-Ladder, RiscV-32I-Pipeline-Verilog, 32bit-RiscV-implementation, beta-risc, Single_Cycle_RISC_V_Processor, 32-bit-RISC-Processor-, 32_Bit_RISC_Arithmetic_Logic_Unit, Pipelined-RISC, RISCBench, RISCV-Pipelined-CPU, 2-stage-pipeline-Risc-V-Processor, RISC-V-Implementation-Piplined, basic-risc-microprocessor, Single-Cycle-32-bit-RISC-V-Processor, 32_Bit_Pipelined_RISC_Processor, bluspec_riscv, RISCV-32, RISCVCPU, RISC-V-implementation-using-Verilog-, ama-riscv, riscv--verilog, RISCV-implementation, RISCV-Single-Cycle, RISC-V-32-pipeline-CPU, 32bit_RISC-V, RISC-Pipelined-Processor, RISCVPipeline, RISC-V_Processor, RISC-V-chisel, RISC-V-SoC, RISCV_CPU_Verilog, RISCY-Processor, RISCV32-Processor, RISC-V-Processor-with-Pipelining, RISC-V-32bit, 16-bit-risc-cpu, risc-proj, RISC-V_32I, RISCV-MIPS, 32_bit_RISCV_Processor, risc8, ASFRV32IM-super, bic-RV32IM-islemci, AHD_RV32I, ASFRV32IM-super2, accomdemy_rv32i, ASFRV32I, e18-co502-RV32IM-pipeline-implementation-group7, Chenhui_RV32, Trochilus, Sprouts100, KAUE, Rocket-Chip, luna-soc, TomRiVer-CPU"
,,MIPS,26,"Piplined_MIPS_microprocessor, simple-MIPS32-processor, MIPS-Singe-Cycle-Processor, MIPS-32-bit-Single_Cycle_Architecture_Implementation, MIPS-16b, MIPS32, MIPS_AES, 32-bit-Single-Cycle-MIPS-Processor, arithmetic-logic-unit-for-mips-processors, RICS-MIPS-32bitCPU, MIPS32-Pipelined-Processor, multicycle-mips, MIPS32_Pipeline, Pipelining-5-Stages-MIPS-Processor, Single-Cycle-MIPS-Processor, AM04-MIPS-CPU, MIPS-CPU, MIPS_32_Verilog_Implementation, MIPS-Datapath-Addition, Pipelined-MIPS-Processor, 32-bit-Five-Stage-Pipeline-MIPS-Design-and-Implementation, MIPS-ALU-32-Bit, MIPS-32-bits-Micro-Processor, ECE369-MIPS-Processor, schoolMIPS, Subarashii-CPU"
,,AI,3,"Fpga-Implementation-of-Precise-Convolutional-Neural-Network-for-Extreme-Learning-Machine, HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine, RISCV_Network_Accelerator"
,,Processor Others,8,"ImageProcessing1, BitMap-Image-Processor, Verilog-Image-Processing, FPGA-based-Audio-Processing, audio_multi_effects_processor, pyramid, FPU-GP, FPU"
184,arithmetic,Adder,38,"Full-Adder-using-Synopsys-VCS-Verdi-at-UMN-TwinCities, IEEE754AdderASIC, 4Bit-Adder_Subtractor, Half_adder_Day_001, 4bit_Full_Adder_Substractor, Day1_RTL_Half_Adder, Half_Adder_Day-001, Half_Adder_Day-01, RTL-Day-2-Adder-Subtractor, Half-Adder-Day-001-, Advanced-Digital-Design_Lab1-Build-Adders-Subtractors-and-Multipliers, 5-Bit-Ripple-Carry-Adder-RCA-, fulladder_verilog, Half-adder-Day-001, RC-CL-Adders, Kogge-Stone-Adder-Day-035-, RTL-Day-29-Carry-Look-Ahead-Adder, 8-bit-ALU-Adder-Subtractor, Carry-Select-Adder-Day-036-, FullAdder_Subtractor_4bit, Adder-Cum-Subtractor-Day-046-, Project_9_BCDAdder, Full-Adder-Day-002-, 8-Bit-Serial-Adder-Design-using-Mealy-machine, RTL-Day-6-Parallel-Adder-Subtractor, FullAdder4Bit, 4-bit-full-adder-using-half-adder, 50002_cohort4group2_4bitFullAdder_2019, 4-bit-full-adder, FullAdder, Full_Adder_Day-002, 16-bit-Adder-in-Verilog, Ripple-Carry-Adder-Day-003-, RTL-Day-12-One-Digit-BCD-Adder, Ripple_Carry_Adder_Day-003, Implementing-1-Bit-Full-Adder-by-Behavioral-Design-and-4-Bit-Ripple-Carry-Adder-by-Structural-Design, Day-03-Full-Adder-Gate-Level-Modelling-, Day-02-Half-Adder-Gate-Level-Modelling-"
,,Multipiler,9,"Multiplier, DeBAM_Decoder_based_Approximate_Multiplier, Multiplier-Accumulator, Pipelined-Multiplier, Wallace-Multiplier, booth_wallace_multiplier, Multiplier-and-Accumulator, Shift-and-Add-Accumulator-Based-Multiplier-Design, rv32m-multiplier-and-divider"
,,Shifter,15,"16-bit-Barrel-Shifter, Parametric_barrel_shifter, Verilog-Program-Counter-and-Shifter, 8bit_Barrel_Shifter, Barrel_Shifter_V, Barrel-Shifter-16-bit-Using-Verilog, 16bit_barrel_shifter, BarrelShifter, 16bit-BarrelShifter-verilog, Barrel-Shifter-Day-093-, barrel-shifter-16bits-DDCO, Barrel-Shifter-with-SLT, PWM-Shifter, Barrel-Shifter-8-bit, 4-Bit-Universal-Shifter"
,,Counter,66,"FPGA-Counter, SpencerFrequencyCounter, Gray_Counter-Day-020-, 4bit_binary_counter, Binary-counter-MOJO-V3-VHDL, Generic-Mod-N-Counter, Verilog-Code-for-free-running-binary-counter, 4bit-Counter, asic-frequency_counter, aes220-peak-counter, Johnson-Counter, 4-Bit-Up-Down-Counter-w-Multiplexed-7-Segment-Display, Mod-8-Up-Down-Synchronous-Counter-using-130nm-CMOS-Technology-, Up-Down-Counter-using-Verilog, Up-Down-Counter, Ring-Counter, Memory-Counters-Verilog, Word-Frequency-Counter, 3bit_binary-gray_counter, Design-implement-a-3-bit-Up-Down-Counter-In-Digital-design-and-computer-organisation, Counter_Digit, ProgramCounter, decade_counter, DukeFrequencyCounter, octal-and-decimal-counter, 4-Bit-UP-DOWN-counters-Icarus-Verilog_Project, Auto-scaled-LF-counter, Decade_counter_008, Decade_Counter-Day-008-, FrequencyCounter, dvsd_4bit_binary_counter, RodriguezFrequencyCounter, 3-Bit-Ripple-Counter, Frequency_counter, Frequency-counter-with-LCD-display, MOD-N-Counter-Day-022-, RyanGrayFrequencyCounter, Fast-Binary-Counters-and-Compressors-Generated-by-Sorting-Network, Cascaded-Decade-Counters-, fpga_shift_counter, Down_counter_Day19, Gray-Counter-Design-using-Verilog, Down-Counter-Day-019-, Lodable_4bit_up_counter, Ripple-Counter, Counter_test, Johnson_Ring_Counter, tt03p5-4-trit-balanced-ternary-counter-bt_signb_bt-radix-convertor, Up_Counter-Day-018-, Binary-Loadable-Up-Counter, FPGA-Frequency-Counter, Johnson-Counter-Day-070-, binary_counter, OzoudeFrequencyCounter, Decade_Counter_Day-008, Slow_Decade_Counter, Mod-N_Counter-Day-022, Program-Counter, BinaryCounter, Up-Down_Binary_Counter_with_Dynamic_Count_to_Flag, FPGA-Based-Digital-Ticket-Counter, frequency-counter, 127-bit-ones-counter, Binary-counter-using-FF-and-Latches, Multi-Output-4-Bit-Up-Down-Counter, UP_COUNTER_Day-018"
,,ALU,42,"32-Bit-Arithmetic-Logic-Unit-Design, 4-Bit-Arithmetic-Logic-Unit-Design-with-registered-output, 32-bit-ALU-RISC-Processor, 8-Bit-ALU-Design, ALU4FPGA, tt05-4bits-ALU, ALUmojo, ALU_8_bit, Arithmetic-Logic-Unit-ALU-Design-and-Simulation-In-Verilog-and-Proteus, RISCV-ALU, ALU-with-decoder-, 8-bit-ALU-using-structural-and-behavioral-description, ALU_Basys3, ALU-module, CodecPowerEvaluation, verilog-alu, alu2020, ALU-32bits, CPSC4210_ALU, ALU-Arithmetic-Logic-Unit--Implementation, ALU-shift-unit-multiplexer-and-registers, Verilog_ALU, tropicalu, Pipelined-ALU, thirty-two-bits-ALU, 16-bit-ALU-, ALU_verilog, 4-bit-alu, 16bitALU, 4-bit-16-function-complete-alu, ALU-verilog, Synchronous-4-bit-ALU, ALU-DMAC-Digital-Circuit-2019, 32bit-ALU, ALU_Day-030, tt06-ALU-Decoders, ALU, Modeling-a-Multifunction-ALU, 32-bit-ALU, 16_Bit_ALU, Arithmetic_Logic_Unit, ALSU"
,,Arithmetic Others,14,"floating-point-multiplication, Floating-point-MAC, Floating-point-arithmetic-unit-old-, Floating-point-MAC-verilog, 16BIT-MAC-UNIT, MAC, ADCD_7seg_Comparator, Project_10_3bitComparator, chip-comparator, dvsd_4bit_magnitude_comparator, Magnitude-Comparator, Day-009-Comparator, Five-Bit-Magnitude-Comparator, combined_Mux_Demux"
182,Encoder/Decoder,Encoder/Decoder,182,"decoder_encoder, Linear_Block_Coding_Encoder, serial_audio_encoder, Reed_solomon-ECC-Encoder-Design-with-Verilog, Quasi-cyclic-encoder-using-RU-encoder, Inc_encoder_DE10-lite, EncoderMultiplexer, encoderHLS4ML, tn9k_rotary_encoder, Encoder_8_1_006, 32bit_priority_encoder, 11-15-Hamming-Encoder-Decoder, FPGA-JPEG-LS-encoder, Priority_Encoder_8x3_Behavioural, RTL-Day-13-Encoder, CAD-Encoder-Function, spdif_frame_encoder, HDB3_encoder_verilog_FPGA, Matrix-Encoder-function, encoder4, 8X3_ENCODER_Day-006, ldpc-encoder-decoder, convEncoder, mjpeg-encoder, Encoder, BCH_encoder, rotary-encoder-FPGA, WallaceTreeEncoder, decoder-encoder, Day-004-8bit_Encoder, BP-mode-encoder-for-an-ECG, CAD-CA2-Encoder, Encoder_Verilog, Turbo-Encoder, 4x2-encoder-in-verilog, Hexadecimal-Keypad-Scanner-and-Encoder, AES_ENCODER, Priority_Encoder_RTL, 8-3-Priority-encoder, Rotary-Encoder-MK991-Driver, absolute-encoder, Morse_Code_Encoder_Basys3, Digital-IC-Design-HW3_LZ77-Encoder-and-Decoder, PRIORITY-ENCODER-SN74LS148N, encoder_decoder, TMDS-encoder-8b-10b, Day-005-Priority_encoder, 8B-10B-Encoder-Decoder, PRIORITY-ENCODER, lpc_encoder, Hamming_encoder_decoder, Convolution-encoder-and-Viterbi-Decoder, Local-Binary-pattern-encoder, encoder8to3-decoder3to8, TP-ISL-4-Bit-encoder-with-7-segments-display, Priority_Encoder_using_Task, hex_keypad_scanner_encoder, JPEG-1992-lossless-encoder-core, rs_parallel_encoder, LZ77-Encoder-and-Decoder, jku-tt06-ps2-morse-encoder, NDI-DCT-encoder, Priority-Encoder-using-Verilog, Priority_encoder, 8_3-priority-encoder-using-dataflow-modeling, Encoder_32, arithmetic-encoder-av1, TurboEncoder, Convolutional_encoder, VerilogHDL-PriorityEncoder, 8-to-3-bit-Priority-Encoder, test_mipi_encoder_decoder, abz_encoder_detector, HDB3_Encoder, viterbiENCODER, 8X3_Encoder-Day-006-, FPGA_Morse_Encoder, morse-code-encoder, smd-sixbutton-encoder, Viterbi_Decoder_in_Verilog, RV32I_Decoder, FPGADecoder, lr_4_to_16_bin_decoder, 213-Viterbi-Decoder-using-Verilog, Binary-Decoder, Decoder-CircuitDesignProgect-, Low-Latency-Successive-Cancellation-Polar-Decoder, Sevent-Segment-Display-Decoder, irig-decoder, decoder2to4, 3to8_decoder, Decoder_4x16, Viterbi-Decoder-in-Verilog, A_simplified_Quasi_Cyclic_LDPC_decoder_implementation_with_Verilog_FPGA, serial_audio_decoder, Decoder-using-Shifting-operator, decoder4, 100DAYS-OF-RTL-DAY-08-DECODER, Day-008-5_to_32_decoder, seven-segment-decoder, Polar-codes---Hardware---Decoders-, Decoder-and-Multiplexer, tt07_ps2_decoder, one-hot-address-Decoder, Verilog_Morse_Decoder, gray_decoder-FPGAOL_CAAS_test, Structural-Modeling-Decoder, MorseCodeDecoder, 4X1_Mux_using_decoder_-_buffer, Decoder-2x4, AES_Decoder, midiDecoder, Design-and-Verification-of-LDPC-Decoder, Three_To_Eight_Decoder, BMP_decoder, decoder_7, 3-8decoder, Design-of-reduced-latency-and-increased-throughput-Polar-Decoder, CMOS_3_To_8_Decoder_VLSI, BCD-to-Seven-Segment-Decoder, Design-of-Area-Effcient-Low-Latency-5G-Compliant-LDPC-Decoder-Architecture, 2x4decoder-4x1mux-majority-in-verilog, CoreSight-Decoder, BCD-DecoderFPGA, 7-Segment-Hex-Decoder, Decoder-verilog-, seven-segment-display-decoder, decoder-3to8-verilog, Verilog_ASCII_Decoder, iCEStick-Quadrature-Decoder, 7-segment-Decoder-Basys3, acc_decoder_h264, 7segDecoder, 3-to-8-Decoder_Verilog-code, Day-07-Decoder-Gate-Level-Modelling-, 2-to-4-Binary-Decoder, RTL-Day-14-Decoder, CSARCH1-Decoder-Implementation-of-Boolean-Function, 4x16_Decoder, x86_decoder, Hierarchical-Design-of-3-8-decoder, 3_8_Decoder, mp3-decoder, reed_solomon_decoder, 8X1MUX-using-decoder-and-tristate-buffer, ECE-2700-Decoder, IR-Infrared--decoder-IP, SimpleDecoder, unit-addr-decoder-4-sw-v-design, LZ77-DECODER, Decoder_3_8_007, Decoders-Verilog-Project, 3X8_Decoder-Day-007-, VerilogHDL-4x16_Decoder, lr_3_to_8_bin_decoder, Posit_Decoder_LDD, polar_bp_decoder, verilog-decoder-mux, 2to4Decoder, DODC-3-Binary-to-Hex-Decoder--Verilog-, 3X8_Decoder_Day-007, morse-code-decoder, LDD_Posit_Decoder, Decoders-and-JK-flip-flops, dvb_s2_ldpc_decoder, Verilog_Decoder, mux-decoder, SevenSegmentDecoder, 3-8-decoder, top_Ej_Decoder_3_to_8, Decoder-verilog-code, Decoder3_8, QC_LDPC-ECC, cavlc, wm8731, ccsds-ldpc, xk264, jt7759, core_jpeg, reed_solomon_codes, Cryptography_DE, pdm_modulation"
22,Memory,DMA,20,"AXI_DMA, Nexys4DDR_DMA_controller, computer-organization-DMA, axi_dma_test, 4_channel_DMA, pcie_dma, DMA_CPU, kv260_lvdsspi_dma, uDMA, AXI4-DMA, dma_controller, MS_DMAC_AHBL, debugging-axi-dma-issue, Verilog-CPU-DMA, psl_dma, zynq-dma-cyclic, 8237A-DMA-master, register-mode-dma, DMA-Model, 8237A-DMA"
,,Memory Units,2,"Synchronous-RAM-design-in-Quartus-prime-lite, RAM"
62,Interface,SPI,15,"spi_master, spi_core_dsp_s3ean_kits, SPI_Serial_Peripheral_Interface_Verilog_Modules, SPI-project, SPI-master-for-MCP3202-ADC-and-MCP4822-DAC, tt_spi_pwm, spi-master-slave-with-all-four-different-modes, Serial-Peripheral-Interface-SPI-Verilog-HDL-Project, SPI_Master-Slave, SPI, TinyFPGA-BX-SPI, SPI-Serial-Peripheral-Interface-for-a-RISC-V-Processor, SPI_Protocol_Verilog-_Code, SPI-Commuication-protocol-and-PWM-implementation-in-verilog, ThinpadSpinal"
,,UART,10,"uart_programmable_rv32i, UART-to-PWM-Generator, img_inv_dma_uart_microblaze_soc, ASIC-Implementation-UART, FPGA_uart_2_pwm, icestick-fpga-uart, UART-Tx-Rx, Uart_pwm, uartTXfromPL, RiscVSingleCycleWithMemoryMapped-UART"
,,PCI,25,"PCIE18, Phy_PCIE-Capa-de-transaccion, PCI-SLAVE, PCI-bus-Protocol-in-Verilog, PCIe_transaction_layer, matmul_PCIe, PCIe_PHY_Layer, PCI2Nano-PCB, Phy_Pcie, PCI_proj_verilog, pci_express_crc, pci-slave-verilog, DE5_PCIe_avalon_rsa_sim, Proyecto_PCIE, PCI_capa_transmision, PCI-Target-device, Partial_PCI_Target, PCI_SLAVE_MASTER, PCI-Bus, PHY-PCIenUSB, Artix-7-PCIE-Riffa, pcie-crd, TransactionLayerPCIe, pci_bhangra, PCIE_2"
,,Interface Others,12,"ov7670_i2c_controller, Serial-Peripheral-Interface-Protocol-Using-Verilog, Programmable-Peripheral-Interface, Serial_Peripheral_Interface, RISC-V-32I-based-core-with-Advanced-Extensible-Interface, PPI-8255A-Programmable-Peripheral-Interface, AHB-TO-APB-BRIDGE, AHB_to_APB-Bridge, AHB2APB-BRDIGE, AHB2APB--bridge-design, SparkLink_1.0_Task_1, IR-Transreceiver"
203,Controller,Clock Control ,31,"papilio-example-clock-div, clock-divide-by-n, Clock_freq_divider, clock_divide, Clock_Divider, clock-divider-mealy-state-machine, SoC_Step-Motor-Clock-System, Clock-Dividers, Clock_Divider_VLSI_AUTH, Quardin-Clock_divider, Digital-Clock, ClockDivider, 3bit_Binary_Counter_With_Astable_Multivibrator_As_Clock_Circuit, Adjustable-Clock-Frequency-Divider, Clock-Divider-Day-048-, Odd-Clock-Divider-, Clock-divider-100MHz-to-1Hz-verilog-program, Synchronous_Frequency_divider_with_Ring_Oscillator_as_clock, Counter_using_clock_divider_Verilog, ASIC-Design-of-Low-Power-Configurable-Multi-Clock-Digital-System-With-UART-Transceiver, ECE-2700-ClockDivider, tt06-clock-divider, DDS-Mini-Project-23-24-The-Chess-Clock, clock_divider_to32, even_clock_divider, Mix_signal_clock_Divider, digital_timer, clk_divider, general_clk_div_by_odd, Frequency-Divider-by-Odd-Number, Frequency_Divider"
,,PWM,94,"PWMqsys_Blooming_Bakers, spwm_fpga, PWM_4Channels-chatGPT, FSM_Motor_PWM_control, High-Frequency-PWM, pwm_peanutbutter27, PWM-Blooming_Bakers, 100Hz-PWM-1ppm, SrProjectPWMControl, PWM-generator-module, PWM-Generator, PWM_Sinewave, pwm-fpga, Cyclone2-pwm, PWM-Shift-Register, tt4-pwm-audio, VerilogPWM, PWM_generator_Quartus_II, tt03-verilog-pwm, CenterAlignedPWM-Verilog, gf180-pwm, PWM_MOD, FPGA-LED-Brightness-PWM-, jku-tt06-pwm-analyzer-hadner, PWM-Dc-Motor, pwm3, tt05-wta-pwm, pwm_motor_system, pwm, pwm_verilog, FPGA-based-temperature-sensor-PWM-System-Project-DSD-, pwm_light, PWM_configurable, rgb_led_pwm, gerador_sinal_pwm, PWM-Generator-with-Variable-Duty-Cycle-Using-FPGA, pwm-controller, PWM_Controller, PWMCtrl, pes_pwm, Sucu_PWM_mod, Creating-PWM-with-Vriable-Signal-Width-in-Xilinx-Spartan-6, PWM-Generator---Verilog, PWM_1, FPGA_PWM_LED_DIMMER, icestickPWM, PWMGenerator, tn9k_pwm_controller, PWM-generator-Verilog-, PWMonFPGA, PWM_FPGA, PWM-design, PWM_shiftregister, 3bit-PWM-Generator-using-eSim, FM-PWM-LED, FPGA_PWM_Moter, pwm-76, PWM_Shift_Verilog, Verilog_PWM_something, tt06-PWM-verilog-code, PWMVerilog, tang_nano_9k_PWM, tt06-exp-led-pwm, Verilog-PWM, Gerador_PWM, FPGA-Fan_PWM_control_IP_chip_design, PWM-Generator-Using-Verilog, 2017_10_30_PWM, PS_PWM-Synopsys-AC3E, SoC_TimerInterrupt_PWM_Buzzer, PWM_Messages, UACJ-PWM-Sistemas-Digitales, FSM_LightStand_PWM, PWM-Generator-in-Verilog, FPGA-PWM, PWM_Gold_Team, UACJ-PWM-DIGITALES, tt06_pwm, PWM_shift_register_using_verilog, PWM-FPGA-VERILOG, pwm-repository, PWM_Breathe_lights, PWM-LED, pwm-module-verilog, PWM_Duty_Cycle_Generator_Using_Fuzzy_Logic_Controller, FSM_Motor_PWM_control_Timer, PWM_Hardware_Dings, pwm-chisel, FPGA_PS2_VGA_PWM, iiitb_pwm_gen, PWM-Modulation-Verilog, proyecto-PWM, pwmmojov3, PWM_LED"
,,Arbiter,43,"simple-arbiter, 4-Request-First-Come-First-Serve-Arbiter, RoundRobinArbiter--course-project, Arbiter32, Single_Cycle_Arbiter, PCI-Arbiter-verilog-, Round_Robin_Arbiter_Design_Verify, PCI-bus-Arbiter-using-Verilog, ahb_arbiter, AllArbiterRTLCode, Packet-Arbiter, Round-robin-arbiter-using-Verilog-HDL, arbiter-puf, 4-Request_RoundRobinArbiter, Bidding-logic-arbiter, Cyclic-Round-Robin-Arbiter-for-Resource-Allocation, Priority-Arbiter, simple_arbiter, RoundRobinArbiterPipeline, ExpandableDaisyChainArbiter, Round_Rubin_Arbiter, verilog-arbiter, Arbiter_Implimentation, PCI-Arbiter, Round-Robin-Arbiter-Fixed-Time-Sclices, Weighted-Round-Robin-Arbiter, pes_rr_arbiter, PCI-bus-arbiter, ARBITER, Arbiter-PUF-FPGA, Design-of-Arbiter-Verilog-Siba-Kumar-Panda, Round-robin-arbiter-VERILOG, AES_System_with_Arbiter_PUF, axi-stream-arbiter, Bus-Arbiter, BusArbiter, Arbiter-RoundRobin, integrated_round_robin_arbiter, Queue-Arbiter, ArbiterRISCV, PCI_arbiter, PCIarbiter, RoundRobinArbiter"
,,Controller Others,35,"CodecPowerEvaluation, FPGA_MotorControl, Step_Motor-Controller-, step-motor-controller, Sensored-Brushless-DC-Motor-Controller, Motor-Speed-Controller-According-to-the-Temperature-with-FPGA, Open-USB2.0-Device-Controller, Keyboard---VGA-Controller-using-SPARTAN---3-FPGA, Sram-controller-design-based-on-AHB-bus, HW8-Decoder-Control, Serial-Peripheral-Interface-Controller-using-AMD-ZYNQ-7000-ARM-Cortex-Processor-ZEDBOARD, step_motor_controller, ov7670_i2c_controller, SMC_Controller_Verilog, cram_control, sdram_controller, Matrix-display-controller, frq_divider_ROM_controled, Fan_motor_controller, datapath-and-controller, FPGA-Based-Temperature-Sensitive-LED-Control, can_bus_controller, Stepper-Motor-Controller, pci-busdevice-control, FPGA-MotorControl, FPGA_Motor_Controller, DATAPATH-CONTROLPATH, PciArbiterController, UVM-based-AHB-bus-SRAM-controller-design-verification-platform-design, RAM-Arbiter-design, Arbiter-for-RAM-module, Memory_Arbiter_Verilog, RISC-V-Watch-Dog-Timer-, Hazard-Detection-Unit, DynamicBranchPrediction"
43,Education,Education,43,"UT_460M_Lab3, EC311_Lab3, Lab-7, ECE09243-Lab7, Lab_7, WHU-ComputerOrganizationDesign-lab, ASD-LAB3, Verilog-Labs, DigitalLab_exp9, Computer-Organization-and-Architecture-LAB, 2023EE219_LAB, dds-lab, RISC_V-CPU-for-Lab3, ECE09243-Lab4, VSDSquadron_Labs, Embedded_Systems_lab1_GRAY, 469Lab1, Computer-Architecture-Projects, Computer_Architecture, Computer-Organization, Course_Project, 2022_CVSD_Final, Sem1_FinalYearProject, System-Synthesis-and-Modeling-project3, PPI-Project-, Computer-Aided-Design-Course-Projects, ECE441-Project-2, Verilog-projects, project_skeleton_fa21, SJTU-CS-project, PA-project, DigitalElectronicsProject, 2023_HAPS_Finalproject_111064559, VHDL-and-Verilog-mini-projects, DDCO-mini-project-UE22CS251A-, DDCO-project, TLC-Project, Arch_2018, ELEC-326-Hwk3, 2020_winter_proj, DDCO_Proj, MYTH-Workshop, verilearning"
,,,,
844,,,,