Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Mar 27 15:04:56 2024
| Host         : P2-05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
LUTAR-1    Warning           LUT drives async reset alert                                      3           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        4           
TIMING-16  Warning           Large setup violation                                             10          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (1711)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1711)
---------------------------------
 There are 1711 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.441      -49.277                    173                 3326        0.049        0.000                      0                 3326        3.000        0.000                       0                  1718  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -1.441      -49.277                    173                 3276        0.156        0.000                      0                 3276        9.500        0.000                       0                  1714  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -1.436      -48.439                    167                 3276        0.156        0.000                      0                 3276        9.500        0.000                       0                  1714  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -1.441      -49.277                    173                 3276        0.049        0.000                      0                 3276  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -1.441      -49.277                    173                 3276        0.049        0.000                      0                 3276  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          0.502        0.000                      0                   50        7.718        0.000                      0                   50  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.502        0.000                      0                   50        7.718        0.000                      0                   50  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.502        0.000                      0                   50        7.718        0.000                      0                   50  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        0.506        0.000                      0                   50        7.723        0.000                      0                   50  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          173  Failing Endpoints,  Worst Slack       -1.441ns,  Total Violation      -49.277ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.441ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.184ns  (logic 1.696ns (20.724%)  route 6.488ns (79.276%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.786    16.083    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I4_O)        0.124    16.207 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__153/O
                         net (fo=2, routed)           0.306    16.512    CPU/dx/ir/dff_loop[19].dff/q_i_3__153_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.636 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__204/O
                         net (fo=7, routed)           0.310    16.946    CPU/dx/ir/dff_loop[19].dff/q_reg_5[17]
    SLICE_X17Y46         LUT2 (Prop_lut2_I1_O)        0.124    17.070 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__63/O
                         net (fo=6, routed)           0.844    17.914    CPU/dx/ir/dff_loop[19].dff/q_i_2__63_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124    18.038 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__57_comp/O
                         net (fo=3, routed)           0.306    18.344    CPU/dx/ir/dff_loop[19].dff/q_i_2__57_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124    18.468 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__273/O
                         net (fo=3, routed)           0.417    18.885    CPU/dx/ir/dff_loop[19].dff/q_i_2__273_n_0
    SLICE_X15Y46         LUT4 (Prop_lut4_I3_O)        0.124    19.009 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__395/O
                         net (fo=1, routed)           0.000    19.009    CPU/md/divider/r_divisor/dff_loop[28].dff/wDiv_B[0]
    SLICE_X15Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[28].dff/clk_out1
    SLICE_X15Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.108    17.537    
    SLICE_X15Y46         FDRE (Setup_fdre_C_D)        0.031    17.568    CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.568    
                         arrival time                         -19.009    
  -------------------------------------------------------------------
                         slack                                 -1.441    

Slack (VIOLATED) :        -1.392ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.179ns  (logic 1.691ns (20.675%)  route 6.488ns (79.325%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.786    16.083    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I4_O)        0.124    16.207 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__153/O
                         net (fo=2, routed)           0.306    16.512    CPU/dx/ir/dff_loop[19].dff/q_i_3__153_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.636 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__204/O
                         net (fo=7, routed)           0.310    16.946    CPU/dx/ir/dff_loop[19].dff/q_reg_5[17]
    SLICE_X17Y46         LUT2 (Prop_lut2_I1_O)        0.124    17.070 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__63/O
                         net (fo=6, routed)           0.844    17.914    CPU/dx/ir/dff_loop[19].dff/q_i_2__63_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124    18.038 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__57_comp/O
                         net (fo=3, routed)           0.306    18.344    CPU/dx/ir/dff_loop[19].dff/q_i_2__57_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124    18.468 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__273/O
                         net (fo=3, routed)           0.417    18.885    CPU/dx/ir/dff_loop[19].dff/q_i_2__273_n_0
    SLICE_X15Y46         LUT5 (Prop_lut5_I4_O)        0.119    19.004 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__396/O
                         net (fo=1, routed)           0.000    19.004    CPU/md/divider/r_divisor/dff_loop[29].dff/wDiv_B[0]
    SLICE_X15Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[29].dff/clk_out1
    SLICE_X15Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.108    17.537    
    SLICE_X15Y46         FDRE (Setup_fdre_C_D)        0.075    17.612    CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.612    
                         arrival time                         -19.004    
  -------------------------------------------------------------------
                         slack                                 -1.392    

Slack (VIOLATED) :        -1.339ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.080ns  (logic 1.696ns (20.990%)  route 6.384ns (79.010%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT6=7)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.786    16.083    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I4_O)        0.124    16.207 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__153/O
                         net (fo=2, routed)           0.306    16.512    CPU/dx/ir/dff_loop[19].dff/q_i_3__153_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.636 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__204/O
                         net (fo=7, routed)           0.310    16.946    CPU/dx/ir/dff_loop[19].dff/q_reg_5[17]
    SLICE_X17Y46         LUT2 (Prop_lut2_I1_O)        0.124    17.070 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__63/O
                         net (fo=6, routed)           0.844    17.914    CPU/dx/ir/dff_loop[19].dff/q_i_2__63_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124    18.038 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__57_comp/O
                         net (fo=3, routed)           0.306    18.344    CPU/dx/ir/dff_loop[19].dff/q_i_2__57_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124    18.468 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__273/O
                         net (fo=3, routed)           0.313    18.781    CPU/dx/ir/dff_loop[19].dff/q_i_2__273_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.124    18.905 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__394/O
                         net (fo=1, routed)           0.000    18.905    CPU/md/divider/r_divisor/dff_loop[27].dff/wDiv_B[0]
    SLICE_X13Y44         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[27].dff/clk_out1
    SLICE_X13Y44         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.108    17.537    
    SLICE_X13Y44         FDRE (Setup_fdre_C_D)        0.029    17.566    CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.566    
                         arrival time                         -18.905    
  -------------------------------------------------------------------
                         slack                                 -1.339    

Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.024ns  (logic 1.572ns (19.591%)  route 6.452ns (80.409%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -3.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.971    18.280    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.124    18.404 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__29_comp/O
                         net (fo=2, routed)           0.322    18.725    CPU/dx/ir/dff_loop[19].dff/q_i_3__29_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I3_O)        0.124    18.849 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__398_comp/O
                         net (fo=1, routed)           0.000    18.849    CPU/md/divider/r_divisor/dff_loop[30].dff/wDiv_B[0]
    SLICE_X16Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.690    18.151    CPU/md/divider/r_divisor/dff_loop[30].dff/clk_out1
    SLICE_X16Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg/C
                         clock pessimism             -0.509    17.643    
                         clock uncertainty           -0.108    17.535    
    SLICE_X16Y47         FDRE (Setup_fdre_C_D)        0.029    17.564    CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.564    
                         arrival time                         -18.849    
  -------------------------------------------------------------------
                         slack                                 -1.285    

Slack (VIOLATED) :        -1.280ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[31].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.021ns  (logic 1.572ns (19.599%)  route 6.449ns (80.401%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -3.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.971    18.280    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.124    18.404 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__29_comp/O
                         net (fo=2, routed)           0.319    18.722    CPU/dx/ir/dff_loop[19].dff/q_i_3__29_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I5_O)        0.124    18.846 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__397_comp/O
                         net (fo=1, routed)           0.000    18.846    CPU/md/divider/r_divisor/dff_loop[31].dff/c7
    SLICE_X16Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[31].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.690    18.151    CPU/md/divider/r_divisor/dff_loop[31].dff/clk_out1
    SLICE_X16Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[31].dff/q_reg/C
                         clock pessimism             -0.509    17.643    
                         clock uncertainty           -0.108    17.535    
    SLICE_X16Y47         FDRE (Setup_fdre_C_D)        0.031    17.566    CPU/md/divider/r_divisor/dff_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.566    
                         arrival time                         -18.846    
  -------------------------------------------------------------------
                         slack                                 -1.280    

Slack (VIOLATED) :        -1.211ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.953ns  (logic 1.572ns (19.765%)  route 6.381ns (80.235%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.794    18.103    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.227 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__30/O
                         net (fo=5, routed)           0.428    18.655    CPU/dx/ir/dff_loop[19].dff/q_i_3__30_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124    18.779 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__62_comp/O
                         net (fo=1, routed)           0.000    18.779    CPU/md/divider/r_divisor/dff_loop[25].dff/wDiv_B[0]
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[25].dff/clk_out1
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.108    17.537    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)        0.031    17.568    CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.568    
                         arrival time                         -18.779    
  -------------------------------------------------------------------
                         slack                                 -1.211    

Slack (VIOLATED) :        -1.209ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[20].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.949ns  (logic 1.572ns (19.775%)  route 6.377ns (80.225%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT6=6)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.794    18.103    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.227 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__30/O
                         net (fo=5, routed)           0.424    18.651    CPU/dx/ir/dff_loop[19].dff/q_i_3__30_n_0
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.124    18.775 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__59/O
                         net (fo=1, routed)           0.000    18.775    CPU/md/divider/r_divisor/dff_loop[20].dff/wDiv_B[0]
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[20].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[20].dff/clk_out1
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[20].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.108    17.537    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)        0.029    17.566    CPU/md/divider/r_divisor/dff_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.566    
                         arrival time                         -18.775    
  -------------------------------------------------------------------
                         slack                                 -1.209    

Slack (VIOLATED) :        -1.196ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.940ns  (logic 1.572ns (19.798%)  route 6.368ns (80.202%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 18.154 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.794    18.103    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.227 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__30/O
                         net (fo=5, routed)           0.415    18.642    CPU/dx/ir/dff_loop[19].dff/q_i_3__30_n_0
    SLICE_X13Y47         LUT4 (Prop_lut4_I2_O)        0.124    18.766 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__61/O
                         net (fo=1, routed)           0.000    18.766    CPU/md/divider/r_divisor/dff_loop[22].dff/wDiv_B[0]
    SLICE_X13Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.693    18.154    CPU/md/divider/r_divisor/dff_loop[22].dff/clk_out1
    SLICE_X13Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg/C
                         clock pessimism             -0.509    17.646    
                         clock uncertainty           -0.108    17.538    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)        0.032    17.570    CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.570    
                         arrival time                         -18.766    
  -------------------------------------------------------------------
                         slack                                 -1.196    

Slack (VIOLATED) :        -1.157ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[21].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.943ns  (logic 1.566ns (19.714%)  route 6.377ns (80.286%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.794    18.103    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.227 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__30/O
                         net (fo=5, routed)           0.424    18.651    CPU/dx/ir/dff_loop[19].dff/q_i_3__30_n_0
    SLICE_X13Y46         LUT3 (Prop_lut3_I1_O)        0.118    18.769 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__60/O
                         net (fo=1, routed)           0.000    18.769    CPU/md/divider/r_divisor/dff_loop[21].dff/wDiv_B[0]
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[21].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[21].dff/clk_out1
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[21].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.108    17.537    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)        0.075    17.612    CPU/md/divider/r_divisor/dff_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.612    
                         arrival time                         -18.769    
  -------------------------------------------------------------------
                         slack                                 -1.157    

Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.933ns  (logic 1.565ns (19.727%)  route 6.368ns (80.273%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 18.154 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.794    18.103    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.227 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__30/O
                         net (fo=5, routed)           0.415    18.642    CPU/dx/ir/dff_loop[19].dff/q_i_3__30_n_0
    SLICE_X13Y47         LUT5 (Prop_lut5_I2_O)        0.117    18.759 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__383/O
                         net (fo=1, routed)           0.000    18.759    CPU/md/divider/r_divisor/dff_loop[23].dff/wDiv_B[0]
    SLICE_X13Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.693    18.154    CPU/md/divider/r_divisor/dff_loop[23].dff/clk_out1
    SLICE_X13Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg/C
                         clock pessimism             -0.509    17.646    
                         clock uncertainty           -0.108    17.538    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)        0.075    17.613    CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.613    
                         arrival time                         -18.759    
  -------------------------------------------------------------------
                         slack                                 -1.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/multiplier/r_product/dff_loop[57].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.922%)  route 0.111ns (37.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.633    -0.479    CPU/md/multiplier/r_product/dff_loop[58].dff/clk_out1
    SLICE_X43Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/Q
                         net (fo=8, routed)           0.111    -0.226    CPU/md/multiplier/r_product/dff_loop[2].dff/wProduct[26]
    SLICE_X42Y42         LUT5 (Prop_lut5_I2_O)        0.048    -0.178 r  CPU/md/multiplier/r_product/dff_loop[2].dff/q_i_1__336/O
                         net (fo=1, routed)           0.000    -0.178    CPU/md/multiplier/r_product/dff_loop[57].dff/q_reg_1
    SLICE_X42Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[57].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.908    -0.244    CPU/md/multiplier/r_product/dff_loop[57].dff/clk_out1
    SLICE_X42Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[57].dff/q_reg/C
                         clock pessimism             -0.221    -0.466    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.131    -0.335    CPU/md/multiplier/r_product/dff_loop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[10].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.517ns = ( 10.517 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.568    10.517    CPU/fd/pc/dff_loop[10].dff/nClock
    SLICE_X35Y53         FDCE                                         r  CPU/fd/pc/dff_loop[10].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDCE (Prop_fdce_C_Q)         0.141    10.658 r  CPU/fd/pc/dff_loop[10].dff/q_reg/Q
                         net (fo=1, routed)           0.110    10.768    CPU/dx/pc/dff_loop[10].dff/q_reg_1
    SLICE_X35Y52         FDCE                                         r  CPU/dx/pc/dff_loop[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/dx/pc/dff_loop[10].dff/nClock
    SLICE_X35Y52         FDCE                                         r  CPU/dx/pc/dff_loop[10].dff/q_reg/C
                         clock pessimism             -0.568    10.534    
    SLICE_X35Y52         FDCE (Hold_fdce_C_D)         0.070    10.604    CPU/dx/pc/dff_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.604    
                         arrival time                          10.768    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/multiplier/r_product/dff_loop[56].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.633    -0.479    CPU/md/multiplier/r_product/dff_loop[58].dff/clk_out1
    SLICE_X43Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/Q
                         net (fo=8, routed)           0.111    -0.226    CPU/md/multiplier/r_product/dff_loop[2].dff/wProduct[26]
    SLICE_X42Y42         LUT3 (Prop_lut3_I0_O)        0.045    -0.181 r  CPU/md/multiplier/r_product/dff_loop[2].dff/q_i_1__163/O
                         net (fo=1, routed)           0.000    -0.181    CPU/md/multiplier/r_product/dff_loop[56].dff/q_reg_1
    SLICE_X42Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[56].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.908    -0.244    CPU/md/multiplier/r_product/dff_loop[56].dff/clk_out1
    SLICE_X42Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[56].dff/q_reg/C
                         clock pessimism             -0.221    -0.466    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.120    -0.346    CPU/md/multiplier/r_product/dff_loop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 CPU/xm/ir/dff_loop[0].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw/ir/dff_loop[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.272%)  route 0.119ns (45.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns = ( 11.175 - 10.000 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 10.587 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.637    10.587    CPU/xm/ir/dff_loop[0].dff/nClock
    SLICE_X22Y42         FDCE                                         r  CPU/xm/ir/dff_loop[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDCE (Prop_fdce_C_Q)         0.141    10.728 r  CPU/xm/ir/dff_loop[0].dff/q_reg/Q
                         net (fo=2, routed)           0.119    10.846    CPU/mw/ir/dff_loop[0].dff/q_reg_1
    SLICE_X20Y41         FDCE                                         r  CPU/mw/ir/dff_loop[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.913    11.175    CPU/mw/ir/dff_loop[0].dff/nClock
    SLICE_X20Y41         FDCE                                         r  CPU/mw/ir/dff_loop[0].dff/q_reg/C
                         clock pessimism             -0.572    10.603    
    SLICE_X20Y41         FDCE (Hold_fdce_C_D)         0.075    10.678    CPU/mw/ir/dff_loop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.678    
                         arrival time                          10.846    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[6].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.518ns = ( 10.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.569    10.518    CPU/fd/pc/dff_loop[6].dff/nClock
    SLICE_X31Y54         FDCE                                         r  CPU/fd/pc/dff_loop[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDCE (Prop_fdce_C_Q)         0.141    10.659 r  CPU/fd/pc/dff_loop[6].dff/q_reg/Q
                         net (fo=1, routed)           0.110    10.769    CPU/dx/pc/dff_loop[6].dff/q_reg_1
    SLICE_X30Y54         FDCE                                         r  CPU/dx/pc/dff_loop[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/dx/pc/dff_loop[6].dff/nClock
    SLICE_X30Y54         FDCE                                         r  CPU/dx/pc/dff_loop[6].dff/q_reg/C
                         clock pessimism             -0.571    10.531    
    SLICE_X30Y54         FDCE (Hold_fdce_C_D)         0.064    10.595    CPU/dx/pc/dff_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.595    
                         arrival time                          10.769    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[31].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.518ns = ( 10.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.569    10.518    CPU/fd/pc/dff_loop[31].dff/nClock
    SLICE_X36Y51         FDCE                                         r  CPU/fd/pc/dff_loop[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.141    10.659 r  CPU/fd/pc/dff_loop[31].dff/q_reg/Q
                         net (fo=1, routed)           0.120    10.779    CPU/dx/pc/dff_loop[31].dff/q_reg_0
    SLICE_X36Y50         FDCE                                         r  CPU/dx/pc/dff_loop[31].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/dx/pc/dff_loop[31].dff/nClock
    SLICE_X36Y50         FDCE                                         r  CPU/dx/pc/dff_loop[31].dff/q_reg/C
                         clock pessimism             -0.568    10.534    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.070    10.604    CPU/dx/pc/dff_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.604    
                         arrival time                          10.779    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 CPU/md/multiplier/r_product/dff_loop[41].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/multiplier/r_product/dff_loop[40].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.636    -0.476    CPU/md/multiplier/r_product/dff_loop[41].dff/clk_out1
    SLICE_X31Y39         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[41].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  CPU/md/multiplier/r_product/dff_loop[41].dff/q_reg/Q
                         net (fo=8, routed)           0.122    -0.212    CPU/md/multiplier/r_product/dff_loop[2].dff/wProduct[9]
    SLICE_X30Y39         LUT6 (Prop_lut6_I3_O)        0.045    -0.167 r  CPU/md/multiplier/r_product/dff_loop[2].dff/q_i_1__401/O
                         net (fo=1, routed)           0.000    -0.167    CPU/md/multiplier/r_product/dff_loop[40].dff/q_reg_1
    SLICE_X30Y39         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[40].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.910    -0.242    CPU/md/multiplier/r_product/dff_loop[40].dff/clk_out1
    SLICE_X30Y39         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[40].dff/q_reg/C
                         clock pessimism             -0.220    -0.463    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.120    -0.343    CPU/md/multiplier/r_product/dff_loop[40].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 CPU/pc/dff_loop[5].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/fd/pc/dff_loop[8].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.067%)  route 0.278ns (59.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 10.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.638    10.588    CPU/pc/dff_loop[5].dff/nClock
    SLICE_X26Y49         FDCE                                         r  CPU/pc/dff_loop[5].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDCE (Prop_fdce_C_Q)         0.141    10.729 r  CPU/pc/dff_loop[5].dff/q_reg/Q
                         net (fo=9, routed)           0.278    11.007    CPU/pc/dff_loop[8].dff/q_reg_2
    SLICE_X31Y54         LUT6 (Prop_lut6_I1_O)        0.045    11.052 r  CPU/pc/dff_loop[8].dff/q_i_1__13/O
                         net (fo=1, routed)           0.000    11.052    CPU/fd/pc/dff_loop[8].dff/pc_plus_one[0]
    SLICE_X31Y54         FDCE                                         r  CPU/fd/pc/dff_loop[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/fd/pc/dff_loop[8].dff/nClock
    SLICE_X31Y54         FDCE                                         r  CPU/fd/pc/dff_loop[8].dff/q_reg/C
                         clock pessimism             -0.318    10.784    
    SLICE_X31Y54         FDCE (Hold_fdce_C_D)         0.092    10.876    CPU/fd/pc/dff_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.876    
                         arrival time                          11.052    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 CPU/pc/dff_loop[5].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/fd/pc/dff_loop[6].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.980%)  route 0.279ns (60.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 10.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.638    10.588    CPU/pc/dff_loop[5].dff/nClock
    SLICE_X26Y49         FDCE                                         r  CPU/pc/dff_loop[5].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDCE (Prop_fdce_C_Q)         0.141    10.729 r  CPU/pc/dff_loop[5].dff/q_reg/Q
                         net (fo=9, routed)           0.279    11.008    CPU/pc/dff_loop[6].dff/q_reg_2
    SLICE_X31Y54         LUT4 (Prop_lut4_I2_O)        0.045    11.053 r  CPU/pc/dff_loop[6].dff/q_i_1__16/O
                         net (fo=1, routed)           0.000    11.053    CPU/fd/pc/dff_loop[6].dff/pc_plus_one[0]
    SLICE_X31Y54         FDCE                                         r  CPU/fd/pc/dff_loop[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/fd/pc/dff_loop[6].dff/nClock
    SLICE_X31Y54         FDCE                                         r  CPU/fd/pc/dff_loop[6].dff/q_reg/C
                         clock pessimism             -0.318    10.784    
    SLICE_X31Y54         FDCE (Hold_fdce_C_D)         0.091    10.875    CPU/fd/pc/dff_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.875    
                         arrival time                          11.053    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.518ns = ( 10.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.569    10.518    CPU/fd/pc/dff_loop[4].dff/nClock
    SLICE_X31Y55         FDCE                                         r  CPU/fd/pc/dff_loop[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDCE (Prop_fdce_C_Q)         0.141    10.659 r  CPU/fd/pc/dff_loop[4].dff/q_reg/Q
                         net (fo=1, routed)           0.116    10.775    CPU/dx/pc/dff_loop[4].dff/q_reg_3
    SLICE_X30Y54         FDCE                                         r  CPU/dx/pc/dff_loop[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/dx/pc/dff_loop[4].dff/nClock
    SLICE_X30Y54         FDCE                                         r  CPU/dx/pc/dff_loop[4].dff/q_reg/C
                         clock pessimism             -0.568    10.534    
    SLICE_X30Y54         FDCE (Hold_fdce_C_D)         0.063    10.597    CPU/dx/pc/dff_loop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.597    
                         arrival time                          10.775    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y11    InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y12    InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8     ProcMem/MemoryArray_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7     ProcMem/MemoryArray_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9     ProcMem/MemoryArray_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10    ProcMem/MemoryArray_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   q_reg_i_3/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y45     LED_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y45     LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y45     LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y45     LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y45     LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y46     LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y46     LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y45    LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y45    LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y46     LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y46     LED_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y45     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y45     LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y45     LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y45     LED_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y46     LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y46     LED_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y45    LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y45    LED_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y46     LED_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y46     LED_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          167  Failing Endpoints,  Worst Slack       -1.436ns,  Total Violation      -48.439ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.436ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.184ns  (logic 1.696ns (20.724%)  route 6.488ns (79.276%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.786    16.083    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I4_O)        0.124    16.207 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__153/O
                         net (fo=2, routed)           0.306    16.512    CPU/dx/ir/dff_loop[19].dff/q_i_3__153_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.636 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__204/O
                         net (fo=7, routed)           0.310    16.946    CPU/dx/ir/dff_loop[19].dff/q_reg_5[17]
    SLICE_X17Y46         LUT2 (Prop_lut2_I1_O)        0.124    17.070 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__63/O
                         net (fo=6, routed)           0.844    17.914    CPU/dx/ir/dff_loop[19].dff/q_i_2__63_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124    18.038 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__57_comp/O
                         net (fo=3, routed)           0.306    18.344    CPU/dx/ir/dff_loop[19].dff/q_i_2__57_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124    18.468 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__273/O
                         net (fo=3, routed)           0.417    18.885    CPU/dx/ir/dff_loop[19].dff/q_i_2__273_n_0
    SLICE_X15Y46         LUT4 (Prop_lut4_I3_O)        0.124    19.009 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__395/O
                         net (fo=1, routed)           0.000    19.009    CPU/md/divider/r_divisor/dff_loop[28].dff/wDiv_B[0]
    SLICE_X15Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[28].dff/clk_out1
    SLICE_X15Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.103    17.542    
    SLICE_X15Y46         FDRE (Setup_fdre_C_D)        0.031    17.573    CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.573    
                         arrival time                         -19.009    
  -------------------------------------------------------------------
                         slack                                 -1.436    

Slack (VIOLATED) :        -1.387ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.179ns  (logic 1.691ns (20.675%)  route 6.488ns (79.325%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.786    16.083    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I4_O)        0.124    16.207 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__153/O
                         net (fo=2, routed)           0.306    16.512    CPU/dx/ir/dff_loop[19].dff/q_i_3__153_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.636 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__204/O
                         net (fo=7, routed)           0.310    16.946    CPU/dx/ir/dff_loop[19].dff/q_reg_5[17]
    SLICE_X17Y46         LUT2 (Prop_lut2_I1_O)        0.124    17.070 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__63/O
                         net (fo=6, routed)           0.844    17.914    CPU/dx/ir/dff_loop[19].dff/q_i_2__63_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124    18.038 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__57_comp/O
                         net (fo=3, routed)           0.306    18.344    CPU/dx/ir/dff_loop[19].dff/q_i_2__57_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124    18.468 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__273/O
                         net (fo=3, routed)           0.417    18.885    CPU/dx/ir/dff_loop[19].dff/q_i_2__273_n_0
    SLICE_X15Y46         LUT5 (Prop_lut5_I4_O)        0.119    19.004 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__396/O
                         net (fo=1, routed)           0.000    19.004    CPU/md/divider/r_divisor/dff_loop[29].dff/wDiv_B[0]
    SLICE_X15Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[29].dff/clk_out1
    SLICE_X15Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.103    17.542    
    SLICE_X15Y46         FDRE (Setup_fdre_C_D)        0.075    17.617    CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.617    
                         arrival time                         -19.004    
  -------------------------------------------------------------------
                         slack                                 -1.387    

Slack (VIOLATED) :        -1.334ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.080ns  (logic 1.696ns (20.990%)  route 6.384ns (79.010%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT6=7)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.786    16.083    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I4_O)        0.124    16.207 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__153/O
                         net (fo=2, routed)           0.306    16.512    CPU/dx/ir/dff_loop[19].dff/q_i_3__153_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.636 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__204/O
                         net (fo=7, routed)           0.310    16.946    CPU/dx/ir/dff_loop[19].dff/q_reg_5[17]
    SLICE_X17Y46         LUT2 (Prop_lut2_I1_O)        0.124    17.070 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__63/O
                         net (fo=6, routed)           0.844    17.914    CPU/dx/ir/dff_loop[19].dff/q_i_2__63_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124    18.038 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__57_comp/O
                         net (fo=3, routed)           0.306    18.344    CPU/dx/ir/dff_loop[19].dff/q_i_2__57_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124    18.468 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__273/O
                         net (fo=3, routed)           0.313    18.781    CPU/dx/ir/dff_loop[19].dff/q_i_2__273_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.124    18.905 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__394/O
                         net (fo=1, routed)           0.000    18.905    CPU/md/divider/r_divisor/dff_loop[27].dff/wDiv_B[0]
    SLICE_X13Y44         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[27].dff/clk_out1
    SLICE_X13Y44         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.103    17.542    
    SLICE_X13Y44         FDRE (Setup_fdre_C_D)        0.029    17.571    CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.571    
                         arrival time                         -18.905    
  -------------------------------------------------------------------
                         slack                                 -1.334    

Slack (VIOLATED) :        -1.280ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.024ns  (logic 1.572ns (19.591%)  route 6.452ns (80.409%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -3.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.971    18.280    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.124    18.404 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__29_comp/O
                         net (fo=2, routed)           0.322    18.725    CPU/dx/ir/dff_loop[19].dff/q_i_3__29_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I3_O)        0.124    18.849 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__398_comp/O
                         net (fo=1, routed)           0.000    18.849    CPU/md/divider/r_divisor/dff_loop[30].dff/wDiv_B[0]
    SLICE_X16Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.690    18.151    CPU/md/divider/r_divisor/dff_loop[30].dff/clk_out1
    SLICE_X16Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg/C
                         clock pessimism             -0.509    17.643    
                         clock uncertainty           -0.103    17.540    
    SLICE_X16Y47         FDRE (Setup_fdre_C_D)        0.029    17.569    CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.569    
                         arrival time                         -18.849    
  -------------------------------------------------------------------
                         slack                                 -1.280    

Slack (VIOLATED) :        -1.275ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[31].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.021ns  (logic 1.572ns (19.599%)  route 6.449ns (80.401%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -3.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.971    18.280    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.124    18.404 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__29_comp/O
                         net (fo=2, routed)           0.319    18.722    CPU/dx/ir/dff_loop[19].dff/q_i_3__29_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I5_O)        0.124    18.846 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__397_comp/O
                         net (fo=1, routed)           0.000    18.846    CPU/md/divider/r_divisor/dff_loop[31].dff/c7
    SLICE_X16Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[31].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.690    18.151    CPU/md/divider/r_divisor/dff_loop[31].dff/clk_out1
    SLICE_X16Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[31].dff/q_reg/C
                         clock pessimism             -0.509    17.643    
                         clock uncertainty           -0.103    17.540    
    SLICE_X16Y47         FDRE (Setup_fdre_C_D)        0.031    17.571    CPU/md/divider/r_divisor/dff_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.571    
                         arrival time                         -18.846    
  -------------------------------------------------------------------
                         slack                                 -1.275    

Slack (VIOLATED) :        -1.206ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        7.953ns  (logic 1.572ns (19.765%)  route 6.381ns (80.235%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.794    18.103    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.227 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__30/O
                         net (fo=5, routed)           0.428    18.655    CPU/dx/ir/dff_loop[19].dff/q_i_3__30_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124    18.779 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__62_comp/O
                         net (fo=1, routed)           0.000    18.779    CPU/md/divider/r_divisor/dff_loop[25].dff/wDiv_B[0]
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[25].dff/clk_out1
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.103    17.542    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)        0.031    17.573    CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.573    
                         arrival time                         -18.779    
  -------------------------------------------------------------------
                         slack                                 -1.206    

Slack (VIOLATED) :        -1.204ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[20].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        7.949ns  (logic 1.572ns (19.775%)  route 6.377ns (80.225%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT6=6)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.794    18.103    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.227 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__30/O
                         net (fo=5, routed)           0.424    18.651    CPU/dx/ir/dff_loop[19].dff/q_i_3__30_n_0
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.124    18.775 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__59/O
                         net (fo=1, routed)           0.000    18.775    CPU/md/divider/r_divisor/dff_loop[20].dff/wDiv_B[0]
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[20].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[20].dff/clk_out1
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[20].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.103    17.542    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)        0.029    17.571    CPU/md/divider/r_divisor/dff_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.571    
                         arrival time                         -18.775    
  -------------------------------------------------------------------
                         slack                                 -1.204    

Slack (VIOLATED) :        -1.191ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        7.940ns  (logic 1.572ns (19.798%)  route 6.368ns (80.202%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 18.154 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.794    18.103    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.227 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__30/O
                         net (fo=5, routed)           0.415    18.642    CPU/dx/ir/dff_loop[19].dff/q_i_3__30_n_0
    SLICE_X13Y47         LUT4 (Prop_lut4_I2_O)        0.124    18.766 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__61/O
                         net (fo=1, routed)           0.000    18.766    CPU/md/divider/r_divisor/dff_loop[22].dff/wDiv_B[0]
    SLICE_X13Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.693    18.154    CPU/md/divider/r_divisor/dff_loop[22].dff/clk_out1
    SLICE_X13Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg/C
                         clock pessimism             -0.509    17.646    
                         clock uncertainty           -0.103    17.543    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)        0.032    17.575    CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.575    
                         arrival time                         -18.766    
  -------------------------------------------------------------------
                         slack                                 -1.191    

Slack (VIOLATED) :        -1.152ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[21].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        7.943ns  (logic 1.566ns (19.714%)  route 6.377ns (80.286%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.794    18.103    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.227 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__30/O
                         net (fo=5, routed)           0.424    18.651    CPU/dx/ir/dff_loop[19].dff/q_i_3__30_n_0
    SLICE_X13Y46         LUT3 (Prop_lut3_I1_O)        0.118    18.769 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__60/O
                         net (fo=1, routed)           0.000    18.769    CPU/md/divider/r_divisor/dff_loop[21].dff/wDiv_B[0]
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[21].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[21].dff/clk_out1
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[21].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.103    17.542    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)        0.075    17.617    CPU/md/divider/r_divisor/dff_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.617    
                         arrival time                         -18.769    
  -------------------------------------------------------------------
                         slack                                 -1.152    

Slack (VIOLATED) :        -1.141ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        7.933ns  (logic 1.565ns (19.727%)  route 6.368ns (80.273%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 18.154 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.794    18.103    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.227 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__30/O
                         net (fo=5, routed)           0.415    18.642    CPU/dx/ir/dff_loop[19].dff/q_i_3__30_n_0
    SLICE_X13Y47         LUT5 (Prop_lut5_I2_O)        0.117    18.759 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__383/O
                         net (fo=1, routed)           0.000    18.759    CPU/md/divider/r_divisor/dff_loop[23].dff/wDiv_B[0]
    SLICE_X13Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.693    18.154    CPU/md/divider/r_divisor/dff_loop[23].dff/clk_out1
    SLICE_X13Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg/C
                         clock pessimism             -0.509    17.646    
                         clock uncertainty           -0.103    17.543    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)        0.075    17.618    CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.618    
                         arrival time                         -18.759    
  -------------------------------------------------------------------
                         slack                                 -1.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/multiplier/r_product/dff_loop[57].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.922%)  route 0.111ns (37.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.633    -0.479    CPU/md/multiplier/r_product/dff_loop[58].dff/clk_out1
    SLICE_X43Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/Q
                         net (fo=8, routed)           0.111    -0.226    CPU/md/multiplier/r_product/dff_loop[2].dff/wProduct[26]
    SLICE_X42Y42         LUT5 (Prop_lut5_I2_O)        0.048    -0.178 r  CPU/md/multiplier/r_product/dff_loop[2].dff/q_i_1__336/O
                         net (fo=1, routed)           0.000    -0.178    CPU/md/multiplier/r_product/dff_loop[57].dff/q_reg_1
    SLICE_X42Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[57].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.908    -0.244    CPU/md/multiplier/r_product/dff_loop[57].dff/clk_out1
    SLICE_X42Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[57].dff/q_reg/C
                         clock pessimism             -0.221    -0.466    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.131    -0.335    CPU/md/multiplier/r_product/dff_loop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[10].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.517ns = ( 10.517 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.568    10.517    CPU/fd/pc/dff_loop[10].dff/nClock
    SLICE_X35Y53         FDCE                                         r  CPU/fd/pc/dff_loop[10].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDCE (Prop_fdce_C_Q)         0.141    10.658 r  CPU/fd/pc/dff_loop[10].dff/q_reg/Q
                         net (fo=1, routed)           0.110    10.768    CPU/dx/pc/dff_loop[10].dff/q_reg_1
    SLICE_X35Y52         FDCE                                         r  CPU/dx/pc/dff_loop[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/dx/pc/dff_loop[10].dff/nClock
    SLICE_X35Y52         FDCE                                         r  CPU/dx/pc/dff_loop[10].dff/q_reg/C
                         clock pessimism             -0.568    10.534    
    SLICE_X35Y52         FDCE (Hold_fdce_C_D)         0.070    10.604    CPU/dx/pc/dff_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.604    
                         arrival time                          10.768    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/multiplier/r_product/dff_loop[56].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.633    -0.479    CPU/md/multiplier/r_product/dff_loop[58].dff/clk_out1
    SLICE_X43Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/Q
                         net (fo=8, routed)           0.111    -0.226    CPU/md/multiplier/r_product/dff_loop[2].dff/wProduct[26]
    SLICE_X42Y42         LUT3 (Prop_lut3_I0_O)        0.045    -0.181 r  CPU/md/multiplier/r_product/dff_loop[2].dff/q_i_1__163/O
                         net (fo=1, routed)           0.000    -0.181    CPU/md/multiplier/r_product/dff_loop[56].dff/q_reg_1
    SLICE_X42Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[56].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.908    -0.244    CPU/md/multiplier/r_product/dff_loop[56].dff/clk_out1
    SLICE_X42Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[56].dff/q_reg/C
                         clock pessimism             -0.221    -0.466    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.120    -0.346    CPU/md/multiplier/r_product/dff_loop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 CPU/xm/ir/dff_loop[0].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw/ir/dff_loop[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.272%)  route 0.119ns (45.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns = ( 11.175 - 10.000 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 10.587 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.637    10.587    CPU/xm/ir/dff_loop[0].dff/nClock
    SLICE_X22Y42         FDCE                                         r  CPU/xm/ir/dff_loop[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDCE (Prop_fdce_C_Q)         0.141    10.728 r  CPU/xm/ir/dff_loop[0].dff/q_reg/Q
                         net (fo=2, routed)           0.119    10.846    CPU/mw/ir/dff_loop[0].dff/q_reg_1
    SLICE_X20Y41         FDCE                                         r  CPU/mw/ir/dff_loop[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.913    11.175    CPU/mw/ir/dff_loop[0].dff/nClock
    SLICE_X20Y41         FDCE                                         r  CPU/mw/ir/dff_loop[0].dff/q_reg/C
                         clock pessimism             -0.572    10.603    
    SLICE_X20Y41         FDCE (Hold_fdce_C_D)         0.075    10.678    CPU/mw/ir/dff_loop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.678    
                         arrival time                          10.846    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[6].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.518ns = ( 10.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.569    10.518    CPU/fd/pc/dff_loop[6].dff/nClock
    SLICE_X31Y54         FDCE                                         r  CPU/fd/pc/dff_loop[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDCE (Prop_fdce_C_Q)         0.141    10.659 r  CPU/fd/pc/dff_loop[6].dff/q_reg/Q
                         net (fo=1, routed)           0.110    10.769    CPU/dx/pc/dff_loop[6].dff/q_reg_1
    SLICE_X30Y54         FDCE                                         r  CPU/dx/pc/dff_loop[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/dx/pc/dff_loop[6].dff/nClock
    SLICE_X30Y54         FDCE                                         r  CPU/dx/pc/dff_loop[6].dff/q_reg/C
                         clock pessimism             -0.571    10.531    
    SLICE_X30Y54         FDCE (Hold_fdce_C_D)         0.064    10.595    CPU/dx/pc/dff_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.595    
                         arrival time                          10.769    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[31].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.518ns = ( 10.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.569    10.518    CPU/fd/pc/dff_loop[31].dff/nClock
    SLICE_X36Y51         FDCE                                         r  CPU/fd/pc/dff_loop[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.141    10.659 r  CPU/fd/pc/dff_loop[31].dff/q_reg/Q
                         net (fo=1, routed)           0.120    10.779    CPU/dx/pc/dff_loop[31].dff/q_reg_0
    SLICE_X36Y50         FDCE                                         r  CPU/dx/pc/dff_loop[31].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/dx/pc/dff_loop[31].dff/nClock
    SLICE_X36Y50         FDCE                                         r  CPU/dx/pc/dff_loop[31].dff/q_reg/C
                         clock pessimism             -0.568    10.534    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.070    10.604    CPU/dx/pc/dff_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.604    
                         arrival time                          10.779    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 CPU/md/multiplier/r_product/dff_loop[41].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/multiplier/r_product/dff_loop[40].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.636    -0.476    CPU/md/multiplier/r_product/dff_loop[41].dff/clk_out1
    SLICE_X31Y39         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[41].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  CPU/md/multiplier/r_product/dff_loop[41].dff/q_reg/Q
                         net (fo=8, routed)           0.122    -0.212    CPU/md/multiplier/r_product/dff_loop[2].dff/wProduct[9]
    SLICE_X30Y39         LUT6 (Prop_lut6_I3_O)        0.045    -0.167 r  CPU/md/multiplier/r_product/dff_loop[2].dff/q_i_1__401/O
                         net (fo=1, routed)           0.000    -0.167    CPU/md/multiplier/r_product/dff_loop[40].dff/q_reg_1
    SLICE_X30Y39         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[40].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.910    -0.242    CPU/md/multiplier/r_product/dff_loop[40].dff/clk_out1
    SLICE_X30Y39         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[40].dff/q_reg/C
                         clock pessimism             -0.220    -0.463    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.120    -0.343    CPU/md/multiplier/r_product/dff_loop[40].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 CPU/pc/dff_loop[5].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/fd/pc/dff_loop[8].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.067%)  route 0.278ns (59.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 10.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.638    10.588    CPU/pc/dff_loop[5].dff/nClock
    SLICE_X26Y49         FDCE                                         r  CPU/pc/dff_loop[5].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDCE (Prop_fdce_C_Q)         0.141    10.729 r  CPU/pc/dff_loop[5].dff/q_reg/Q
                         net (fo=9, routed)           0.278    11.007    CPU/pc/dff_loop[8].dff/q_reg_2
    SLICE_X31Y54         LUT6 (Prop_lut6_I1_O)        0.045    11.052 r  CPU/pc/dff_loop[8].dff/q_i_1__13/O
                         net (fo=1, routed)           0.000    11.052    CPU/fd/pc/dff_loop[8].dff/pc_plus_one[0]
    SLICE_X31Y54         FDCE                                         r  CPU/fd/pc/dff_loop[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/fd/pc/dff_loop[8].dff/nClock
    SLICE_X31Y54         FDCE                                         r  CPU/fd/pc/dff_loop[8].dff/q_reg/C
                         clock pessimism             -0.318    10.784    
    SLICE_X31Y54         FDCE (Hold_fdce_C_D)         0.092    10.876    CPU/fd/pc/dff_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.876    
                         arrival time                          11.052    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 CPU/pc/dff_loop[5].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/fd/pc/dff_loop[6].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.980%)  route 0.279ns (60.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 10.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.638    10.588    CPU/pc/dff_loop[5].dff/nClock
    SLICE_X26Y49         FDCE                                         r  CPU/pc/dff_loop[5].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDCE (Prop_fdce_C_Q)         0.141    10.729 r  CPU/pc/dff_loop[5].dff/q_reg/Q
                         net (fo=9, routed)           0.279    11.008    CPU/pc/dff_loop[6].dff/q_reg_2
    SLICE_X31Y54         LUT4 (Prop_lut4_I2_O)        0.045    11.053 r  CPU/pc/dff_loop[6].dff/q_i_1__16/O
                         net (fo=1, routed)           0.000    11.053    CPU/fd/pc/dff_loop[6].dff/pc_plus_one[0]
    SLICE_X31Y54         FDCE                                         r  CPU/fd/pc/dff_loop[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/fd/pc/dff_loop[6].dff/nClock
    SLICE_X31Y54         FDCE                                         r  CPU/fd/pc/dff_loop[6].dff/q_reg/C
                         clock pessimism             -0.318    10.784    
    SLICE_X31Y54         FDCE (Hold_fdce_C_D)         0.091    10.875    CPU/fd/pc/dff_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.875    
                         arrival time                          11.053    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.518ns = ( 10.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.569    10.518    CPU/fd/pc/dff_loop[4].dff/nClock
    SLICE_X31Y55         FDCE                                         r  CPU/fd/pc/dff_loop[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDCE (Prop_fdce_C_Q)         0.141    10.659 r  CPU/fd/pc/dff_loop[4].dff/q_reg/Q
                         net (fo=1, routed)           0.116    10.775    CPU/dx/pc/dff_loop[4].dff/q_reg_3
    SLICE_X30Y54         FDCE                                         r  CPU/dx/pc/dff_loop[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/dx/pc/dff_loop[4].dff/nClock
    SLICE_X30Y54         FDCE                                         r  CPU/dx/pc/dff_loop[4].dff/q_reg/C
                         clock pessimism             -0.568    10.534    
    SLICE_X30Y54         FDCE (Hold_fdce_C_D)         0.063    10.597    CPU/dx/pc/dff_loop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.597    
                         arrival time                          10.775    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y11    InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y12    InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8     ProcMem/MemoryArray_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7     ProcMem/MemoryArray_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9     ProcMem/MemoryArray_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10    ProcMem/MemoryArray_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   q_reg_i_3/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y45     LED_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y45     LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y45     LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y45     LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y45     LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y46     LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y46     LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y45    LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y45    LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y46     LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y46     LED_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y45     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y45     LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y45     LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y45     LED_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y46     LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y46     LED_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y45    LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y45    LED_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y46     LED_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y46     LED_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          173  Failing Endpoints,  Worst Slack       -1.441ns,  Total Violation      -49.277ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.441ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.184ns  (logic 1.696ns (20.724%)  route 6.488ns (79.276%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.786    16.083    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I4_O)        0.124    16.207 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__153/O
                         net (fo=2, routed)           0.306    16.512    CPU/dx/ir/dff_loop[19].dff/q_i_3__153_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.636 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__204/O
                         net (fo=7, routed)           0.310    16.946    CPU/dx/ir/dff_loop[19].dff/q_reg_5[17]
    SLICE_X17Y46         LUT2 (Prop_lut2_I1_O)        0.124    17.070 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__63/O
                         net (fo=6, routed)           0.844    17.914    CPU/dx/ir/dff_loop[19].dff/q_i_2__63_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124    18.038 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__57_comp/O
                         net (fo=3, routed)           0.306    18.344    CPU/dx/ir/dff_loop[19].dff/q_i_2__57_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124    18.468 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__273/O
                         net (fo=3, routed)           0.417    18.885    CPU/dx/ir/dff_loop[19].dff/q_i_2__273_n_0
    SLICE_X15Y46         LUT4 (Prop_lut4_I3_O)        0.124    19.009 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__395/O
                         net (fo=1, routed)           0.000    19.009    CPU/md/divider/r_divisor/dff_loop[28].dff/wDiv_B[0]
    SLICE_X15Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[28].dff/clk_out1
    SLICE_X15Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.108    17.537    
    SLICE_X15Y46         FDRE (Setup_fdre_C_D)        0.031    17.568    CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.568    
                         arrival time                         -19.009    
  -------------------------------------------------------------------
                         slack                                 -1.441    

Slack (VIOLATED) :        -1.392ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.179ns  (logic 1.691ns (20.675%)  route 6.488ns (79.325%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.786    16.083    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I4_O)        0.124    16.207 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__153/O
                         net (fo=2, routed)           0.306    16.512    CPU/dx/ir/dff_loop[19].dff/q_i_3__153_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.636 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__204/O
                         net (fo=7, routed)           0.310    16.946    CPU/dx/ir/dff_loop[19].dff/q_reg_5[17]
    SLICE_X17Y46         LUT2 (Prop_lut2_I1_O)        0.124    17.070 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__63/O
                         net (fo=6, routed)           0.844    17.914    CPU/dx/ir/dff_loop[19].dff/q_i_2__63_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124    18.038 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__57_comp/O
                         net (fo=3, routed)           0.306    18.344    CPU/dx/ir/dff_loop[19].dff/q_i_2__57_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124    18.468 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__273/O
                         net (fo=3, routed)           0.417    18.885    CPU/dx/ir/dff_loop[19].dff/q_i_2__273_n_0
    SLICE_X15Y46         LUT5 (Prop_lut5_I4_O)        0.119    19.004 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__396/O
                         net (fo=1, routed)           0.000    19.004    CPU/md/divider/r_divisor/dff_loop[29].dff/wDiv_B[0]
    SLICE_X15Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[29].dff/clk_out1
    SLICE_X15Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.108    17.537    
    SLICE_X15Y46         FDRE (Setup_fdre_C_D)        0.075    17.612    CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.612    
                         arrival time                         -19.004    
  -------------------------------------------------------------------
                         slack                                 -1.392    

Slack (VIOLATED) :        -1.339ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.080ns  (logic 1.696ns (20.990%)  route 6.384ns (79.010%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT6=7)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.786    16.083    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I4_O)        0.124    16.207 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__153/O
                         net (fo=2, routed)           0.306    16.512    CPU/dx/ir/dff_loop[19].dff/q_i_3__153_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.636 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__204/O
                         net (fo=7, routed)           0.310    16.946    CPU/dx/ir/dff_loop[19].dff/q_reg_5[17]
    SLICE_X17Y46         LUT2 (Prop_lut2_I1_O)        0.124    17.070 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__63/O
                         net (fo=6, routed)           0.844    17.914    CPU/dx/ir/dff_loop[19].dff/q_i_2__63_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124    18.038 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__57_comp/O
                         net (fo=3, routed)           0.306    18.344    CPU/dx/ir/dff_loop[19].dff/q_i_2__57_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124    18.468 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__273/O
                         net (fo=3, routed)           0.313    18.781    CPU/dx/ir/dff_loop[19].dff/q_i_2__273_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.124    18.905 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__394/O
                         net (fo=1, routed)           0.000    18.905    CPU/md/divider/r_divisor/dff_loop[27].dff/wDiv_B[0]
    SLICE_X13Y44         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[27].dff/clk_out1
    SLICE_X13Y44         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.108    17.537    
    SLICE_X13Y44         FDRE (Setup_fdre_C_D)        0.029    17.566    CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.566    
                         arrival time                         -18.905    
  -------------------------------------------------------------------
                         slack                                 -1.339    

Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.024ns  (logic 1.572ns (19.591%)  route 6.452ns (80.409%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -3.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.971    18.280    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.124    18.404 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__29_comp/O
                         net (fo=2, routed)           0.322    18.725    CPU/dx/ir/dff_loop[19].dff/q_i_3__29_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I3_O)        0.124    18.849 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__398_comp/O
                         net (fo=1, routed)           0.000    18.849    CPU/md/divider/r_divisor/dff_loop[30].dff/wDiv_B[0]
    SLICE_X16Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.690    18.151    CPU/md/divider/r_divisor/dff_loop[30].dff/clk_out1
    SLICE_X16Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg/C
                         clock pessimism             -0.509    17.643    
                         clock uncertainty           -0.108    17.535    
    SLICE_X16Y47         FDRE (Setup_fdre_C_D)        0.029    17.564    CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.564    
                         arrival time                         -18.849    
  -------------------------------------------------------------------
                         slack                                 -1.285    

Slack (VIOLATED) :        -1.280ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[31].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        8.021ns  (logic 1.572ns (19.599%)  route 6.449ns (80.401%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -3.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.971    18.280    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.124    18.404 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__29_comp/O
                         net (fo=2, routed)           0.319    18.722    CPU/dx/ir/dff_loop[19].dff/q_i_3__29_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I5_O)        0.124    18.846 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__397_comp/O
                         net (fo=1, routed)           0.000    18.846    CPU/md/divider/r_divisor/dff_loop[31].dff/c7
    SLICE_X16Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[31].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.690    18.151    CPU/md/divider/r_divisor/dff_loop[31].dff/clk_out1
    SLICE_X16Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[31].dff/q_reg/C
                         clock pessimism             -0.509    17.643    
                         clock uncertainty           -0.108    17.535    
    SLICE_X16Y47         FDRE (Setup_fdre_C_D)        0.031    17.566    CPU/md/divider/r_divisor/dff_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.566    
                         arrival time                         -18.846    
  -------------------------------------------------------------------
                         slack                                 -1.280    

Slack (VIOLATED) :        -1.211ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        7.953ns  (logic 1.572ns (19.765%)  route 6.381ns (80.235%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.794    18.103    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.227 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__30/O
                         net (fo=5, routed)           0.428    18.655    CPU/dx/ir/dff_loop[19].dff/q_i_3__30_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124    18.779 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__62_comp/O
                         net (fo=1, routed)           0.000    18.779    CPU/md/divider/r_divisor/dff_loop[25].dff/wDiv_B[0]
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[25].dff/clk_out1
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.108    17.537    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)        0.031    17.568    CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.568    
                         arrival time                         -18.779    
  -------------------------------------------------------------------
                         slack                                 -1.211    

Slack (VIOLATED) :        -1.209ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[20].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        7.949ns  (logic 1.572ns (19.775%)  route 6.377ns (80.225%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT6=6)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.794    18.103    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.227 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__30/O
                         net (fo=5, routed)           0.424    18.651    CPU/dx/ir/dff_loop[19].dff/q_i_3__30_n_0
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.124    18.775 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__59/O
                         net (fo=1, routed)           0.000    18.775    CPU/md/divider/r_divisor/dff_loop[20].dff/wDiv_B[0]
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[20].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[20].dff/clk_out1
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[20].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.108    17.537    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)        0.029    17.566    CPU/md/divider/r_divisor/dff_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.566    
                         arrival time                         -18.775    
  -------------------------------------------------------------------
                         slack                                 -1.209    

Slack (VIOLATED) :        -1.196ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        7.940ns  (logic 1.572ns (19.798%)  route 6.368ns (80.202%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 18.154 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.794    18.103    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.227 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__30/O
                         net (fo=5, routed)           0.415    18.642    CPU/dx/ir/dff_loop[19].dff/q_i_3__30_n_0
    SLICE_X13Y47         LUT4 (Prop_lut4_I2_O)        0.124    18.766 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__61/O
                         net (fo=1, routed)           0.000    18.766    CPU/md/divider/r_divisor/dff_loop[22].dff/wDiv_B[0]
    SLICE_X13Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.693    18.154    CPU/md/divider/r_divisor/dff_loop[22].dff/clk_out1
    SLICE_X13Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg/C
                         clock pessimism             -0.509    17.646    
                         clock uncertainty           -0.108    17.538    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)        0.032    17.570    CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.570    
                         arrival time                         -18.766    
  -------------------------------------------------------------------
                         slack                                 -1.196    

Slack (VIOLATED) :        -1.157ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[21].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        7.943ns  (logic 1.566ns (19.714%)  route 6.377ns (80.286%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.794    18.103    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.227 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__30/O
                         net (fo=5, routed)           0.424    18.651    CPU/dx/ir/dff_loop[19].dff/q_i_3__30_n_0
    SLICE_X13Y46         LUT3 (Prop_lut3_I1_O)        0.118    18.769 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__60/O
                         net (fo=1, routed)           0.000    18.769    CPU/md/divider/r_divisor/dff_loop[21].dff/wDiv_B[0]
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[21].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[21].dff/clk_out1
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[21].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.108    17.537    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)        0.075    17.612    CPU/md/divider/r_divisor/dff_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.612    
                         arrival time                         -18.769    
  -------------------------------------------------------------------
                         slack                                 -1.157    

Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        7.933ns  (logic 1.565ns (19.727%)  route 6.368ns (80.273%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 18.154 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.794    18.103    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.227 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__30/O
                         net (fo=5, routed)           0.415    18.642    CPU/dx/ir/dff_loop[19].dff/q_i_3__30_n_0
    SLICE_X13Y47         LUT5 (Prop_lut5_I2_O)        0.117    18.759 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__383/O
                         net (fo=1, routed)           0.000    18.759    CPU/md/divider/r_divisor/dff_loop[23].dff/wDiv_B[0]
    SLICE_X13Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.693    18.154    CPU/md/divider/r_divisor/dff_loop[23].dff/clk_out1
    SLICE_X13Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg/C
                         clock pessimism             -0.509    17.646    
                         clock uncertainty           -0.108    17.538    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)        0.075    17.613    CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.613    
                         arrival time                         -18.759    
  -------------------------------------------------------------------
                         slack                                 -1.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/multiplier/r_product/dff_loop[57].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.922%)  route 0.111ns (37.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.633    -0.479    CPU/md/multiplier/r_product/dff_loop[58].dff/clk_out1
    SLICE_X43Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/Q
                         net (fo=8, routed)           0.111    -0.226    CPU/md/multiplier/r_product/dff_loop[2].dff/wProduct[26]
    SLICE_X42Y42         LUT5 (Prop_lut5_I2_O)        0.048    -0.178 r  CPU/md/multiplier/r_product/dff_loop[2].dff/q_i_1__336/O
                         net (fo=1, routed)           0.000    -0.178    CPU/md/multiplier/r_product/dff_loop[57].dff/q_reg_1
    SLICE_X42Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[57].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.908    -0.244    CPU/md/multiplier/r_product/dff_loop[57].dff/clk_out1
    SLICE_X42Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[57].dff/q_reg/C
                         clock pessimism             -0.221    -0.466    
                         clock uncertainty            0.108    -0.358    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.131    -0.227    CPU/md/multiplier/r_product/dff_loop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[10].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.517ns = ( 10.517 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.568    10.517    CPU/fd/pc/dff_loop[10].dff/nClock
    SLICE_X35Y53         FDCE                                         r  CPU/fd/pc/dff_loop[10].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDCE (Prop_fdce_C_Q)         0.141    10.658 r  CPU/fd/pc/dff_loop[10].dff/q_reg/Q
                         net (fo=1, routed)           0.110    10.768    CPU/dx/pc/dff_loop[10].dff/q_reg_1
    SLICE_X35Y52         FDCE                                         r  CPU/dx/pc/dff_loop[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/dx/pc/dff_loop[10].dff/nClock
    SLICE_X35Y52         FDCE                                         r  CPU/dx/pc/dff_loop[10].dff/q_reg/C
                         clock pessimism             -0.568    10.534    
                         clock uncertainty            0.108    10.642    
    SLICE_X35Y52         FDCE (Hold_fdce_C_D)         0.070    10.712    CPU/dx/pc/dff_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.712    
                         arrival time                          10.768    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/multiplier/r_product/dff_loop[56].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.633    -0.479    CPU/md/multiplier/r_product/dff_loop[58].dff/clk_out1
    SLICE_X43Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/Q
                         net (fo=8, routed)           0.111    -0.226    CPU/md/multiplier/r_product/dff_loop[2].dff/wProduct[26]
    SLICE_X42Y42         LUT3 (Prop_lut3_I0_O)        0.045    -0.181 r  CPU/md/multiplier/r_product/dff_loop[2].dff/q_i_1__163/O
                         net (fo=1, routed)           0.000    -0.181    CPU/md/multiplier/r_product/dff_loop[56].dff/q_reg_1
    SLICE_X42Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[56].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.908    -0.244    CPU/md/multiplier/r_product/dff_loop[56].dff/clk_out1
    SLICE_X42Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[56].dff/q_reg/C
                         clock pessimism             -0.221    -0.466    
                         clock uncertainty            0.108    -0.358    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.120    -0.238    CPU/md/multiplier/r_product/dff_loop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 CPU/xm/ir/dff_loop[0].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw/ir/dff_loop[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.272%)  route 0.119ns (45.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns = ( 11.175 - 10.000 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 10.587 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.637    10.587    CPU/xm/ir/dff_loop[0].dff/nClock
    SLICE_X22Y42         FDCE                                         r  CPU/xm/ir/dff_loop[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDCE (Prop_fdce_C_Q)         0.141    10.728 r  CPU/xm/ir/dff_loop[0].dff/q_reg/Q
                         net (fo=2, routed)           0.119    10.846    CPU/mw/ir/dff_loop[0].dff/q_reg_1
    SLICE_X20Y41         FDCE                                         r  CPU/mw/ir/dff_loop[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.913    11.175    CPU/mw/ir/dff_loop[0].dff/nClock
    SLICE_X20Y41         FDCE                                         r  CPU/mw/ir/dff_loop[0].dff/q_reg/C
                         clock pessimism             -0.572    10.603    
                         clock uncertainty            0.108    10.710    
    SLICE_X20Y41         FDCE (Hold_fdce_C_D)         0.075    10.785    CPU/mw/ir/dff_loop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.785    
                         arrival time                          10.846    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[6].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.518ns = ( 10.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.569    10.518    CPU/fd/pc/dff_loop[6].dff/nClock
    SLICE_X31Y54         FDCE                                         r  CPU/fd/pc/dff_loop[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDCE (Prop_fdce_C_Q)         0.141    10.659 r  CPU/fd/pc/dff_loop[6].dff/q_reg/Q
                         net (fo=1, routed)           0.110    10.769    CPU/dx/pc/dff_loop[6].dff/q_reg_1
    SLICE_X30Y54         FDCE                                         r  CPU/dx/pc/dff_loop[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/dx/pc/dff_loop[6].dff/nClock
    SLICE_X30Y54         FDCE                                         r  CPU/dx/pc/dff_loop[6].dff/q_reg/C
                         clock pessimism             -0.571    10.531    
                         clock uncertainty            0.108    10.639    
    SLICE_X30Y54         FDCE (Hold_fdce_C_D)         0.064    10.703    CPU/dx/pc/dff_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.703    
                         arrival time                          10.769    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[31].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.518ns = ( 10.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.569    10.518    CPU/fd/pc/dff_loop[31].dff/nClock
    SLICE_X36Y51         FDCE                                         r  CPU/fd/pc/dff_loop[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.141    10.659 r  CPU/fd/pc/dff_loop[31].dff/q_reg/Q
                         net (fo=1, routed)           0.120    10.779    CPU/dx/pc/dff_loop[31].dff/q_reg_0
    SLICE_X36Y50         FDCE                                         r  CPU/dx/pc/dff_loop[31].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/dx/pc/dff_loop[31].dff/nClock
    SLICE_X36Y50         FDCE                                         r  CPU/dx/pc/dff_loop[31].dff/q_reg/C
                         clock pessimism             -0.568    10.534    
                         clock uncertainty            0.108    10.642    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.070    10.712    CPU/dx/pc/dff_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.712    
                         arrival time                          10.779    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CPU/md/multiplier/r_product/dff_loop[41].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/multiplier/r_product/dff_loop[40].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.636    -0.476    CPU/md/multiplier/r_product/dff_loop[41].dff/clk_out1
    SLICE_X31Y39         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[41].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  CPU/md/multiplier/r_product/dff_loop[41].dff/q_reg/Q
                         net (fo=8, routed)           0.122    -0.212    CPU/md/multiplier/r_product/dff_loop[2].dff/wProduct[9]
    SLICE_X30Y39         LUT6 (Prop_lut6_I3_O)        0.045    -0.167 r  CPU/md/multiplier/r_product/dff_loop[2].dff/q_i_1__401/O
                         net (fo=1, routed)           0.000    -0.167    CPU/md/multiplier/r_product/dff_loop[40].dff/q_reg_1
    SLICE_X30Y39         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[40].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.910    -0.242    CPU/md/multiplier/r_product/dff_loop[40].dff/clk_out1
    SLICE_X30Y39         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[40].dff/q_reg/C
                         clock pessimism             -0.220    -0.463    
                         clock uncertainty            0.108    -0.355    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.120    -0.235    CPU/md/multiplier/r_product/dff_loop[40].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CPU/pc/dff_loop[5].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/fd/pc/dff_loop[8].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.067%)  route 0.278ns (59.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 10.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.638    10.588    CPU/pc/dff_loop[5].dff/nClock
    SLICE_X26Y49         FDCE                                         r  CPU/pc/dff_loop[5].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDCE (Prop_fdce_C_Q)         0.141    10.729 r  CPU/pc/dff_loop[5].dff/q_reg/Q
                         net (fo=9, routed)           0.278    11.007    CPU/pc/dff_loop[8].dff/q_reg_2
    SLICE_X31Y54         LUT6 (Prop_lut6_I1_O)        0.045    11.052 r  CPU/pc/dff_loop[8].dff/q_i_1__13/O
                         net (fo=1, routed)           0.000    11.052    CPU/fd/pc/dff_loop[8].dff/pc_plus_one[0]
    SLICE_X31Y54         FDCE                                         r  CPU/fd/pc/dff_loop[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/fd/pc/dff_loop[8].dff/nClock
    SLICE_X31Y54         FDCE                                         r  CPU/fd/pc/dff_loop[8].dff/q_reg/C
                         clock pessimism             -0.318    10.784    
                         clock uncertainty            0.108    10.892    
    SLICE_X31Y54         FDCE (Hold_fdce_C_D)         0.092    10.984    CPU/fd/pc/dff_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.984    
                         arrival time                          11.052    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 CPU/pc/dff_loop[5].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/fd/pc/dff_loop[6].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.980%)  route 0.279ns (60.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 10.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.638    10.588    CPU/pc/dff_loop[5].dff/nClock
    SLICE_X26Y49         FDCE                                         r  CPU/pc/dff_loop[5].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDCE (Prop_fdce_C_Q)         0.141    10.729 r  CPU/pc/dff_loop[5].dff/q_reg/Q
                         net (fo=9, routed)           0.279    11.008    CPU/pc/dff_loop[6].dff/q_reg_2
    SLICE_X31Y54         LUT4 (Prop_lut4_I2_O)        0.045    11.053 r  CPU/pc/dff_loop[6].dff/q_i_1__16/O
                         net (fo=1, routed)           0.000    11.053    CPU/fd/pc/dff_loop[6].dff/pc_plus_one[0]
    SLICE_X31Y54         FDCE                                         r  CPU/fd/pc/dff_loop[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/fd/pc/dff_loop[6].dff/nClock
    SLICE_X31Y54         FDCE                                         r  CPU/fd/pc/dff_loop[6].dff/q_reg/C
                         clock pessimism             -0.318    10.784    
                         clock uncertainty            0.108    10.892    
    SLICE_X31Y54         FDCE (Hold_fdce_C_D)         0.091    10.983    CPU/fd/pc/dff_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.983    
                         arrival time                          11.053    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.518ns = ( 10.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.569    10.518    CPU/fd/pc/dff_loop[4].dff/nClock
    SLICE_X31Y55         FDCE                                         r  CPU/fd/pc/dff_loop[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDCE (Prop_fdce_C_Q)         0.141    10.659 r  CPU/fd/pc/dff_loop[4].dff/q_reg/Q
                         net (fo=1, routed)           0.116    10.775    CPU/dx/pc/dff_loop[4].dff/q_reg_3
    SLICE_X30Y54         FDCE                                         r  CPU/dx/pc/dff_loop[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/dx/pc/dff_loop[4].dff/nClock
    SLICE_X30Y54         FDCE                                         r  CPU/dx/pc/dff_loop[4].dff/q_reg/C
                         clock pessimism             -0.568    10.534    
                         clock uncertainty            0.108    10.642    
    SLICE_X30Y54         FDCE (Hold_fdce_C_D)         0.063    10.705    CPU/dx/pc/dff_loop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.705    
                         arrival time                          10.775    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          173  Failing Endpoints,  Worst Slack       -1.441ns,  Total Violation      -49.277ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.441ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.184ns  (logic 1.696ns (20.724%)  route 6.488ns (79.276%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.786    16.083    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I4_O)        0.124    16.207 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__153/O
                         net (fo=2, routed)           0.306    16.512    CPU/dx/ir/dff_loop[19].dff/q_i_3__153_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.636 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__204/O
                         net (fo=7, routed)           0.310    16.946    CPU/dx/ir/dff_loop[19].dff/q_reg_5[17]
    SLICE_X17Y46         LUT2 (Prop_lut2_I1_O)        0.124    17.070 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__63/O
                         net (fo=6, routed)           0.844    17.914    CPU/dx/ir/dff_loop[19].dff/q_i_2__63_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124    18.038 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__57_comp/O
                         net (fo=3, routed)           0.306    18.344    CPU/dx/ir/dff_loop[19].dff/q_i_2__57_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124    18.468 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__273/O
                         net (fo=3, routed)           0.417    18.885    CPU/dx/ir/dff_loop[19].dff/q_i_2__273_n_0
    SLICE_X15Y46         LUT4 (Prop_lut4_I3_O)        0.124    19.009 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__395/O
                         net (fo=1, routed)           0.000    19.009    CPU/md/divider/r_divisor/dff_loop[28].dff/wDiv_B[0]
    SLICE_X15Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[28].dff/clk_out1
    SLICE_X15Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.108    17.537    
    SLICE_X15Y46         FDRE (Setup_fdre_C_D)        0.031    17.568    CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.568    
                         arrival time                         -19.009    
  -------------------------------------------------------------------
                         slack                                 -1.441    

Slack (VIOLATED) :        -1.392ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.179ns  (logic 1.691ns (20.675%)  route 6.488ns (79.325%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.786    16.083    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I4_O)        0.124    16.207 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__153/O
                         net (fo=2, routed)           0.306    16.512    CPU/dx/ir/dff_loop[19].dff/q_i_3__153_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.636 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__204/O
                         net (fo=7, routed)           0.310    16.946    CPU/dx/ir/dff_loop[19].dff/q_reg_5[17]
    SLICE_X17Y46         LUT2 (Prop_lut2_I1_O)        0.124    17.070 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__63/O
                         net (fo=6, routed)           0.844    17.914    CPU/dx/ir/dff_loop[19].dff/q_i_2__63_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124    18.038 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__57_comp/O
                         net (fo=3, routed)           0.306    18.344    CPU/dx/ir/dff_loop[19].dff/q_i_2__57_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124    18.468 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__273/O
                         net (fo=3, routed)           0.417    18.885    CPU/dx/ir/dff_loop[19].dff/q_i_2__273_n_0
    SLICE_X15Y46         LUT5 (Prop_lut5_I4_O)        0.119    19.004 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__396/O
                         net (fo=1, routed)           0.000    19.004    CPU/md/divider/r_divisor/dff_loop[29].dff/wDiv_B[0]
    SLICE_X15Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[29].dff/clk_out1
    SLICE_X15Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.108    17.537    
    SLICE_X15Y46         FDRE (Setup_fdre_C_D)        0.075    17.612    CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.612    
                         arrival time                         -19.004    
  -------------------------------------------------------------------
                         slack                                 -1.392    

Slack (VIOLATED) :        -1.339ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.080ns  (logic 1.696ns (20.990%)  route 6.384ns (79.010%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT6=7)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.786    16.083    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I4_O)        0.124    16.207 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__153/O
                         net (fo=2, routed)           0.306    16.512    CPU/dx/ir/dff_loop[19].dff/q_i_3__153_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.636 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__204/O
                         net (fo=7, routed)           0.310    16.946    CPU/dx/ir/dff_loop[19].dff/q_reg_5[17]
    SLICE_X17Y46         LUT2 (Prop_lut2_I1_O)        0.124    17.070 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__63/O
                         net (fo=6, routed)           0.844    17.914    CPU/dx/ir/dff_loop[19].dff/q_i_2__63_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124    18.038 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__57_comp/O
                         net (fo=3, routed)           0.306    18.344    CPU/dx/ir/dff_loop[19].dff/q_i_2__57_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124    18.468 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__273/O
                         net (fo=3, routed)           0.313    18.781    CPU/dx/ir/dff_loop[19].dff/q_i_2__273_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.124    18.905 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__394/O
                         net (fo=1, routed)           0.000    18.905    CPU/md/divider/r_divisor/dff_loop[27].dff/wDiv_B[0]
    SLICE_X13Y44         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[27].dff/clk_out1
    SLICE_X13Y44         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.108    17.537    
    SLICE_X13Y44         FDRE (Setup_fdre_C_D)        0.029    17.566    CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.566    
                         arrival time                         -18.905    
  -------------------------------------------------------------------
                         slack                                 -1.339    

Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.024ns  (logic 1.572ns (19.591%)  route 6.452ns (80.409%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -3.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.971    18.280    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.124    18.404 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__29_comp/O
                         net (fo=2, routed)           0.322    18.725    CPU/dx/ir/dff_loop[19].dff/q_i_3__29_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I3_O)        0.124    18.849 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__398_comp/O
                         net (fo=1, routed)           0.000    18.849    CPU/md/divider/r_divisor/dff_loop[30].dff/wDiv_B[0]
    SLICE_X16Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.690    18.151    CPU/md/divider/r_divisor/dff_loop[30].dff/clk_out1
    SLICE_X16Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg/C
                         clock pessimism             -0.509    17.643    
                         clock uncertainty           -0.108    17.535    
    SLICE_X16Y47         FDRE (Setup_fdre_C_D)        0.029    17.564    CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.564    
                         arrival time                         -18.849    
  -------------------------------------------------------------------
                         slack                                 -1.285    

Slack (VIOLATED) :        -1.280ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[31].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.021ns  (logic 1.572ns (19.599%)  route 6.449ns (80.401%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -3.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.971    18.280    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.124    18.404 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__29_comp/O
                         net (fo=2, routed)           0.319    18.722    CPU/dx/ir/dff_loop[19].dff/q_i_3__29_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I5_O)        0.124    18.846 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__397_comp/O
                         net (fo=1, routed)           0.000    18.846    CPU/md/divider/r_divisor/dff_loop[31].dff/c7
    SLICE_X16Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[31].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.690    18.151    CPU/md/divider/r_divisor/dff_loop[31].dff/clk_out1
    SLICE_X16Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[31].dff/q_reg/C
                         clock pessimism             -0.509    17.643    
                         clock uncertainty           -0.108    17.535    
    SLICE_X16Y47         FDRE (Setup_fdre_C_D)        0.031    17.566    CPU/md/divider/r_divisor/dff_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.566    
                         arrival time                         -18.846    
  -------------------------------------------------------------------
                         slack                                 -1.280    

Slack (VIOLATED) :        -1.211ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.953ns  (logic 1.572ns (19.765%)  route 6.381ns (80.235%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.794    18.103    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.227 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__30/O
                         net (fo=5, routed)           0.428    18.655    CPU/dx/ir/dff_loop[19].dff/q_i_3__30_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124    18.779 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__62_comp/O
                         net (fo=1, routed)           0.000    18.779    CPU/md/divider/r_divisor/dff_loop[25].dff/wDiv_B[0]
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[25].dff/clk_out1
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.108    17.537    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)        0.031    17.568    CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.568    
                         arrival time                         -18.779    
  -------------------------------------------------------------------
                         slack                                 -1.211    

Slack (VIOLATED) :        -1.209ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[20].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.949ns  (logic 1.572ns (19.775%)  route 6.377ns (80.225%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT6=6)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.794    18.103    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.227 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__30/O
                         net (fo=5, routed)           0.424    18.651    CPU/dx/ir/dff_loop[19].dff/q_i_3__30_n_0
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.124    18.775 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__59/O
                         net (fo=1, routed)           0.000    18.775    CPU/md/divider/r_divisor/dff_loop[20].dff/wDiv_B[0]
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[20].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[20].dff/clk_out1
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[20].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.108    17.537    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)        0.029    17.566    CPU/md/divider/r_divisor/dff_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.566    
                         arrival time                         -18.775    
  -------------------------------------------------------------------
                         slack                                 -1.209    

Slack (VIOLATED) :        -1.196ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.940ns  (logic 1.572ns (19.798%)  route 6.368ns (80.202%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 18.154 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.794    18.103    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.227 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__30/O
                         net (fo=5, routed)           0.415    18.642    CPU/dx/ir/dff_loop[19].dff/q_i_3__30_n_0
    SLICE_X13Y47         LUT4 (Prop_lut4_I2_O)        0.124    18.766 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__61/O
                         net (fo=1, routed)           0.000    18.766    CPU/md/divider/r_divisor/dff_loop[22].dff/wDiv_B[0]
    SLICE_X13Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.693    18.154    CPU/md/divider/r_divisor/dff_loop[22].dff/clk_out1
    SLICE_X13Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg/C
                         clock pessimism             -0.509    17.646    
                         clock uncertainty           -0.108    17.538    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)        0.032    17.570    CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.570    
                         arrival time                         -18.766    
  -------------------------------------------------------------------
                         slack                                 -1.196    

Slack (VIOLATED) :        -1.157ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[21].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.943ns  (logic 1.566ns (19.714%)  route 6.377ns (80.286%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.794    18.103    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.227 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__30/O
                         net (fo=5, routed)           0.424    18.651    CPU/dx/ir/dff_loop[19].dff/q_i_3__30_n_0
    SLICE_X13Y46         LUT3 (Prop_lut3_I1_O)        0.118    18.769 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__60/O
                         net (fo=1, routed)           0.000    18.769    CPU/md/divider/r_divisor/dff_loop[21].dff/wDiv_B[0]
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[21].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.692    18.153    CPU/md/divider/r_divisor/dff_loop[21].dff/clk_out1
    SLICE_X13Y46         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[21].dff/q_reg/C
                         clock pessimism             -0.509    17.645    
                         clock uncertainty           -0.108    17.537    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)        0.075    17.612    CPU/md/divider/r_divisor/dff_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.612    
                         arrival time                         -18.769    
  -------------------------------------------------------------------
                         slack                                 -1.157    

Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.933ns  (logic 1.565ns (19.727%)  route 6.368ns (80.273%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 18.154 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          0.921    12.203    CPU/dx/ir/dff_loop[25].dff/q_i_3__128_0[4]
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.327 f  CPU/dx/ir/dff_loop[25].dff/q_i_6__41/O
                         net (fo=2, routed)           0.824    13.150    CPU/dx/ir/dff_loop[19].dff/dx_rs2[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.274 f  CPU/dx/ir/dff_loop[19].dff/q_i_10__9/O
                         net (fo=2, routed)           0.951    14.225    CPU/dx/ir/dff_loop[19].dff/q_i_10__9_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.124    14.349 f  CPU/dx/ir/dff_loop[19].dff/q_i_2__215/O
                         net (fo=41, routed)          0.824    15.173    CPU/dx/ir/dff_loop[19].dff/ctrl_alu_b_2
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.297 r  CPU/dx/ir/dff_loop[19].dff/q_i_5__59/O
                         net (fo=3, routed)           0.844    16.141    CPU/dx/ir/dff_loop[19].dff/q_i_5__59_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.265 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__154/O
                         net (fo=2, routed)           0.297    16.562    CPU/dx/ir/dff_loop[19].dff/q_i_3__154_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.686 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__200/O
                         net (fo=11, routed)          0.499    17.185    CPU/dx/ir/dff_loop[19].dff/q_reg_5[13]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.124    17.309 r  CPU/dx/ir/dff_loop[19].dff/q_i_2__59/O
                         net (fo=5, routed)           0.794    18.103    CPU/dx/ir/dff_loop[19].dff/q_i_2__59_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.227 r  CPU/dx/ir/dff_loop[19].dff/q_i_3__30/O
                         net (fo=5, routed)           0.415    18.642    CPU/dx/ir/dff_loop[19].dff/q_i_3__30_n_0
    SLICE_X13Y47         LUT5 (Prop_lut5_I2_O)        0.117    18.759 r  CPU/dx/ir/dff_loop[19].dff/q_i_1__383/O
                         net (fo=1, routed)           0.000    18.759    CPU/md/divider/r_divisor/dff_loop[23].dff/wDiv_B[0]
    SLICE_X13Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.693    18.154    CPU/md/divider/r_divisor/dff_loop[23].dff/clk_out1
    SLICE_X13Y47         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg/C
                         clock pessimism             -0.509    17.646    
                         clock uncertainty           -0.108    17.538    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)        0.075    17.613    CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         17.613    
                         arrival time                         -18.759    
  -------------------------------------------------------------------
                         slack                                 -1.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/multiplier/r_product/dff_loop[57].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.922%)  route 0.111ns (37.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.633    -0.479    CPU/md/multiplier/r_product/dff_loop[58].dff/clk_out1
    SLICE_X43Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/Q
                         net (fo=8, routed)           0.111    -0.226    CPU/md/multiplier/r_product/dff_loop[2].dff/wProduct[26]
    SLICE_X42Y42         LUT5 (Prop_lut5_I2_O)        0.048    -0.178 r  CPU/md/multiplier/r_product/dff_loop[2].dff/q_i_1__336/O
                         net (fo=1, routed)           0.000    -0.178    CPU/md/multiplier/r_product/dff_loop[57].dff/q_reg_1
    SLICE_X42Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[57].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.908    -0.244    CPU/md/multiplier/r_product/dff_loop[57].dff/clk_out1
    SLICE_X42Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[57].dff/q_reg/C
                         clock pessimism             -0.221    -0.466    
                         clock uncertainty            0.108    -0.358    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.131    -0.227    CPU/md/multiplier/r_product/dff_loop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[10].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.517ns = ( 10.517 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.568    10.517    CPU/fd/pc/dff_loop[10].dff/nClock
    SLICE_X35Y53         FDCE                                         r  CPU/fd/pc/dff_loop[10].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDCE (Prop_fdce_C_Q)         0.141    10.658 r  CPU/fd/pc/dff_loop[10].dff/q_reg/Q
                         net (fo=1, routed)           0.110    10.768    CPU/dx/pc/dff_loop[10].dff/q_reg_1
    SLICE_X35Y52         FDCE                                         r  CPU/dx/pc/dff_loop[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/dx/pc/dff_loop[10].dff/nClock
    SLICE_X35Y52         FDCE                                         r  CPU/dx/pc/dff_loop[10].dff/q_reg/C
                         clock pessimism             -0.568    10.534    
                         clock uncertainty            0.108    10.642    
    SLICE_X35Y52         FDCE (Hold_fdce_C_D)         0.070    10.712    CPU/dx/pc/dff_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.712    
                         arrival time                          10.768    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/multiplier/r_product/dff_loop[56].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.633    -0.479    CPU/md/multiplier/r_product/dff_loop[58].dff/clk_out1
    SLICE_X43Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  CPU/md/multiplier/r_product/dff_loop[58].dff/q_reg/Q
                         net (fo=8, routed)           0.111    -0.226    CPU/md/multiplier/r_product/dff_loop[2].dff/wProduct[26]
    SLICE_X42Y42         LUT3 (Prop_lut3_I0_O)        0.045    -0.181 r  CPU/md/multiplier/r_product/dff_loop[2].dff/q_i_1__163/O
                         net (fo=1, routed)           0.000    -0.181    CPU/md/multiplier/r_product/dff_loop[56].dff/q_reg_1
    SLICE_X42Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[56].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.908    -0.244    CPU/md/multiplier/r_product/dff_loop[56].dff/clk_out1
    SLICE_X42Y42         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[56].dff/q_reg/C
                         clock pessimism             -0.221    -0.466    
                         clock uncertainty            0.108    -0.358    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.120    -0.238    CPU/md/multiplier/r_product/dff_loop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 CPU/xm/ir/dff_loop[0].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw/ir/dff_loop[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.272%)  route 0.119ns (45.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns = ( 11.175 - 10.000 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 10.587 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.637    10.587    CPU/xm/ir/dff_loop[0].dff/nClock
    SLICE_X22Y42         FDCE                                         r  CPU/xm/ir/dff_loop[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDCE (Prop_fdce_C_Q)         0.141    10.728 r  CPU/xm/ir/dff_loop[0].dff/q_reg/Q
                         net (fo=2, routed)           0.119    10.846    CPU/mw/ir/dff_loop[0].dff/q_reg_1
    SLICE_X20Y41         FDCE                                         r  CPU/mw/ir/dff_loop[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.913    11.175    CPU/mw/ir/dff_loop[0].dff/nClock
    SLICE_X20Y41         FDCE                                         r  CPU/mw/ir/dff_loop[0].dff/q_reg/C
                         clock pessimism             -0.572    10.603    
                         clock uncertainty            0.108    10.710    
    SLICE_X20Y41         FDCE (Hold_fdce_C_D)         0.075    10.785    CPU/mw/ir/dff_loop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.785    
                         arrival time                          10.846    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[6].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.518ns = ( 10.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.569    10.518    CPU/fd/pc/dff_loop[6].dff/nClock
    SLICE_X31Y54         FDCE                                         r  CPU/fd/pc/dff_loop[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDCE (Prop_fdce_C_Q)         0.141    10.659 r  CPU/fd/pc/dff_loop[6].dff/q_reg/Q
                         net (fo=1, routed)           0.110    10.769    CPU/dx/pc/dff_loop[6].dff/q_reg_1
    SLICE_X30Y54         FDCE                                         r  CPU/dx/pc/dff_loop[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/dx/pc/dff_loop[6].dff/nClock
    SLICE_X30Y54         FDCE                                         r  CPU/dx/pc/dff_loop[6].dff/q_reg/C
                         clock pessimism             -0.571    10.531    
                         clock uncertainty            0.108    10.639    
    SLICE_X30Y54         FDCE (Hold_fdce_C_D)         0.064    10.703    CPU/dx/pc/dff_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.703    
                         arrival time                          10.769    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[31].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.518ns = ( 10.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.569    10.518    CPU/fd/pc/dff_loop[31].dff/nClock
    SLICE_X36Y51         FDCE                                         r  CPU/fd/pc/dff_loop[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.141    10.659 r  CPU/fd/pc/dff_loop[31].dff/q_reg/Q
                         net (fo=1, routed)           0.120    10.779    CPU/dx/pc/dff_loop[31].dff/q_reg_0
    SLICE_X36Y50         FDCE                                         r  CPU/dx/pc/dff_loop[31].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/dx/pc/dff_loop[31].dff/nClock
    SLICE_X36Y50         FDCE                                         r  CPU/dx/pc/dff_loop[31].dff/q_reg/C
                         clock pessimism             -0.568    10.534    
                         clock uncertainty            0.108    10.642    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.070    10.712    CPU/dx/pc/dff_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.712    
                         arrival time                          10.779    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CPU/md/multiplier/r_product/dff_loop[41].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/multiplier/r_product/dff_loop[40].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.636    -0.476    CPU/md/multiplier/r_product/dff_loop[41].dff/clk_out1
    SLICE_X31Y39         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[41].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  CPU/md/multiplier/r_product/dff_loop[41].dff/q_reg/Q
                         net (fo=8, routed)           0.122    -0.212    CPU/md/multiplier/r_product/dff_loop[2].dff/wProduct[9]
    SLICE_X30Y39         LUT6 (Prop_lut6_I3_O)        0.045    -0.167 r  CPU/md/multiplier/r_product/dff_loop[2].dff/q_i_1__401/O
                         net (fo=1, routed)           0.000    -0.167    CPU/md/multiplier/r_product/dff_loop[40].dff/q_reg_1
    SLICE_X30Y39         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[40].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.910    -0.242    CPU/md/multiplier/r_product/dff_loop[40].dff/clk_out1
    SLICE_X30Y39         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[40].dff/q_reg/C
                         clock pessimism             -0.220    -0.463    
                         clock uncertainty            0.108    -0.355    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.120    -0.235    CPU/md/multiplier/r_product/dff_loop[40].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CPU/pc/dff_loop[5].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/fd/pc/dff_loop[8].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.067%)  route 0.278ns (59.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 10.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.638    10.588    CPU/pc/dff_loop[5].dff/nClock
    SLICE_X26Y49         FDCE                                         r  CPU/pc/dff_loop[5].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDCE (Prop_fdce_C_Q)         0.141    10.729 r  CPU/pc/dff_loop[5].dff/q_reg/Q
                         net (fo=9, routed)           0.278    11.007    CPU/pc/dff_loop[8].dff/q_reg_2
    SLICE_X31Y54         LUT6 (Prop_lut6_I1_O)        0.045    11.052 r  CPU/pc/dff_loop[8].dff/q_i_1__13/O
                         net (fo=1, routed)           0.000    11.052    CPU/fd/pc/dff_loop[8].dff/pc_plus_one[0]
    SLICE_X31Y54         FDCE                                         r  CPU/fd/pc/dff_loop[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/fd/pc/dff_loop[8].dff/nClock
    SLICE_X31Y54         FDCE                                         r  CPU/fd/pc/dff_loop[8].dff/q_reg/C
                         clock pessimism             -0.318    10.784    
                         clock uncertainty            0.108    10.892    
    SLICE_X31Y54         FDCE (Hold_fdce_C_D)         0.092    10.984    CPU/fd/pc/dff_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.984    
                         arrival time                          11.052    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 CPU/pc/dff_loop[5].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/fd/pc/dff_loop[6].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.980%)  route 0.279ns (60.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.588ns = ( 10.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.638    10.588    CPU/pc/dff_loop[5].dff/nClock
    SLICE_X26Y49         FDCE                                         r  CPU/pc/dff_loop[5].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDCE (Prop_fdce_C_Q)         0.141    10.729 r  CPU/pc/dff_loop[5].dff/q_reg/Q
                         net (fo=9, routed)           0.279    11.008    CPU/pc/dff_loop[6].dff/q_reg_2
    SLICE_X31Y54         LUT4 (Prop_lut4_I2_O)        0.045    11.053 r  CPU/pc/dff_loop[6].dff/q_i_1__16/O
                         net (fo=1, routed)           0.000    11.053    CPU/fd/pc/dff_loop[6].dff/pc_plus_one[0]
    SLICE_X31Y54         FDCE                                         r  CPU/fd/pc/dff_loop[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/fd/pc/dff_loop[6].dff/nClock
    SLICE_X31Y54         FDCE                                         r  CPU/fd/pc/dff_loop[6].dff/q_reg/C
                         clock pessimism             -0.318    10.784    
                         clock uncertainty            0.108    10.892    
    SLICE_X31Y54         FDCE (Hold_fdce_C_D)         0.091    10.983    CPU/fd/pc/dff_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.983    
                         arrival time                          11.053    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    0.518ns = ( 10.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.569    10.518    CPU/fd/pc/dff_loop[4].dff/nClock
    SLICE_X31Y55         FDCE                                         r  CPU/fd/pc/dff_loop[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDCE (Prop_fdce_C_Q)         0.141    10.659 r  CPU/fd/pc/dff_loop[4].dff/q_reg/Q
                         net (fo=1, routed)           0.116    10.775    CPU/dx/pc/dff_loop[4].dff/q_reg_3
    SLICE_X30Y54         FDCE                                         r  CPU/dx/pc/dff_loop[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     8.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.027     9.875    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.931 r  q_reg_i_9/O
                         net (fo=1, routed)           0.302    10.233    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.262 r  q_reg_i_3/O
                         net (fo=466, routed)         0.840    11.102    CPU/dx/pc/dff_loop[4].dff/nClock
    SLICE_X30Y54         FDCE                                         r  CPU/dx/pc/dff_loop[4].dff/q_reg/C
                         clock pessimism             -0.568    10.534    
                         clock uncertainty            0.108    10.642    
    SLICE_X30Y54         FDCE (Hold_fdce_C_D)         0.063    10.705    CPU/dx/pc/dff_loop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.705    
                         arrival time                          10.775    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.718ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t0/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.635ns  (logic 1.148ns (20.374%)  route 4.487ns (79.626%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.778    16.460    CPU/md/count/t0/dff/wClear
    SLICE_X31Y50         FDCE                                         f  CPU/md/count/t0/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t0/dff/clk_out1
    SLICE_X31Y50         FDCE                                         r  CPU/md/count/t0/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    16.962    CPU/md/count/t0/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.962    
                         arrival time                         -16.460    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t5/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.498ns  (logic 1.148ns (20.880%)  route 4.350ns (79.120%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.642    16.324    CPU/md/count/t5/dff/wClear
    SLICE_X31Y52         FDCE                                         f  CPU/md/count/t5/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t5/dff/clk_out1
    SLICE_X31Y52         FDCE                                         r  CPU/md/count/t5/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X31Y52         FDCE (Recov_fdce_C_CLR)     -0.405    16.962    CPU/md/count/t5/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.962    
                         arrival time                         -16.324    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t1/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.371ns  (logic 1.148ns (21.376%)  route 4.223ns (78.624%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.514    16.196    CPU/md/count/t1/dff/wClear
    SLICE_X32Y52         FDCE                                         f  CPU/md/count/t1/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t1/dff/clk_out1
    SLICE_X32Y52         FDCE                                         r  CPU/md/count/t1/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405    16.962    CPU/md/count/t1/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.962    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t2/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.371ns  (logic 1.148ns (21.376%)  route 4.223ns (78.624%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.514    16.196    CPU/md/count/t2/dff/wClear
    SLICE_X32Y52         FDCE                                         f  CPU/md/count/t2/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t2/dff/clk_out1
    SLICE_X32Y52         FDCE                                         r  CPU/md/count/t2/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405    16.962    CPU/md/count/t2/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.962    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t3/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.371ns  (logic 1.148ns (21.376%)  route 4.223ns (78.624%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.514    16.196    CPU/md/count/t3/dff/wClear
    SLICE_X32Y52         FDCE                                         f  CPU/md/count/t3/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t3/dff/clk_out1
    SLICE_X32Y52         FDCE                                         r  CPU/md/count/t3/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405    16.962    CPU/md/count/t3/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.962    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t4/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.371ns  (logic 1.148ns (21.376%)  route 4.223ns (78.624%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.514    16.196    CPU/md/count/t4/dff/wClear
    SLICE_X32Y52         FDCE                                         f  CPU/md/count/t4/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t4/dff/clk_out1
    SLICE_X32Y52         FDCE                                         r  CPU/md/count/t4/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405    16.962    CPU/md/count/t4/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.962    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/div_enable/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        4.723ns  (logic 0.854ns (18.082%)  route 3.869ns (81.918%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 f  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 r  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 r  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          1.160    14.861    CPU/dx/ir/dff_loop[2].dff/q_reg_49
    SLICE_X28Y50         LUT4 (Prop_lut4_I1_O)        0.150    15.011 f  CPU/dx/ir/dff_loop[2].dff/q_i_1__128/O
                         net (fo=1, routed)           0.537    15.548    CPU/md/div_enable/clr0
    SLICE_X30Y50         FDCE                                         f  CPU/md/div_enable/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/div_enable/clk_out1
    SLICE_X30Y50         FDCE                                         r  CPU/md/div_enable/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X30Y50         FDCE (Recov_fdce_C_CLR)     -0.521    16.846    CPU/md/div_enable/q_reg
  -------------------------------------------------------------------
                         required time                         16.846    
                         arrival time                         -15.548    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/mult_enable/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        4.692ns  (logic 0.828ns (17.647%)  route 3.864ns (82.353%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 17.984 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 f  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 r  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 r  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          1.160    14.861    CPU/dx/ir/dff_loop[2].dff/q_reg_49
    SLICE_X28Y50         LUT4 (Prop_lut4_I1_O)        0.124    14.985 f  CPU/dx/ir/dff_loop[2].dff/q_i_1__127/O
                         net (fo=1, routed)           0.532    15.517    CPU/md/mult_enable/clr01_out
    SLICE_X28Y50         FDCE                                         f  CPU/md/mult_enable/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.522    17.984    CPU/md/mult_enable/clk_out1
    SLICE_X28Y50         FDCE                                         r  CPU/md/mult_enable/q_reg/C
                         clock pessimism             -0.509    17.475    
                         clock uncertainty           -0.108    17.368    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405    16.963    CPU/md/mult_enable/q_reg
  -------------------------------------------------------------------
                         required time                         16.963    
                         arrival time                         -15.517    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             9.488ns  (required time - arrival time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.204ns (19.603%)  route 0.837ns (80.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.587ns = ( 10.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.910    -0.242    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.204    -0.038 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.837     0.798    CPU/pw/ir/dff_loop[2].dff/q_reg_1
    SLICE_X19Y41         FDCE                                         f  CPU/pw/ir/dff_loop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.637    10.587    CPU/pw/ir/dff_loop[2].dff/nClock
    SLICE_X19Y41         FDCE                                         r  CPU/pw/ir/dff_loop[2].dff/q_reg/C
                         clock pessimism             -0.040    10.547    
                         clock uncertainty           -0.108    10.439    
    SLICE_X19Y41         FDCE (Recov_fdce_C_CLR)     -0.153    10.286    CPU/pw/ir/dff_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.286    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                  9.488    

Slack (MET) :             9.584ns  (required time - arrival time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[11].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.204ns (21.599%)  route 0.741ns (78.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.587ns = ( 10.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.910    -0.242    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.204    -0.038 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.741     0.702    CPU/pw/p/dff_loop[11].dff/q_reg_0
    SLICE_X27Y43         FDCE                                         f  CPU/pw/p/dff_loop[11].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.637    10.587    CPU/pw/p/dff_loop[11].dff/nClock
    SLICE_X27Y43         FDCE                                         r  CPU/pw/p/dff_loop[11].dff/q_reg/C
                         clock pessimism             -0.040    10.547    
                         clock uncertainty           -0.108    10.439    
    SLICE_X27Y43         FDCE (Recov_fdce_C_CLR)     -0.153    10.286    CPU/pw/p/dff_loop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.286    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  9.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.718ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[18].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.856ns  (logic 0.418ns (48.842%)  route 0.438ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        3.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 10.822 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.438    19.001    CPU/pw/p/dff_loop[18].dff/q_reg_0
    SLICE_X30Y42         FDCE                                         f  CPU/pw/p/dff_loop[18].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.812    10.822    CPU/pw/p/dff_loop[18].dff/nClock
    SLICE_X30Y42         FDCE                                         r  CPU/pw/p/dff_loop[18].dff/q_reg/C
                         clock pessimism              0.509    11.331    
                         clock uncertainty            0.108    11.439    
    SLICE_X30Y42         FDCE (Remov_fdce_C_CLR)     -0.155    11.284    CPU/pw/p/dff_loop[18].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.284    
                         arrival time                          19.001    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.718ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.856ns  (logic 0.418ns (48.842%)  route 0.438ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        3.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 10.822 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.438    19.001    CPU/pw/p/dff_loop[19].dff/q_reg_0
    SLICE_X30Y42         FDCE                                         f  CPU/pw/p/dff_loop[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.812    10.822    CPU/pw/p/dff_loop[19].dff/nClock
    SLICE_X30Y42         FDCE                                         r  CPU/pw/p/dff_loop[19].dff/q_reg/C
                         clock pessimism              0.509    11.331    
                         clock uncertainty            0.108    11.439    
    SLICE_X30Y42         FDCE (Remov_fdce_C_CLR)     -0.155    11.284    CPU/pw/p/dff_loop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.284    
                         arrival time                          19.001    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.832ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[22].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.969ns  (logic 0.418ns (43.130%)  route 0.551ns (56.870%))
  Logic Levels:           0  
  Clock Path Skew:        3.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.551    19.115    CPU/pw/ir/dff_loop[22].dff/q_reg_2
    SLICE_X34Y43         FDCE                                         f  CPU/pw/ir/dff_loop[22].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.811    10.821    CPU/pw/ir/dff_loop[22].dff/nClock
    SLICE_X34Y43         FDCE                                         r  CPU/pw/ir/dff_loop[22].dff/q_reg/C
                         clock pessimism              0.509    11.330    
                         clock uncertainty            0.108    11.438    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.155    11.283    CPU/pw/ir/dff_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.283    
                         arrival time                          19.115    
  -------------------------------------------------------------------
                         slack                                  7.832    

Slack (MET) :             7.904ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.989ns  (logic 0.418ns (42.260%)  route 0.571ns (57.740%))
  Logic Levels:           0  
  Clock Path Skew:        3.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 10.822 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.571    19.135    CPU/pw/ir/dff_loop[3].dff/q_reg_2
    SLICE_X31Y41         FDCE                                         f  CPU/pw/ir/dff_loop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.812    10.822    CPU/pw/ir/dff_loop[3].dff/nClock
    SLICE_X31Y41         FDCE                                         r  CPU/pw/ir/dff_loop[3].dff/q_reg/C
                         clock pessimism              0.509    11.331    
                         clock uncertainty            0.108    11.439    
    SLICE_X31Y41         FDCE (Remov_fdce_C_CLR)     -0.208    11.231    CPU/pw/ir/dff_loop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.231    
                         arrival time                          19.135    
  -------------------------------------------------------------------
                         slack                                  7.904    

Slack (MET) :             7.904ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.989ns  (logic 0.418ns (42.260%)  route 0.571ns (57.740%))
  Logic Levels:           0  
  Clock Path Skew:        3.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 10.822 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.571    19.135    CPU/pw/ir/dff_loop[4].dff/q_reg_2
    SLICE_X31Y41         FDCE                                         f  CPU/pw/ir/dff_loop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.812    10.822    CPU/pw/ir/dff_loop[4].dff/nClock
    SLICE_X31Y41         FDCE                                         r  CPU/pw/ir/dff_loop[4].dff/q_reg/C
                         clock pessimism              0.509    11.331    
                         clock uncertainty            0.108    11.439    
    SLICE_X31Y41         FDCE (Remov_fdce_C_CLR)     -0.208    11.231    CPU/pw/ir/dff_loop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.231    
                         arrival time                          19.135    
  -------------------------------------------------------------------
                         slack                                  7.904    

Slack (MET) :             8.004ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[27].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.088ns  (logic 0.418ns (38.418%)  route 0.670ns (61.582%))
  Logic Levels:           0  
  Clock Path Skew:        3.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.670    19.233    CPU/pw/p/dff_loop[27].dff/q_reg_0
    SLICE_X35Y44         FDCE                                         f  CPU/pw/p/dff_loop[27].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.811    10.821    CPU/pw/p/dff_loop[27].dff/nClock
    SLICE_X35Y44         FDCE                                         r  CPU/pw/p/dff_loop[27].dff/q_reg/C
                         clock pessimism              0.509    11.330    
                         clock uncertainty            0.108    11.438    
    SLICE_X35Y44         FDCE (Remov_fdce_C_CLR)     -0.208    11.230    CPU/pw/p/dff_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.230    
                         arrival time                          19.233    
  -------------------------------------------------------------------
                         slack                                  8.004    

Slack (MET) :             8.119ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[26].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.257ns  (logic 0.418ns (33.265%)  route 0.839ns (66.735%))
  Logic Levels:           0  
  Clock Path Skew:        3.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.839    19.402    CPU/pw/ir/dff_loop[26].dff/q_reg_2
    SLICE_X34Y45         FDCE                                         f  CPU/pw/ir/dff_loop[26].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.811    10.821    CPU/pw/ir/dff_loop[26].dff/nClock
    SLICE_X34Y45         FDCE                                         r  CPU/pw/ir/dff_loop[26].dff/q_reg/C
                         clock pessimism              0.509    11.330    
                         clock uncertainty            0.108    11.438    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.155    11.283    CPU/pw/ir/dff_loop[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.283    
                         arrival time                          19.402    
  -------------------------------------------------------------------
                         slack                                  8.119    

Slack (MET) :             8.172ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[28].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.257ns  (logic 0.418ns (33.265%)  route 0.839ns (66.735%))
  Logic Levels:           0  
  Clock Path Skew:        3.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.839    19.402    CPU/pw/p/dff_loop[28].dff/q_reg_0
    SLICE_X35Y45         FDCE                                         f  CPU/pw/p/dff_loop[28].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.811    10.821    CPU/pw/p/dff_loop[28].dff/nClock
    SLICE_X35Y45         FDCE                                         r  CPU/pw/p/dff_loop[28].dff/q_reg/C
                         clock pessimism              0.509    11.330    
                         clock uncertainty            0.108    11.438    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.208    11.230    CPU/pw/p/dff_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.230    
                         arrival time                          19.402    
  -------------------------------------------------------------------
                         slack                                  8.172    

Slack (MET) :             8.172ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[29].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.257ns  (logic 0.418ns (33.265%)  route 0.839ns (66.735%))
  Logic Levels:           0  
  Clock Path Skew:        3.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.839    19.402    CPU/pw/p/dff_loop[29].dff/q_reg_0
    SLICE_X35Y45         FDCE                                         f  CPU/pw/p/dff_loop[29].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.811    10.821    CPU/pw/p/dff_loop[29].dff/nClock
    SLICE_X35Y45         FDCE                                         r  CPU/pw/p/dff_loop[29].dff/q_reg/C
                         clock pessimism              0.509    11.330    
                         clock uncertainty            0.108    11.438    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.208    11.230    CPU/pw/p/dff_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.230    
                         arrival time                          19.402    
  -------------------------------------------------------------------
                         slack                                  8.172    

Slack (MET) :             8.189ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[21].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.275ns  (logic 0.418ns (32.775%)  route 0.857ns (67.225%))
  Logic Levels:           0  
  Clock Path Skew:        3.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 10.823 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.857    19.421    CPU/pw/p/dff_loop[21].dff/q_reg_0
    SLICE_X33Y43         FDCE                                         f  CPU/pw/p/dff_loop[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.813    10.823    CPU/pw/p/dff_loop[21].dff/nClock
    SLICE_X33Y43         FDCE                                         r  CPU/pw/p/dff_loop[21].dff/q_reg/C
                         clock pessimism              0.509    11.332    
                         clock uncertainty            0.108    11.440    
    SLICE_X33Y43         FDCE (Remov_fdce_C_CLR)     -0.208    11.232    CPU/pw/p/dff_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.232    
                         arrival time                          19.421    
  -------------------------------------------------------------------
                         slack                                  8.189    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.718ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t0/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.635ns  (logic 1.148ns (20.374%)  route 4.487ns (79.626%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.778    16.460    CPU/md/count/t0/dff/wClear
    SLICE_X31Y50         FDCE                                         f  CPU/md/count/t0/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t0/dff/clk_out1
    SLICE_X31Y50         FDCE                                         r  CPU/md/count/t0/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    16.962    CPU/md/count/t0/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.962    
                         arrival time                         -16.460    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t5/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.498ns  (logic 1.148ns (20.880%)  route 4.350ns (79.120%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.642    16.324    CPU/md/count/t5/dff/wClear
    SLICE_X31Y52         FDCE                                         f  CPU/md/count/t5/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t5/dff/clk_out1
    SLICE_X31Y52         FDCE                                         r  CPU/md/count/t5/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X31Y52         FDCE (Recov_fdce_C_CLR)     -0.405    16.962    CPU/md/count/t5/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.962    
                         arrival time                         -16.324    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t1/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.371ns  (logic 1.148ns (21.376%)  route 4.223ns (78.624%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.514    16.196    CPU/md/count/t1/dff/wClear
    SLICE_X32Y52         FDCE                                         f  CPU/md/count/t1/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t1/dff/clk_out1
    SLICE_X32Y52         FDCE                                         r  CPU/md/count/t1/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405    16.962    CPU/md/count/t1/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.962    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t2/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.371ns  (logic 1.148ns (21.376%)  route 4.223ns (78.624%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.514    16.196    CPU/md/count/t2/dff/wClear
    SLICE_X32Y52         FDCE                                         f  CPU/md/count/t2/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t2/dff/clk_out1
    SLICE_X32Y52         FDCE                                         r  CPU/md/count/t2/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405    16.962    CPU/md/count/t2/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.962    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t3/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.371ns  (logic 1.148ns (21.376%)  route 4.223ns (78.624%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.514    16.196    CPU/md/count/t3/dff/wClear
    SLICE_X32Y52         FDCE                                         f  CPU/md/count/t3/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t3/dff/clk_out1
    SLICE_X32Y52         FDCE                                         r  CPU/md/count/t3/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405    16.962    CPU/md/count/t3/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.962    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t4/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.371ns  (logic 1.148ns (21.376%)  route 4.223ns (78.624%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.514    16.196    CPU/md/count/t4/dff/wClear
    SLICE_X32Y52         FDCE                                         f  CPU/md/count/t4/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t4/dff/clk_out1
    SLICE_X32Y52         FDCE                                         r  CPU/md/count/t4/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405    16.962    CPU/md/count/t4/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.962    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/div_enable/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        4.723ns  (logic 0.854ns (18.082%)  route 3.869ns (81.918%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 f  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 r  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 r  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          1.160    14.861    CPU/dx/ir/dff_loop[2].dff/q_reg_49
    SLICE_X28Y50         LUT4 (Prop_lut4_I1_O)        0.150    15.011 f  CPU/dx/ir/dff_loop[2].dff/q_i_1__128/O
                         net (fo=1, routed)           0.537    15.548    CPU/md/div_enable/clr0
    SLICE_X30Y50         FDCE                                         f  CPU/md/div_enable/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/div_enable/clk_out1
    SLICE_X30Y50         FDCE                                         r  CPU/md/div_enable/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X30Y50         FDCE (Recov_fdce_C_CLR)     -0.521    16.846    CPU/md/div_enable/q_reg
  -------------------------------------------------------------------
                         required time                         16.846    
                         arrival time                         -15.548    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/mult_enable/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        4.692ns  (logic 0.828ns (17.647%)  route 3.864ns (82.353%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 17.984 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 f  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 r  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 r  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          1.160    14.861    CPU/dx/ir/dff_loop[2].dff/q_reg_49
    SLICE_X28Y50         LUT4 (Prop_lut4_I1_O)        0.124    14.985 f  CPU/dx/ir/dff_loop[2].dff/q_i_1__127/O
                         net (fo=1, routed)           0.532    15.517    CPU/md/mult_enable/clr01_out
    SLICE_X28Y50         FDCE                                         f  CPU/md/mult_enable/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.522    17.984    CPU/md/mult_enable/clk_out1
    SLICE_X28Y50         FDCE                                         r  CPU/md/mult_enable/q_reg/C
                         clock pessimism             -0.509    17.475    
                         clock uncertainty           -0.108    17.368    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405    16.963    CPU/md/mult_enable/q_reg
  -------------------------------------------------------------------
                         required time                         16.963    
                         arrival time                         -15.517    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             9.488ns  (required time - arrival time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.204ns (19.603%)  route 0.837ns (80.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.587ns = ( 10.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.910    -0.242    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.204    -0.038 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.837     0.798    CPU/pw/ir/dff_loop[2].dff/q_reg_1
    SLICE_X19Y41         FDCE                                         f  CPU/pw/ir/dff_loop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.637    10.587    CPU/pw/ir/dff_loop[2].dff/nClock
    SLICE_X19Y41         FDCE                                         r  CPU/pw/ir/dff_loop[2].dff/q_reg/C
                         clock pessimism             -0.040    10.547    
                         clock uncertainty           -0.108    10.439    
    SLICE_X19Y41         FDCE (Recov_fdce_C_CLR)     -0.153    10.286    CPU/pw/ir/dff_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.286    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                  9.488    

Slack (MET) :             9.584ns  (required time - arrival time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[11].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.204ns (21.599%)  route 0.741ns (78.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.587ns = ( 10.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.910    -0.242    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.204    -0.038 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.741     0.702    CPU/pw/p/dff_loop[11].dff/q_reg_0
    SLICE_X27Y43         FDCE                                         f  CPU/pw/p/dff_loop[11].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.637    10.587    CPU/pw/p/dff_loop[11].dff/nClock
    SLICE_X27Y43         FDCE                                         r  CPU/pw/p/dff_loop[11].dff/q_reg/C
                         clock pessimism             -0.040    10.547    
                         clock uncertainty           -0.108    10.439    
    SLICE_X27Y43         FDCE (Recov_fdce_C_CLR)     -0.153    10.286    CPU/pw/p/dff_loop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.286    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  9.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.718ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[18].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        0.856ns  (logic 0.418ns (48.842%)  route 0.438ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        3.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 10.822 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.438    19.001    CPU/pw/p/dff_loop[18].dff/q_reg_0
    SLICE_X30Y42         FDCE                                         f  CPU/pw/p/dff_loop[18].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.812    10.822    CPU/pw/p/dff_loop[18].dff/nClock
    SLICE_X30Y42         FDCE                                         r  CPU/pw/p/dff_loop[18].dff/q_reg/C
                         clock pessimism              0.509    11.331    
                         clock uncertainty            0.108    11.439    
    SLICE_X30Y42         FDCE (Remov_fdce_C_CLR)     -0.155    11.284    CPU/pw/p/dff_loop[18].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.284    
                         arrival time                          19.001    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.718ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        0.856ns  (logic 0.418ns (48.842%)  route 0.438ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        3.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 10.822 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.438    19.001    CPU/pw/p/dff_loop[19].dff/q_reg_0
    SLICE_X30Y42         FDCE                                         f  CPU/pw/p/dff_loop[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.812    10.822    CPU/pw/p/dff_loop[19].dff/nClock
    SLICE_X30Y42         FDCE                                         r  CPU/pw/p/dff_loop[19].dff/q_reg/C
                         clock pessimism              0.509    11.331    
                         clock uncertainty            0.108    11.439    
    SLICE_X30Y42         FDCE (Remov_fdce_C_CLR)     -0.155    11.284    CPU/pw/p/dff_loop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.284    
                         arrival time                          19.001    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.832ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[22].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        0.969ns  (logic 0.418ns (43.130%)  route 0.551ns (56.870%))
  Logic Levels:           0  
  Clock Path Skew:        3.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.551    19.115    CPU/pw/ir/dff_loop[22].dff/q_reg_2
    SLICE_X34Y43         FDCE                                         f  CPU/pw/ir/dff_loop[22].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.811    10.821    CPU/pw/ir/dff_loop[22].dff/nClock
    SLICE_X34Y43         FDCE                                         r  CPU/pw/ir/dff_loop[22].dff/q_reg/C
                         clock pessimism              0.509    11.330    
                         clock uncertainty            0.108    11.438    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.155    11.283    CPU/pw/ir/dff_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.283    
                         arrival time                          19.115    
  -------------------------------------------------------------------
                         slack                                  7.832    

Slack (MET) :             7.904ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        0.989ns  (logic 0.418ns (42.260%)  route 0.571ns (57.740%))
  Logic Levels:           0  
  Clock Path Skew:        3.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 10.822 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.571    19.135    CPU/pw/ir/dff_loop[3].dff/q_reg_2
    SLICE_X31Y41         FDCE                                         f  CPU/pw/ir/dff_loop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.812    10.822    CPU/pw/ir/dff_loop[3].dff/nClock
    SLICE_X31Y41         FDCE                                         r  CPU/pw/ir/dff_loop[3].dff/q_reg/C
                         clock pessimism              0.509    11.331    
                         clock uncertainty            0.108    11.439    
    SLICE_X31Y41         FDCE (Remov_fdce_C_CLR)     -0.208    11.231    CPU/pw/ir/dff_loop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.231    
                         arrival time                          19.135    
  -------------------------------------------------------------------
                         slack                                  7.904    

Slack (MET) :             7.904ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        0.989ns  (logic 0.418ns (42.260%)  route 0.571ns (57.740%))
  Logic Levels:           0  
  Clock Path Skew:        3.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 10.822 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.571    19.135    CPU/pw/ir/dff_loop[4].dff/q_reg_2
    SLICE_X31Y41         FDCE                                         f  CPU/pw/ir/dff_loop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.812    10.822    CPU/pw/ir/dff_loop[4].dff/nClock
    SLICE_X31Y41         FDCE                                         r  CPU/pw/ir/dff_loop[4].dff/q_reg/C
                         clock pessimism              0.509    11.331    
                         clock uncertainty            0.108    11.439    
    SLICE_X31Y41         FDCE (Remov_fdce_C_CLR)     -0.208    11.231    CPU/pw/ir/dff_loop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.231    
                         arrival time                          19.135    
  -------------------------------------------------------------------
                         slack                                  7.904    

Slack (MET) :             8.004ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[27].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        1.088ns  (logic 0.418ns (38.418%)  route 0.670ns (61.582%))
  Logic Levels:           0  
  Clock Path Skew:        3.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.670    19.233    CPU/pw/p/dff_loop[27].dff/q_reg_0
    SLICE_X35Y44         FDCE                                         f  CPU/pw/p/dff_loop[27].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.811    10.821    CPU/pw/p/dff_loop[27].dff/nClock
    SLICE_X35Y44         FDCE                                         r  CPU/pw/p/dff_loop[27].dff/q_reg/C
                         clock pessimism              0.509    11.330    
                         clock uncertainty            0.108    11.438    
    SLICE_X35Y44         FDCE (Remov_fdce_C_CLR)     -0.208    11.230    CPU/pw/p/dff_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.230    
                         arrival time                          19.233    
  -------------------------------------------------------------------
                         slack                                  8.004    

Slack (MET) :             8.119ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[26].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        1.257ns  (logic 0.418ns (33.265%)  route 0.839ns (66.735%))
  Logic Levels:           0  
  Clock Path Skew:        3.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.839    19.402    CPU/pw/ir/dff_loop[26].dff/q_reg_2
    SLICE_X34Y45         FDCE                                         f  CPU/pw/ir/dff_loop[26].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.811    10.821    CPU/pw/ir/dff_loop[26].dff/nClock
    SLICE_X34Y45         FDCE                                         r  CPU/pw/ir/dff_loop[26].dff/q_reg/C
                         clock pessimism              0.509    11.330    
                         clock uncertainty            0.108    11.438    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.155    11.283    CPU/pw/ir/dff_loop[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.283    
                         arrival time                          19.402    
  -------------------------------------------------------------------
                         slack                                  8.119    

Slack (MET) :             8.172ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[28].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        1.257ns  (logic 0.418ns (33.265%)  route 0.839ns (66.735%))
  Logic Levels:           0  
  Clock Path Skew:        3.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.839    19.402    CPU/pw/p/dff_loop[28].dff/q_reg_0
    SLICE_X35Y45         FDCE                                         f  CPU/pw/p/dff_loop[28].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.811    10.821    CPU/pw/p/dff_loop[28].dff/nClock
    SLICE_X35Y45         FDCE                                         r  CPU/pw/p/dff_loop[28].dff/q_reg/C
                         clock pessimism              0.509    11.330    
                         clock uncertainty            0.108    11.438    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.208    11.230    CPU/pw/p/dff_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.230    
                         arrival time                          19.402    
  -------------------------------------------------------------------
                         slack                                  8.172    

Slack (MET) :             8.172ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[29].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        1.257ns  (logic 0.418ns (33.265%)  route 0.839ns (66.735%))
  Logic Levels:           0  
  Clock Path Skew:        3.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.839    19.402    CPU/pw/p/dff_loop[29].dff/q_reg_0
    SLICE_X35Y45         FDCE                                         f  CPU/pw/p/dff_loop[29].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.811    10.821    CPU/pw/p/dff_loop[29].dff/nClock
    SLICE_X35Y45         FDCE                                         r  CPU/pw/p/dff_loop[29].dff/q_reg/C
                         clock pessimism              0.509    11.330    
                         clock uncertainty            0.108    11.438    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.208    11.230    CPU/pw/p/dff_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.230    
                         arrival time                          19.402    
  -------------------------------------------------------------------
                         slack                                  8.172    

Slack (MET) :             8.189ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[21].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        1.275ns  (logic 0.418ns (32.775%)  route 0.857ns (67.225%))
  Logic Levels:           0  
  Clock Path Skew:        3.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 10.823 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.857    19.421    CPU/pw/p/dff_loop[21].dff/q_reg_0
    SLICE_X33Y43         FDCE                                         f  CPU/pw/p/dff_loop[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.813    10.823    CPU/pw/p/dff_loop[21].dff/nClock
    SLICE_X33Y43         FDCE                                         r  CPU/pw/p/dff_loop[21].dff/q_reg/C
                         clock pessimism              0.509    11.332    
                         clock uncertainty            0.108    11.440    
    SLICE_X33Y43         FDCE (Remov_fdce_C_CLR)     -0.208    11.232    CPU/pw/p/dff_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.232    
                         arrival time                          19.421    
  -------------------------------------------------------------------
                         slack                                  8.189    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.718ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t0/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.635ns  (logic 1.148ns (20.374%)  route 4.487ns (79.626%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.778    16.460    CPU/md/count/t0/dff/wClear
    SLICE_X31Y50         FDCE                                         f  CPU/md/count/t0/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t0/dff/clk_out1
    SLICE_X31Y50         FDCE                                         r  CPU/md/count/t0/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    16.962    CPU/md/count/t0/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.962    
                         arrival time                         -16.460    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t5/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.498ns  (logic 1.148ns (20.880%)  route 4.350ns (79.120%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.642    16.324    CPU/md/count/t5/dff/wClear
    SLICE_X31Y52         FDCE                                         f  CPU/md/count/t5/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t5/dff/clk_out1
    SLICE_X31Y52         FDCE                                         r  CPU/md/count/t5/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X31Y52         FDCE (Recov_fdce_C_CLR)     -0.405    16.962    CPU/md/count/t5/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.962    
                         arrival time                         -16.324    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t1/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.371ns  (logic 1.148ns (21.376%)  route 4.223ns (78.624%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.514    16.196    CPU/md/count/t1/dff/wClear
    SLICE_X32Y52         FDCE                                         f  CPU/md/count/t1/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t1/dff/clk_out1
    SLICE_X32Y52         FDCE                                         r  CPU/md/count/t1/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405    16.962    CPU/md/count/t1/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.962    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t2/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.371ns  (logic 1.148ns (21.376%)  route 4.223ns (78.624%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.514    16.196    CPU/md/count/t2/dff/wClear
    SLICE_X32Y52         FDCE                                         f  CPU/md/count/t2/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t2/dff/clk_out1
    SLICE_X32Y52         FDCE                                         r  CPU/md/count/t2/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405    16.962    CPU/md/count/t2/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.962    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t3/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.371ns  (logic 1.148ns (21.376%)  route 4.223ns (78.624%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.514    16.196    CPU/md/count/t3/dff/wClear
    SLICE_X32Y52         FDCE                                         f  CPU/md/count/t3/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t3/dff/clk_out1
    SLICE_X32Y52         FDCE                                         r  CPU/md/count/t3/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405    16.962    CPU/md/count/t3/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.962    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t4/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.371ns  (logic 1.148ns (21.376%)  route 4.223ns (78.624%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.514    16.196    CPU/md/count/t4/dff/wClear
    SLICE_X32Y52         FDCE                                         f  CPU/md/count/t4/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t4/dff/clk_out1
    SLICE_X32Y52         FDCE                                         r  CPU/md/count/t4/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405    16.962    CPU/md/count/t4/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.962    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/div_enable/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        4.723ns  (logic 0.854ns (18.082%)  route 3.869ns (81.918%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 f  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 r  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 r  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          1.160    14.861    CPU/dx/ir/dff_loop[2].dff/q_reg_49
    SLICE_X28Y50         LUT4 (Prop_lut4_I1_O)        0.150    15.011 f  CPU/dx/ir/dff_loop[2].dff/q_i_1__128/O
                         net (fo=1, routed)           0.537    15.548    CPU/md/div_enable/clr0
    SLICE_X30Y50         FDCE                                         f  CPU/md/div_enable/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/div_enable/clk_out1
    SLICE_X30Y50         FDCE                                         r  CPU/md/div_enable/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X30Y50         FDCE (Recov_fdce_C_CLR)     -0.521    16.846    CPU/md/div_enable/q_reg
  -------------------------------------------------------------------
                         required time                         16.846    
                         arrival time                         -15.548    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/mult_enable/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        4.692ns  (logic 0.828ns (17.647%)  route 3.864ns (82.353%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 17.984 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 f  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 r  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 r  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          1.160    14.861    CPU/dx/ir/dff_loop[2].dff/q_reg_49
    SLICE_X28Y50         LUT4 (Prop_lut4_I1_O)        0.124    14.985 f  CPU/dx/ir/dff_loop[2].dff/q_i_1__127/O
                         net (fo=1, routed)           0.532    15.517    CPU/md/mult_enable/clr01_out
    SLICE_X28Y50         FDCE                                         f  CPU/md/mult_enable/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.522    17.984    CPU/md/mult_enable/clk_out1
    SLICE_X28Y50         FDCE                                         r  CPU/md/mult_enable/q_reg/C
                         clock pessimism             -0.509    17.475    
                         clock uncertainty           -0.108    17.368    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405    16.963    CPU/md/mult_enable/q_reg
  -------------------------------------------------------------------
                         required time                         16.963    
                         arrival time                         -15.517    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             9.488ns  (required time - arrival time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.204ns (19.603%)  route 0.837ns (80.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.587ns = ( 10.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.910    -0.242    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.204    -0.038 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.837     0.798    CPU/pw/ir/dff_loop[2].dff/q_reg_1
    SLICE_X19Y41         FDCE                                         f  CPU/pw/ir/dff_loop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.637    10.587    CPU/pw/ir/dff_loop[2].dff/nClock
    SLICE_X19Y41         FDCE                                         r  CPU/pw/ir/dff_loop[2].dff/q_reg/C
                         clock pessimism             -0.040    10.547    
                         clock uncertainty           -0.108    10.439    
    SLICE_X19Y41         FDCE (Recov_fdce_C_CLR)     -0.153    10.286    CPU/pw/ir/dff_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.286    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                  9.488    

Slack (MET) :             9.584ns  (required time - arrival time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[11].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.204ns (21.599%)  route 0.741ns (78.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.587ns = ( 10.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.910    -0.242    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.204    -0.038 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.741     0.702    CPU/pw/p/dff_loop[11].dff/q_reg_0
    SLICE_X27Y43         FDCE                                         f  CPU/pw/p/dff_loop[11].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.637    10.587    CPU/pw/p/dff_loop[11].dff/nClock
    SLICE_X27Y43         FDCE                                         r  CPU/pw/p/dff_loop[11].dff/q_reg/C
                         clock pessimism             -0.040    10.547    
                         clock uncertainty           -0.108    10.439    
    SLICE_X27Y43         FDCE (Recov_fdce_C_CLR)     -0.153    10.286    CPU/pw/p/dff_loop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.286    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  9.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.718ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[18].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.856ns  (logic 0.418ns (48.842%)  route 0.438ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        3.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 10.822 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.438    19.001    CPU/pw/p/dff_loop[18].dff/q_reg_0
    SLICE_X30Y42         FDCE                                         f  CPU/pw/p/dff_loop[18].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.812    10.822    CPU/pw/p/dff_loop[18].dff/nClock
    SLICE_X30Y42         FDCE                                         r  CPU/pw/p/dff_loop[18].dff/q_reg/C
                         clock pessimism              0.509    11.331    
                         clock uncertainty            0.108    11.439    
    SLICE_X30Y42         FDCE (Remov_fdce_C_CLR)     -0.155    11.284    CPU/pw/p/dff_loop[18].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.284    
                         arrival time                          19.001    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.718ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.856ns  (logic 0.418ns (48.842%)  route 0.438ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        3.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 10.822 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.438    19.001    CPU/pw/p/dff_loop[19].dff/q_reg_0
    SLICE_X30Y42         FDCE                                         f  CPU/pw/p/dff_loop[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.812    10.822    CPU/pw/p/dff_loop[19].dff/nClock
    SLICE_X30Y42         FDCE                                         r  CPU/pw/p/dff_loop[19].dff/q_reg/C
                         clock pessimism              0.509    11.331    
                         clock uncertainty            0.108    11.439    
    SLICE_X30Y42         FDCE (Remov_fdce_C_CLR)     -0.155    11.284    CPU/pw/p/dff_loop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.284    
                         arrival time                          19.001    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.832ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[22].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.969ns  (logic 0.418ns (43.130%)  route 0.551ns (56.870%))
  Logic Levels:           0  
  Clock Path Skew:        3.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.551    19.115    CPU/pw/ir/dff_loop[22].dff/q_reg_2
    SLICE_X34Y43         FDCE                                         f  CPU/pw/ir/dff_loop[22].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.811    10.821    CPU/pw/ir/dff_loop[22].dff/nClock
    SLICE_X34Y43         FDCE                                         r  CPU/pw/ir/dff_loop[22].dff/q_reg/C
                         clock pessimism              0.509    11.330    
                         clock uncertainty            0.108    11.438    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.155    11.283    CPU/pw/ir/dff_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.283    
                         arrival time                          19.115    
  -------------------------------------------------------------------
                         slack                                  7.832    

Slack (MET) :             7.904ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.989ns  (logic 0.418ns (42.260%)  route 0.571ns (57.740%))
  Logic Levels:           0  
  Clock Path Skew:        3.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 10.822 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.571    19.135    CPU/pw/ir/dff_loop[3].dff/q_reg_2
    SLICE_X31Y41         FDCE                                         f  CPU/pw/ir/dff_loop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.812    10.822    CPU/pw/ir/dff_loop[3].dff/nClock
    SLICE_X31Y41         FDCE                                         r  CPU/pw/ir/dff_loop[3].dff/q_reg/C
                         clock pessimism              0.509    11.331    
                         clock uncertainty            0.108    11.439    
    SLICE_X31Y41         FDCE (Remov_fdce_C_CLR)     -0.208    11.231    CPU/pw/ir/dff_loop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.231    
                         arrival time                          19.135    
  -------------------------------------------------------------------
                         slack                                  7.904    

Slack (MET) :             7.904ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.989ns  (logic 0.418ns (42.260%)  route 0.571ns (57.740%))
  Logic Levels:           0  
  Clock Path Skew:        3.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 10.822 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.571    19.135    CPU/pw/ir/dff_loop[4].dff/q_reg_2
    SLICE_X31Y41         FDCE                                         f  CPU/pw/ir/dff_loop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.812    10.822    CPU/pw/ir/dff_loop[4].dff/nClock
    SLICE_X31Y41         FDCE                                         r  CPU/pw/ir/dff_loop[4].dff/q_reg/C
                         clock pessimism              0.509    11.331    
                         clock uncertainty            0.108    11.439    
    SLICE_X31Y41         FDCE (Remov_fdce_C_CLR)     -0.208    11.231    CPU/pw/ir/dff_loop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.231    
                         arrival time                          19.135    
  -------------------------------------------------------------------
                         slack                                  7.904    

Slack (MET) :             8.004ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[27].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.088ns  (logic 0.418ns (38.418%)  route 0.670ns (61.582%))
  Logic Levels:           0  
  Clock Path Skew:        3.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.670    19.233    CPU/pw/p/dff_loop[27].dff/q_reg_0
    SLICE_X35Y44         FDCE                                         f  CPU/pw/p/dff_loop[27].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.811    10.821    CPU/pw/p/dff_loop[27].dff/nClock
    SLICE_X35Y44         FDCE                                         r  CPU/pw/p/dff_loop[27].dff/q_reg/C
                         clock pessimism              0.509    11.330    
                         clock uncertainty            0.108    11.438    
    SLICE_X35Y44         FDCE (Remov_fdce_C_CLR)     -0.208    11.230    CPU/pw/p/dff_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.230    
                         arrival time                          19.233    
  -------------------------------------------------------------------
                         slack                                  8.004    

Slack (MET) :             8.119ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[26].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.257ns  (logic 0.418ns (33.265%)  route 0.839ns (66.735%))
  Logic Levels:           0  
  Clock Path Skew:        3.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.839    19.402    CPU/pw/ir/dff_loop[26].dff/q_reg_2
    SLICE_X34Y45         FDCE                                         f  CPU/pw/ir/dff_loop[26].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.811    10.821    CPU/pw/ir/dff_loop[26].dff/nClock
    SLICE_X34Y45         FDCE                                         r  CPU/pw/ir/dff_loop[26].dff/q_reg/C
                         clock pessimism              0.509    11.330    
                         clock uncertainty            0.108    11.438    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.155    11.283    CPU/pw/ir/dff_loop[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.283    
                         arrival time                          19.402    
  -------------------------------------------------------------------
                         slack                                  8.119    

Slack (MET) :             8.172ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[28].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.257ns  (logic 0.418ns (33.265%)  route 0.839ns (66.735%))
  Logic Levels:           0  
  Clock Path Skew:        3.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.839    19.402    CPU/pw/p/dff_loop[28].dff/q_reg_0
    SLICE_X35Y45         FDCE                                         f  CPU/pw/p/dff_loop[28].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.811    10.821    CPU/pw/p/dff_loop[28].dff/nClock
    SLICE_X35Y45         FDCE                                         r  CPU/pw/p/dff_loop[28].dff/q_reg/C
                         clock pessimism              0.509    11.330    
                         clock uncertainty            0.108    11.438    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.208    11.230    CPU/pw/p/dff_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.230    
                         arrival time                          19.402    
  -------------------------------------------------------------------
                         slack                                  8.172    

Slack (MET) :             8.172ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[29].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.257ns  (logic 0.418ns (33.265%)  route 0.839ns (66.735%))
  Logic Levels:           0  
  Clock Path Skew:        3.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.839    19.402    CPU/pw/p/dff_loop[29].dff/q_reg_0
    SLICE_X35Y45         FDCE                                         f  CPU/pw/p/dff_loop[29].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.811    10.821    CPU/pw/p/dff_loop[29].dff/nClock
    SLICE_X35Y45         FDCE                                         r  CPU/pw/p/dff_loop[29].dff/q_reg/C
                         clock pessimism              0.509    11.330    
                         clock uncertainty            0.108    11.438    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.208    11.230    CPU/pw/p/dff_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.230    
                         arrival time                          19.402    
  -------------------------------------------------------------------
                         slack                                  8.172    

Slack (MET) :             8.189ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[21].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.275ns  (logic 0.418ns (32.775%)  route 0.857ns (67.225%))
  Logic Levels:           0  
  Clock Path Skew:        3.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 10.823 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.857    19.421    CPU/pw/p/dff_loop[21].dff/q_reg_0
    SLICE_X33Y43         FDCE                                         f  CPU/pw/p/dff_loop[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.813    10.823    CPU/pw/p/dff_loop[21].dff/nClock
    SLICE_X33Y43         FDCE                                         r  CPU/pw/p/dff_loop[21].dff/q_reg/C
                         clock pessimism              0.509    11.332    
                         clock uncertainty            0.108    11.440    
    SLICE_X33Y43         FDCE (Remov_fdce_C_CLR)     -0.208    11.232    CPU/pw/p/dff_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.232    
                         arrival time                          19.421    
  -------------------------------------------------------------------
                         slack                                  8.189    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.723ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t0/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.635ns  (logic 1.148ns (20.374%)  route 4.487ns (79.626%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.778    16.460    CPU/md/count/t0/dff/wClear
    SLICE_X31Y50         FDCE                                         f  CPU/md/count/t0/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t0/dff/clk_out1
    SLICE_X31Y50         FDCE                                         r  CPU/md/count/t0/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.103    17.372    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    16.967    CPU/md/count/t0/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.967    
                         arrival time                         -16.460    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t5/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.498ns  (logic 1.148ns (20.880%)  route 4.350ns (79.120%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.642    16.324    CPU/md/count/t5/dff/wClear
    SLICE_X31Y52         FDCE                                         f  CPU/md/count/t5/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t5/dff/clk_out1
    SLICE_X31Y52         FDCE                                         r  CPU/md/count/t5/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.103    17.372    
    SLICE_X31Y52         FDCE (Recov_fdce_C_CLR)     -0.405    16.967    CPU/md/count/t5/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.967    
                         arrival time                         -16.324    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t1/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.371ns  (logic 1.148ns (21.376%)  route 4.223ns (78.624%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.514    16.196    CPU/md/count/t1/dff/wClear
    SLICE_X32Y52         FDCE                                         f  CPU/md/count/t1/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t1/dff/clk_out1
    SLICE_X32Y52         FDCE                                         r  CPU/md/count/t1/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.103    17.372    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405    16.967    CPU/md/count/t1/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.967    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t2/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.371ns  (logic 1.148ns (21.376%)  route 4.223ns (78.624%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.514    16.196    CPU/md/count/t2/dff/wClear
    SLICE_X32Y52         FDCE                                         f  CPU/md/count/t2/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t2/dff/clk_out1
    SLICE_X32Y52         FDCE                                         r  CPU/md/count/t2/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.103    17.372    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405    16.967    CPU/md/count/t2/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.967    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t3/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.371ns  (logic 1.148ns (21.376%)  route 4.223ns (78.624%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.514    16.196    CPU/md/count/t3/dff/wClear
    SLICE_X32Y52         FDCE                                         f  CPU/md/count/t3/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t3/dff/clk_out1
    SLICE_X32Y52         FDCE                                         r  CPU/md/count/t3/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.103    17.372    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405    16.967    CPU/md/count/t3/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.967    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t4/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.371ns  (logic 1.148ns (21.376%)  route 4.223ns (78.624%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 f  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          0.870    14.571    CPU/dx/ir/dff_loop[3].dff/q_reg_2
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.116    14.687 f  CPU/dx/ir/dff_loop[3].dff/q_i_1__287/O
                         net (fo=101, routed)         0.667    15.354    CPU/dx/ir/dff_loop[3].dff/isDiv
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.328    15.682 f  CPU/dx/ir/dff_loop[3].dff/q_i_2__93/O
                         net (fo=6, routed)           0.514    16.196    CPU/md/count/t4/dff/wClear
    SLICE_X32Y52         FDCE                                         f  CPU/md/count/t4/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/count/t4/dff/clk_out1
    SLICE_X32Y52         FDCE                                         r  CPU/md/count/t4/dff/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.103    17.372    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.405    16.967    CPU/md/count/t4/dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.967    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/div_enable/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        4.723ns  (logic 0.854ns (18.082%)  route 3.869ns (81.918%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 17.983 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 f  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 r  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 r  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          1.160    14.861    CPU/dx/ir/dff_loop[2].dff/q_reg_49
    SLICE_X28Y50         LUT4 (Prop_lut4_I1_O)        0.150    15.011 f  CPU/dx/ir/dff_loop[2].dff/q_i_1__128/O
                         net (fo=1, routed)           0.537    15.548    CPU/md/div_enable/clr0
    SLICE_X30Y50         FDCE                                         f  CPU/md/div_enable/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.521    17.983    CPU/md/div_enable/clk_out1
    SLICE_X30Y50         FDCE                                         r  CPU/md/div_enable/q_reg/C
                         clock pessimism             -0.509    17.474    
                         clock uncertainty           -0.103    17.372    
    SLICE_X30Y50         FDCE (Recov_fdce_C_CLR)     -0.521    16.851    CPU/md/div_enable/q_reg
  -------------------------------------------------------------------
                         required time                         16.851    
                         arrival time                         -15.548    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/mult_enable/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        4.692ns  (logic 0.828ns (17.647%)  route 3.864ns (82.353%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 17.984 - 20.000 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 10.825 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.815    10.825    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X16Y39         FDCE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.456    11.281 f  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=22, routed)          1.490    12.772    CPU/dx/ir/dff_loop[30].dff/q_reg_0[0]
    SLICE_X26Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.896 r  CPU/dx/ir/dff_loop[30].dff/q_i_2__257/O
                         net (fo=2, routed)           0.682    13.577    CPU/dx/ir/dff_loop[3].dff/q_reg_4
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124    13.701 r  CPU/dx/ir/dff_loop[3].dff/q_i_1__288/O
                         net (fo=34, routed)          1.160    14.861    CPU/dx/ir/dff_loop[2].dff/q_reg_49
    SLICE_X28Y50         LUT4 (Prop_lut4_I1_O)        0.124    14.985 f  CPU/dx/ir/dff_loop[2].dff/q_i_1__127/O
                         net (fo=1, routed)           0.532    15.517    CPU/md/mult_enable/clr01_out
    SLICE_X28Y50         FDCE                                         f  CPU/md/mult_enable/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.522    17.984    CPU/md/mult_enable/clk_out1
    SLICE_X28Y50         FDCE                                         r  CPU/md/mult_enable/q_reg/C
                         clock pessimism             -0.509    17.475    
                         clock uncertainty           -0.103    17.373    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405    16.968    CPU/md/mult_enable/q_reg
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                         -15.517    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             9.493ns  (required time - arrival time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.204ns (19.603%)  route 0.837ns (80.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.587ns = ( 10.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.910    -0.242    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.204    -0.038 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.837     0.798    CPU/pw/ir/dff_loop[2].dff/q_reg_1
    SLICE_X19Y41         FDCE                                         f  CPU/pw/ir/dff_loop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.637    10.587    CPU/pw/ir/dff_loop[2].dff/nClock
    SLICE_X19Y41         FDCE                                         r  CPU/pw/ir/dff_loop[2].dff/q_reg/C
                         clock pessimism             -0.040    10.547    
                         clock uncertainty           -0.103    10.444    
    SLICE_X19Y41         FDCE (Recov_fdce_C_CLR)     -0.153    10.291    CPU/pw/ir/dff_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.291    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                  9.493    

Slack (MET) :             9.589ns  (required time - arrival time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[11].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.204ns (21.599%)  route 0.741ns (78.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.587ns = ( 10.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.242ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.910    -0.242    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.204    -0.038 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.741     0.702    CPU/pw/p/dff_loop[11].dff/q_reg_0
    SLICE_X27Y43         FDCE                                         f  CPU/pw/p/dff_loop[11].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.888 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        0.722     9.611    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.656 r  q_reg_i_9/O
                         net (fo=1, routed)           0.268     9.923    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.949 r  q_reg_i_3/O
                         net (fo=466, routed)         0.637    10.587    CPU/pw/p/dff_loop[11].dff/nClock
    SLICE_X27Y43         FDCE                                         r  CPU/pw/p/dff_loop[11].dff/q_reg/C
                         clock pessimism             -0.040    10.547    
                         clock uncertainty           -0.103    10.444    
    SLICE_X27Y43         FDCE (Recov_fdce_C_CLR)     -0.153    10.291    CPU/pw/p/dff_loop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.291    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  9.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.723ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[18].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        0.856ns  (logic 0.418ns (48.842%)  route 0.438ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        3.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 10.822 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.438    19.001    CPU/pw/p/dff_loop[18].dff/q_reg_0
    SLICE_X30Y42         FDCE                                         f  CPU/pw/p/dff_loop[18].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.812    10.822    CPU/pw/p/dff_loop[18].dff/nClock
    SLICE_X30Y42         FDCE                                         r  CPU/pw/p/dff_loop[18].dff/q_reg/C
                         clock pessimism              0.509    11.331    
                         clock uncertainty            0.103    11.434    
    SLICE_X30Y42         FDCE (Remov_fdce_C_CLR)     -0.155    11.279    CPU/pw/p/dff_loop[18].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.279    
                         arrival time                          19.001    
  -------------------------------------------------------------------
                         slack                                  7.723    

Slack (MET) :             7.723ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        0.856ns  (logic 0.418ns (48.842%)  route 0.438ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        3.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 10.822 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.438    19.001    CPU/pw/p/dff_loop[19].dff/q_reg_0
    SLICE_X30Y42         FDCE                                         f  CPU/pw/p/dff_loop[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.812    10.822    CPU/pw/p/dff_loop[19].dff/nClock
    SLICE_X30Y42         FDCE                                         r  CPU/pw/p/dff_loop[19].dff/q_reg/C
                         clock pessimism              0.509    11.331    
                         clock uncertainty            0.103    11.434    
    SLICE_X30Y42         FDCE (Remov_fdce_C_CLR)     -0.155    11.279    CPU/pw/p/dff_loop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.279    
                         arrival time                          19.001    
  -------------------------------------------------------------------
                         slack                                  7.723    

Slack (MET) :             7.837ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[22].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        0.969ns  (logic 0.418ns (43.130%)  route 0.551ns (56.870%))
  Logic Levels:           0  
  Clock Path Skew:        3.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.551    19.115    CPU/pw/ir/dff_loop[22].dff/q_reg_2
    SLICE_X34Y43         FDCE                                         f  CPU/pw/ir/dff_loop[22].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.811    10.821    CPU/pw/ir/dff_loop[22].dff/nClock
    SLICE_X34Y43         FDCE                                         r  CPU/pw/ir/dff_loop[22].dff/q_reg/C
                         clock pessimism              0.509    11.330    
                         clock uncertainty            0.103    11.433    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.155    11.278    CPU/pw/ir/dff_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.278    
                         arrival time                          19.115    
  -------------------------------------------------------------------
                         slack                                  7.837    

Slack (MET) :             7.909ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        0.989ns  (logic 0.418ns (42.260%)  route 0.571ns (57.740%))
  Logic Levels:           0  
  Clock Path Skew:        3.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 10.822 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.571    19.135    CPU/pw/ir/dff_loop[3].dff/q_reg_2
    SLICE_X31Y41         FDCE                                         f  CPU/pw/ir/dff_loop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.812    10.822    CPU/pw/ir/dff_loop[3].dff/nClock
    SLICE_X31Y41         FDCE                                         r  CPU/pw/ir/dff_loop[3].dff/q_reg/C
                         clock pessimism              0.509    11.331    
                         clock uncertainty            0.103    11.434    
    SLICE_X31Y41         FDCE (Remov_fdce_C_CLR)     -0.208    11.226    CPU/pw/ir/dff_loop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.226    
                         arrival time                          19.135    
  -------------------------------------------------------------------
                         slack                                  7.909    

Slack (MET) :             7.909ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        0.989ns  (logic 0.418ns (42.260%)  route 0.571ns (57.740%))
  Logic Levels:           0  
  Clock Path Skew:        3.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 10.822 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.571    19.135    CPU/pw/ir/dff_loop[4].dff/q_reg_2
    SLICE_X31Y41         FDCE                                         f  CPU/pw/ir/dff_loop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.812    10.822    CPU/pw/ir/dff_loop[4].dff/nClock
    SLICE_X31Y41         FDCE                                         r  CPU/pw/ir/dff_loop[4].dff/q_reg/C
                         clock pessimism              0.509    11.331    
                         clock uncertainty            0.103    11.434    
    SLICE_X31Y41         FDCE (Remov_fdce_C_CLR)     -0.208    11.226    CPU/pw/ir/dff_loop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.226    
                         arrival time                          19.135    
  -------------------------------------------------------------------
                         slack                                  7.909    

Slack (MET) :             8.009ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[27].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        1.088ns  (logic 0.418ns (38.418%)  route 0.670ns (61.582%))
  Logic Levels:           0  
  Clock Path Skew:        3.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.670    19.233    CPU/pw/p/dff_loop[27].dff/q_reg_0
    SLICE_X35Y44         FDCE                                         f  CPU/pw/p/dff_loop[27].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.811    10.821    CPU/pw/p/dff_loop[27].dff/nClock
    SLICE_X35Y44         FDCE                                         r  CPU/pw/p/dff_loop[27].dff/q_reg/C
                         clock pessimism              0.509    11.330    
                         clock uncertainty            0.103    11.433    
    SLICE_X35Y44         FDCE (Remov_fdce_C_CLR)     -0.208    11.225    CPU/pw/p/dff_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.225    
                         arrival time                          19.233    
  -------------------------------------------------------------------
                         slack                                  8.009    

Slack (MET) :             8.124ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[26].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        1.257ns  (logic 0.418ns (33.265%)  route 0.839ns (66.735%))
  Logic Levels:           0  
  Clock Path Skew:        3.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.839    19.402    CPU/pw/ir/dff_loop[26].dff/q_reg_2
    SLICE_X34Y45         FDCE                                         f  CPU/pw/ir/dff_loop[26].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.811    10.821    CPU/pw/ir/dff_loop[26].dff/nClock
    SLICE_X34Y45         FDCE                                         r  CPU/pw/ir/dff_loop[26].dff/q_reg/C
                         clock pessimism              0.509    11.330    
                         clock uncertainty            0.103    11.433    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.155    11.278    CPU/pw/ir/dff_loop[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.278    
                         arrival time                          19.402    
  -------------------------------------------------------------------
                         slack                                  8.124    

Slack (MET) :             8.177ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[28].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        1.257ns  (logic 0.418ns (33.265%)  route 0.839ns (66.735%))
  Logic Levels:           0  
  Clock Path Skew:        3.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.839    19.402    CPU/pw/p/dff_loop[28].dff/q_reg_0
    SLICE_X35Y45         FDCE                                         f  CPU/pw/p/dff_loop[28].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.811    10.821    CPU/pw/p/dff_loop[28].dff/nClock
    SLICE_X35Y45         FDCE                                         r  CPU/pw/p/dff_loop[28].dff/q_reg/C
                         clock pessimism              0.509    11.330    
                         clock uncertainty            0.103    11.433    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.208    11.225    CPU/pw/p/dff_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.225    
                         arrival time                          19.402    
  -------------------------------------------------------------------
                         slack                                  8.177    

Slack (MET) :             8.177ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[29].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        1.257ns  (logic 0.418ns (33.265%)  route 0.839ns (66.735%))
  Logic Levels:           0  
  Clock Path Skew:        3.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 10.821 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.839    19.402    CPU/pw/p/dff_loop[29].dff/q_reg_0
    SLICE_X35Y45         FDCE                                         f  CPU/pw/p/dff_loop[29].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.811    10.821    CPU/pw/p/dff_loop[29].dff/nClock
    SLICE_X35Y45         FDCE                                         r  CPU/pw/p/dff_loop[29].dff/q_reg/C
                         clock pessimism              0.509    11.330    
                         clock uncertainty            0.103    11.433    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.208    11.225    CPU/pw/p/dff_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.225    
                         arrival time                          19.402    
  -------------------------------------------------------------------
                         slack                                  8.177    

Slack (MET) :             8.194ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[21].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        1.275ns  (logic 0.418ns (32.775%)  route 0.857ns (67.225%))
  Logic Levels:           0  
  Clock Path Skew:        3.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 10.823 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        1.684    18.145    CPU/pw/r/clk_out1
    SLICE_X34Y42         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.418    18.563 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.857    19.421    CPU/pw/p/dff_loop[21].dff/q_reg_0
    SLICE_X33Y43         FDCE                                         f  CPU/pw/p/dff_loop[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     4.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  pll/inst/clkout1_buf/O
                         net (fo=1246, routed)        2.115     8.068    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.192 r  q_reg_i_9/O
                         net (fo=1, routed)           0.722     8.914    q_reg_i_9_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.010 r  q_reg_i_3/O
                         net (fo=466, routed)         1.813    10.823    CPU/pw/p/dff_loop[21].dff/nClock
    SLICE_X33Y43         FDCE                                         r  CPU/pw/p/dff_loop[21].dff/q_reg/C
                         clock pessimism              0.509    11.332    
                         clock uncertainty            0.103    11.435    
    SLICE_X33Y43         FDCE (Remov_fdce_C_CLR)     -0.208    11.227    CPU/pw/p/dff_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.227    
                         arrival time                          19.421    
  -------------------------------------------------------------------
                         slack                                  8.194    





