{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512742423837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512742423838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  8 08:13:43 2017 " "Processing started: Fri Dec  8 08:13:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512742423838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742423838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742423839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512742424091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512742424091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/dataMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/dataMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-ram_arc " "Found design unit 1: data_memory-ram_arc" {  } { { "Practica06/dataMemory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/dataMemory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439660 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "Practica06/dataMemory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/dataMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final-bdf_type " "Found design unit 1: final-bdf_type" {  } { { "final.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/final.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439662 ""} { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/final.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica07/zeroFill.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica07/zeroFill.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeroFill-bdf_type " "Found design unit 1: zeroFill-bdf_type" {  } { { "Practica07/zeroFill.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/zeroFill.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439662 ""} { "Info" "ISGN_ENTITY_NAME" "1 zeroFill " "Found entity 1: zeroFill" {  } { { "Practica07/zeroFill.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/zeroFill.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica07/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica07/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-bdf_type " "Found design unit 1: shifter-bdf_type" {  } { { "Practica07/shifter.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439663 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "Practica07/shifter.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica07/programCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica07/programCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programCounter-ram_arc " "Found design unit 1: programCounter-ram_arc" {  } { { "Practica07/programCounter.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/programCounter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439664 ""} { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "Practica07/programCounter.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/programCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica07/pract7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica07/pract7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pract7-bdf_type " "Found design unit 1: pract7-bdf_type" {  } { { "Practica07/pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/pract7.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439665 ""} { "Info" "ISGN_ENTITY_NAME" "1 pract7 " "Found entity 1: pract7" {  } { { "Practica07/pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/pract7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica07/instructionDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica07/instructionDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instDec-bdf_type " "Found design unit 1: instDec-bdf_type" {  } { { "Practica07/instructionDecoder.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instructionDecoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439666 ""} { "Info" "ISGN_ENTITY_NAME" "1 instDec " "Found entity 1: instDec" {  } { { "Practica07/instructionDecoder.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instructionDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica07/instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica07/instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-flujo1 " "Found design unit 1: instruction_memory-flujo1" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439668 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica07/extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica07/extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-bdf_type " "Found design unit 1: extend-bdf_type" {  } { { "Practica07/extend.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439669 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "Practica07/extend.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica07/compDos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica07/compDos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compDos-bdf_type " "Found design unit 1: compDos-bdf_type" {  } { { "Practica07/compDos.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/compDos.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439670 ""} { "Info" "ISGN_ENTITY_NAME" "1 compDos " "Found entity 1: compDos" {  } { { "Practica07/compDos.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/compDos.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica07/branchControl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica07/branchControl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branchControl-bdf_type " "Found design unit 1: branchControl-bdf_type" {  } { { "Practica07/branchControl.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/branchControl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439670 ""} { "Info" "ISGN_ENTITY_NAME" "1 branchControl " "Found entity 1: branchControl" {  } { { "Practica07/branchControl.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/branchControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/UF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/UF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadFuncional-bdf_type " "Found design unit 1: unidadFuncional-bdf_type" {  } { { "Practica06/UF.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/UF.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439671 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadFuncional " "Found entity 1: unidadFuncional" {  } { { "Practica06/UF.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/UF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/UA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/UA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_circuit-function_table " "Found design unit 1: arithmetic_circuit-function_table" {  } { { "Practica06/UA.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/UA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439672 ""} { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_circuit " "Found entity 1: arithmetic_circuit" {  } { { "Practica06/UA.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/UA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439672 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/local/ITAM/mmontesv/Documents/Final/Practica06/shifter.vhd /home/local/ITAM/mmontesv/Documents/Final/Practica07/shifter.vhd " "File \"/home/local/ITAM/mmontesv/Documents/Final/Practica06/shifter.vhd\" is a duplicate of already analyzed file \"/home/local/ITAM/mmontesv/Documents/Final/Practica07/shifter.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512742439673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/shifter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Practica06/shifter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/RF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/RF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-ram_arc " "Found design unit 1: register_file-ram_arc" {  } { { "Practica06/RF.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/RF.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439673 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Practica06/RF.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/RF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/Practica2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/Practica2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica2-bdf_type " "Found design unit 1: Practica2-bdf_type" {  } { { "Practica06/Practica2.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/Practica2.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439674 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica2 " "Found entity 1: Practica2" {  } { { "Practica06/Practica2.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/Practica2.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/pract6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/pract6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pract6-bdf_type " "Found design unit 1: pract6-bdf_type" {  } { { "Practica06/pract6.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/pract6.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439675 ""} { "Info" "ISGN_ENTITY_NAME" "1 pract6 " "Found entity 1: pract6" {  } { { "Practica06/pract6.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/pract6.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_4_to_1-function_table " "Found design unit 1: multiplexer_4_to_1-function_table" {  } { { "Practica06/mux_4_1.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/mux_4_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439675 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_4_to_1 " "Found entity 1: multiplexer_4_to_1" {  } { { "Practica06/mux_4_1.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/mux_4_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_2_to_1-function_table " "Found design unit 1: multiplexer_2_to_1-function_table" {  } { { "Practica06/mux_2_1.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/mux_2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439676 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_2_to_1 " "Found entity 1: multiplexer_2_to_1" {  } { { "Practica06/mux_2_1.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/mux_2_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/LogicCircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/LogicCircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_circuit-bdf_type " "Found design unit 1: logic_circuit-bdf_type" {  } { { "Practica06/LogicCircuit.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/LogicCircuit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439677 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_circuit " "Found entity 1: logic_circuit" {  } { { "Practica06/LogicCircuit.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/LogicCircuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/G.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/G.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 G-bdf_type " "Found design unit 1: G-bdf_type" {  } { { "Practica06/G.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/G.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439677 ""} { "Info" "ISGN_ENTITY_NAME" "1 G " "Found entity 1: G" {  } { { "Practica06/G.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/G.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/div_freq.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/div_freq.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq-Behavioral " "Found design unit 1: div_freq-Behavioral" {  } { { "Practica06/div_freq.vhdl" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/div_freq.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439678 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "Practica06/div_freq.vhdl" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/div_freq.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/decoder_2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/decoder_2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_2_to_4-function_table " "Found design unit 1: decoder_2_to_4-function_table" {  } { { "Practica06/decoder_2_4.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/decoder_2_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439679 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_to_4 " "Found entity 1: decoder_2_to_4" {  } { { "Practica06/decoder_2_4.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/decoder_2_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/cont2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/cont2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont2-Behavioral " "Found design unit 1: cont2-Behavioral" {  } { { "Practica06/cont2.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/cont2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439679 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont2 " "Found entity 1: cont2" {  } { { "Practica06/cont2.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/cont2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/binary_to_bcd_digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/binary_to_bcd_digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd_digit-logic " "Found design unit 1: binary_to_bcd_digit-logic" {  } { { "Practica06/binary_to_bcd_digit.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/binary_to_bcd_digit.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439680 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd_digit " "Found entity 1: binary_to_bcd_digit" {  } { { "Practica06/binary_to_bcd_digit.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/binary_to_bcd_digit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/binary_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd-logic " "Found design unit 1: binary_to_bcd-logic" {  } { { "Practica06/binary_to_bcd.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/binary_to_bcd.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439681 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "Practica06/binary_to_bcd.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/binary_to_bcd.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512742439681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512742439746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pract6 pract6:b2v_inst1 " "Elaborating entity \"pract6\" for hierarchy \"pract6:b2v_inst1\"" {  } { { "final.vhd" "b2v_inst1" { Text "/home/local/ITAM/mmontesv/Documents/Final/final.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742439748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file pract6:b2v_inst1\|register_file:b2v_inst1 " "Elaborating entity \"register_file\" for hierarchy \"pract6:b2v_inst1\|register_file:b2v_inst1\"" {  } { { "Practica06/pract6.vhd" "b2v_inst1" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/pract6.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742439750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_2_to_1 pract6:b2v_inst1\|multiplexer_2_to_1:b2v_inst2 " "Elaborating entity \"multiplexer_2_to_1\" for hierarchy \"pract6:b2v_inst1\|multiplexer_2_to_1:b2v_inst2\"" {  } { { "Practica06/pract6.vhd" "b2v_inst2" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/pract6.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742439753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadFuncional pract6:b2v_inst1\|unidadFuncional:b2v_inst4 " "Elaborating entity \"unidadFuncional\" for hierarchy \"pract6:b2v_inst1\|unidadFuncional:b2v_inst4\"" {  } { { "Practica06/pract6.vhd" "b2v_inst4" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/pract6.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742439754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_circuit pract6:b2v_inst1\|unidadFuncional:b2v_inst4\|arithmetic_circuit:b2v_inst1 " "Elaborating entity \"arithmetic_circuit\" for hierarchy \"pract6:b2v_inst1\|unidadFuncional:b2v_inst4\|arithmetic_circuit:b2v_inst1\"" {  } { { "Practica06/UF.vhd" "b2v_inst1" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/UF.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742439755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_circuit pract6:b2v_inst1\|unidadFuncional:b2v_inst4\|logic_circuit:b2v_inst2 " "Elaborating entity \"logic_circuit\" for hierarchy \"pract6:b2v_inst1\|unidadFuncional:b2v_inst4\|logic_circuit:b2v_inst2\"" {  } { { "Practica06/UF.vhd" "b2v_inst2" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/UF.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742439756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter pract6:b2v_inst1\|unidadFuncional:b2v_inst4\|shifter:b2v_inst5 " "Elaborating entity \"shifter\" for hierarchy \"pract6:b2v_inst1\|unidadFuncional:b2v_inst4\|shifter:b2v_inst5\"" {  } { { "Practica06/UF.vhd" "b2v_inst5" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/UF.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742439758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Practica2 pract6:b2v_inst1\|Practica2:b2v_inst5 " "Elaborating entity \"Practica2\" for hierarchy \"pract6:b2v_inst1\|Practica2:b2v_inst5\"" {  } { { "Practica06/pract6.vhd" "b2v_inst5" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/pract6.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742439759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_4_to_1 pract6:b2v_inst1\|Practica2:b2v_inst5\|multiplexer_4_to_1:b2v_inst " "Elaborating entity \"multiplexer_4_to_1\" for hierarchy \"pract6:b2v_inst1\|Practica2:b2v_inst5\|multiplexer_4_to_1:b2v_inst\"" {  } { { "Practica06/Practica2.vhd" "b2v_inst" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/Practica2.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742439760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont2 pract6:b2v_inst1\|Practica2:b2v_inst5\|cont2:b2v_inst3 " "Elaborating entity \"cont2\" for hierarchy \"pract6:b2v_inst1\|Practica2:b2v_inst5\|cont2:b2v_inst3\"" {  } { { "Practica06/Practica2.vhd" "b2v_inst3" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/Practica2.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742439761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2_to_4 pract6:b2v_inst1\|Practica2:b2v_inst5\|decoder_2_to_4:b2v_inst6 " "Elaborating entity \"decoder_2_to_4\" for hierarchy \"pract6:b2v_inst1\|Practica2:b2v_inst5\|decoder_2_to_4:b2v_inst6\"" {  } { { "Practica06/Practica2.vhd" "b2v_inst6" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/Practica2.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742439762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "G pract6:b2v_inst1\|Practica2:b2v_inst5\|G:b2v_inst7 " "Elaborating entity \"G\" for hierarchy \"pract6:b2v_inst1\|Practica2:b2v_inst5\|G:b2v_inst7\"" {  } { { "Practica06/Practica2.vhd" "b2v_inst7" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/Practica2.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742439763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8 " "Elaborating entity \"div_freq\" for hierarchy \"pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\"" {  } { { "Practica06/Practica2.vhd" "b2v_inst8" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/Practica2.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742439765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory pract6:b2v_inst1\|data_memory:b2v_inst6 " "Elaborating entity \"data_memory\" for hierarchy \"pract6:b2v_inst1\|data_memory:b2v_inst6\"" {  } { { "Practica06/pract6.vhd" "b2v_inst6" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/pract6.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742439766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pract7 pract7:b2v_inst2 " "Elaborating entity \"pract7\" for hierarchy \"pract7:b2v_inst2\"" {  } { { "final.vhd" "b2v_inst2" { Text "/home/local/ITAM/mmontesv/Documents/Final/final.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742439814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchControl pract7:b2v_inst2\|branchControl:b2v_inst1 " "Elaborating entity \"branchControl\" for hierarchy \"pract7:b2v_inst2\|branchControl:b2v_inst1\"" {  } { { "Practica07/pract7.vhd" "b2v_inst1" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/pract7.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742439815 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fd\[0\] branchControl.vhd(16) " "Inferred latch for \"fd\[0\]\" at branchControl.vhd(16)" {  } { { "Practica07/branchControl.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/branchControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439816 "|final|pract7:b2v_inst2|branchControl:b2v_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fd\[1\] branchControl.vhd(16) " "Inferred latch for \"fd\[1\]\" at branchControl.vhd(16)" {  } { { "Practica07/branchControl.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/branchControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742439816 "|final|pract7:b2v_inst2|branchControl:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter pract7:b2v_inst2\|programCounter:b2v_inst2 " "Elaborating entity \"programCounter\" for hierarchy \"pract7:b2v_inst2\|programCounter:b2v_inst2\"" {  } { { "Practica07/pract7.vhd" "b2v_inst2" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/pract7.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742439816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory pract7:b2v_inst2\|instruction_memory:b2v_inst3 " "Elaborating entity \"instruction_memory\" for hierarchy \"pract7:b2v_inst2\|instruction_memory:b2v_inst3\"" {  } { { "Practica07/pract7.vhd" "b2v_inst3" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/pract7.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742439817 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R0 instruction_memory.vhd(16) " "Verilog HDL or VHDL warning at instruction_memory.vhd(16): object \"R0\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512742439818 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1 instruction_memory.vhd(17) " "Verilog HDL or VHDL warning at instruction_memory.vhd(17): object \"R1\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512742439818 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R2 instruction_memory.vhd(18) " "Verilog HDL or VHDL warning at instruction_memory.vhd(18): object \"R2\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512742439818 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R3 instruction_memory.vhd(19) " "Verilog HDL or VHDL warning at instruction_memory.vhd(19): object \"R3\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512742439818 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R4 instruction_memory.vhd(20) " "Verilog HDL or VHDL warning at instruction_memory.vhd(20): object \"R4\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512742439818 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R5 instruction_memory.vhd(21) " "Verilog HDL or VHDL warning at instruction_memory.vhd(21): object \"R5\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512742439818 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R6 instruction_memory.vhd(22) " "Verilog HDL or VHDL warning at instruction_memory.vhd(22): object \"R6\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512742439818 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7 instruction_memory.vhd(23) " "Verilog HDL or VHDL warning at instruction_memory.vhd(23): object \"R7\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512742439819 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MOVA instruction_memory.vhd(24) " "Verilog HDL or VHDL warning at instruction_memory.vhd(24): object \"MOVA\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512742439819 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INC instruction_memory.vhd(25) " "Verilog HDL or VHDL warning at instruction_memory.vhd(25): object \"INC\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512742439819 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SUB instruction_memory.vhd(27) " "Verilog HDL or VHDL warning at instruction_memory.vhd(27): object \"SUB\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512742439819 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEC instruction_memory.vhd(28) " "Verilog HDL or VHDL warning at instruction_memory.vhd(28): object \"DEC\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512742439819 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OOR instruction_memory.vhd(30) " "Verilog HDL or VHDL warning at instruction_memory.vhd(30): object \"OOR\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512742439819 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ORX instruction_memory.vhd(31) " "Verilog HDL or VHDL warning at instruction_memory.vhd(31): object \"ORX\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512742439819 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NNO instruction_memory.vhd(32) " "Verilog HDL or VHDL warning at instruction_memory.vhd(32): object \"NNO\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512742439819 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MOVB instruction_memory.vhd(33) " "Verilog HDL or VHDL warning at instruction_memory.vhd(33): object \"MOVB\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512742439819 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADI instruction_memory.vhd(37) " "Verilog HDL or VHDL warning at instruction_memory.vhd(37): object \"ADI\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512742439819 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instDec pract7:b2v_inst2\|instDec:b2v_inst4 " "Elaborating entity \"instDec\" for hierarchy \"pract7:b2v_inst2\|instDec:b2v_inst4\"" {  } { { "Practica07/pract7.vhd" "b2v_inst4" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/pract7.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742439819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroFill pract7:b2v_inst2\|zeroFill:b2v_inst5 " "Elaborating entity \"zeroFill\" for hierarchy \"pract7:b2v_inst2\|zeroFill:b2v_inst5\"" {  } { { "Practica07/pract7.vhd" "b2v_inst5" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/pract7.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742439820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend pract7:b2v_inst2\|extend:b2v_inst6 " "Elaborating entity \"extend\" for hierarchy \"pract7:b2v_inst2\|extend:b2v_inst6\"" {  } { { "Practica07/pract7.vhd" "b2v_inst6" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/pract7.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742439821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compDos pract7:b2v_inst2\|extend:b2v_inst6\|compDos:b2v_inst1 " "Elaborating entity \"compDos\" for hierarchy \"pract7:b2v_inst2\|extend:b2v_inst6\|compDos:b2v_inst1\"" {  } { { "Practica07/extend.vhd" "b2v_inst1" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/extend.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742439821 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512742456452 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512742462585 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512742462585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7993 " "Implemented 7993 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512742463292 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512742463292 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7952 " "Implemented 7952 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512742463292 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512742463292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1012 " "Peak virtual memory: 1012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512742463315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  8 08:14:23 2017 " "Processing ended: Fri Dec  8 08:14:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512742463315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512742463315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512742463315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512742463315 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1512742464534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512742464535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  8 08:14:23 2017 " "Processing started: Fri Dec  8 08:14:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512742464535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512742464535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512742464535 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1512742464595 ""}
{ "Info" "0" "" "Project  = final" {  } {  } 0 0 "Project  = final" 0 0 "Fitter" 0 0 1512742464596 ""}
{ "Info" "0" "" "Revision = final" {  } {  } 0 0 "Revision = final" 0 0 "Fitter" 0 0 1512742464597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1512742464716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1512742464716 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512742464756 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512742464819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512742464819 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512742465081 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1512742465088 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512742465252 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512742465252 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512742465252 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512742465252 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/mmontesv/Documents/Final/" { { 0 { 0 ""} 0 8623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512742465278 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/mmontesv/Documents/Final/" { { 0 { 0 ""} 0 8625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512742465278 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/mmontesv/Documents/Final/" { { 0 { 0 ""} 0 8627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512742465278 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/mmontesv/Documents/Final/" { { 0 { 0 ""} 0 8629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512742465278 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/mmontesv/Documents/Final/" { { 0 { 0 ""} 0 8631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512742465278 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512742465278 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1512742465284 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1512742467252 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1512742467253 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1512742467388 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1512742467388 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1512742467390 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkAll~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clkAll~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512742468828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledClock~output " "Destination node ledClock~output" {  } { { "final.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/final.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/mmontesv/Documents/Final/" { { 0 { 0 ""} 0 8589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512742468828 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1512742468828 ""}  } { { "final.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/final.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/mmontesv/Documents/Final/" { { 0 { 0 ""} 0 8600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512742468828 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clock~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512742468828 ""}  } { { "final.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/final.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/mmontesv/Documents/Final/" { { 0 { 0 ""} 0 8603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512742468828 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal  " "Automatically promoted node pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512742468828 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal~0 " "Destination node pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal~0" {  } { { "Practica06/div_freq.vhdl" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/div_freq.vhdl" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/mmontesv/Documents/Final/" { { 0 { 0 ""} 0 8411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512742468828 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1512742468828 ""}  } { { "Practica06/div_freq.vhdl" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/div_freq.vhdl" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/mmontesv/Documents/Final/" { { 0 { 0 ""} 0 4523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512742468828 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512742469815 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512742469843 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512742469844 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512742469876 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512742469924 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512742469978 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512742469978 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512742470005 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512742470585 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1512742470614 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512742470614 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512742471231 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1512742471250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512742472855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512742475730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512742475828 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512742496791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512742496791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512742498210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "51 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 51% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/local/ITAM/mmontesv/Documents/Final/" { { 1 { 0 "Router estimated peak interconnect usage is 51% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1512742508179 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512742508179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1512742537169 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512742537169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:38 " "Fitter routing operations ending: elapsed time is 00:00:38" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512742537172 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.26 " "Total time spent on timing analysis during the Fitter is 9.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1512742537648 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512742537749 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512742539205 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512742539211 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512742540440 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512742542717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1248 " "Peak virtual memory: 1248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512742546146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  8 08:15:46 2017 " "Processing ended: Fri Dec  8 08:15:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512742546146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512742546146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512742546146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512742546146 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512742547557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512742547570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  8 08:15:47 2017 " "Processing started: Fri Dec  8 08:15:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512742547570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512742547570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512742547570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1512742547898 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1512742549047 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512742549087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "839 " "Peak virtual memory: 839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512742549344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  8 08:15:49 2017 " "Processing ended: Fri Dec  8 08:15:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512742549344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512742549344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512742549344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512742549344 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512742549518 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512742550412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512742550413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  8 08:15:50 2017 " "Processing started: Fri Dec  8 08:15:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512742550413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742550413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final -c final " "Command: quartus_sta final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742550413 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1512742550468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742550691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742550691 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742550746 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742550746 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742551436 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742551437 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkAll clkAll " "create_clock -period 1.000 -name clkAll clkAll" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1512742551493 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1512742551493 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal " "create_clock -period 1.000 -name pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1512742551493 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742551493 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742551560 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742551561 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1512742551565 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512742551575 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512742552193 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742552193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.961 " "Worst-case setup slack is -15.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742552195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742552195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.961          -46600.846 clkAll  " "  -15.961          -46600.846 clkAll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742552195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.822             -23.513 clock  " "   -2.822             -23.513 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742552195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal  " "    0.181               0.000 pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742552195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742552195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742552256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742552256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal  " "    0.358               0.000 pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742552256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.554               0.000 clkAll  " "    0.554               0.000 clkAll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742552256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 clock  " "    0.555               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742552256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742552256 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742552257 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742552258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742552263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742552263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -4259.000 clkAll  " "   -3.000           -4259.000 clkAll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742552263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.000 clock  " "   -3.000             -21.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742552263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal  " "   -1.000              -2.000 pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742552263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742552263 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512742552582 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742552620 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742554137 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742554497 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512742554657 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742554657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.298 " "Worst-case setup slack is -14.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742554660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742554660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.298          -41533.993 clkAll  " "  -14.298          -41533.993 clkAll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742554660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.472             -19.076 clock  " "   -2.472             -19.076 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742554660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal  " "    0.264               0.000 pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742554660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742554660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742554729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742554729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal  " "    0.311               0.000 pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742554729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 clkAll  " "    0.498               0.000 clkAll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742554729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 clock  " "    0.499               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742554729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742554729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742554732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742554734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742554741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742554741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -4259.000 clkAll  " "   -3.000           -4259.000 clkAll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742554741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.000 clock  " "   -3.000             -21.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742554741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal  " "   -1.000              -2.000 pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742554741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742554741 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512742555034 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742555323 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512742555369 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742555369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.717 " "Worst-case setup slack is -8.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742555373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742555373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.717          -25344.414 clkAll  " "   -8.717          -25344.414 clkAll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742555373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.191              -5.906 clock  " "   -1.191              -5.906 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742555373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.539               0.000 pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal  " "    0.539               0.000 pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742555373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742555373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742555423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742555423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal  " "    0.187               0.000 pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742555423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 clkAll  " "    0.294               0.000 clkAll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742555423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clock  " "    0.297               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742555423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742555423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742555427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742555431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742555439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742555439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -4696.214 clkAll  " "   -3.000           -4696.214 clkAll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742555439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.972 clock  " "   -3.000             -21.972 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742555439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal  " "   -1.000              -2.000 pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512742555439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742555439 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742556199 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742556255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "908 " "Peak virtual memory: 908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512742556365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  8 08:15:56 2017 " "Processing ended: Fri Dec  8 08:15:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512742556365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512742556365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512742556365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742556365 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512742557662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512742557663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  8 08:15:57 2017 " "Processing started: Fri Dec  8 08:15:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512742557663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512742557663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512742557664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1512742558043 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_6_1200mv_85c_slow.vo /home/local/ITAM/mmontesv/Documents/Final/simulation/modelsim/ simulation " "Generated file final_6_1200mv_85c_slow.vo in folder \"/home/local/ITAM/mmontesv/Documents/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512742559725 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_6_1200mv_0c_slow.vo /home/local/ITAM/mmontesv/Documents/Final/simulation/modelsim/ simulation " "Generated file final_6_1200mv_0c_slow.vo in folder \"/home/local/ITAM/mmontesv/Documents/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512742560896 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_min_1200mv_0c_fast.vo /home/local/ITAM/mmontesv/Documents/Final/simulation/modelsim/ simulation " "Generated file final_min_1200mv_0c_fast.vo in folder \"/home/local/ITAM/mmontesv/Documents/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512742562069 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final.vo /home/local/ITAM/mmontesv/Documents/Final/simulation/modelsim/ simulation " "Generated file final.vo in folder \"/home/local/ITAM/mmontesv/Documents/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512742563244 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_6_1200mv_85c_v_slow.sdo /home/local/ITAM/mmontesv/Documents/Final/simulation/modelsim/ simulation " "Generated file final_6_1200mv_85c_v_slow.sdo in folder \"/home/local/ITAM/mmontesv/Documents/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512742563978 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_6_1200mv_0c_v_slow.sdo /home/local/ITAM/mmontesv/Documents/Final/simulation/modelsim/ simulation " "Generated file final_6_1200mv_0c_v_slow.sdo in folder \"/home/local/ITAM/mmontesv/Documents/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512742564723 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_min_1200mv_0c_v_fast.sdo /home/local/ITAM/mmontesv/Documents/Final/simulation/modelsim/ simulation " "Generated file final_min_1200mv_0c_v_fast.sdo in folder \"/home/local/ITAM/mmontesv/Documents/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512742565435 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_v.sdo /home/local/ITAM/mmontesv/Documents/Final/simulation/modelsim/ simulation " "Generated file final_v.sdo in folder \"/home/local/ITAM/mmontesv/Documents/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512742566169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1113 " "Peak virtual memory: 1113 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512742566276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  8 08:16:06 2017 " "Processing ended: Fri Dec  8 08:16:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512742566276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512742566276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512742566276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512742566276 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512742566447 ""}
