ncverilog(64): 15.20-s058: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s058: Started on Apr 06, 2022 at 11:30:02 CEST
ncverilog
	+sv
	-f files_verilog.f
		../RTL/alu.v
		../RTL/alu_control.v
		../RTL/branch_unit.v
		../RTL/control_unit.v
		../RTL/cpu.v
		../RTL/immediate_extend_unit.v
		../RTL/mux_2.v
		../RTL/pc.v
		../RTL/reg_arstn.v
		../RTL/reg_arstn_en.v
		../RTL/register_file.v
		../RTL/sram.v
		../RTL/cpu_tb.v
		../RTL/saed32sram_mod.v
		../RTL/mux_3.v
		../RTL/forward_unit.v
	+nc64bit
	+nctimescale+1ns/10ps
	+access+rwc
	-ALLOWREDEFINITION
Loading snapshot worklib.reg_arstn:v .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /esat/micas-data/software/Cadence/incisiv_15.20.058/tools/inca/files/ncsimrc
ncsim> run
[1;34m
Mult2 Working Correctly
[0m
         40 cycles
Simulation complete via $finish(1) at time 160450 NS + 7
../RTL/cpu_tb.v:319    $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s058: Exiting on Apr 06, 2022 at 11:30:03 CEST  (total: 00:00:01)
