0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.sim/sim_1/synth/timing/xsim/test1_tb_time_synth.v,1698119462,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sim_1/new/test1_tb.v,,glbl;head,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sim_1/new/test1_tb.v,1698098512,verilog,,,,test1_tb,,,,,,,,
