# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do bitwise_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Arena_bitwiseOperation_decoder
# -- Compiling architecture Arena_bitwiseOperation_decoder_arch of Arena_bitwiseOperation_decoder
# 
vsim work.arena_bitwiseoperation_decoder(arena_bitwiseoperation_decoder_arch)
# vsim work.arena_bitwiseoperation_decoder(arena_bitwiseoperation_decoder_arch) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.arena_bitwiseoperation_decoder(arena_bitwiseoperation_decoder_arch)
add wave  \
sim:/arena_bitwiseoperation_decoder/Arena_opcode \
sim:/arena_bitwiseoperation_decoder/Arena_opSelect
force -freeze sim:/arena_bitwiseoperation_decoder/Arena_opcode 000 0
run
force -freeze sim:/arena_bitwiseoperation_decoder/Arena_opcode 001 0
run
force -freeze sim:/arena_bitwiseoperation_decoder/Arena_opcode 010 0
run
force -freeze sim:/arena_bitwiseoperation_decoder/Arena_opcode 011 0
run
force -freeze sim:/arena_bitwiseoperation_decoder/Arena_opcode 100 0
run
force -freeze sim:/arena_bitwiseoperation_decoder/Arena_opcode 101 0
run
force -freeze sim:/arena_bitwiseoperation_decoder/Arena_opcode 110 0
run
force -freeze sim:/arena_bitwiseoperation_decoder/Arena_opcode 111 0
run
