// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module network_top_sigm (
        ap_ready,
        x_val,
        ap_return
);


output   ap_ready;
input  [11:0] x_val;
output  [11:0] ap_return;

wire   [0:0] icmp_ln8_fu_18_p2;
wire   [11:0] add_ln9_fu_24_p2;
wire   [0:0] icmp_ln14_fu_38_p2;
wire   [0:0] icmp_ln19_fu_52_p2;
wire   [11:0] select_ln19_1_fu_44_p3;
wire   [11:0] select_ln8_fu_30_p3;
wire    ap_ce_reg;

assign add_ln9_fu_24_p2 = (x_val + 12'd512);

assign ap_ready = 1'b1;

assign icmp_ln14_fu_38_p2 = (($signed(x_val) < $signed(12'd3584)) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_18_p2 = (($signed(x_val) > $signed(12'd3584)) ? 1'b1 : 1'b0);

assign select_ln19_1_fu_44_p3 = ((icmp_ln14_fu_38_p2[0:0] == 1'b1) ? 12'd0 : 12'd512);

assign select_ln8_fu_30_p3 = ((icmp_ln8_fu_18_p2[0:0] == 1'b1) ? 12'd0 : add_ln9_fu_24_p2);

assign ap_return = ((icmp_ln19_fu_52_p2[0:0] == 1'b1) ? select_ln19_1_fu_44_p3 : select_ln8_fu_30_p3);

assign icmp_ln19_fu_52_p2 = ((add_ln9_fu_24_p2 > 12'd1024) ? 1'b1 : 1'b0);

endmodule //network_top_sigm
