Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jul  4 23:12:21 2025
| Host         : everlasting running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (6101)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (6101)
---------------------------------
 There are 6101 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.022        0.000                      0                15027        0.008        0.000                      0                15011        3.000        0.000                       0                  6590  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_in                                                                                      {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                                                                        {0.000 9.737}      19.475          51.348          
  clkfbout_clk_wiz_0                                                                        {0.000 30.000}     60.000          16.667          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1                                                                      {0.000 9.737}      19.475          51.348          
  clkfbout_clk_wiz_0_1                                                                      {0.000 30.000}     60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                              0.022        0.000                      0                13640        0.181        0.000                      0                13640        8.487        0.000                       0                  6103  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         40.000        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.268        0.000                      0                  928        0.049        0.000                      0                  928       15.250        0.000                       0                   483  
sys_clk_pin                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                            0.023        0.000                      0                13640        0.181        0.000                      0                13640        8.487        0.000                       0                  6103  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                                       40.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0                                                                               31.604        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                                0.022        0.000                      0                13640        0.008        0.000                      0                13640  
clk_out1_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.018        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.018        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                              0.022        0.000                      0                13640        0.008        0.000                      0                13640  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0_1                                                                             31.604        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                7.937        0.000                      0                  343        0.340        0.000                      0                  343  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                                7.937        0.000                      0                  343        0.168        0.000                      0                  343  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                              7.937        0.000                      0                  343        0.168        0.000                      0                  343  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0_1                                                                              7.939        0.000                      0                  343        0.340        0.000                      0                  343  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.064        0.000                      0                  100        0.307        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.487ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 cpu_1/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_1/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.984ns  (logic 6.584ns (34.682%)  route 12.400ns (65.317%))
  Logic Levels:           25  (CARRY4=8 LUT2=4 LUT3=3 LUT4=4 LUT5=4 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 17.913 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.551    -0.961    cpu_1/dp/pcreg/clk_out1
    SLICE_X38Y90         FDCE                                         r  cpu_1/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu_1/dp/pcreg/q_reg[4]/Q
                         net (fo=26, routed)          1.060     0.617    ROM_2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X41Y88         LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  ROM_2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=10, routed)          0.768     1.509    cpu_1/dp/rf/spo[20]
    SLICE_X36Y87         LUT4 (Prop_lut4_I1_O)        0.124     1.633 r  cpu_1/dp/rf/rf_reg_r1_0_15_0_5_i_10__0/O
                         net (fo=37, routed)          1.461     3.094    cpu_1/dp/rf/rf_reg_r1_0_15_30_31/ADDRA1
    SLICE_X46Y87         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.218 r  cpu_1/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/O
                         net (fo=9, routed)           1.054     4.273    cpu_1/dp/rf/rd20[31]
    SLICE_X39Y95         LUT4 (Prop_lut4_I0_O)        0.124     4.397 r  cpu_1/dp/rf/mul_i_327__0/O
                         net (fo=9, routed)           0.647     5.044    cpu_1/dp/rf/mul_i_327__0_n_0
    SLICE_X39Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.168 r  cpu_1/dp/rf/mul_i_325__0/O
                         net (fo=2, routed)           0.572     5.739    cpu_1/dp/rf/mul_i_325__0_n_0
    SLICE_X39Y95         LUT3 (Prop_lut3_I0_O)        0.124     5.863 r  cpu_1/dp/rf/mul_i_218__0/O
                         net (fo=2, routed)           0.621     6.484    cpu_1/dp/rf/mul_i_218__0_n_0
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.124     6.608 r  cpu_1/dp/rf/mul_i_243__0/O
                         net (fo=1, routed)           0.403     7.011    cpu_1/dp/rf/shift_u/data1[12]
    SLICE_X45Y95         LUT5 (Prop_lut5_I1_O)        0.124     7.135 r  cpu_1/dp/rf/mul_i_134__0/O
                         net (fo=1, routed)           0.431     7.567    cpu_1/dp/rf/mul_i_134__0_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.691 r  cpu_1/dp/rf/mul_i_55__0/O
                         net (fo=1, routed)           0.263     7.954    cpu_1/dp/rf/mul_i_55__0_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I3_O)        0.124     8.078 r  cpu_1/dp/rf/mul_i_20__0/O
                         net (fo=21, routed)          0.915     8.992    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[12]
    SLICE_X44Y93         LUT4 (Prop_lut4_I0_O)        0.124     9.116 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.116    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.666 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.666    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[6]_3
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.979 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.605    10.585    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[6]_6[7]
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.306    10.891 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.891    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_i_3_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.441 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.441    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.555 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.555    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.889 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__2/O[1]
                         net (fo=4, routed)           0.800    12.689    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[13]
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.303    12.992 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.992    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.393 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.393    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.727 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__3/O[1]
                         net (fo=3, routed)           0.824    14.551    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[17]
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.303    14.854 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4_i_3/O
                         net (fo=1, routed)           0.000    14.854    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4_i_3_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.494 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.302    15.796    cpu_1/dp/alu_u/MUL_Result[31]
    SLICE_X49Y93         LUT4 (Prop_lut4_I0_O)        0.306    16.102 r  cpu_1/dp/alu_u/rf_reg_r1_0_15_30_31_i_5__0/O
                         net (fo=2, routed)           0.428    16.530    cpu_1/dp/alu_u/rf_reg_r1_0_15_0_5_i_81
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124    16.654 r  cpu_1/dp/alu_u/rf_reg_r1_0_15_30_31_i_3__0/O
                         net (fo=2, routed)           0.323    16.977    cpu_1/dp/alu_u/ALUFlags[0]
    SLICE_X48Y94         LUT2 (Prop_lut2_I0_O)        0.124    17.101 r  cpu_1/dp/alu_u/rf_reg_r1_0_15_30_31_i_1__0/O
                         net (fo=2, routed)           0.922    18.023    cpu_1/dp/rf/rf_reg_r1_0_15_30_31/DIA1
    SLICE_X46Y87         RAMD32                                       r  cpu_1/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.434    17.913    cpu_1/dp/rf/rf_reg_r1_0_15_30_31/WCLK
    SLICE_X46Y87         RAMD32                                       r  cpu_1/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/CLK
                         clock pessimism              0.562    18.475    
                         clock uncertainty           -0.173    18.302    
    SLICE_X46Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.044    cpu_1/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.044    
                         arrival time                         -18.023    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 cpu_4/dp/pcreg/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_4/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.327ns  (logic 6.837ns (35.376%)  route 12.490ns (64.624%))
  Logic Levels:           27  (CARRY4=10 LUT2=4 LUT3=1 LUT4=4 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 17.922 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.554    -0.958    cpu_4/dp/pcreg/clk_out1
    SLICE_X54Y85         FDCE                                         r  cpu_4/dp/pcreg/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  cpu_4/dp/pcreg/q_reg[6]/Q
                         net (fo=22, routed)          0.946     0.506    ROM_5/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X57Y84         LUT5 (Prop_lut5_I2_O)        0.124     0.630 r  ROM_5/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.821     1.451    cpu_4/dp/rf/spo[20]
    SLICE_X57Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.575 r  cpu_4/dp/rf/rf_reg_r1_0_15_0_5_i_10__3/O
                         net (fo=37, routed)          1.335     2.910    cpu_4/dp/rf/rf_reg_r1_0_15_0_5/ADDRB1
    SLICE_X52Y86         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.034 r  cpu_4/dp/rf/rf_reg_r1_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.591     3.626    cpu_4/dp/rf/rd20[3]
    SLICE_X53Y86         LUT3 (Prop_lut3_I2_O)        0.124     3.750 r  cpu_4/dp/rf/mul_i_183__3/O
                         net (fo=41, routed)          1.083     4.832    cpu_4/dp/rf/rf_reg_r1_0_15_0_5_3
    SLICE_X60Y87         LUT2 (Prop_lut2_I1_O)        0.150     4.982 r  cpu_4/dp/rf/mul_i_291__3/O
                         net (fo=1, routed)           0.853     5.836    cpu_4/dp/rf/mul_i_291__3_n_0
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.328     6.164 r  cpu_4/dp/rf/mul_i_180__3/O
                         net (fo=1, routed)           0.292     6.456    cpu_4/dp/rf/mul_i_180__3_n_0
    SLICE_X61Y87         LUT5 (Prop_lut5_I2_O)        0.124     6.580 r  cpu_4/dp/rf/mul_i_82__3/O
                         net (fo=1, routed)           0.542     7.122    cpu_4/dp/rf/mul_i_82__3_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.246 r  cpu_4/dp/rf/mul_i_28__3/O
                         net (fo=21, routed)          1.005     8.252    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X62Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.376 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.376    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig257_out
    SLICE_X62Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.774 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.774    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.087 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.733     9.820    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[7]
    SLICE_X60Y93         LUT2 (Prop_lut2_I0_O)        0.306    10.126 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.126    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__0_i_3_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.659 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.659    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__0_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.776 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.776    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.099 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.933    12.032    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X55Y94         LUT2 (Prop_lut2_I0_O)        0.306    12.338 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.338    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.739 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.739    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.961 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[0]
                         net (fo=2, routed)           0.863    13.824    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[16]
    SLICE_X54Y100        LUT2 (Prop_lut2_I0_O)        0.299    14.123 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_4/O
                         net (fo=1, routed)           0.000    14.123    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.636 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.636    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.753 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.753    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.076 f  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[1]
                         net (fo=1, routed)           0.568    15.644    cpu_4/dp/alu_u/MUL_Result[29]
    SLICE_X51Y102        LUT4 (Prop_lut4_I0_O)        0.306    15.950 f  cpu_4/dp/alu_u/rf_reg_r1_0_15_24_29_i_21__3/O
                         net (fo=2, routed)           0.538    16.488    cpu_4/dp/rf/q_reg[29]
    SLICE_X50Y102        LUT6 (Prop_lut6_I0_O)        0.124    16.612 f  cpu_4/dp/rf/q[0]_i_25__3/O
                         net (fo=1, routed)           0.605    17.217    cpu_4/dp/rf/q[0]_i_25__3_n_0
    SLICE_X50Y102        LUT6 (Prop_lut6_I5_O)        0.124    17.341 r  cpu_4/dp/rf/q[0]_i_12__3/O
                         net (fo=1, routed)           0.618    17.959    cpu_4/dp/rf/q[0]_i_12__3_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I5_O)        0.124    18.083 r  cpu_4/dp/rf/q[0]_i_4__3/O
                         net (fo=1, routed)           0.162    18.245    cpu_4/c/cl/flagreg1/q_reg[0]_8
    SLICE_X50Y99         LUT6 (Prop_lut6_I2_O)        0.124    18.369 r  cpu_4/c/cl/flagreg1/q[0]_i_1/O
                         net (fo=1, routed)           0.000    18.369    cpu_4/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X50Y99         FDCE                                         r  cpu_4/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.443    17.922    cpu_4/c/cl/flagreg1/clk_out1
    SLICE_X50Y99         FDCE                                         r  cpu_4/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.562    18.484    
                         clock uncertainty           -0.173    18.311    
    SLICE_X50Y99         FDCE (Setup_fdce_C_D)        0.081    18.392    cpu_4/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.392    
                         arrival time                         -18.369    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 cpu_3/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/rf/rf_reg_r1_0_15_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.996ns  (logic 7.906ns (41.618%)  route 11.090ns (58.382%))
  Logic Levels:           27  (CARRY4=15 LUT2=3 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 17.907 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.548    -0.964    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y68         FDCE                                         r  cpu_3/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDCE (Prop_fdce_C_Q)         0.518    -0.446 r  cpu_3/dp/pcreg/q_reg[3]/Q
                         net (fo=25, routed)          0.721     0.275    cpu_3/dp/pcreg/Q[1]
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.800 r  cpu_3/dp/pcreg/q_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.800    cpu_3/dp/pcreg/q_reg[3]_i_2__2_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.914 r  cpu_3/dp/pcreg/q_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.914    cpu_3/dp/pcreg/q_reg[7]_i_2__2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.153 r  cpu_3/dp/pcreg/q_reg[11]_i_2__2/O[2]
                         net (fo=3, routed)           0.761     1.914    cpu_3/dp/alu_u/sum_33_carry__2_i_4__2[10]
    SLICE_X57Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     2.490 r  cpu_3/dp/alu_u/mul_i_35__2/CO[3]
                         net (fo=1, routed)           0.000     2.490    cpu_3/dp/alu_u/mul_i_35__2_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.604 r  cpu_3/dp/alu_u/mul_i_33__2/CO[3]
                         net (fo=1, routed)           0.000     2.604    cpu_3/dp/alu_u/mul_i_33__2_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.718 r  cpu_3/dp/alu_u/sum_33_carry__3_i_9__2/CO[3]
                         net (fo=1, routed)           0.009     2.727    cpu_3/dp/alu_u/sum_33_carry__3_i_9__2_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.061 r  cpu_3/dp/alu_u/sum_33_carry__4_i_9__2/O[1]
                         net (fo=6, routed)           0.711     3.772    cpu_3/dp/rf/PCPlus8[21]
    SLICE_X58Y73         LUT3 (Prop_lut3_I0_O)        0.303     4.075 r  cpu_3/dp/rf/mul_i_223__2/O
                         net (fo=9, routed)           0.737     4.812    cpu_3/dp/rf/mul_i_223__2_n_0
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.124     4.936 r  cpu_3/dp/rf/mul_i_357__2/O
                         net (fo=3, routed)           1.042     5.979    cpu_3/dp/rf/mul_i_357__2_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.103 r  cpu_3/dp/rf/mul_i_296__2/O
                         net (fo=2, routed)           0.782     6.885    cpu_3/dp/rf/mul_i_296__2_n_0
    SLICE_X53Y69         LUT3 (Prop_lut3_I0_O)        0.124     7.009 r  cpu_3/dp/rf/mul_i_194__2/O
                         net (fo=1, routed)           0.263     7.272    cpu_3/dp/rf/shift_u/data1[2]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.396 r  cpu_3/dp/rf/mul_i_92__2/O
                         net (fo=1, routed)           0.655     8.051    cpu_3/dp/rf/mul_i_92__2_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.175 r  cpu_3/dp/rf/mul_i_30__2/O
                         net (fo=21, routed)          0.890     9.065    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X49Y69         LUT4 (Prop_lut4_I0_O)        0.124     9.189 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.189    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.739 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.739    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.978 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=1, routed)           0.614    10.592    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[6]
    SLICE_X48Y70         LUT2 (Prop_lut2_I1_O)        0.302    10.894 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.894    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_2_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.292    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.626 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.759    12.385    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X45Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.564    12.949 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.949    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.171 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/O[0]
                         net (fo=2, routed)           0.618    13.789    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[8]
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.299    14.088 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.088    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.620 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[3]
                         net (fo=1, routed)           0.009    14.629    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.963 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[1]
                         net (fo=1, routed)           0.497    15.460    cpu_3/dp/alu_u/MUL_Result[17]
    SLICE_X42Y79         LUT4 (Prop_lut4_I0_O)        0.303    15.763 r  cpu_3/dp/alu_u/rf_reg_r1_0_15_12_17_i_41__1/O
                         net (fo=1, routed)           0.295    16.058    cpu_3/dp/rf/q_reg[17]
    SLICE_X47Y79         LUT6 (Prop_lut6_I1_O)        0.124    16.182 r  cpu_3/dp/rf/rf_reg_r1_0_15_12_17_i_19__2/O
                         net (fo=3, routed)           0.975    17.156    cpu_3/dp/rf/rf_reg_r1_0_15_12_17_i_19__2_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I0_O)        0.124    17.280 r  cpu_3/dp/rf/rf_reg_r1_0_15_12_17_i_5__2/O
                         net (fo=2, routed)           0.752    18.032    cpu_3/dp/rf/rf_reg_r1_0_15_12_17/DIC1
    SLICE_X56Y73         RAMD32                                       r  cpu_3/dp/rf/rf_reg_r1_0_15_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.428    17.907    cpu_3/dp/rf/rf_reg_r1_0_15_12_17/WCLK
    SLICE_X56Y73         RAMD32                                       r  cpu_3/dp/rf/rf_reg_r1_0_15_12_17/RAMC_D1/CLK
                         clock pessimism              0.575    18.482    
                         clock uncertainty           -0.173    18.309    
    SLICE_X56Y73         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    18.060    cpu_3/dp/rf/rf_reg_r1_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.060    
                         arrival time                         -18.032    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 cpu_3/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.257ns  (logic 8.038ns (41.741%)  route 11.219ns (58.259%))
  Logic Levels:           29  (CARRY4=15 LUT2=2 LUT3=3 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 17.905 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.548    -0.964    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y68         FDCE                                         r  cpu_3/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDCE (Prop_fdce_C_Q)         0.518    -0.446 r  cpu_3/dp/pcreg/q_reg[3]/Q
                         net (fo=25, routed)          0.721     0.275    cpu_3/dp/pcreg/Q[1]
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.800 r  cpu_3/dp/pcreg/q_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.800    cpu_3/dp/pcreg/q_reg[3]_i_2__2_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.914 r  cpu_3/dp/pcreg/q_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.914    cpu_3/dp/pcreg/q_reg[7]_i_2__2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.153 r  cpu_3/dp/pcreg/q_reg[11]_i_2__2/O[2]
                         net (fo=3, routed)           0.761     1.914    cpu_3/dp/alu_u/sum_33_carry__2_i_4__2[10]
    SLICE_X57Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     2.490 r  cpu_3/dp/alu_u/mul_i_35__2/CO[3]
                         net (fo=1, routed)           0.000     2.490    cpu_3/dp/alu_u/mul_i_35__2_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.604 r  cpu_3/dp/alu_u/mul_i_33__2/CO[3]
                         net (fo=1, routed)           0.000     2.604    cpu_3/dp/alu_u/mul_i_33__2_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.718 r  cpu_3/dp/alu_u/sum_33_carry__3_i_9__2/CO[3]
                         net (fo=1, routed)           0.009     2.727    cpu_3/dp/alu_u/sum_33_carry__3_i_9__2_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.061 r  cpu_3/dp/alu_u/sum_33_carry__4_i_9__2/O[1]
                         net (fo=6, routed)           0.711     3.772    cpu_3/dp/rf/PCPlus8[21]
    SLICE_X58Y73         LUT3 (Prop_lut3_I0_O)        0.303     4.075 r  cpu_3/dp/rf/mul_i_223__2/O
                         net (fo=9, routed)           0.737     4.812    cpu_3/dp/rf/mul_i_223__2_n_0
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.124     4.936 r  cpu_3/dp/rf/mul_i_357__2/O
                         net (fo=3, routed)           1.042     5.979    cpu_3/dp/rf/mul_i_357__2_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.103 r  cpu_3/dp/rf/mul_i_296__2/O
                         net (fo=2, routed)           0.782     6.885    cpu_3/dp/rf/mul_i_296__2_n_0
    SLICE_X53Y69         LUT3 (Prop_lut3_I0_O)        0.124     7.009 r  cpu_3/dp/rf/mul_i_194__2/O
                         net (fo=1, routed)           0.263     7.272    cpu_3/dp/rf/shift_u/data1[2]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.396 r  cpu_3/dp/rf/mul_i_92__2/O
                         net (fo=1, routed)           0.655     8.051    cpu_3/dp/rf/mul_i_92__2_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.175 r  cpu_3/dp/rf/mul_i_30__2/O
                         net (fo=21, routed)          0.890     9.065    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X49Y69         LUT4 (Prop_lut4_I0_O)        0.124     9.189 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.189    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.739 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.739    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.978 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=1, routed)           0.614    10.592    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[6]
    SLICE_X48Y70         LUT2 (Prop_lut2_I1_O)        0.302    10.894 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.894    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_2_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.292    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.626 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.759    12.385    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X45Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.564    12.949 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.949    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.171 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/O[0]
                         net (fo=2, routed)           0.618    13.789    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[8]
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.299    14.088 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.088    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.620 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[3]
                         net (fo=1, routed)           0.009    14.629    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.851 f  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[0]
                         net (fo=1, routed)           0.513    15.364    cpu_3/dp/alu_u/MUL_Result[16]
    SLICE_X43Y76         LUT4 (Prop_lut4_I0_O)        0.299    15.663 f  cpu_3/dp/alu_u/rf_reg_r1_0_15_12_17_i_43__1/O
                         net (fo=1, routed)           0.441    16.104    cpu_3/dp/rf/q_reg[16]_1
    SLICE_X47Y77         LUT6 (Prop_lut6_I1_O)        0.124    16.228 f  cpu_3/dp/rf/rf_reg_r1_0_15_12_17_i_20__2/O
                         net (fo=3, routed)           0.589    16.817    cpu_3/dp/rf/rf_reg_r1_0_15_12_17_i_20__2_n_0
    SLICE_X47Y78         LUT4 (Prop_lut4_I1_O)        0.124    16.941 r  cpu_3/dp/rf/q[0]_i_8__2/O
                         net (fo=1, routed)           0.950    17.891    cpu_3/dp/rf/q[0]_i_8__2_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I1_O)        0.124    18.015 r  cpu_3/dp/rf/q[0]_i_4__2_comp/O
                         net (fo=1, routed)           0.154    18.169    cpu_3/c/cl/flagreg1/q_reg[0]_8
    SLICE_X47Y78         LUT6 (Prop_lut6_I4_O)        0.124    18.293 r  cpu_3/c/cl/flagreg1/q[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.293    cpu_3/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X47Y78         FDCE                                         r  cpu_3/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.426    17.905    cpu_3/c/cl/flagreg1/clk_out1
    SLICE_X47Y78         FDCE                                         r  cpu_3/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.562    18.467    
                         clock uncertainty           -0.173    18.294    
    SLICE_X47Y78         FDCE (Setup_fdce_C_D)        0.029    18.323    cpu_3/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.323    
                         arrival time                         -18.293    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_5/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.246ns  (logic 8.766ns (45.548%)  route 10.480ns (54.452%))
  Logic Levels:           31  (CARRY4=15 LUT2=3 LUT3=4 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 17.897 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.552    -0.960    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y64         FDCE                                         r  cpu_5/dp/pcreg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  cpu_5/dp/pcreg/q_reg[1]/Q
                         net (fo=2, routed)           0.440    -0.063    cpu_5/dp/pcreg/q_reg_n_0_[1]
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.611 r  cpu_5/dp/pcreg/q_reg[3]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     0.611    cpu_5/dp/pcreg/q_reg[3]_i_2__4_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.945 r  cpu_5/dp/pcreg/q_reg[7]_i_2__4/O[1]
                         net (fo=3, routed)           0.537     1.481    cpu_5/dp/alu_u/sum_33_carry__2_i_4__4[5]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     2.317 r  cpu_5/dp/alu_u/mul_i_36__4/CO[3]
                         net (fo=1, routed)           0.000     2.317    cpu_5/dp/alu_u/mul_i_36__4_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.434 r  cpu_5/dp/alu_u/mul_i_35__4/CO[3]
                         net (fo=1, routed)           0.000     2.434    cpu_5/dp/alu_u/mul_i_35__4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.551 r  cpu_5/dp/alu_u/mul_i_33__4/CO[3]
                         net (fo=1, routed)           0.000     2.551    cpu_5/dp/alu_u/mul_i_33__4_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.668 r  cpu_5/dp/alu_u/sum_33_carry__3_i_9__4/CO[3]
                         net (fo=1, routed)           0.000     2.668    cpu_5/dp/alu_u/sum_33_carry__3_i_9__4_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  cpu_5/dp/alu_u/sum_33_carry__4_i_9__4/CO[3]
                         net (fo=1, routed)           0.000     2.785    cpu_5/dp/alu_u/sum_33_carry__4_i_9__4_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.004 r  cpu_5/dp/alu_u/sum_33_carry__5_i_9__4/O[0]
                         net (fo=6, routed)           0.860     3.864    cpu_5/dp/rf/PCPlus8[24]
    SLICE_X2Y71          LUT3 (Prop_lut3_I0_O)        0.295     4.159 r  cpu_5/dp/rf/sum_33_carry__5_i_48__4/O
                         net (fo=10, routed)          0.449     4.608    cpu_5/dp/rf/sum_33_carry__5_i_48__4_n_0
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.124     4.732 r  cpu_5/dp/rf/mul_i_280__4/O
                         net (fo=4, routed)           0.623     5.355    cpu_5/dp/rf/mul_i_280__4_n_0
    SLICE_X2Y71          LUT3 (Prop_lut3_I2_O)        0.124     5.479 r  cpu_5/dp/rf/mul_i_270__4/O
                         net (fo=1, routed)           0.340     5.819    cpu_5/dp/rf/mul_i_270__4_n_0
    SLICE_X3Y71          LUT3 (Prop_lut3_I2_O)        0.124     5.943 r  cpu_5/dp/rf/mul_i_163__4/O
                         net (fo=4, routed)           0.604     6.547    cpu_5/dp/rf/mul_i_163__4_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.124     6.671 r  cpu_5/dp/rf/mul_i_156__4/O
                         net (fo=1, routed)           0.171     6.841    cpu_5/dp/rf/mul_i_156__4_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.124     6.965 r  cpu_5/dp/rf/mul_i_67__4/O
                         net (fo=1, routed)           0.680     7.646    cpu_5/dp/rf/mul_i_67__4_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I2_O)        0.124     7.770 r  cpu_5/dp/rf/mul_i_24__4/O
                         net (fo=21, routed)          1.042     8.811    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X10Y75         LUT4 (Prop_lut4_I0_O)        0.124     8.935 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.935    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig152_out
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.468    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.791 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.617    10.408    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[4]_4[5]
    SLICE_X11Y73         LUT2 (Prop_lut2_I0_O)        0.306    10.714 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry_i_1/O
                         net (fo=1, routed)           0.000    10.714    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry_i_1_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.115 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry/CO[3]
                         net (fo=1, routed)           0.000    11.115    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.449 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0/O[1]
                         net (fo=2, routed)           0.755    12.203    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[5]
    SLICE_X15Y76         LUT2 (Prop_lut2_I0_O)        0.303    12.506 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_i_1/O
                         net (fo=1, routed)           0.000    12.506    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_i_1_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry/CO[3]
                         net (fo=1, routed)           0.000    12.907    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.241 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0/O[1]
                         net (fo=1, routed)           0.772    14.013    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[5]
    SLICE_X28Y73         LUT2 (Prop_lut2_I1_O)        0.303    14.316 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.316    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1_i_3_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.896 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[2]
                         net (fo=1, routed)           0.411    15.308    cpu_5/dp/alu_u/MUL_Result[18]
    SLICE_X31Y72         LUT4 (Prop_lut4_I0_O)        0.302    15.610 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_18_23_i_15__4/O
                         net (fo=1, routed)           0.151    15.761    cpu_5/dp/rf/q_reg[18]
    SLICE_X31Y72         LUT6 (Prop_lut6_I1_O)        0.124    15.885 f  cpu_5/dp/rf/rf_reg_r1_0_15_18_23_i_8__4/O
                         net (fo=3, routed)           0.821    16.707    cpu_5/dp/rf/rf_reg_r1_0_15_18_23_i_8__4_n_0
    SLICE_X30Y76         LUT4 (Prop_lut4_I3_O)        0.124    16.831 r  cpu_5/dp/rf/q[0]_i_8__4/O
                         net (fo=1, routed)           0.795    17.626    cpu_5/dp/rf/q[0]_i_8__4_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I3_O)        0.124    17.750 r  cpu_5/dp/rf/q[0]_i_4__4_comp_1/O
                         net (fo=1, routed)           0.412    18.162    cpu_5/c/cl/flagreg1/q_reg[0]_8
    SLICE_X31Y75         LUT6 (Prop_lut6_I4_O)        0.124    18.286 r  cpu_5/c/cl/flagreg1/q[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.286    cpu_5/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X31Y75         FDCE                                         r  cpu_5/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.418    17.897    cpu_5/c/cl/flagreg1/clk_out1
    SLICE_X31Y75         FDCE                                         r  cpu_5/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.562    18.459    
                         clock uncertainty           -0.173    18.286    
    SLICE_X31Y75         FDCE (Setup_fdce_C_D)        0.032    18.318    cpu_5/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.318    
                         arrival time                         -18.286    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 cpu_7/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_7/dp/rf/rf_reg_r1_0_15_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.720ns  (logic 6.454ns (34.476%)  route 12.266ns (65.524%))
  Logic Levels:           23  (CARRY4=8 LUT2=4 LUT3=4 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 17.925 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.564    -0.948    cpu_7/dp/pcreg/clk_out1
    SLICE_X43Y40         FDCE                                         r  cpu_7/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  cpu_7/dp/pcreg/q_reg[4]/Q
                         net (fo=27, routed)          1.029     0.538    ROM_8/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.662 r  ROM_8/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=91, routed)          1.027     1.689    cpu_7/dp/rf/spo[26]
    SLICE_X45Y39         LUT4 (Prop_lut4_I2_O)        0.124     1.813 r  cpu_7/dp/rf/rf_reg_r1_0_15_0_5_i_10__6/O
                         net (fo=37, routed)          1.320     3.133    cpu_7/dp/rf/rf_reg_r1_0_15_12_17/ADDRA1
    SLICE_X38Y41         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.279 r  cpu_7/dp/rf/rf_reg_r1_0_15_12_17/RAMA/O
                         net (fo=2, routed)           0.774     4.054    cpu_7/dp/rf/rd20[12]
    SLICE_X37Y37         LUT3 (Prop_lut3_I2_O)        0.328     4.382 r  cpu_7/dp/rf/mul_i_143__6/O
                         net (fo=43, routed)          0.581     4.963    cpu_7/dp/rf/WriteData_7[12]
    SLICE_X36Y39         LUT3 (Prop_lut3_I2_O)        0.124     5.087 r  cpu_7/dp/rf/mul_i_297__6/O
                         net (fo=3, routed)           0.581     5.668    cpu_7/dp/rf/mul_i_297__6_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.792 r  cpu_7/dp/rf/mul_i_286__6/O
                         net (fo=2, routed)           1.148     6.939    cpu_7/dp/rf/mul_i_286__6_n_0
    SLICE_X30Y36         LUT3 (Prop_lut3_I2_O)        0.152     7.091 r  cpu_7/dp/rf/mul_i_172__6/O
                         net (fo=1, routed)           0.436     7.528    cpu_7/dp/rf/shift_u/data1[8]
    SLICE_X32Y37         LUT6 (Prop_lut6_I3_O)        0.348     7.876 r  cpu_7/dp/rf/mul_i_75__6/O
                         net (fo=1, routed)           0.465     8.341    cpu_7/dp/rf/mul_i_75__6_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.465 r  cpu_7/dp/rf/mul_i_24__6/O
                         net (fo=21, routed)          1.005     9.470    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X32Y40         LUT4 (Prop_lut4_I0_O)        0.124     9.594 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.594    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig164_out
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.144 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.144    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_7
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.366 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=2, routed)           0.750    11.117    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[4]_4[8]
    SLICE_X30Y38         LUT2 (Prop_lut2_I0_O)        0.299    11.416 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.416    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_2_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.796 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.796    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.015 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__1/O[0]
                         net (fo=2, routed)           0.705    12.720    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[8]
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.295    13.015 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.015    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_i_2_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.395 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.395    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.718 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/O[1]
                         net (fo=1, routed)           0.552    14.270    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[9]
    SLICE_X31Y46         LUT2 (Prop_lut2_I1_O)        0.306    14.576 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.576    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_3_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.126 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.126    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.460 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/O[1]
                         net (fo=1, routed)           0.724    16.184    cpu_7/dp/rf/P[25]_alias
    SLICE_X34Y48         LUT5 (Prop_lut5_I4_O)        0.303    16.487 r  cpu_7/dp/rf/rf_reg_r1_0_15_24_29_i_7__6_comp/O
                         net (fo=3, routed)           0.438    16.925    cpu_7/dp/rf/rf_reg_r1_0_15_24_29_i_7__6_n_0
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.119    17.044 r  cpu_7/dp/rf/rf_reg_r1_0_15_24_29_i_1__6/O
                         net (fo=2, routed)           0.729    17.773    cpu_7/dp/rf/rf_reg_r1_0_15_24_29/DIA1
    SLICE_X38Y44         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r1_0_15_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.445    17.925    cpu_7/dp/rf/rf_reg_r1_0_15_24_29/WCLK
    SLICE_X38Y44         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r1_0_15_24_29/RAMA_D1/CLK
                         clock pessimism              0.564    18.488    
                         clock uncertainty           -0.173    18.316    
    SLICE_X38Y44         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.489    17.827    cpu_7/dp/rf/rf_reg_r1_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.827    
                         arrival time                         -17.773    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 cpu_0/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_0/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.208ns  (logic 6.997ns (36.427%)  route 12.211ns (63.573%))
  Logic Levels:           27  (CARRY4=9 LUT2=3 LUT3=3 LUT4=4 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 17.982 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.570    -0.942    cpu_0/dp/pcreg/clk_out1
    SLICE_X9Y49          FDCE                                         r  cpu_0/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  cpu_0/dp/pcreg/q_reg[2]/Q
                         net (fo=20, routed)          1.094     0.609    ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X9Y48          LUT6 (Prop_lut6_I0_O)        0.124     0.733 r  ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=5, routed)           0.830     1.563    cpu_0/dp/rf/spo[1]
    SLICE_X9Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.687 r  cpu_0/dp/rf/rf_reg_r1_0_15_0_5_i_10/O
                         net (fo=37, routed)          1.290     2.977    cpu_0/dp/rf/rf_reg_r1_0_15_12_17/ADDRA1
    SLICE_X6Y51          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.123 r  cpu_0/dp/rf/rf_reg_r1_0_15_12_17/RAMA/O
                         net (fo=2, routed)           0.857     3.980    cpu_0/dp/rf/rd20[12]
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.328     4.308 r  cpu_0/dp/rf/mul_i_130/O
                         net (fo=40, routed)          0.780     5.088    cpu_0/dp/rf/rf_reg_r1_0_15_12_17_0
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.124     5.212 r  cpu_0/dp/rf/mul_i_244/O
                         net (fo=2, routed)           0.477     5.689    cpu_0/dp/rf/mul_i_244_n_0
    SLICE_X2Y50          LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  cpu_0/dp/rf/mul_i_252/O
                         net (fo=4, routed)           0.773     6.585    cpu_0/dp/rf/mul_i_252_n_0
    SLICE_X2Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.709 r  cpu_0/dp/rf/mul_i_146/O
                         net (fo=1, routed)           0.454     7.163    cpu_0/dp/rf/mul_i_146_n_0
    SLICE_X3Y49          LUT5 (Prop_lut5_I2_O)        0.124     7.287 r  cpu_0/dp/rf/mul_i_61/O
                         net (fo=1, routed)           0.595     7.882    cpu_0/dp/rf/mul_i_61_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.006 r  cpu_0/dp/rf/mul_i_22/O
                         net (fo=21, routed)          0.997     9.003    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[10]
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.124     9.127 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.127    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig101_out
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.677 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.677    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.899 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.587    10.486    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[4]
    SLICE_X5Y57          LUT2 (Prop_lut2_I1_O)        0.299    10.785 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.785    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_4_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.317 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.651 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__1/O[1]
                         net (fo=2, routed)           0.513    12.163    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[9]
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.303    12.466 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.466    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.867 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.867    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.981    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.315 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/O[1]
                         net (fo=3, routed)           0.573    13.888    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[13]
    SLICE_X7Y60          LUT2 (Prop_lut2_I1_O)        0.303    14.191 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4/O
                         net (fo=1, routed)           0.000    14.191    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.741 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.741    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.075 f  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[1]
                         net (fo=1, routed)           0.438    15.513    cpu_0/dp/alu_u/MUL_Result[29]
    SLICE_X7Y62          LUT4 (Prop_lut4_I0_O)        0.303    15.816 f  cpu_0/dp/alu_u/rf_reg_r1_0_15_24_29_i_21/O
                         net (fo=2, routed)           0.447    16.263    cpu_0/dp/rf/q_reg[29]
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.124    16.387 f  cpu_0/dp/rf/q[0]_i_29/O
                         net (fo=1, routed)           0.490    16.877    cpu_0/dp/rf/q[0]_i_29_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.124    17.001 r  cpu_0/dp/rf/q[0]_i_14/O
                         net (fo=1, routed)           0.574    17.575    cpu_0/dp/rf/q[0]_i_14_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I5_O)        0.124    17.699 r  cpu_0/dp/rf/q[0]_i_3/O
                         net (fo=1, routed)           0.444    18.143    cpu_0/c/cl/flagreg1/q_reg[0]_7
    SLICE_X4Y62          LUT6 (Prop_lut6_I1_O)        0.124    18.267 r  cpu_0/c/cl/flagreg1/q[0]_i_1/O
                         net (fo=1, routed)           0.000    18.267    cpu_0/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X4Y62          FDCE                                         r  cpu_0/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.503    17.982    cpu_0/c/cl/flagreg1/clk_out1
    SLICE_X4Y62          FDCE                                         r  cpu_0/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.484    18.466    
                         clock uncertainty           -0.173    18.293    
    SLICE_X4Y62          FDCE (Setup_fdce_C_D)        0.029    18.322    cpu_0/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.322    
                         arrival time                         -18.267    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 cpu_3/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.943ns  (logic 8.451ns (44.612%)  route 10.492ns (55.388%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 17.905 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.548    -0.964    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y68         FDCE                                         r  cpu_3/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDCE (Prop_fdce_C_Q)         0.518    -0.446 r  cpu_3/dp/pcreg/q_reg[3]/Q
                         net (fo=25, routed)          0.721     0.275    cpu_3/dp/pcreg/Q[1]
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.800 r  cpu_3/dp/pcreg/q_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.800    cpu_3/dp/pcreg/q_reg[3]_i_2__2_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.914 r  cpu_3/dp/pcreg/q_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.914    cpu_3/dp/pcreg/q_reg[7]_i_2__2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.153 r  cpu_3/dp/pcreg/q_reg[11]_i_2__2/O[2]
                         net (fo=3, routed)           0.761     1.914    cpu_3/dp/alu_u/sum_33_carry__2_i_4__2[10]
    SLICE_X57Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     2.490 r  cpu_3/dp/alu_u/mul_i_35__2/CO[3]
                         net (fo=1, routed)           0.000     2.490    cpu_3/dp/alu_u/mul_i_35__2_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.604 r  cpu_3/dp/alu_u/mul_i_33__2/CO[3]
                         net (fo=1, routed)           0.000     2.604    cpu_3/dp/alu_u/mul_i_33__2_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.718 r  cpu_3/dp/alu_u/sum_33_carry__3_i_9__2/CO[3]
                         net (fo=1, routed)           0.009     2.727    cpu_3/dp/alu_u/sum_33_carry__3_i_9__2_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.061 r  cpu_3/dp/alu_u/sum_33_carry__4_i_9__2/O[1]
                         net (fo=6, routed)           0.711     3.772    cpu_3/dp/rf/PCPlus8[21]
    SLICE_X58Y73         LUT3 (Prop_lut3_I0_O)        0.303     4.075 r  cpu_3/dp/rf/mul_i_223__2/O
                         net (fo=9, routed)           0.737     4.812    cpu_3/dp/rf/mul_i_223__2_n_0
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.124     4.936 r  cpu_3/dp/rf/mul_i_357__2/O
                         net (fo=3, routed)           1.042     5.979    cpu_3/dp/rf/mul_i_357__2_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.103 r  cpu_3/dp/rf/mul_i_296__2/O
                         net (fo=2, routed)           0.782     6.885    cpu_3/dp/rf/mul_i_296__2_n_0
    SLICE_X53Y69         LUT3 (Prop_lut3_I0_O)        0.124     7.009 r  cpu_3/dp/rf/mul_i_194__2/O
                         net (fo=1, routed)           0.263     7.272    cpu_3/dp/rf/shift_u/data1[2]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.396 r  cpu_3/dp/rf/mul_i_92__2/O
                         net (fo=1, routed)           0.655     8.051    cpu_3/dp/rf/mul_i_92__2_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.175 r  cpu_3/dp/rf/mul_i_30__2/O
                         net (fo=21, routed)          0.890     9.065    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X49Y69         LUT4 (Prop_lut4_I0_O)        0.124     9.189 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.189    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.739 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.739    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.853 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.853    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_7
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.967    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_11
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.280 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=4, routed)           0.775    11.055    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[15]
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.306    11.361 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    11.361    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2_i_2_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.762 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.762    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.096 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.653    12.749    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[17]
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.303    13.052 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    13.052    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.453 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.009    13.462    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.684 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[0]
                         net (fo=2, routed)           0.618    14.302    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[16]
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.299    14.601 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_4/O
                         net (fo=1, routed)           0.000    14.601    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_4_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.133 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.133    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.247 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.247    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.560 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.306    15.866    cpu_3/dp/alu_u/MUL_Result[31]
    SLICE_X44Y79         LUT4 (Prop_lut4_I0_O)        0.306    16.172 r  cpu_3/dp/alu_u/rf_reg_r1_0_15_30_31_i_5__2/O
                         net (fo=2, routed)           0.312    16.484    cpu_3/dp/alu_u/rf_reg_r1_0_15_0_5_i_81__1
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    16.608 r  cpu_3/dp/alu_u/rf_reg_r1_0_15_30_31_i_3__2/O
                         net (fo=2, routed)           0.521    17.130    cpu_3/dp/alu_u/ALUFlags[0]
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.124    17.254 r  cpu_3/dp/alu_u/rf_reg_r1_0_15_30_31_i_1__2/O
                         net (fo=2, routed)           0.726    17.979    cpu_3/dp/rf/rf_reg_r1_0_15_30_31/DIA1
    SLICE_X56Y75         RAMD32                                       r  cpu_3/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.426    17.905    cpu_3/dp/rf/rf_reg_r1_0_15_30_31/WCLK
    SLICE_X56Y75         RAMD32                                       r  cpu_3/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/CLK
                         clock pessimism              0.562    18.467    
                         clock uncertainty           -0.173    18.294    
    SLICE_X56Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.036    cpu_3/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.036    
                         arrival time                         -17.979    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 cpu_1/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_1/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.232ns  (logic 6.559ns (34.105%)  route 12.673ns (65.895%))
  Logic Levels:           26  (CARRY4=8 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 17.919 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.551    -0.961    cpu_1/dp/pcreg/clk_out1
    SLICE_X38Y90         FDCE                                         r  cpu_1/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu_1/dp/pcreg/q_reg[4]/Q
                         net (fo=26, routed)          1.060     0.617    ROM_2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X41Y88         LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  ROM_2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=10, routed)          0.768     1.509    cpu_1/dp/rf/spo[20]
    SLICE_X36Y87         LUT4 (Prop_lut4_I1_O)        0.124     1.633 r  cpu_1/dp/rf/rf_reg_r1_0_15_0_5_i_10__0/O
                         net (fo=37, routed)          1.303     2.936    cpu_1/dp/rf/rf_reg_r1_0_15_18_23/ADDRA1
    SLICE_X42Y90         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.060 r  cpu_1/dp/rf/rf_reg_r1_0_15_18_23/RAMA_D1/O
                         net (fo=3, routed)           0.740     3.800    cpu_1/dp/rf/rd20[19]
    SLICE_X37Y90         LUT3 (Prop_lut3_I2_O)        0.124     3.924 r  cpu_1/dp/rf/mul_i_225__0/O
                         net (fo=9, routed)           0.858     4.782    cpu_1/dp/rf/mul_i_225__0_n_0
    SLICE_X34Y86         LUT3 (Prop_lut3_I1_O)        0.124     4.906 r  cpu_1/dp/rf/mul_i_297__0/O
                         net (fo=2, routed)           0.507     5.413    cpu_1/dp/rf/mul_i_297__0_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.537 r  cpu_1/dp/rf/mul_i_196__0/O
                         net (fo=3, routed)           0.785     6.322    cpu_1/dp/rf/mul_i_196__0_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.446 r  cpu_1/dp/rf/mul_i_199__0/O
                         net (fo=1, routed)           0.440     6.886    cpu_1/dp/rf/mul_i_199__0_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I3_O)        0.124     7.010 r  cpu_1/dp/rf/mul_i_96__0/O
                         net (fo=1, routed)           0.569     7.579    cpu_1/dp/rf/mul_i_96__0_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  cpu_1/dp/rf/mul_i_31__0/O
                         net (fo=35, routed)          0.716     8.418    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X41Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.542 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     8.542    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig356_out
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.092 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.092    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.314 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=2, routed)           0.751    10.065    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[4]
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.299    10.364 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    10.364    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.744 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.744    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.067 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.416    11.483    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X43Y85         LUT2 (Prop_lut2_I0_O)        0.306    11.789 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.789    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.190 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.190    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.524 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[1]
                         net (fo=2, routed)           0.697    13.221    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X48Y87         LUT2 (Prop_lut2_I0_O)        0.303    13.524 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3/O
                         net (fo=1, routed)           0.000    13.524    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.074 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/CO[3]
                         net (fo=1, routed)           0.000    14.074    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.408 f  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/O[1]
                         net (fo=1, routed)           0.792    15.200    cpu_1/dp/alu_u/MUL_Result[13]
    SLICE_X45Y85         LUT4 (Prop_lut4_I0_O)        0.303    15.503 f  cpu_1/dp/alu_u/rf_reg_r1_0_15_12_17_i_25/O
                         net (fo=1, routed)           0.351    15.853    cpu_1/dp/alu_u/rf_reg_r1_0_15_12_17_i_25_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I1_O)        0.124    15.977 f  cpu_1/dp/alu_u/rf_reg_r1_0_15_12_17_i_9__0/O
                         net (fo=2, routed)           0.837    16.814    cpu_1/dp/rf/q_reg[0]_3
    SLICE_X48Y83         LUT5 (Prop_lut5_I4_O)        0.124    16.938 r  cpu_1/dp/rf/q[0]_i_5__0/O
                         net (fo=1, routed)           0.797    17.735    cpu_1/dp/rf/rf_reg_r1_0_15_12_17_i_9__0
    SLICE_X50Y89         LUT6 (Prop_lut6_I1_O)        0.124    17.859 r  cpu_1/dp/rf/q[0]_i_4__0_comp/O
                         net (fo=1, routed)           0.288    18.147    cpu_1/c/cl/flagreg1/q_reg[0]_8
    SLICE_X53Y89         LUT6 (Prop_lut6_I4_O)        0.124    18.271 r  cpu_1/c/cl/flagreg1/q[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.271    cpu_1/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X53Y89         FDCE                                         r  cpu_1/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.440    17.919    cpu_1/c/cl/flagreg1/clk_out1
    SLICE_X53Y89         FDCE                                         r  cpu_1/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.562    18.481    
                         clock uncertainty           -0.173    18.308    
    SLICE_X53Y89         FDCE (Setup_fdce_C_D)        0.032    18.340    cpu_1/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.340    
                         arrival time                         -18.271    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 cpu_7/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_7/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 6.835ns (35.619%)  route 12.354ns (64.381%))
  Logic Levels:           25  (CARRY4=8 LUT2=3 LUT3=4 LUT4=3 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 17.925 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.564    -0.948    cpu_7/dp/pcreg/clk_out1
    SLICE_X43Y40         FDCE                                         r  cpu_7/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  cpu_7/dp/pcreg/q_reg[4]/Q
                         net (fo=27, routed)          1.029     0.538    ROM_8/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.662 r  ROM_8/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=91, routed)          1.027     1.689    cpu_7/dp/rf/spo[26]
    SLICE_X45Y39         LUT4 (Prop_lut4_I2_O)        0.124     1.813 r  cpu_7/dp/rf/rf_reg_r1_0_15_0_5_i_10__6/O
                         net (fo=37, routed)          1.320     3.133    cpu_7/dp/rf/rf_reg_r1_0_15_12_17/ADDRA1
    SLICE_X38Y41         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.279 r  cpu_7/dp/rf/rf_reg_r1_0_15_12_17/RAMA/O
                         net (fo=2, routed)           0.774     4.054    cpu_7/dp/rf/rd20[12]
    SLICE_X37Y37         LUT3 (Prop_lut3_I2_O)        0.328     4.382 r  cpu_7/dp/rf/mul_i_143__6/O
                         net (fo=43, routed)          0.581     4.963    cpu_7/dp/rf/WriteData_7[12]
    SLICE_X36Y39         LUT3 (Prop_lut3_I2_O)        0.124     5.087 r  cpu_7/dp/rf/mul_i_297__6/O
                         net (fo=3, routed)           0.581     5.668    cpu_7/dp/rf/mul_i_297__6_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.792 r  cpu_7/dp/rf/mul_i_286__6/O
                         net (fo=2, routed)           1.148     6.939    cpu_7/dp/rf/mul_i_286__6_n_0
    SLICE_X30Y36         LUT3 (Prop_lut3_I2_O)        0.152     7.091 r  cpu_7/dp/rf/mul_i_172__6/O
                         net (fo=1, routed)           0.436     7.528    cpu_7/dp/rf/shift_u/data1[8]
    SLICE_X32Y37         LUT6 (Prop_lut6_I3_O)        0.348     7.876 r  cpu_7/dp/rf/mul_i_75__6/O
                         net (fo=1, routed)           0.465     8.341    cpu_7/dp/rf/mul_i_75__6_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.465 r  cpu_7/dp/rf/mul_i_24__6/O
                         net (fo=21, routed)          1.005     9.470    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X32Y40         LUT4 (Prop_lut4_I0_O)        0.124     9.594 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.594    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig164_out
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.144 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.144    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_7
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.366 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=2, routed)           0.750    11.117    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[4]_4[8]
    SLICE_X30Y38         LUT2 (Prop_lut2_I0_O)        0.299    11.416 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.416    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_2_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.796 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.796    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.111 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__1/O[3]
                         net (fo=2, routed)           0.694    12.804    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[11]
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.307    13.111 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.111    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_3_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.644 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.644    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.863 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/O[0]
                         net (fo=3, routed)           0.740    14.604    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[12]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.295    14.899 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4/O
                         net (fo=1, routed)           0.000    14.899    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.449 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.449    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.762 f  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.438    16.200    cpu_7/dp/alu_u/MUL_Result[31]
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.306    16.506 f  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_6__6/O
                         net (fo=2, routed)           0.304    16.810    cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_6__6_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.934 f  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_3__6/O
                         net (fo=2, routed)           0.752    17.686    cpu_7/dp/rf/ALUFlags[0]
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.124    17.810 r  cpu_7/dp/rf/q[0]_i_4__6_comp/O
                         net (fo=1, routed)           0.307    18.118    cpu_7/c/cl/flagreg1/q_reg[0]_7
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124    18.242 r  cpu_7/c/cl/flagreg1/q[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.242    cpu_7/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X34Y47         FDCE                                         r  cpu_7/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.445    17.925    cpu_7/c/cl/flagreg1/clk_out1
    SLICE_X34Y47         FDCE                                         r  cpu_7/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.492    18.416    
                         clock uncertainty           -0.173    18.244    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.077    18.321    cpu_7/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                         -18.242    
  -------------------------------------------------------------------
                         slack                                  0.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.558    -0.623    <hidden>
    SLICE_X55Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  <hidden>
                         net (fo=1, routed)           0.139    -0.343    <hidden>
    SLICE_X54Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.827    -0.863    <hidden>
    SLICE_X54Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.610    
    SLICE_X54Y30         FDRE (Hold_fdre_C_D)         0.086    -0.524    <hidden>
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.565%)  route 0.155ns (45.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.565    -0.616    <hidden>
    SLICE_X48Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  <hidden>
                         net (fo=1, routed)           0.155    -0.320    <hidden>
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.045    -0.275 r  <hidden>
                         net (fo=1, routed)           0.000    -0.275    <hidden>
    SLICE_X50Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.836    -0.854    <hidden>
    SLICE_X50Y9          FDRE                                         r  <hidden>
                         clock pessimism              0.274    -0.579    
    SLICE_X50Y9          FDRE (Hold_fdre_C_D)         0.121    -0.458    <hidden>
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.568    -0.613    <hidden>
    SLICE_X56Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  <hidden>
                         net (fo=1, routed)           0.082    -0.367    <hidden>
    SLICE_X57Y3          LUT6 (Prop_lut6_I4_O)        0.045    -0.322 r  <hidden>
                         net (fo=1, routed)           0.000    -0.322    <hidden>
    SLICE_X57Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.837    -0.853    <hidden>
    SLICE_X57Y3          FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.600    
    SLICE_X57Y3          FDRE (Hold_fdre_C_D)         0.091    -0.509    <hidden>
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.553    -0.628    <hidden>
    SLICE_X54Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  <hidden>
                         net (fo=1, routed)           0.082    -0.382    <hidden>
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.045    -0.337 r  <hidden>
                         net (fo=1, routed)           0.000    -0.337    <hidden>
    SLICE_X55Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.821    -0.869    <hidden>
    SLICE_X55Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.615    
    SLICE_X55Y25         FDRE (Hold_fdre_C_D)         0.091    -0.524    <hidden>
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.587    -0.594    <hidden>
    SLICE_X59Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  <hidden>
                         net (fo=2, routed)           0.110    -0.343    <hidden>
    SLICE_X58Y18         LUT4 (Prop_lut4_I2_O)        0.045    -0.298 r  <hidden>
                         net (fo=1, routed)           0.000    -0.298    <hidden>
    SLICE_X58Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.855    -0.835    <hidden>
    SLICE_X58Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.581    
    SLICE_X58Y18         FDRE (Hold_fdre_C_D)         0.092    -0.489    <hidden>
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.553    -0.628    <hidden>
    SLICE_X39Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  <hidden>
                         net (fo=1, routed)           0.139    -0.348    <hidden>
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  <hidden>
                         net (fo=1, routed)           0.000    -0.303    <hidden>
    SLICE_X38Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.820    -0.870    <hidden>
    SLICE_X38Y28         FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.615    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.121    -0.494    <hidden>
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.553    -0.628    <hidden>
    SLICE_X55Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  <hidden>
                         net (fo=1, routed)           0.140    -0.347    <hidden>
    SLICE_X54Y24         LUT4 (Prop_lut4_I1_O)        0.045    -0.302 r  <hidden>
                         net (fo=1, routed)           0.000    -0.302    <hidden>
    SLICE_X54Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.821    -0.869    <hidden>
    SLICE_X54Y24         FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.615    
    SLICE_X54Y24         FDRE (Hold_fdre_C_D)         0.120    -0.495    <hidden>
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.554    -0.627    <hidden>
    SLICE_X55Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  <hidden>
                         net (fo=1, routed)           0.140    -0.346    <hidden>
    SLICE_X54Y23         LUT4 (Prop_lut4_I2_O)        0.045    -0.301 r  <hidden>
                         net (fo=1, routed)           0.000    -0.301    <hidden>
    SLICE_X54Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.822    -0.868    <hidden>
    SLICE_X54Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y23         FDRE (Hold_fdre_C_D)         0.120    -0.494    <hidden>
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.774%)  route 0.110ns (40.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.562    -0.619    <hidden>
    SLICE_X50Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  <hidden>
                         net (fo=2, routed)           0.110    -0.345    <hidden>
    SLICE_X52Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.833    -0.857    <hidden>
    SLICE_X52Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.603    
    SLICE_X52Y37         FDRE (Hold_fdre_C_D)         0.063    -0.540    <hidden>
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.012%)  route 0.146ns (43.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.586    -0.595    <hidden>
    SLICE_X59Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  <hidden>
                         net (fo=2, routed)           0.146    -0.308    <hidden>
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.045    -0.263 r  <hidden>
                         net (fo=1, routed)           0.000    -0.263    <hidden>
    SLICE_X60Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.854    -0.836    <hidden>
    SLICE_X60Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.581    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.121    -0.460    <hidden>
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 9.737 }
Period(ns):         19.475
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         19.475      16.531     RAMB18_X1Y12     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         19.475      16.531     RAMB18_X1Y12     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         19.475      16.531     RAMB36_X1Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         19.475      16.531     RAMB36_X1Y7      <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         19.475      17.320     BUFGCTRL_X0Y0    u_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         19.475      18.226     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         19.475      18.475     SLICE_X36Y104    cpu_2/dp/pcreg/q_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.475      18.475     SLICE_X36Y104    cpu_2/dp/pcreg/q_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.475      18.475     SLICE_X35Y104    cpu_2/dp/pcreg/q_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.475      18.475     SLICE_X36Y105    cpu_2/dp/pcreg/q_reg[19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.475      193.885    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X56Y72     cpu_3/dp/rf/rf_reg_r1_0_15_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X56Y72     cpu_3/dp/rf/rf_reg_r1_0_15_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X56Y72     cpu_3/dp/rf/rf_reg_r1_0_15_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X56Y72     cpu_3/dp/rf/rf_reg_r1_0_15_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X56Y72     cpu_3/dp/rf/rf_reg_r1_0_15_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X56Y72     cpu_3/dp/rf/rf_reg_r1_0_15_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         9.737       8.487      SLICE_X56Y72     cpu_3/dp/rf/rf_reg_r1_0_15_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         9.737       8.487      SLICE_X56Y72     cpu_3/dp/rf/rf_reg_r1_0_15_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X10Y80     cpu_6/dp/rf/rf_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X10Y80     cpu_6/dp/rf/rf_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X38Y40     cpu_7/dp/rf/rf_reg_r1_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X38Y40     cpu_7/dp/rf/rf_reg_r1_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X38Y40     cpu_7/dp/rf/rf_reg_r1_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X38Y40     cpu_7/dp/rf/rf_reg_r1_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X38Y40     cpu_7/dp/rf/rf_reg_r1_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X38Y40     cpu_7/dp/rf/rf_reg_r1_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         9.737       8.487      SLICE_X38Y40     cpu_7/dp/rf/rf_reg_r1_0_15_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         9.737       8.487      SLICE_X38Y40     cpu_7/dp/rf/rf_reg_r1_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X56Y95     cpu_4/dp/rf/rf_reg_r1_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X56Y95     cpu_4/dp/rf/rf_reg_r1_0_15_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y2    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.268ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 1.642ns (24.502%)  route 5.060ns (75.498%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.478     3.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.816     5.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X9Y7           LUT4 (Prop_lut4_I3_O)        0.295     5.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           1.291     7.271    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X10Y8          LUT6 (Prop_lut6_I4_O)        0.124     7.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.775    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.892 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.775     8.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y10         LUT5 (Prop_lut5_I1_O)        0.124     8.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.178     9.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y12         LUT3 (Prop_lut3_I1_O)        0.124    10.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X13Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.340    36.364    
                         clock uncertainty           -0.035    36.329    
    SLICE_X13Y12         FDRE (Setup_fdre_C_D)        0.031    36.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.360    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                 26.268    

Slack (MET) :             26.459ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 1.642ns (25.230%)  route 4.866ns (74.770%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.478     3.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.816     5.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X9Y7           LUT4 (Prop_lut4_I3_O)        0.295     5.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           1.291     7.271    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X10Y8          LUT6 (Prop_lut6_I4_O)        0.124     7.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.775    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.892 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.775     8.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y10         LUT5 (Prop_lut5_I1_O)        0.124     8.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.984     9.775    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.899    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X15Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.340    36.364    
                         clock uncertainty           -0.035    36.329    
    SLICE_X15Y12         FDRE (Setup_fdre_C_D)        0.029    36.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.358    
                         arrival time                          -9.899    
  -------------------------------------------------------------------
                         slack                                 26.459    

Slack (MET) :             26.459ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 1.642ns (25.222%)  route 4.868ns (74.778%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.478     3.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.816     5.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X9Y7           LUT4 (Prop_lut4_I3_O)        0.295     5.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           1.291     7.271    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X10Y8          LUT6 (Prop_lut6_I4_O)        0.124     7.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.775    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.892 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.775     8.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y10         LUT5 (Prop_lut5_I1_O)        0.124     8.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.986     9.777    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.901    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X15Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.340    36.364    
                         clock uncertainty           -0.035    36.329    
    SLICE_X15Y12         FDRE (Setup_fdre_C_D)        0.031    36.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.360    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                 26.459    

Slack (MET) :             26.478ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 1.642ns (25.302%)  route 4.848ns (74.698%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.478     3.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.816     5.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X9Y7           LUT4 (Prop_lut4_I3_O)        0.295     5.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           1.291     7.271    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X10Y8          LUT6 (Prop_lut6_I4_O)        0.124     7.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.775    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.892 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.775     8.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y10         LUT5 (Prop_lut5_I1_O)        0.124     8.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.966     9.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X13Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.340    36.364    
                         clock uncertainty           -0.035    36.329    
    SLICE_X13Y12         FDRE (Setup_fdre_C_D)        0.029    36.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.358    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                 26.478    

Slack (MET) :             26.479ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 1.642ns (25.294%)  route 4.850ns (74.706%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.478     3.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.816     5.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X9Y7           LUT4 (Prop_lut4_I3_O)        0.295     5.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           1.291     7.271    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X10Y8          LUT6 (Prop_lut6_I4_O)        0.124     7.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.775    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.892 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.775     8.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y10         LUT5 (Prop_lut5_I1_O)        0.124     8.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.968     9.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X13Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.340    36.364    
                         clock uncertainty           -0.035    36.329    
    SLICE_X13Y12         FDRE (Setup_fdre_C_D)        0.032    36.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.361    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 26.479    

Slack (MET) :             26.672ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 1.642ns (26.074%)  route 4.656ns (73.926%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.478     3.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.816     5.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X9Y7           LUT4 (Prop_lut4_I3_O)        0.295     5.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           1.291     7.271    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X10Y8          LUT6 (Prop_lut6_I4_O)        0.124     7.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.775    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.892 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.775     8.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y10         LUT5 (Prop_lut5_I1_O)        0.124     8.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.774     9.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.688    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X13Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.340    36.364    
                         clock uncertainty           -0.035    36.329    
    SLICE_X13Y12         FDRE (Setup_fdre_C_D)        0.031    36.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.360    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                 26.672    

Slack (MET) :             26.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 1.642ns (26.196%)  route 4.626ns (73.804%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.478     3.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.816     5.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X9Y7           LUT4 (Prop_lut4_I3_O)        0.295     5.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           1.291     7.271    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X10Y8          LUT6 (Prop_lut6_I4_O)        0.124     7.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.775    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.892 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.775     8.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y10         LUT5 (Prop_lut5_I1_O)        0.124     8.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.744     9.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X13Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.343    36.368    
                         clock uncertainty           -0.035    36.333    
    SLICE_X13Y11         FDRE (Setup_fdre_C_D)        0.031    36.364    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.364    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                 26.706    

Slack (MET) :             26.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 1.518ns (24.449%)  route 4.691ns (75.551%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.478     3.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.816     5.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X9Y7           LUT4 (Prop_lut4_I3_O)        0.295     5.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           1.291     7.271    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X10Y8          LUT6 (Prop_lut6_I4_O)        0.124     7.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.775    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.892 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.584     9.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X13Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.343    36.368    
                         clock uncertainty           -0.035    36.333    
    SLICE_X13Y11         FDRE (Setup_fdre_C_D)        0.029    36.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.362    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                 26.763    

Slack (MET) :             26.766ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 1.584ns (25.327%)  route 4.670ns (74.673%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.419     3.809 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.872     5.681    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X9Y7           LUT4 (Prop_lut4_I2_O)        0.296     5.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           1.291     7.268    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X10Y8          LUT6 (Prop_lut6_I4_O)        0.124     7.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.772 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.889 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.056     8.945    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.069 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.452     9.521    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X12Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.343    36.368    
                         clock uncertainty           -0.035    36.333    
    SLICE_X12Y11         FDRE (Setup_fdre_C_D)        0.077    36.410    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.410    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                 26.766    

Slack (MET) :             26.978ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.040ns (19.920%)  route 4.181ns (80.080%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 36.023 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     3.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     4.891 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.022     5.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y7          LUT5 (Prop_lut5_I3_O)        0.124     6.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.270     7.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X28Y5          LUT4 (Prop_lut4_I1_O)        0.124     7.431 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.492     7.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I4_O)        0.150     8.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.537     8.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X30Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445    36.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X30Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.326    36.349    
                         clock uncertainty           -0.035    36.314    
    SLICE_X30Y5          FDRE (Setup_fdre_C_R)       -0.726    35.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.588    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                 26.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X53Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDCE (Prop_fdce_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.068     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X52Y3          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X52Y3          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.367     1.290    
    SLICE_X52Y3          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.145%)  route 0.272ns (65.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.272     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X50Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.364     1.294    
    SLICE_X50Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.145%)  route 0.272ns (65.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.272     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X50Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.364     1.294    
    SLICE_X50Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.145%)  route 0.272ns (65.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.272     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X50Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.364     1.294    
    SLICE_X50Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.145%)  route 0.272ns (65.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.272     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X50Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.364     1.294    
    SLICE_X50Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.145%)  route 0.272ns (65.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.272     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X50Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.364     1.294    
    SLICE_X50Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.145%)  route 0.272ns (65.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.272     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X50Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.364     1.294    
    SLICE_X50Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.145%)  route 0.272ns (65.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.272     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X50Y2          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y2          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.364     1.294    
    SLICE_X50Y2          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.145%)  route 0.272ns (65.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.272     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X50Y2          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y2          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.364     1.294    
    SLICE_X50Y2          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.948%)  route 0.287ns (67.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.287     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X52Y3          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X52Y3          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.364     1.293    
    SLICE_X52Y3          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X15Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X15Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X12Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X11Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X11Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X52Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.487ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 cpu_1/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_1/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.984ns  (logic 6.584ns (34.682%)  route 12.400ns (65.317%))
  Logic Levels:           25  (CARRY4=8 LUT2=4 LUT3=3 LUT4=4 LUT5=4 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 17.913 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.551    -0.961    cpu_1/dp/pcreg/clk_out1
    SLICE_X38Y90         FDCE                                         r  cpu_1/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu_1/dp/pcreg/q_reg[4]/Q
                         net (fo=26, routed)          1.060     0.617    ROM_2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X41Y88         LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  ROM_2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=10, routed)          0.768     1.509    cpu_1/dp/rf/spo[20]
    SLICE_X36Y87         LUT4 (Prop_lut4_I1_O)        0.124     1.633 r  cpu_1/dp/rf/rf_reg_r1_0_15_0_5_i_10__0/O
                         net (fo=37, routed)          1.461     3.094    cpu_1/dp/rf/rf_reg_r1_0_15_30_31/ADDRA1
    SLICE_X46Y87         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.218 r  cpu_1/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/O
                         net (fo=9, routed)           1.054     4.273    cpu_1/dp/rf/rd20[31]
    SLICE_X39Y95         LUT4 (Prop_lut4_I0_O)        0.124     4.397 r  cpu_1/dp/rf/mul_i_327__0/O
                         net (fo=9, routed)           0.647     5.044    cpu_1/dp/rf/mul_i_327__0_n_0
    SLICE_X39Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.168 r  cpu_1/dp/rf/mul_i_325__0/O
                         net (fo=2, routed)           0.572     5.739    cpu_1/dp/rf/mul_i_325__0_n_0
    SLICE_X39Y95         LUT3 (Prop_lut3_I0_O)        0.124     5.863 r  cpu_1/dp/rf/mul_i_218__0/O
                         net (fo=2, routed)           0.621     6.484    cpu_1/dp/rf/mul_i_218__0_n_0
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.124     6.608 r  cpu_1/dp/rf/mul_i_243__0/O
                         net (fo=1, routed)           0.403     7.011    cpu_1/dp/rf/shift_u/data1[12]
    SLICE_X45Y95         LUT5 (Prop_lut5_I1_O)        0.124     7.135 r  cpu_1/dp/rf/mul_i_134__0/O
                         net (fo=1, routed)           0.431     7.567    cpu_1/dp/rf/mul_i_134__0_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.691 r  cpu_1/dp/rf/mul_i_55__0/O
                         net (fo=1, routed)           0.263     7.954    cpu_1/dp/rf/mul_i_55__0_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I3_O)        0.124     8.078 r  cpu_1/dp/rf/mul_i_20__0/O
                         net (fo=21, routed)          0.915     8.992    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[12]
    SLICE_X44Y93         LUT4 (Prop_lut4_I0_O)        0.124     9.116 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.116    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.666 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.666    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[6]_3
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.979 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.605    10.585    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[6]_6[7]
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.306    10.891 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.891    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_i_3_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.441 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.441    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.555 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.555    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.889 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__2/O[1]
                         net (fo=4, routed)           0.800    12.689    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[13]
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.303    12.992 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.992    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.393 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.393    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.727 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__3/O[1]
                         net (fo=3, routed)           0.824    14.551    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[17]
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.303    14.854 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4_i_3/O
                         net (fo=1, routed)           0.000    14.854    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4_i_3_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.494 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.302    15.796    cpu_1/dp/alu_u/MUL_Result[31]
    SLICE_X49Y93         LUT4 (Prop_lut4_I0_O)        0.306    16.102 r  cpu_1/dp/alu_u/rf_reg_r1_0_15_30_31_i_5__0/O
                         net (fo=2, routed)           0.428    16.530    cpu_1/dp/alu_u/rf_reg_r1_0_15_0_5_i_81
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124    16.654 r  cpu_1/dp/alu_u/rf_reg_r1_0_15_30_31_i_3__0/O
                         net (fo=2, routed)           0.323    16.977    cpu_1/dp/alu_u/ALUFlags[0]
    SLICE_X48Y94         LUT2 (Prop_lut2_I0_O)        0.124    17.101 r  cpu_1/dp/alu_u/rf_reg_r1_0_15_30_31_i_1__0/O
                         net (fo=2, routed)           0.922    18.023    cpu_1/dp/rf/rf_reg_r1_0_15_30_31/DIA1
    SLICE_X46Y87         RAMD32                                       r  cpu_1/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.434    17.913    cpu_1/dp/rf/rf_reg_r1_0_15_30_31/WCLK
    SLICE_X46Y87         RAMD32                                       r  cpu_1/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/CLK
                         clock pessimism              0.562    18.475    
                         clock uncertainty           -0.171    18.304    
    SLICE_X46Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.046    cpu_1/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.046    
                         arrival time                         -18.023    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 cpu_4/dp/pcreg/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_4/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.327ns  (logic 6.837ns (35.376%)  route 12.490ns (64.624%))
  Logic Levels:           27  (CARRY4=10 LUT2=4 LUT3=1 LUT4=4 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 17.922 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.554    -0.958    cpu_4/dp/pcreg/clk_out1
    SLICE_X54Y85         FDCE                                         r  cpu_4/dp/pcreg/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  cpu_4/dp/pcreg/q_reg[6]/Q
                         net (fo=22, routed)          0.946     0.506    ROM_5/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X57Y84         LUT5 (Prop_lut5_I2_O)        0.124     0.630 r  ROM_5/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.821     1.451    cpu_4/dp/rf/spo[20]
    SLICE_X57Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.575 r  cpu_4/dp/rf/rf_reg_r1_0_15_0_5_i_10__3/O
                         net (fo=37, routed)          1.335     2.910    cpu_4/dp/rf/rf_reg_r1_0_15_0_5/ADDRB1
    SLICE_X52Y86         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.034 r  cpu_4/dp/rf/rf_reg_r1_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.591     3.626    cpu_4/dp/rf/rd20[3]
    SLICE_X53Y86         LUT3 (Prop_lut3_I2_O)        0.124     3.750 r  cpu_4/dp/rf/mul_i_183__3/O
                         net (fo=41, routed)          1.083     4.832    cpu_4/dp/rf/rf_reg_r1_0_15_0_5_3
    SLICE_X60Y87         LUT2 (Prop_lut2_I1_O)        0.150     4.982 r  cpu_4/dp/rf/mul_i_291__3/O
                         net (fo=1, routed)           0.853     5.836    cpu_4/dp/rf/mul_i_291__3_n_0
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.328     6.164 r  cpu_4/dp/rf/mul_i_180__3/O
                         net (fo=1, routed)           0.292     6.456    cpu_4/dp/rf/mul_i_180__3_n_0
    SLICE_X61Y87         LUT5 (Prop_lut5_I2_O)        0.124     6.580 r  cpu_4/dp/rf/mul_i_82__3/O
                         net (fo=1, routed)           0.542     7.122    cpu_4/dp/rf/mul_i_82__3_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.246 r  cpu_4/dp/rf/mul_i_28__3/O
                         net (fo=21, routed)          1.005     8.252    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X62Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.376 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.376    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig257_out
    SLICE_X62Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.774 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.774    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.087 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.733     9.820    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[7]
    SLICE_X60Y93         LUT2 (Prop_lut2_I0_O)        0.306    10.126 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.126    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__0_i_3_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.659 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.659    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__0_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.776 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.776    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.099 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.933    12.032    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X55Y94         LUT2 (Prop_lut2_I0_O)        0.306    12.338 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.338    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.739 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.739    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.961 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[0]
                         net (fo=2, routed)           0.863    13.824    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[16]
    SLICE_X54Y100        LUT2 (Prop_lut2_I0_O)        0.299    14.123 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_4/O
                         net (fo=1, routed)           0.000    14.123    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.636 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.636    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.753 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.753    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.076 f  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[1]
                         net (fo=1, routed)           0.568    15.644    cpu_4/dp/alu_u/MUL_Result[29]
    SLICE_X51Y102        LUT4 (Prop_lut4_I0_O)        0.306    15.950 f  cpu_4/dp/alu_u/rf_reg_r1_0_15_24_29_i_21__3/O
                         net (fo=2, routed)           0.538    16.488    cpu_4/dp/rf/q_reg[29]
    SLICE_X50Y102        LUT6 (Prop_lut6_I0_O)        0.124    16.612 f  cpu_4/dp/rf/q[0]_i_25__3/O
                         net (fo=1, routed)           0.605    17.217    cpu_4/dp/rf/q[0]_i_25__3_n_0
    SLICE_X50Y102        LUT6 (Prop_lut6_I5_O)        0.124    17.341 r  cpu_4/dp/rf/q[0]_i_12__3/O
                         net (fo=1, routed)           0.618    17.959    cpu_4/dp/rf/q[0]_i_12__3_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I5_O)        0.124    18.083 r  cpu_4/dp/rf/q[0]_i_4__3/O
                         net (fo=1, routed)           0.162    18.245    cpu_4/c/cl/flagreg1/q_reg[0]_8
    SLICE_X50Y99         LUT6 (Prop_lut6_I2_O)        0.124    18.369 r  cpu_4/c/cl/flagreg1/q[0]_i_1/O
                         net (fo=1, routed)           0.000    18.369    cpu_4/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X50Y99         FDCE                                         r  cpu_4/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.443    17.922    cpu_4/c/cl/flagreg1/clk_out1
    SLICE_X50Y99         FDCE                                         r  cpu_4/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.562    18.484    
                         clock uncertainty           -0.171    18.313    
    SLICE_X50Y99         FDCE (Setup_fdce_C_D)        0.081    18.394    cpu_4/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.394    
                         arrival time                         -18.369    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 cpu_3/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/rf/rf_reg_r1_0_15_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.996ns  (logic 7.906ns (41.618%)  route 11.090ns (58.382%))
  Logic Levels:           27  (CARRY4=15 LUT2=3 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 17.907 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.548    -0.964    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y68         FDCE                                         r  cpu_3/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDCE (Prop_fdce_C_Q)         0.518    -0.446 r  cpu_3/dp/pcreg/q_reg[3]/Q
                         net (fo=25, routed)          0.721     0.275    cpu_3/dp/pcreg/Q[1]
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.800 r  cpu_3/dp/pcreg/q_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.800    cpu_3/dp/pcreg/q_reg[3]_i_2__2_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.914 r  cpu_3/dp/pcreg/q_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.914    cpu_3/dp/pcreg/q_reg[7]_i_2__2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.153 r  cpu_3/dp/pcreg/q_reg[11]_i_2__2/O[2]
                         net (fo=3, routed)           0.761     1.914    cpu_3/dp/alu_u/sum_33_carry__2_i_4__2[10]
    SLICE_X57Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     2.490 r  cpu_3/dp/alu_u/mul_i_35__2/CO[3]
                         net (fo=1, routed)           0.000     2.490    cpu_3/dp/alu_u/mul_i_35__2_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.604 r  cpu_3/dp/alu_u/mul_i_33__2/CO[3]
                         net (fo=1, routed)           0.000     2.604    cpu_3/dp/alu_u/mul_i_33__2_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.718 r  cpu_3/dp/alu_u/sum_33_carry__3_i_9__2/CO[3]
                         net (fo=1, routed)           0.009     2.727    cpu_3/dp/alu_u/sum_33_carry__3_i_9__2_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.061 r  cpu_3/dp/alu_u/sum_33_carry__4_i_9__2/O[1]
                         net (fo=6, routed)           0.711     3.772    cpu_3/dp/rf/PCPlus8[21]
    SLICE_X58Y73         LUT3 (Prop_lut3_I0_O)        0.303     4.075 r  cpu_3/dp/rf/mul_i_223__2/O
                         net (fo=9, routed)           0.737     4.812    cpu_3/dp/rf/mul_i_223__2_n_0
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.124     4.936 r  cpu_3/dp/rf/mul_i_357__2/O
                         net (fo=3, routed)           1.042     5.979    cpu_3/dp/rf/mul_i_357__2_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.103 r  cpu_3/dp/rf/mul_i_296__2/O
                         net (fo=2, routed)           0.782     6.885    cpu_3/dp/rf/mul_i_296__2_n_0
    SLICE_X53Y69         LUT3 (Prop_lut3_I0_O)        0.124     7.009 r  cpu_3/dp/rf/mul_i_194__2/O
                         net (fo=1, routed)           0.263     7.272    cpu_3/dp/rf/shift_u/data1[2]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.396 r  cpu_3/dp/rf/mul_i_92__2/O
                         net (fo=1, routed)           0.655     8.051    cpu_3/dp/rf/mul_i_92__2_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.175 r  cpu_3/dp/rf/mul_i_30__2/O
                         net (fo=21, routed)          0.890     9.065    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X49Y69         LUT4 (Prop_lut4_I0_O)        0.124     9.189 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.189    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.739 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.739    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.978 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=1, routed)           0.614    10.592    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[6]
    SLICE_X48Y70         LUT2 (Prop_lut2_I1_O)        0.302    10.894 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.894    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_2_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.292    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.626 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.759    12.385    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X45Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.564    12.949 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.949    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.171 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/O[0]
                         net (fo=2, routed)           0.618    13.789    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[8]
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.299    14.088 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.088    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.620 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[3]
                         net (fo=1, routed)           0.009    14.629    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.963 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[1]
                         net (fo=1, routed)           0.497    15.460    cpu_3/dp/alu_u/MUL_Result[17]
    SLICE_X42Y79         LUT4 (Prop_lut4_I0_O)        0.303    15.763 r  cpu_3/dp/alu_u/rf_reg_r1_0_15_12_17_i_41__1/O
                         net (fo=1, routed)           0.295    16.058    cpu_3/dp/rf/q_reg[17]
    SLICE_X47Y79         LUT6 (Prop_lut6_I1_O)        0.124    16.182 r  cpu_3/dp/rf/rf_reg_r1_0_15_12_17_i_19__2/O
                         net (fo=3, routed)           0.975    17.156    cpu_3/dp/rf/rf_reg_r1_0_15_12_17_i_19__2_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I0_O)        0.124    17.280 r  cpu_3/dp/rf/rf_reg_r1_0_15_12_17_i_5__2/O
                         net (fo=2, routed)           0.752    18.032    cpu_3/dp/rf/rf_reg_r1_0_15_12_17/DIC1
    SLICE_X56Y73         RAMD32                                       r  cpu_3/dp/rf/rf_reg_r1_0_15_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.428    17.907    cpu_3/dp/rf/rf_reg_r1_0_15_12_17/WCLK
    SLICE_X56Y73         RAMD32                                       r  cpu_3/dp/rf/rf_reg_r1_0_15_12_17/RAMC_D1/CLK
                         clock pessimism              0.575    18.482    
                         clock uncertainty           -0.171    18.311    
    SLICE_X56Y73         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    18.062    cpu_3/dp/rf/rf_reg_r1_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.062    
                         arrival time                         -18.032    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 cpu_3/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.257ns  (logic 8.038ns (41.741%)  route 11.219ns (58.259%))
  Logic Levels:           29  (CARRY4=15 LUT2=2 LUT3=3 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 17.905 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.548    -0.964    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y68         FDCE                                         r  cpu_3/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDCE (Prop_fdce_C_Q)         0.518    -0.446 r  cpu_3/dp/pcreg/q_reg[3]/Q
                         net (fo=25, routed)          0.721     0.275    cpu_3/dp/pcreg/Q[1]
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.800 r  cpu_3/dp/pcreg/q_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.800    cpu_3/dp/pcreg/q_reg[3]_i_2__2_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.914 r  cpu_3/dp/pcreg/q_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.914    cpu_3/dp/pcreg/q_reg[7]_i_2__2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.153 r  cpu_3/dp/pcreg/q_reg[11]_i_2__2/O[2]
                         net (fo=3, routed)           0.761     1.914    cpu_3/dp/alu_u/sum_33_carry__2_i_4__2[10]
    SLICE_X57Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     2.490 r  cpu_3/dp/alu_u/mul_i_35__2/CO[3]
                         net (fo=1, routed)           0.000     2.490    cpu_3/dp/alu_u/mul_i_35__2_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.604 r  cpu_3/dp/alu_u/mul_i_33__2/CO[3]
                         net (fo=1, routed)           0.000     2.604    cpu_3/dp/alu_u/mul_i_33__2_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.718 r  cpu_3/dp/alu_u/sum_33_carry__3_i_9__2/CO[3]
                         net (fo=1, routed)           0.009     2.727    cpu_3/dp/alu_u/sum_33_carry__3_i_9__2_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.061 r  cpu_3/dp/alu_u/sum_33_carry__4_i_9__2/O[1]
                         net (fo=6, routed)           0.711     3.772    cpu_3/dp/rf/PCPlus8[21]
    SLICE_X58Y73         LUT3 (Prop_lut3_I0_O)        0.303     4.075 r  cpu_3/dp/rf/mul_i_223__2/O
                         net (fo=9, routed)           0.737     4.812    cpu_3/dp/rf/mul_i_223__2_n_0
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.124     4.936 r  cpu_3/dp/rf/mul_i_357__2/O
                         net (fo=3, routed)           1.042     5.979    cpu_3/dp/rf/mul_i_357__2_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.103 r  cpu_3/dp/rf/mul_i_296__2/O
                         net (fo=2, routed)           0.782     6.885    cpu_3/dp/rf/mul_i_296__2_n_0
    SLICE_X53Y69         LUT3 (Prop_lut3_I0_O)        0.124     7.009 r  cpu_3/dp/rf/mul_i_194__2/O
                         net (fo=1, routed)           0.263     7.272    cpu_3/dp/rf/shift_u/data1[2]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.396 r  cpu_3/dp/rf/mul_i_92__2/O
                         net (fo=1, routed)           0.655     8.051    cpu_3/dp/rf/mul_i_92__2_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.175 r  cpu_3/dp/rf/mul_i_30__2/O
                         net (fo=21, routed)          0.890     9.065    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X49Y69         LUT4 (Prop_lut4_I0_O)        0.124     9.189 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.189    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.739 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.739    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.978 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=1, routed)           0.614    10.592    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[6]
    SLICE_X48Y70         LUT2 (Prop_lut2_I1_O)        0.302    10.894 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.894    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_2_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.292    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.626 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.759    12.385    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X45Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.564    12.949 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.949    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.171 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/O[0]
                         net (fo=2, routed)           0.618    13.789    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[8]
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.299    14.088 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.088    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.620 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[3]
                         net (fo=1, routed)           0.009    14.629    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.851 f  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[0]
                         net (fo=1, routed)           0.513    15.364    cpu_3/dp/alu_u/MUL_Result[16]
    SLICE_X43Y76         LUT4 (Prop_lut4_I0_O)        0.299    15.663 f  cpu_3/dp/alu_u/rf_reg_r1_0_15_12_17_i_43__1/O
                         net (fo=1, routed)           0.441    16.104    cpu_3/dp/rf/q_reg[16]_1
    SLICE_X47Y77         LUT6 (Prop_lut6_I1_O)        0.124    16.228 f  cpu_3/dp/rf/rf_reg_r1_0_15_12_17_i_20__2/O
                         net (fo=3, routed)           0.589    16.817    cpu_3/dp/rf/rf_reg_r1_0_15_12_17_i_20__2_n_0
    SLICE_X47Y78         LUT4 (Prop_lut4_I1_O)        0.124    16.941 r  cpu_3/dp/rf/q[0]_i_8__2/O
                         net (fo=1, routed)           0.950    17.891    cpu_3/dp/rf/q[0]_i_8__2_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I1_O)        0.124    18.015 r  cpu_3/dp/rf/q[0]_i_4__2_comp/O
                         net (fo=1, routed)           0.154    18.169    cpu_3/c/cl/flagreg1/q_reg[0]_8
    SLICE_X47Y78         LUT6 (Prop_lut6_I4_O)        0.124    18.293 r  cpu_3/c/cl/flagreg1/q[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.293    cpu_3/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X47Y78         FDCE                                         r  cpu_3/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.426    17.905    cpu_3/c/cl/flagreg1/clk_out1
    SLICE_X47Y78         FDCE                                         r  cpu_3/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.562    18.467    
                         clock uncertainty           -0.171    18.296    
    SLICE_X47Y78         FDCE (Setup_fdce_C_D)        0.029    18.325    cpu_3/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.325    
                         arrival time                         -18.293    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_5/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.246ns  (logic 8.766ns (45.548%)  route 10.480ns (54.452%))
  Logic Levels:           31  (CARRY4=15 LUT2=3 LUT3=4 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 17.897 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.552    -0.960    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y64         FDCE                                         r  cpu_5/dp/pcreg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  cpu_5/dp/pcreg/q_reg[1]/Q
                         net (fo=2, routed)           0.440    -0.063    cpu_5/dp/pcreg/q_reg_n_0_[1]
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.611 r  cpu_5/dp/pcreg/q_reg[3]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     0.611    cpu_5/dp/pcreg/q_reg[3]_i_2__4_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.945 r  cpu_5/dp/pcreg/q_reg[7]_i_2__4/O[1]
                         net (fo=3, routed)           0.537     1.481    cpu_5/dp/alu_u/sum_33_carry__2_i_4__4[5]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     2.317 r  cpu_5/dp/alu_u/mul_i_36__4/CO[3]
                         net (fo=1, routed)           0.000     2.317    cpu_5/dp/alu_u/mul_i_36__4_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.434 r  cpu_5/dp/alu_u/mul_i_35__4/CO[3]
                         net (fo=1, routed)           0.000     2.434    cpu_5/dp/alu_u/mul_i_35__4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.551 r  cpu_5/dp/alu_u/mul_i_33__4/CO[3]
                         net (fo=1, routed)           0.000     2.551    cpu_5/dp/alu_u/mul_i_33__4_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.668 r  cpu_5/dp/alu_u/sum_33_carry__3_i_9__4/CO[3]
                         net (fo=1, routed)           0.000     2.668    cpu_5/dp/alu_u/sum_33_carry__3_i_9__4_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  cpu_5/dp/alu_u/sum_33_carry__4_i_9__4/CO[3]
                         net (fo=1, routed)           0.000     2.785    cpu_5/dp/alu_u/sum_33_carry__4_i_9__4_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.004 r  cpu_5/dp/alu_u/sum_33_carry__5_i_9__4/O[0]
                         net (fo=6, routed)           0.860     3.864    cpu_5/dp/rf/PCPlus8[24]
    SLICE_X2Y71          LUT3 (Prop_lut3_I0_O)        0.295     4.159 r  cpu_5/dp/rf/sum_33_carry__5_i_48__4/O
                         net (fo=10, routed)          0.449     4.608    cpu_5/dp/rf/sum_33_carry__5_i_48__4_n_0
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.124     4.732 r  cpu_5/dp/rf/mul_i_280__4/O
                         net (fo=4, routed)           0.623     5.355    cpu_5/dp/rf/mul_i_280__4_n_0
    SLICE_X2Y71          LUT3 (Prop_lut3_I2_O)        0.124     5.479 r  cpu_5/dp/rf/mul_i_270__4/O
                         net (fo=1, routed)           0.340     5.819    cpu_5/dp/rf/mul_i_270__4_n_0
    SLICE_X3Y71          LUT3 (Prop_lut3_I2_O)        0.124     5.943 r  cpu_5/dp/rf/mul_i_163__4/O
                         net (fo=4, routed)           0.604     6.547    cpu_5/dp/rf/mul_i_163__4_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.124     6.671 r  cpu_5/dp/rf/mul_i_156__4/O
                         net (fo=1, routed)           0.171     6.841    cpu_5/dp/rf/mul_i_156__4_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.124     6.965 r  cpu_5/dp/rf/mul_i_67__4/O
                         net (fo=1, routed)           0.680     7.646    cpu_5/dp/rf/mul_i_67__4_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I2_O)        0.124     7.770 r  cpu_5/dp/rf/mul_i_24__4/O
                         net (fo=21, routed)          1.042     8.811    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X10Y75         LUT4 (Prop_lut4_I0_O)        0.124     8.935 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.935    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig152_out
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.468    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.791 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.617    10.408    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[4]_4[5]
    SLICE_X11Y73         LUT2 (Prop_lut2_I0_O)        0.306    10.714 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry_i_1/O
                         net (fo=1, routed)           0.000    10.714    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry_i_1_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.115 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry/CO[3]
                         net (fo=1, routed)           0.000    11.115    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.449 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0/O[1]
                         net (fo=2, routed)           0.755    12.203    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[5]
    SLICE_X15Y76         LUT2 (Prop_lut2_I0_O)        0.303    12.506 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_i_1/O
                         net (fo=1, routed)           0.000    12.506    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_i_1_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry/CO[3]
                         net (fo=1, routed)           0.000    12.907    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.241 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0/O[1]
                         net (fo=1, routed)           0.772    14.013    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[5]
    SLICE_X28Y73         LUT2 (Prop_lut2_I1_O)        0.303    14.316 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.316    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1_i_3_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.896 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[2]
                         net (fo=1, routed)           0.411    15.308    cpu_5/dp/alu_u/MUL_Result[18]
    SLICE_X31Y72         LUT4 (Prop_lut4_I0_O)        0.302    15.610 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_18_23_i_15__4/O
                         net (fo=1, routed)           0.151    15.761    cpu_5/dp/rf/q_reg[18]
    SLICE_X31Y72         LUT6 (Prop_lut6_I1_O)        0.124    15.885 f  cpu_5/dp/rf/rf_reg_r1_0_15_18_23_i_8__4/O
                         net (fo=3, routed)           0.821    16.707    cpu_5/dp/rf/rf_reg_r1_0_15_18_23_i_8__4_n_0
    SLICE_X30Y76         LUT4 (Prop_lut4_I3_O)        0.124    16.831 r  cpu_5/dp/rf/q[0]_i_8__4/O
                         net (fo=1, routed)           0.795    17.626    cpu_5/dp/rf/q[0]_i_8__4_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I3_O)        0.124    17.750 r  cpu_5/dp/rf/q[0]_i_4__4_comp_1/O
                         net (fo=1, routed)           0.412    18.162    cpu_5/c/cl/flagreg1/q_reg[0]_8
    SLICE_X31Y75         LUT6 (Prop_lut6_I4_O)        0.124    18.286 r  cpu_5/c/cl/flagreg1/q[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.286    cpu_5/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X31Y75         FDCE                                         r  cpu_5/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.418    17.897    cpu_5/c/cl/flagreg1/clk_out1
    SLICE_X31Y75         FDCE                                         r  cpu_5/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.562    18.459    
                         clock uncertainty           -0.171    18.288    
    SLICE_X31Y75         FDCE (Setup_fdce_C_D)        0.032    18.320    cpu_5/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.320    
                         arrival time                         -18.286    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 cpu_7/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_7/dp/rf/rf_reg_r1_0_15_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.720ns  (logic 6.454ns (34.476%)  route 12.266ns (65.524%))
  Logic Levels:           23  (CARRY4=8 LUT2=4 LUT3=4 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 17.925 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.564    -0.948    cpu_7/dp/pcreg/clk_out1
    SLICE_X43Y40         FDCE                                         r  cpu_7/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  cpu_7/dp/pcreg/q_reg[4]/Q
                         net (fo=27, routed)          1.029     0.538    ROM_8/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.662 r  ROM_8/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=91, routed)          1.027     1.689    cpu_7/dp/rf/spo[26]
    SLICE_X45Y39         LUT4 (Prop_lut4_I2_O)        0.124     1.813 r  cpu_7/dp/rf/rf_reg_r1_0_15_0_5_i_10__6/O
                         net (fo=37, routed)          1.320     3.133    cpu_7/dp/rf/rf_reg_r1_0_15_12_17/ADDRA1
    SLICE_X38Y41         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.279 r  cpu_7/dp/rf/rf_reg_r1_0_15_12_17/RAMA/O
                         net (fo=2, routed)           0.774     4.054    cpu_7/dp/rf/rd20[12]
    SLICE_X37Y37         LUT3 (Prop_lut3_I2_O)        0.328     4.382 r  cpu_7/dp/rf/mul_i_143__6/O
                         net (fo=43, routed)          0.581     4.963    cpu_7/dp/rf/WriteData_7[12]
    SLICE_X36Y39         LUT3 (Prop_lut3_I2_O)        0.124     5.087 r  cpu_7/dp/rf/mul_i_297__6/O
                         net (fo=3, routed)           0.581     5.668    cpu_7/dp/rf/mul_i_297__6_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.792 r  cpu_7/dp/rf/mul_i_286__6/O
                         net (fo=2, routed)           1.148     6.939    cpu_7/dp/rf/mul_i_286__6_n_0
    SLICE_X30Y36         LUT3 (Prop_lut3_I2_O)        0.152     7.091 r  cpu_7/dp/rf/mul_i_172__6/O
                         net (fo=1, routed)           0.436     7.528    cpu_7/dp/rf/shift_u/data1[8]
    SLICE_X32Y37         LUT6 (Prop_lut6_I3_O)        0.348     7.876 r  cpu_7/dp/rf/mul_i_75__6/O
                         net (fo=1, routed)           0.465     8.341    cpu_7/dp/rf/mul_i_75__6_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.465 r  cpu_7/dp/rf/mul_i_24__6/O
                         net (fo=21, routed)          1.005     9.470    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X32Y40         LUT4 (Prop_lut4_I0_O)        0.124     9.594 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.594    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig164_out
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.144 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.144    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_7
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.366 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=2, routed)           0.750    11.117    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[4]_4[8]
    SLICE_X30Y38         LUT2 (Prop_lut2_I0_O)        0.299    11.416 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.416    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_2_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.796 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.796    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.015 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__1/O[0]
                         net (fo=2, routed)           0.705    12.720    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[8]
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.295    13.015 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.015    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_i_2_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.395 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.395    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.718 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/O[1]
                         net (fo=1, routed)           0.552    14.270    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[9]
    SLICE_X31Y46         LUT2 (Prop_lut2_I1_O)        0.306    14.576 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.576    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_3_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.126 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.126    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.460 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/O[1]
                         net (fo=1, routed)           0.724    16.184    cpu_7/dp/rf/P[25]_alias
    SLICE_X34Y48         LUT5 (Prop_lut5_I4_O)        0.303    16.487 r  cpu_7/dp/rf/rf_reg_r1_0_15_24_29_i_7__6_comp/O
                         net (fo=3, routed)           0.438    16.925    cpu_7/dp/rf/rf_reg_r1_0_15_24_29_i_7__6_n_0
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.119    17.044 r  cpu_7/dp/rf/rf_reg_r1_0_15_24_29_i_1__6/O
                         net (fo=2, routed)           0.729    17.773    cpu_7/dp/rf/rf_reg_r1_0_15_24_29/DIA1
    SLICE_X38Y44         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r1_0_15_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.445    17.925    cpu_7/dp/rf/rf_reg_r1_0_15_24_29/WCLK
    SLICE_X38Y44         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r1_0_15_24_29/RAMA_D1/CLK
                         clock pessimism              0.564    18.488    
                         clock uncertainty           -0.171    18.318    
    SLICE_X38Y44         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.489    17.829    cpu_7/dp/rf/rf_reg_r1_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.829    
                         arrival time                         -17.773    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 cpu_0/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_0/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.208ns  (logic 6.997ns (36.427%)  route 12.211ns (63.573%))
  Logic Levels:           27  (CARRY4=9 LUT2=3 LUT3=3 LUT4=4 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 17.982 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.570    -0.942    cpu_0/dp/pcreg/clk_out1
    SLICE_X9Y49          FDCE                                         r  cpu_0/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  cpu_0/dp/pcreg/q_reg[2]/Q
                         net (fo=20, routed)          1.094     0.609    ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X9Y48          LUT6 (Prop_lut6_I0_O)        0.124     0.733 r  ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=5, routed)           0.830     1.563    cpu_0/dp/rf/spo[1]
    SLICE_X9Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.687 r  cpu_0/dp/rf/rf_reg_r1_0_15_0_5_i_10/O
                         net (fo=37, routed)          1.290     2.977    cpu_0/dp/rf/rf_reg_r1_0_15_12_17/ADDRA1
    SLICE_X6Y51          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.123 r  cpu_0/dp/rf/rf_reg_r1_0_15_12_17/RAMA/O
                         net (fo=2, routed)           0.857     3.980    cpu_0/dp/rf/rd20[12]
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.328     4.308 r  cpu_0/dp/rf/mul_i_130/O
                         net (fo=40, routed)          0.780     5.088    cpu_0/dp/rf/rf_reg_r1_0_15_12_17_0
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.124     5.212 r  cpu_0/dp/rf/mul_i_244/O
                         net (fo=2, routed)           0.477     5.689    cpu_0/dp/rf/mul_i_244_n_0
    SLICE_X2Y50          LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  cpu_0/dp/rf/mul_i_252/O
                         net (fo=4, routed)           0.773     6.585    cpu_0/dp/rf/mul_i_252_n_0
    SLICE_X2Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.709 r  cpu_0/dp/rf/mul_i_146/O
                         net (fo=1, routed)           0.454     7.163    cpu_0/dp/rf/mul_i_146_n_0
    SLICE_X3Y49          LUT5 (Prop_lut5_I2_O)        0.124     7.287 r  cpu_0/dp/rf/mul_i_61/O
                         net (fo=1, routed)           0.595     7.882    cpu_0/dp/rf/mul_i_61_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.006 r  cpu_0/dp/rf/mul_i_22/O
                         net (fo=21, routed)          0.997     9.003    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[10]
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.124     9.127 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.127    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig101_out
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.677 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.677    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.899 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.587    10.486    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[4]
    SLICE_X5Y57          LUT2 (Prop_lut2_I1_O)        0.299    10.785 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.785    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_4_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.317 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.651 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__1/O[1]
                         net (fo=2, routed)           0.513    12.163    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[9]
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.303    12.466 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.466    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.867 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.867    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.981    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.315 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/O[1]
                         net (fo=3, routed)           0.573    13.888    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[13]
    SLICE_X7Y60          LUT2 (Prop_lut2_I1_O)        0.303    14.191 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4/O
                         net (fo=1, routed)           0.000    14.191    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.741 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.741    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.075 f  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[1]
                         net (fo=1, routed)           0.438    15.513    cpu_0/dp/alu_u/MUL_Result[29]
    SLICE_X7Y62          LUT4 (Prop_lut4_I0_O)        0.303    15.816 f  cpu_0/dp/alu_u/rf_reg_r1_0_15_24_29_i_21/O
                         net (fo=2, routed)           0.447    16.263    cpu_0/dp/rf/q_reg[29]
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.124    16.387 f  cpu_0/dp/rf/q[0]_i_29/O
                         net (fo=1, routed)           0.490    16.877    cpu_0/dp/rf/q[0]_i_29_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.124    17.001 r  cpu_0/dp/rf/q[0]_i_14/O
                         net (fo=1, routed)           0.574    17.575    cpu_0/dp/rf/q[0]_i_14_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I5_O)        0.124    17.699 r  cpu_0/dp/rf/q[0]_i_3/O
                         net (fo=1, routed)           0.444    18.143    cpu_0/c/cl/flagreg1/q_reg[0]_7
    SLICE_X4Y62          LUT6 (Prop_lut6_I1_O)        0.124    18.267 r  cpu_0/c/cl/flagreg1/q[0]_i_1/O
                         net (fo=1, routed)           0.000    18.267    cpu_0/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X4Y62          FDCE                                         r  cpu_0/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.503    17.982    cpu_0/c/cl/flagreg1/clk_out1
    SLICE_X4Y62          FDCE                                         r  cpu_0/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.484    18.466    
                         clock uncertainty           -0.171    18.295    
    SLICE_X4Y62          FDCE (Setup_fdce_C_D)        0.029    18.324    cpu_0/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.324    
                         arrival time                         -18.267    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 cpu_3/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.943ns  (logic 8.451ns (44.612%)  route 10.492ns (55.388%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 17.905 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.548    -0.964    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y68         FDCE                                         r  cpu_3/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDCE (Prop_fdce_C_Q)         0.518    -0.446 r  cpu_3/dp/pcreg/q_reg[3]/Q
                         net (fo=25, routed)          0.721     0.275    cpu_3/dp/pcreg/Q[1]
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.800 r  cpu_3/dp/pcreg/q_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.800    cpu_3/dp/pcreg/q_reg[3]_i_2__2_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.914 r  cpu_3/dp/pcreg/q_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.914    cpu_3/dp/pcreg/q_reg[7]_i_2__2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.153 r  cpu_3/dp/pcreg/q_reg[11]_i_2__2/O[2]
                         net (fo=3, routed)           0.761     1.914    cpu_3/dp/alu_u/sum_33_carry__2_i_4__2[10]
    SLICE_X57Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     2.490 r  cpu_3/dp/alu_u/mul_i_35__2/CO[3]
                         net (fo=1, routed)           0.000     2.490    cpu_3/dp/alu_u/mul_i_35__2_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.604 r  cpu_3/dp/alu_u/mul_i_33__2/CO[3]
                         net (fo=1, routed)           0.000     2.604    cpu_3/dp/alu_u/mul_i_33__2_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.718 r  cpu_3/dp/alu_u/sum_33_carry__3_i_9__2/CO[3]
                         net (fo=1, routed)           0.009     2.727    cpu_3/dp/alu_u/sum_33_carry__3_i_9__2_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.061 r  cpu_3/dp/alu_u/sum_33_carry__4_i_9__2/O[1]
                         net (fo=6, routed)           0.711     3.772    cpu_3/dp/rf/PCPlus8[21]
    SLICE_X58Y73         LUT3 (Prop_lut3_I0_O)        0.303     4.075 r  cpu_3/dp/rf/mul_i_223__2/O
                         net (fo=9, routed)           0.737     4.812    cpu_3/dp/rf/mul_i_223__2_n_0
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.124     4.936 r  cpu_3/dp/rf/mul_i_357__2/O
                         net (fo=3, routed)           1.042     5.979    cpu_3/dp/rf/mul_i_357__2_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.103 r  cpu_3/dp/rf/mul_i_296__2/O
                         net (fo=2, routed)           0.782     6.885    cpu_3/dp/rf/mul_i_296__2_n_0
    SLICE_X53Y69         LUT3 (Prop_lut3_I0_O)        0.124     7.009 r  cpu_3/dp/rf/mul_i_194__2/O
                         net (fo=1, routed)           0.263     7.272    cpu_3/dp/rf/shift_u/data1[2]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.396 r  cpu_3/dp/rf/mul_i_92__2/O
                         net (fo=1, routed)           0.655     8.051    cpu_3/dp/rf/mul_i_92__2_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.175 r  cpu_3/dp/rf/mul_i_30__2/O
                         net (fo=21, routed)          0.890     9.065    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X49Y69         LUT4 (Prop_lut4_I0_O)        0.124     9.189 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.189    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.739 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.739    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.853 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.853    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_7
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.967    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_11
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.280 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=4, routed)           0.775    11.055    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[15]
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.306    11.361 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    11.361    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2_i_2_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.762 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.762    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.096 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.653    12.749    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[17]
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.303    13.052 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    13.052    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.453 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.009    13.462    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.684 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[0]
                         net (fo=2, routed)           0.618    14.302    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[16]
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.299    14.601 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_4/O
                         net (fo=1, routed)           0.000    14.601    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_4_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.133 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.133    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.247 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.247    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.560 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.306    15.866    cpu_3/dp/alu_u/MUL_Result[31]
    SLICE_X44Y79         LUT4 (Prop_lut4_I0_O)        0.306    16.172 r  cpu_3/dp/alu_u/rf_reg_r1_0_15_30_31_i_5__2/O
                         net (fo=2, routed)           0.312    16.484    cpu_3/dp/alu_u/rf_reg_r1_0_15_0_5_i_81__1
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    16.608 r  cpu_3/dp/alu_u/rf_reg_r1_0_15_30_31_i_3__2/O
                         net (fo=2, routed)           0.521    17.130    cpu_3/dp/alu_u/ALUFlags[0]
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.124    17.254 r  cpu_3/dp/alu_u/rf_reg_r1_0_15_30_31_i_1__2/O
                         net (fo=2, routed)           0.726    17.979    cpu_3/dp/rf/rf_reg_r1_0_15_30_31/DIA1
    SLICE_X56Y75         RAMD32                                       r  cpu_3/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.426    17.905    cpu_3/dp/rf/rf_reg_r1_0_15_30_31/WCLK
    SLICE_X56Y75         RAMD32                                       r  cpu_3/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/CLK
                         clock pessimism              0.562    18.467    
                         clock uncertainty           -0.171    18.296    
    SLICE_X56Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.038    cpu_3/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.038    
                         arrival time                         -17.979    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 cpu_1/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_1/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.232ns  (logic 6.559ns (34.105%)  route 12.673ns (65.895%))
  Logic Levels:           26  (CARRY4=8 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 17.919 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.551    -0.961    cpu_1/dp/pcreg/clk_out1
    SLICE_X38Y90         FDCE                                         r  cpu_1/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu_1/dp/pcreg/q_reg[4]/Q
                         net (fo=26, routed)          1.060     0.617    ROM_2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X41Y88         LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  ROM_2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=10, routed)          0.768     1.509    cpu_1/dp/rf/spo[20]
    SLICE_X36Y87         LUT4 (Prop_lut4_I1_O)        0.124     1.633 r  cpu_1/dp/rf/rf_reg_r1_0_15_0_5_i_10__0/O
                         net (fo=37, routed)          1.303     2.936    cpu_1/dp/rf/rf_reg_r1_0_15_18_23/ADDRA1
    SLICE_X42Y90         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.060 r  cpu_1/dp/rf/rf_reg_r1_0_15_18_23/RAMA_D1/O
                         net (fo=3, routed)           0.740     3.800    cpu_1/dp/rf/rd20[19]
    SLICE_X37Y90         LUT3 (Prop_lut3_I2_O)        0.124     3.924 r  cpu_1/dp/rf/mul_i_225__0/O
                         net (fo=9, routed)           0.858     4.782    cpu_1/dp/rf/mul_i_225__0_n_0
    SLICE_X34Y86         LUT3 (Prop_lut3_I1_O)        0.124     4.906 r  cpu_1/dp/rf/mul_i_297__0/O
                         net (fo=2, routed)           0.507     5.413    cpu_1/dp/rf/mul_i_297__0_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.537 r  cpu_1/dp/rf/mul_i_196__0/O
                         net (fo=3, routed)           0.785     6.322    cpu_1/dp/rf/mul_i_196__0_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.446 r  cpu_1/dp/rf/mul_i_199__0/O
                         net (fo=1, routed)           0.440     6.886    cpu_1/dp/rf/mul_i_199__0_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I3_O)        0.124     7.010 r  cpu_1/dp/rf/mul_i_96__0/O
                         net (fo=1, routed)           0.569     7.579    cpu_1/dp/rf/mul_i_96__0_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  cpu_1/dp/rf/mul_i_31__0/O
                         net (fo=35, routed)          0.716     8.418    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X41Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.542 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     8.542    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig356_out
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.092 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.092    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.314 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=2, routed)           0.751    10.065    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[4]
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.299    10.364 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    10.364    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.744 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.744    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.067 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.416    11.483    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X43Y85         LUT2 (Prop_lut2_I0_O)        0.306    11.789 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.789    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.190 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.190    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.524 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[1]
                         net (fo=2, routed)           0.697    13.221    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X48Y87         LUT2 (Prop_lut2_I0_O)        0.303    13.524 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3/O
                         net (fo=1, routed)           0.000    13.524    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.074 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/CO[3]
                         net (fo=1, routed)           0.000    14.074    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.408 f  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/O[1]
                         net (fo=1, routed)           0.792    15.200    cpu_1/dp/alu_u/MUL_Result[13]
    SLICE_X45Y85         LUT4 (Prop_lut4_I0_O)        0.303    15.503 f  cpu_1/dp/alu_u/rf_reg_r1_0_15_12_17_i_25/O
                         net (fo=1, routed)           0.351    15.853    cpu_1/dp/alu_u/rf_reg_r1_0_15_12_17_i_25_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I1_O)        0.124    15.977 f  cpu_1/dp/alu_u/rf_reg_r1_0_15_12_17_i_9__0/O
                         net (fo=2, routed)           0.837    16.814    cpu_1/dp/rf/q_reg[0]_3
    SLICE_X48Y83         LUT5 (Prop_lut5_I4_O)        0.124    16.938 r  cpu_1/dp/rf/q[0]_i_5__0/O
                         net (fo=1, routed)           0.797    17.735    cpu_1/dp/rf/rf_reg_r1_0_15_12_17_i_9__0
    SLICE_X50Y89         LUT6 (Prop_lut6_I1_O)        0.124    17.859 r  cpu_1/dp/rf/q[0]_i_4__0_comp/O
                         net (fo=1, routed)           0.288    18.147    cpu_1/c/cl/flagreg1/q_reg[0]_8
    SLICE_X53Y89         LUT6 (Prop_lut6_I4_O)        0.124    18.271 r  cpu_1/c/cl/flagreg1/q[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.271    cpu_1/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X53Y89         FDCE                                         r  cpu_1/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.440    17.919    cpu_1/c/cl/flagreg1/clk_out1
    SLICE_X53Y89         FDCE                                         r  cpu_1/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.562    18.481    
                         clock uncertainty           -0.171    18.310    
    SLICE_X53Y89         FDCE (Setup_fdce_C_D)        0.032    18.342    cpu_1/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.342    
                         arrival time                         -18.271    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 cpu_7/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_7/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 6.835ns (35.619%)  route 12.354ns (64.381%))
  Logic Levels:           25  (CARRY4=8 LUT2=3 LUT3=4 LUT4=3 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 17.925 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.564    -0.948    cpu_7/dp/pcreg/clk_out1
    SLICE_X43Y40         FDCE                                         r  cpu_7/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  cpu_7/dp/pcreg/q_reg[4]/Q
                         net (fo=27, routed)          1.029     0.538    ROM_8/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.662 r  ROM_8/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=91, routed)          1.027     1.689    cpu_7/dp/rf/spo[26]
    SLICE_X45Y39         LUT4 (Prop_lut4_I2_O)        0.124     1.813 r  cpu_7/dp/rf/rf_reg_r1_0_15_0_5_i_10__6/O
                         net (fo=37, routed)          1.320     3.133    cpu_7/dp/rf/rf_reg_r1_0_15_12_17/ADDRA1
    SLICE_X38Y41         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.279 r  cpu_7/dp/rf/rf_reg_r1_0_15_12_17/RAMA/O
                         net (fo=2, routed)           0.774     4.054    cpu_7/dp/rf/rd20[12]
    SLICE_X37Y37         LUT3 (Prop_lut3_I2_O)        0.328     4.382 r  cpu_7/dp/rf/mul_i_143__6/O
                         net (fo=43, routed)          0.581     4.963    cpu_7/dp/rf/WriteData_7[12]
    SLICE_X36Y39         LUT3 (Prop_lut3_I2_O)        0.124     5.087 r  cpu_7/dp/rf/mul_i_297__6/O
                         net (fo=3, routed)           0.581     5.668    cpu_7/dp/rf/mul_i_297__6_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.792 r  cpu_7/dp/rf/mul_i_286__6/O
                         net (fo=2, routed)           1.148     6.939    cpu_7/dp/rf/mul_i_286__6_n_0
    SLICE_X30Y36         LUT3 (Prop_lut3_I2_O)        0.152     7.091 r  cpu_7/dp/rf/mul_i_172__6/O
                         net (fo=1, routed)           0.436     7.528    cpu_7/dp/rf/shift_u/data1[8]
    SLICE_X32Y37         LUT6 (Prop_lut6_I3_O)        0.348     7.876 r  cpu_7/dp/rf/mul_i_75__6/O
                         net (fo=1, routed)           0.465     8.341    cpu_7/dp/rf/mul_i_75__6_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.465 r  cpu_7/dp/rf/mul_i_24__6/O
                         net (fo=21, routed)          1.005     9.470    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X32Y40         LUT4 (Prop_lut4_I0_O)        0.124     9.594 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.594    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig164_out
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.144 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.144    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_7
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.366 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=2, routed)           0.750    11.117    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[4]_4[8]
    SLICE_X30Y38         LUT2 (Prop_lut2_I0_O)        0.299    11.416 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.416    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_2_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.796 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.796    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.111 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__1/O[3]
                         net (fo=2, routed)           0.694    12.804    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[11]
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.307    13.111 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.111    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_3_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.644 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.644    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.863 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/O[0]
                         net (fo=3, routed)           0.740    14.604    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[12]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.295    14.899 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4/O
                         net (fo=1, routed)           0.000    14.899    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.449 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.449    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.762 f  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.438    16.200    cpu_7/dp/alu_u/MUL_Result[31]
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.306    16.506 f  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_6__6/O
                         net (fo=2, routed)           0.304    16.810    cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_6__6_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.934 f  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_3__6/O
                         net (fo=2, routed)           0.752    17.686    cpu_7/dp/rf/ALUFlags[0]
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.124    17.810 r  cpu_7/dp/rf/q[0]_i_4__6_comp/O
                         net (fo=1, routed)           0.307    18.118    cpu_7/c/cl/flagreg1/q_reg[0]_7
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124    18.242 r  cpu_7/c/cl/flagreg1/q[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.242    cpu_7/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X34Y47         FDCE                                         r  cpu_7/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.445    17.925    cpu_7/c/cl/flagreg1/clk_out1
    SLICE_X34Y47         FDCE                                         r  cpu_7/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.492    18.416    
                         clock uncertainty           -0.171    18.246    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.077    18.323    cpu_7/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.323    
                         arrival time                         -18.242    
  -------------------------------------------------------------------
                         slack                                  0.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.558    -0.623    <hidden>
    SLICE_X55Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  <hidden>
                         net (fo=1, routed)           0.139    -0.343    <hidden>
    SLICE_X54Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.827    -0.863    <hidden>
    SLICE_X54Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.610    
    SLICE_X54Y30         FDRE (Hold_fdre_C_D)         0.086    -0.524    <hidden>
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.565%)  route 0.155ns (45.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.565    -0.616    <hidden>
    SLICE_X48Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  <hidden>
                         net (fo=1, routed)           0.155    -0.320    <hidden>
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.045    -0.275 r  <hidden>
                         net (fo=1, routed)           0.000    -0.275    <hidden>
    SLICE_X50Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.836    -0.854    <hidden>
    SLICE_X50Y9          FDRE                                         r  <hidden>
                         clock pessimism              0.274    -0.579    
    SLICE_X50Y9          FDRE (Hold_fdre_C_D)         0.121    -0.458    <hidden>
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.568    -0.613    <hidden>
    SLICE_X56Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  <hidden>
                         net (fo=1, routed)           0.082    -0.367    <hidden>
    SLICE_X57Y3          LUT6 (Prop_lut6_I4_O)        0.045    -0.322 r  <hidden>
                         net (fo=1, routed)           0.000    -0.322    <hidden>
    SLICE_X57Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.837    -0.853    <hidden>
    SLICE_X57Y3          FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.600    
    SLICE_X57Y3          FDRE (Hold_fdre_C_D)         0.091    -0.509    <hidden>
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.553    -0.628    <hidden>
    SLICE_X54Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  <hidden>
                         net (fo=1, routed)           0.082    -0.382    <hidden>
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.045    -0.337 r  <hidden>
                         net (fo=1, routed)           0.000    -0.337    <hidden>
    SLICE_X55Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.821    -0.869    <hidden>
    SLICE_X55Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.615    
    SLICE_X55Y25         FDRE (Hold_fdre_C_D)         0.091    -0.524    <hidden>
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.587    -0.594    <hidden>
    SLICE_X59Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  <hidden>
                         net (fo=2, routed)           0.110    -0.343    <hidden>
    SLICE_X58Y18         LUT4 (Prop_lut4_I2_O)        0.045    -0.298 r  <hidden>
                         net (fo=1, routed)           0.000    -0.298    <hidden>
    SLICE_X58Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.855    -0.835    <hidden>
    SLICE_X58Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.581    
    SLICE_X58Y18         FDRE (Hold_fdre_C_D)         0.092    -0.489    <hidden>
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.553    -0.628    <hidden>
    SLICE_X39Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  <hidden>
                         net (fo=1, routed)           0.139    -0.348    <hidden>
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  <hidden>
                         net (fo=1, routed)           0.000    -0.303    <hidden>
    SLICE_X38Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.820    -0.870    <hidden>
    SLICE_X38Y28         FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.615    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.121    -0.494    <hidden>
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.553    -0.628    <hidden>
    SLICE_X55Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  <hidden>
                         net (fo=1, routed)           0.140    -0.347    <hidden>
    SLICE_X54Y24         LUT4 (Prop_lut4_I1_O)        0.045    -0.302 r  <hidden>
                         net (fo=1, routed)           0.000    -0.302    <hidden>
    SLICE_X54Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.821    -0.869    <hidden>
    SLICE_X54Y24         FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.615    
    SLICE_X54Y24         FDRE (Hold_fdre_C_D)         0.120    -0.495    <hidden>
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.554    -0.627    <hidden>
    SLICE_X55Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  <hidden>
                         net (fo=1, routed)           0.140    -0.346    <hidden>
    SLICE_X54Y23         LUT4 (Prop_lut4_I2_O)        0.045    -0.301 r  <hidden>
                         net (fo=1, routed)           0.000    -0.301    <hidden>
    SLICE_X54Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.822    -0.868    <hidden>
    SLICE_X54Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y23         FDRE (Hold_fdre_C_D)         0.120    -0.494    <hidden>
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.774%)  route 0.110ns (40.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.562    -0.619    <hidden>
    SLICE_X50Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  <hidden>
                         net (fo=2, routed)           0.110    -0.345    <hidden>
    SLICE_X52Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.833    -0.857    <hidden>
    SLICE_X52Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.603    
    SLICE_X52Y37         FDRE (Hold_fdre_C_D)         0.063    -0.540    <hidden>
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.012%)  route 0.146ns (43.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.586    -0.595    <hidden>
    SLICE_X59Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  <hidden>
                         net (fo=2, routed)           0.146    -0.308    <hidden>
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.045    -0.263 r  <hidden>
                         net (fo=1, routed)           0.000    -0.263    <hidden>
    SLICE_X60Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.854    -0.836    <hidden>
    SLICE_X60Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.581    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.121    -0.460    <hidden>
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 9.737 }
Period(ns):         19.475
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         19.475      16.531     RAMB18_X1Y12     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         19.475      16.531     RAMB18_X1Y12     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         19.475      16.531     RAMB36_X1Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         19.475      16.531     RAMB36_X1Y7      <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         19.475      17.320     BUFGCTRL_X0Y0    u_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         19.475      18.226     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         19.475      18.475     SLICE_X36Y104    cpu_2/dp/pcreg/q_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.475      18.475     SLICE_X36Y104    cpu_2/dp/pcreg/q_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.475      18.475     SLICE_X35Y104    cpu_2/dp/pcreg/q_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.475      18.475     SLICE_X36Y105    cpu_2/dp/pcreg/q_reg[19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.475      193.885    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X56Y72     cpu_3/dp/rf/rf_reg_r1_0_15_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X56Y72     cpu_3/dp/rf/rf_reg_r1_0_15_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X56Y72     cpu_3/dp/rf/rf_reg_r1_0_15_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X56Y72     cpu_3/dp/rf/rf_reg_r1_0_15_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X56Y72     cpu_3/dp/rf/rf_reg_r1_0_15_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X56Y72     cpu_3/dp/rf/rf_reg_r1_0_15_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         9.737       8.487      SLICE_X56Y72     cpu_3/dp/rf/rf_reg_r1_0_15_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         9.737       8.487      SLICE_X56Y72     cpu_3/dp/rf/rf_reg_r1_0_15_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X10Y80     cpu_6/dp/rf/rf_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X10Y80     cpu_6/dp/rf/rf_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X38Y40     cpu_7/dp/rf/rf_reg_r1_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X38Y40     cpu_7/dp/rf/rf_reg_r1_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X38Y40     cpu_7/dp/rf/rf_reg_r1_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X38Y40     cpu_7/dp/rf/rf_reg_r1_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X38Y40     cpu_7/dp/rf/rf_reg_r1_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X38Y40     cpu_7/dp/rf/rf_reg_r1_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         9.737       8.487      SLICE_X38Y40     cpu_7/dp/rf/rf_reg_r1_0_15_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         9.737       8.487      SLICE_X38Y40     cpu_7/dp/rf/rf_reg_r1_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X56Y95     cpu_4/dp/rf/rf_reg_r1_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.737       8.487      SLICE_X56Y95     cpu_4/dp/rf/rf_reg_r1_0_15_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y2    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.604ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.604ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.131ns  (logic 0.478ns (42.251%)  route 0.653ns (57.749%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X42Y4          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.653     1.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X41Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X41Y4          FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                 31.604    

Slack (MET) :             31.642ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.088ns  (logic 0.478ns (43.954%)  route 0.610ns (56.046%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X42Y4          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.610     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X40Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X40Y4          FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 31.642    

Slack (MET) :             31.666ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.058ns  (logic 0.419ns (39.619%)  route 0.639ns (60.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.639     1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X51Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X51Y2          FDCE (Setup_fdce_C_D)       -0.276    32.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.724    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                 31.666    

Slack (MET) :             31.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.142ns  (logic 0.518ns (45.364%)  route 0.624ns (54.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X42Y4          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.624     1.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X40Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X40Y4          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.142    
  -------------------------------------------------------------------
                         slack                                 31.763    

Slack (MET) :             31.876ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.031ns  (logic 0.456ns (44.210%)  route 0.575ns (55.790%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.575     1.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X51Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X51Y2          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                 31.876    

Slack (MET) :             31.951ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.954ns  (logic 0.456ns (47.803%)  route 0.498ns (52.197%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X53Y2          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.498     0.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X48Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y2          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                 31.951    

Slack (MET) :             31.977ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.928ns  (logic 0.456ns (49.115%)  route 0.472ns (50.885%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.472     0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X49Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X49Y1          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                 31.977    

Slack (MET) :             32.007ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.898ns  (logic 0.456ns (50.762%)  route 0.442ns (49.238%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X43Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.442     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X41Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X41Y4          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                 32.007    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 cpu_1/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_1/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.984ns  (logic 6.584ns (34.682%)  route 12.400ns (65.317%))
  Logic Levels:           25  (CARRY4=8 LUT2=4 LUT3=3 LUT4=4 LUT5=4 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 17.913 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.551    -0.961    cpu_1/dp/pcreg/clk_out1
    SLICE_X38Y90         FDCE                                         r  cpu_1/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu_1/dp/pcreg/q_reg[4]/Q
                         net (fo=26, routed)          1.060     0.617    ROM_2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X41Y88         LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  ROM_2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=10, routed)          0.768     1.509    cpu_1/dp/rf/spo[20]
    SLICE_X36Y87         LUT4 (Prop_lut4_I1_O)        0.124     1.633 r  cpu_1/dp/rf/rf_reg_r1_0_15_0_5_i_10__0/O
                         net (fo=37, routed)          1.461     3.094    cpu_1/dp/rf/rf_reg_r1_0_15_30_31/ADDRA1
    SLICE_X46Y87         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.218 r  cpu_1/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/O
                         net (fo=9, routed)           1.054     4.273    cpu_1/dp/rf/rd20[31]
    SLICE_X39Y95         LUT4 (Prop_lut4_I0_O)        0.124     4.397 r  cpu_1/dp/rf/mul_i_327__0/O
                         net (fo=9, routed)           0.647     5.044    cpu_1/dp/rf/mul_i_327__0_n_0
    SLICE_X39Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.168 r  cpu_1/dp/rf/mul_i_325__0/O
                         net (fo=2, routed)           0.572     5.739    cpu_1/dp/rf/mul_i_325__0_n_0
    SLICE_X39Y95         LUT3 (Prop_lut3_I0_O)        0.124     5.863 r  cpu_1/dp/rf/mul_i_218__0/O
                         net (fo=2, routed)           0.621     6.484    cpu_1/dp/rf/mul_i_218__0_n_0
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.124     6.608 r  cpu_1/dp/rf/mul_i_243__0/O
                         net (fo=1, routed)           0.403     7.011    cpu_1/dp/rf/shift_u/data1[12]
    SLICE_X45Y95         LUT5 (Prop_lut5_I1_O)        0.124     7.135 r  cpu_1/dp/rf/mul_i_134__0/O
                         net (fo=1, routed)           0.431     7.567    cpu_1/dp/rf/mul_i_134__0_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.691 r  cpu_1/dp/rf/mul_i_55__0/O
                         net (fo=1, routed)           0.263     7.954    cpu_1/dp/rf/mul_i_55__0_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I3_O)        0.124     8.078 r  cpu_1/dp/rf/mul_i_20__0/O
                         net (fo=21, routed)          0.915     8.992    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[12]
    SLICE_X44Y93         LUT4 (Prop_lut4_I0_O)        0.124     9.116 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.116    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.666 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.666    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[6]_3
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.979 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.605    10.585    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[6]_6[7]
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.306    10.891 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.891    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_i_3_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.441 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.441    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.555 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.555    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.889 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__2/O[1]
                         net (fo=4, routed)           0.800    12.689    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[13]
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.303    12.992 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.992    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.393 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.393    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.727 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__3/O[1]
                         net (fo=3, routed)           0.824    14.551    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[17]
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.303    14.854 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4_i_3/O
                         net (fo=1, routed)           0.000    14.854    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4_i_3_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.494 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.302    15.796    cpu_1/dp/alu_u/MUL_Result[31]
    SLICE_X49Y93         LUT4 (Prop_lut4_I0_O)        0.306    16.102 r  cpu_1/dp/alu_u/rf_reg_r1_0_15_30_31_i_5__0/O
                         net (fo=2, routed)           0.428    16.530    cpu_1/dp/alu_u/rf_reg_r1_0_15_0_5_i_81
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124    16.654 r  cpu_1/dp/alu_u/rf_reg_r1_0_15_30_31_i_3__0/O
                         net (fo=2, routed)           0.323    16.977    cpu_1/dp/alu_u/ALUFlags[0]
    SLICE_X48Y94         LUT2 (Prop_lut2_I0_O)        0.124    17.101 r  cpu_1/dp/alu_u/rf_reg_r1_0_15_30_31_i_1__0/O
                         net (fo=2, routed)           0.922    18.023    cpu_1/dp/rf/rf_reg_r1_0_15_30_31/DIA1
    SLICE_X46Y87         RAMD32                                       r  cpu_1/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.434    17.913    cpu_1/dp/rf/rf_reg_r1_0_15_30_31/WCLK
    SLICE_X46Y87         RAMD32                                       r  cpu_1/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/CLK
                         clock pessimism              0.562    18.475    
                         clock uncertainty           -0.173    18.302    
    SLICE_X46Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.044    cpu_1/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.044    
                         arrival time                         -18.023    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 cpu_4/dp/pcreg/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_4/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.327ns  (logic 6.837ns (35.376%)  route 12.490ns (64.624%))
  Logic Levels:           27  (CARRY4=10 LUT2=4 LUT3=1 LUT4=4 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 17.922 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.554    -0.958    cpu_4/dp/pcreg/clk_out1
    SLICE_X54Y85         FDCE                                         r  cpu_4/dp/pcreg/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  cpu_4/dp/pcreg/q_reg[6]/Q
                         net (fo=22, routed)          0.946     0.506    ROM_5/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X57Y84         LUT5 (Prop_lut5_I2_O)        0.124     0.630 r  ROM_5/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.821     1.451    cpu_4/dp/rf/spo[20]
    SLICE_X57Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.575 r  cpu_4/dp/rf/rf_reg_r1_0_15_0_5_i_10__3/O
                         net (fo=37, routed)          1.335     2.910    cpu_4/dp/rf/rf_reg_r1_0_15_0_5/ADDRB1
    SLICE_X52Y86         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.034 r  cpu_4/dp/rf/rf_reg_r1_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.591     3.626    cpu_4/dp/rf/rd20[3]
    SLICE_X53Y86         LUT3 (Prop_lut3_I2_O)        0.124     3.750 r  cpu_4/dp/rf/mul_i_183__3/O
                         net (fo=41, routed)          1.083     4.832    cpu_4/dp/rf/rf_reg_r1_0_15_0_5_3
    SLICE_X60Y87         LUT2 (Prop_lut2_I1_O)        0.150     4.982 r  cpu_4/dp/rf/mul_i_291__3/O
                         net (fo=1, routed)           0.853     5.836    cpu_4/dp/rf/mul_i_291__3_n_0
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.328     6.164 r  cpu_4/dp/rf/mul_i_180__3/O
                         net (fo=1, routed)           0.292     6.456    cpu_4/dp/rf/mul_i_180__3_n_0
    SLICE_X61Y87         LUT5 (Prop_lut5_I2_O)        0.124     6.580 r  cpu_4/dp/rf/mul_i_82__3/O
                         net (fo=1, routed)           0.542     7.122    cpu_4/dp/rf/mul_i_82__3_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.246 r  cpu_4/dp/rf/mul_i_28__3/O
                         net (fo=21, routed)          1.005     8.252    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X62Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.376 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.376    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig257_out
    SLICE_X62Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.774 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.774    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.087 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.733     9.820    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[7]
    SLICE_X60Y93         LUT2 (Prop_lut2_I0_O)        0.306    10.126 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.126    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__0_i_3_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.659 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.659    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__0_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.776 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.776    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.099 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.933    12.032    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X55Y94         LUT2 (Prop_lut2_I0_O)        0.306    12.338 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.338    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.739 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.739    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.961 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[0]
                         net (fo=2, routed)           0.863    13.824    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[16]
    SLICE_X54Y100        LUT2 (Prop_lut2_I0_O)        0.299    14.123 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_4/O
                         net (fo=1, routed)           0.000    14.123    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.636 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.636    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.753 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.753    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.076 f  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[1]
                         net (fo=1, routed)           0.568    15.644    cpu_4/dp/alu_u/MUL_Result[29]
    SLICE_X51Y102        LUT4 (Prop_lut4_I0_O)        0.306    15.950 f  cpu_4/dp/alu_u/rf_reg_r1_0_15_24_29_i_21__3/O
                         net (fo=2, routed)           0.538    16.488    cpu_4/dp/rf/q_reg[29]
    SLICE_X50Y102        LUT6 (Prop_lut6_I0_O)        0.124    16.612 f  cpu_4/dp/rf/q[0]_i_25__3/O
                         net (fo=1, routed)           0.605    17.217    cpu_4/dp/rf/q[0]_i_25__3_n_0
    SLICE_X50Y102        LUT6 (Prop_lut6_I5_O)        0.124    17.341 r  cpu_4/dp/rf/q[0]_i_12__3/O
                         net (fo=1, routed)           0.618    17.959    cpu_4/dp/rf/q[0]_i_12__3_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I5_O)        0.124    18.083 r  cpu_4/dp/rf/q[0]_i_4__3/O
                         net (fo=1, routed)           0.162    18.245    cpu_4/c/cl/flagreg1/q_reg[0]_8
    SLICE_X50Y99         LUT6 (Prop_lut6_I2_O)        0.124    18.369 r  cpu_4/c/cl/flagreg1/q[0]_i_1/O
                         net (fo=1, routed)           0.000    18.369    cpu_4/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X50Y99         FDCE                                         r  cpu_4/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.443    17.922    cpu_4/c/cl/flagreg1/clk_out1
    SLICE_X50Y99         FDCE                                         r  cpu_4/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.562    18.484    
                         clock uncertainty           -0.173    18.311    
    SLICE_X50Y99         FDCE (Setup_fdce_C_D)        0.081    18.392    cpu_4/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.392    
                         arrival time                         -18.369    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 cpu_3/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/rf/rf_reg_r1_0_15_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.996ns  (logic 7.906ns (41.618%)  route 11.090ns (58.382%))
  Logic Levels:           27  (CARRY4=15 LUT2=3 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 17.907 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.548    -0.964    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y68         FDCE                                         r  cpu_3/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDCE (Prop_fdce_C_Q)         0.518    -0.446 r  cpu_3/dp/pcreg/q_reg[3]/Q
                         net (fo=25, routed)          0.721     0.275    cpu_3/dp/pcreg/Q[1]
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.800 r  cpu_3/dp/pcreg/q_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.800    cpu_3/dp/pcreg/q_reg[3]_i_2__2_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.914 r  cpu_3/dp/pcreg/q_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.914    cpu_3/dp/pcreg/q_reg[7]_i_2__2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.153 r  cpu_3/dp/pcreg/q_reg[11]_i_2__2/O[2]
                         net (fo=3, routed)           0.761     1.914    cpu_3/dp/alu_u/sum_33_carry__2_i_4__2[10]
    SLICE_X57Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     2.490 r  cpu_3/dp/alu_u/mul_i_35__2/CO[3]
                         net (fo=1, routed)           0.000     2.490    cpu_3/dp/alu_u/mul_i_35__2_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.604 r  cpu_3/dp/alu_u/mul_i_33__2/CO[3]
                         net (fo=1, routed)           0.000     2.604    cpu_3/dp/alu_u/mul_i_33__2_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.718 r  cpu_3/dp/alu_u/sum_33_carry__3_i_9__2/CO[3]
                         net (fo=1, routed)           0.009     2.727    cpu_3/dp/alu_u/sum_33_carry__3_i_9__2_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.061 r  cpu_3/dp/alu_u/sum_33_carry__4_i_9__2/O[1]
                         net (fo=6, routed)           0.711     3.772    cpu_3/dp/rf/PCPlus8[21]
    SLICE_X58Y73         LUT3 (Prop_lut3_I0_O)        0.303     4.075 r  cpu_3/dp/rf/mul_i_223__2/O
                         net (fo=9, routed)           0.737     4.812    cpu_3/dp/rf/mul_i_223__2_n_0
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.124     4.936 r  cpu_3/dp/rf/mul_i_357__2/O
                         net (fo=3, routed)           1.042     5.979    cpu_3/dp/rf/mul_i_357__2_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.103 r  cpu_3/dp/rf/mul_i_296__2/O
                         net (fo=2, routed)           0.782     6.885    cpu_3/dp/rf/mul_i_296__2_n_0
    SLICE_X53Y69         LUT3 (Prop_lut3_I0_O)        0.124     7.009 r  cpu_3/dp/rf/mul_i_194__2/O
                         net (fo=1, routed)           0.263     7.272    cpu_3/dp/rf/shift_u/data1[2]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.396 r  cpu_3/dp/rf/mul_i_92__2/O
                         net (fo=1, routed)           0.655     8.051    cpu_3/dp/rf/mul_i_92__2_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.175 r  cpu_3/dp/rf/mul_i_30__2/O
                         net (fo=21, routed)          0.890     9.065    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X49Y69         LUT4 (Prop_lut4_I0_O)        0.124     9.189 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.189    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.739 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.739    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.978 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=1, routed)           0.614    10.592    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[6]
    SLICE_X48Y70         LUT2 (Prop_lut2_I1_O)        0.302    10.894 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.894    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_2_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.292    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.626 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.759    12.385    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X45Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.564    12.949 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.949    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.171 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/O[0]
                         net (fo=2, routed)           0.618    13.789    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[8]
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.299    14.088 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.088    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.620 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[3]
                         net (fo=1, routed)           0.009    14.629    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.963 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[1]
                         net (fo=1, routed)           0.497    15.460    cpu_3/dp/alu_u/MUL_Result[17]
    SLICE_X42Y79         LUT4 (Prop_lut4_I0_O)        0.303    15.763 r  cpu_3/dp/alu_u/rf_reg_r1_0_15_12_17_i_41__1/O
                         net (fo=1, routed)           0.295    16.058    cpu_3/dp/rf/q_reg[17]
    SLICE_X47Y79         LUT6 (Prop_lut6_I1_O)        0.124    16.182 r  cpu_3/dp/rf/rf_reg_r1_0_15_12_17_i_19__2/O
                         net (fo=3, routed)           0.975    17.156    cpu_3/dp/rf/rf_reg_r1_0_15_12_17_i_19__2_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I0_O)        0.124    17.280 r  cpu_3/dp/rf/rf_reg_r1_0_15_12_17_i_5__2/O
                         net (fo=2, routed)           0.752    18.032    cpu_3/dp/rf/rf_reg_r1_0_15_12_17/DIC1
    SLICE_X56Y73         RAMD32                                       r  cpu_3/dp/rf/rf_reg_r1_0_15_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.428    17.907    cpu_3/dp/rf/rf_reg_r1_0_15_12_17/WCLK
    SLICE_X56Y73         RAMD32                                       r  cpu_3/dp/rf/rf_reg_r1_0_15_12_17/RAMC_D1/CLK
                         clock pessimism              0.575    18.482    
                         clock uncertainty           -0.173    18.309    
    SLICE_X56Y73         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    18.060    cpu_3/dp/rf/rf_reg_r1_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.060    
                         arrival time                         -18.032    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 cpu_3/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.257ns  (logic 8.038ns (41.741%)  route 11.219ns (58.259%))
  Logic Levels:           29  (CARRY4=15 LUT2=2 LUT3=3 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 17.905 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.548    -0.964    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y68         FDCE                                         r  cpu_3/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDCE (Prop_fdce_C_Q)         0.518    -0.446 r  cpu_3/dp/pcreg/q_reg[3]/Q
                         net (fo=25, routed)          0.721     0.275    cpu_3/dp/pcreg/Q[1]
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.800 r  cpu_3/dp/pcreg/q_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.800    cpu_3/dp/pcreg/q_reg[3]_i_2__2_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.914 r  cpu_3/dp/pcreg/q_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.914    cpu_3/dp/pcreg/q_reg[7]_i_2__2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.153 r  cpu_3/dp/pcreg/q_reg[11]_i_2__2/O[2]
                         net (fo=3, routed)           0.761     1.914    cpu_3/dp/alu_u/sum_33_carry__2_i_4__2[10]
    SLICE_X57Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     2.490 r  cpu_3/dp/alu_u/mul_i_35__2/CO[3]
                         net (fo=1, routed)           0.000     2.490    cpu_3/dp/alu_u/mul_i_35__2_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.604 r  cpu_3/dp/alu_u/mul_i_33__2/CO[3]
                         net (fo=1, routed)           0.000     2.604    cpu_3/dp/alu_u/mul_i_33__2_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.718 r  cpu_3/dp/alu_u/sum_33_carry__3_i_9__2/CO[3]
                         net (fo=1, routed)           0.009     2.727    cpu_3/dp/alu_u/sum_33_carry__3_i_9__2_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.061 r  cpu_3/dp/alu_u/sum_33_carry__4_i_9__2/O[1]
                         net (fo=6, routed)           0.711     3.772    cpu_3/dp/rf/PCPlus8[21]
    SLICE_X58Y73         LUT3 (Prop_lut3_I0_O)        0.303     4.075 r  cpu_3/dp/rf/mul_i_223__2/O
                         net (fo=9, routed)           0.737     4.812    cpu_3/dp/rf/mul_i_223__2_n_0
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.124     4.936 r  cpu_3/dp/rf/mul_i_357__2/O
                         net (fo=3, routed)           1.042     5.979    cpu_3/dp/rf/mul_i_357__2_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.103 r  cpu_3/dp/rf/mul_i_296__2/O
                         net (fo=2, routed)           0.782     6.885    cpu_3/dp/rf/mul_i_296__2_n_0
    SLICE_X53Y69         LUT3 (Prop_lut3_I0_O)        0.124     7.009 r  cpu_3/dp/rf/mul_i_194__2/O
                         net (fo=1, routed)           0.263     7.272    cpu_3/dp/rf/shift_u/data1[2]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.396 r  cpu_3/dp/rf/mul_i_92__2/O
                         net (fo=1, routed)           0.655     8.051    cpu_3/dp/rf/mul_i_92__2_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.175 r  cpu_3/dp/rf/mul_i_30__2/O
                         net (fo=21, routed)          0.890     9.065    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X49Y69         LUT4 (Prop_lut4_I0_O)        0.124     9.189 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.189    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.739 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.739    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.978 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=1, routed)           0.614    10.592    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[6]
    SLICE_X48Y70         LUT2 (Prop_lut2_I1_O)        0.302    10.894 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.894    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_2_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.292    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.626 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.759    12.385    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X45Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.564    12.949 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.949    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.171 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/O[0]
                         net (fo=2, routed)           0.618    13.789    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[8]
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.299    14.088 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.088    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.620 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[3]
                         net (fo=1, routed)           0.009    14.629    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.851 f  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[0]
                         net (fo=1, routed)           0.513    15.364    cpu_3/dp/alu_u/MUL_Result[16]
    SLICE_X43Y76         LUT4 (Prop_lut4_I0_O)        0.299    15.663 f  cpu_3/dp/alu_u/rf_reg_r1_0_15_12_17_i_43__1/O
                         net (fo=1, routed)           0.441    16.104    cpu_3/dp/rf/q_reg[16]_1
    SLICE_X47Y77         LUT6 (Prop_lut6_I1_O)        0.124    16.228 f  cpu_3/dp/rf/rf_reg_r1_0_15_12_17_i_20__2/O
                         net (fo=3, routed)           0.589    16.817    cpu_3/dp/rf/rf_reg_r1_0_15_12_17_i_20__2_n_0
    SLICE_X47Y78         LUT4 (Prop_lut4_I1_O)        0.124    16.941 r  cpu_3/dp/rf/q[0]_i_8__2/O
                         net (fo=1, routed)           0.950    17.891    cpu_3/dp/rf/q[0]_i_8__2_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I1_O)        0.124    18.015 r  cpu_3/dp/rf/q[0]_i_4__2_comp/O
                         net (fo=1, routed)           0.154    18.169    cpu_3/c/cl/flagreg1/q_reg[0]_8
    SLICE_X47Y78         LUT6 (Prop_lut6_I4_O)        0.124    18.293 r  cpu_3/c/cl/flagreg1/q[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.293    cpu_3/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X47Y78         FDCE                                         r  cpu_3/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.426    17.905    cpu_3/c/cl/flagreg1/clk_out1
    SLICE_X47Y78         FDCE                                         r  cpu_3/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.562    18.467    
                         clock uncertainty           -0.173    18.294    
    SLICE_X47Y78         FDCE (Setup_fdce_C_D)        0.029    18.323    cpu_3/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.323    
                         arrival time                         -18.293    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_5/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.246ns  (logic 8.766ns (45.548%)  route 10.480ns (54.452%))
  Logic Levels:           31  (CARRY4=15 LUT2=3 LUT3=4 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 17.897 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.552    -0.960    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y64         FDCE                                         r  cpu_5/dp/pcreg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  cpu_5/dp/pcreg/q_reg[1]/Q
                         net (fo=2, routed)           0.440    -0.063    cpu_5/dp/pcreg/q_reg_n_0_[1]
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.611 r  cpu_5/dp/pcreg/q_reg[3]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     0.611    cpu_5/dp/pcreg/q_reg[3]_i_2__4_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.945 r  cpu_5/dp/pcreg/q_reg[7]_i_2__4/O[1]
                         net (fo=3, routed)           0.537     1.481    cpu_5/dp/alu_u/sum_33_carry__2_i_4__4[5]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     2.317 r  cpu_5/dp/alu_u/mul_i_36__4/CO[3]
                         net (fo=1, routed)           0.000     2.317    cpu_5/dp/alu_u/mul_i_36__4_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.434 r  cpu_5/dp/alu_u/mul_i_35__4/CO[3]
                         net (fo=1, routed)           0.000     2.434    cpu_5/dp/alu_u/mul_i_35__4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.551 r  cpu_5/dp/alu_u/mul_i_33__4/CO[3]
                         net (fo=1, routed)           0.000     2.551    cpu_5/dp/alu_u/mul_i_33__4_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.668 r  cpu_5/dp/alu_u/sum_33_carry__3_i_9__4/CO[3]
                         net (fo=1, routed)           0.000     2.668    cpu_5/dp/alu_u/sum_33_carry__3_i_9__4_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  cpu_5/dp/alu_u/sum_33_carry__4_i_9__4/CO[3]
                         net (fo=1, routed)           0.000     2.785    cpu_5/dp/alu_u/sum_33_carry__4_i_9__4_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.004 r  cpu_5/dp/alu_u/sum_33_carry__5_i_9__4/O[0]
                         net (fo=6, routed)           0.860     3.864    cpu_5/dp/rf/PCPlus8[24]
    SLICE_X2Y71          LUT3 (Prop_lut3_I0_O)        0.295     4.159 r  cpu_5/dp/rf/sum_33_carry__5_i_48__4/O
                         net (fo=10, routed)          0.449     4.608    cpu_5/dp/rf/sum_33_carry__5_i_48__4_n_0
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.124     4.732 r  cpu_5/dp/rf/mul_i_280__4/O
                         net (fo=4, routed)           0.623     5.355    cpu_5/dp/rf/mul_i_280__4_n_0
    SLICE_X2Y71          LUT3 (Prop_lut3_I2_O)        0.124     5.479 r  cpu_5/dp/rf/mul_i_270__4/O
                         net (fo=1, routed)           0.340     5.819    cpu_5/dp/rf/mul_i_270__4_n_0
    SLICE_X3Y71          LUT3 (Prop_lut3_I2_O)        0.124     5.943 r  cpu_5/dp/rf/mul_i_163__4/O
                         net (fo=4, routed)           0.604     6.547    cpu_5/dp/rf/mul_i_163__4_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.124     6.671 r  cpu_5/dp/rf/mul_i_156__4/O
                         net (fo=1, routed)           0.171     6.841    cpu_5/dp/rf/mul_i_156__4_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.124     6.965 r  cpu_5/dp/rf/mul_i_67__4/O
                         net (fo=1, routed)           0.680     7.646    cpu_5/dp/rf/mul_i_67__4_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I2_O)        0.124     7.770 r  cpu_5/dp/rf/mul_i_24__4/O
                         net (fo=21, routed)          1.042     8.811    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X10Y75         LUT4 (Prop_lut4_I0_O)        0.124     8.935 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.935    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig152_out
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.468    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.791 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.617    10.408    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[4]_4[5]
    SLICE_X11Y73         LUT2 (Prop_lut2_I0_O)        0.306    10.714 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry_i_1/O
                         net (fo=1, routed)           0.000    10.714    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry_i_1_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.115 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry/CO[3]
                         net (fo=1, routed)           0.000    11.115    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.449 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0/O[1]
                         net (fo=2, routed)           0.755    12.203    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[5]
    SLICE_X15Y76         LUT2 (Prop_lut2_I0_O)        0.303    12.506 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_i_1/O
                         net (fo=1, routed)           0.000    12.506    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_i_1_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry/CO[3]
                         net (fo=1, routed)           0.000    12.907    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.241 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0/O[1]
                         net (fo=1, routed)           0.772    14.013    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[5]
    SLICE_X28Y73         LUT2 (Prop_lut2_I1_O)        0.303    14.316 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.316    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1_i_3_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.896 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[2]
                         net (fo=1, routed)           0.411    15.308    cpu_5/dp/alu_u/MUL_Result[18]
    SLICE_X31Y72         LUT4 (Prop_lut4_I0_O)        0.302    15.610 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_18_23_i_15__4/O
                         net (fo=1, routed)           0.151    15.761    cpu_5/dp/rf/q_reg[18]
    SLICE_X31Y72         LUT6 (Prop_lut6_I1_O)        0.124    15.885 f  cpu_5/dp/rf/rf_reg_r1_0_15_18_23_i_8__4/O
                         net (fo=3, routed)           0.821    16.707    cpu_5/dp/rf/rf_reg_r1_0_15_18_23_i_8__4_n_0
    SLICE_X30Y76         LUT4 (Prop_lut4_I3_O)        0.124    16.831 r  cpu_5/dp/rf/q[0]_i_8__4/O
                         net (fo=1, routed)           0.795    17.626    cpu_5/dp/rf/q[0]_i_8__4_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I3_O)        0.124    17.750 r  cpu_5/dp/rf/q[0]_i_4__4_comp_1/O
                         net (fo=1, routed)           0.412    18.162    cpu_5/c/cl/flagreg1/q_reg[0]_8
    SLICE_X31Y75         LUT6 (Prop_lut6_I4_O)        0.124    18.286 r  cpu_5/c/cl/flagreg1/q[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.286    cpu_5/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X31Y75         FDCE                                         r  cpu_5/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.418    17.897    cpu_5/c/cl/flagreg1/clk_out1
    SLICE_X31Y75         FDCE                                         r  cpu_5/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.562    18.459    
                         clock uncertainty           -0.173    18.286    
    SLICE_X31Y75         FDCE (Setup_fdce_C_D)        0.032    18.318    cpu_5/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.318    
                         arrival time                         -18.286    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 cpu_7/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_7/dp/rf/rf_reg_r1_0_15_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.720ns  (logic 6.454ns (34.476%)  route 12.266ns (65.524%))
  Logic Levels:           23  (CARRY4=8 LUT2=4 LUT3=4 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 17.925 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.564    -0.948    cpu_7/dp/pcreg/clk_out1
    SLICE_X43Y40         FDCE                                         r  cpu_7/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  cpu_7/dp/pcreg/q_reg[4]/Q
                         net (fo=27, routed)          1.029     0.538    ROM_8/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.662 r  ROM_8/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=91, routed)          1.027     1.689    cpu_7/dp/rf/spo[26]
    SLICE_X45Y39         LUT4 (Prop_lut4_I2_O)        0.124     1.813 r  cpu_7/dp/rf/rf_reg_r1_0_15_0_5_i_10__6/O
                         net (fo=37, routed)          1.320     3.133    cpu_7/dp/rf/rf_reg_r1_0_15_12_17/ADDRA1
    SLICE_X38Y41         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.279 r  cpu_7/dp/rf/rf_reg_r1_0_15_12_17/RAMA/O
                         net (fo=2, routed)           0.774     4.054    cpu_7/dp/rf/rd20[12]
    SLICE_X37Y37         LUT3 (Prop_lut3_I2_O)        0.328     4.382 r  cpu_7/dp/rf/mul_i_143__6/O
                         net (fo=43, routed)          0.581     4.963    cpu_7/dp/rf/WriteData_7[12]
    SLICE_X36Y39         LUT3 (Prop_lut3_I2_O)        0.124     5.087 r  cpu_7/dp/rf/mul_i_297__6/O
                         net (fo=3, routed)           0.581     5.668    cpu_7/dp/rf/mul_i_297__6_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.792 r  cpu_7/dp/rf/mul_i_286__6/O
                         net (fo=2, routed)           1.148     6.939    cpu_7/dp/rf/mul_i_286__6_n_0
    SLICE_X30Y36         LUT3 (Prop_lut3_I2_O)        0.152     7.091 r  cpu_7/dp/rf/mul_i_172__6/O
                         net (fo=1, routed)           0.436     7.528    cpu_7/dp/rf/shift_u/data1[8]
    SLICE_X32Y37         LUT6 (Prop_lut6_I3_O)        0.348     7.876 r  cpu_7/dp/rf/mul_i_75__6/O
                         net (fo=1, routed)           0.465     8.341    cpu_7/dp/rf/mul_i_75__6_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.465 r  cpu_7/dp/rf/mul_i_24__6/O
                         net (fo=21, routed)          1.005     9.470    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X32Y40         LUT4 (Prop_lut4_I0_O)        0.124     9.594 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.594    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig164_out
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.144 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.144    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_7
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.366 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=2, routed)           0.750    11.117    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[4]_4[8]
    SLICE_X30Y38         LUT2 (Prop_lut2_I0_O)        0.299    11.416 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.416    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_2_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.796 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.796    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.015 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__1/O[0]
                         net (fo=2, routed)           0.705    12.720    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[8]
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.295    13.015 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.015    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_i_2_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.395 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.395    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.718 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/O[1]
                         net (fo=1, routed)           0.552    14.270    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[9]
    SLICE_X31Y46         LUT2 (Prop_lut2_I1_O)        0.306    14.576 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.576    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_3_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.126 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.126    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.460 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/O[1]
                         net (fo=1, routed)           0.724    16.184    cpu_7/dp/rf/P[25]_alias
    SLICE_X34Y48         LUT5 (Prop_lut5_I4_O)        0.303    16.487 r  cpu_7/dp/rf/rf_reg_r1_0_15_24_29_i_7__6_comp/O
                         net (fo=3, routed)           0.438    16.925    cpu_7/dp/rf/rf_reg_r1_0_15_24_29_i_7__6_n_0
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.119    17.044 r  cpu_7/dp/rf/rf_reg_r1_0_15_24_29_i_1__6/O
                         net (fo=2, routed)           0.729    17.773    cpu_7/dp/rf/rf_reg_r1_0_15_24_29/DIA1
    SLICE_X38Y44         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r1_0_15_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.445    17.925    cpu_7/dp/rf/rf_reg_r1_0_15_24_29/WCLK
    SLICE_X38Y44         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r1_0_15_24_29/RAMA_D1/CLK
                         clock pessimism              0.564    18.488    
                         clock uncertainty           -0.173    18.316    
    SLICE_X38Y44         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.489    17.827    cpu_7/dp/rf/rf_reg_r1_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.827    
                         arrival time                         -17.773    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 cpu_0/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_0/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.208ns  (logic 6.997ns (36.427%)  route 12.211ns (63.573%))
  Logic Levels:           27  (CARRY4=9 LUT2=3 LUT3=3 LUT4=4 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 17.982 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.570    -0.942    cpu_0/dp/pcreg/clk_out1
    SLICE_X9Y49          FDCE                                         r  cpu_0/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  cpu_0/dp/pcreg/q_reg[2]/Q
                         net (fo=20, routed)          1.094     0.609    ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X9Y48          LUT6 (Prop_lut6_I0_O)        0.124     0.733 r  ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=5, routed)           0.830     1.563    cpu_0/dp/rf/spo[1]
    SLICE_X9Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.687 r  cpu_0/dp/rf/rf_reg_r1_0_15_0_5_i_10/O
                         net (fo=37, routed)          1.290     2.977    cpu_0/dp/rf/rf_reg_r1_0_15_12_17/ADDRA1
    SLICE_X6Y51          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.123 r  cpu_0/dp/rf/rf_reg_r1_0_15_12_17/RAMA/O
                         net (fo=2, routed)           0.857     3.980    cpu_0/dp/rf/rd20[12]
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.328     4.308 r  cpu_0/dp/rf/mul_i_130/O
                         net (fo=40, routed)          0.780     5.088    cpu_0/dp/rf/rf_reg_r1_0_15_12_17_0
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.124     5.212 r  cpu_0/dp/rf/mul_i_244/O
                         net (fo=2, routed)           0.477     5.689    cpu_0/dp/rf/mul_i_244_n_0
    SLICE_X2Y50          LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  cpu_0/dp/rf/mul_i_252/O
                         net (fo=4, routed)           0.773     6.585    cpu_0/dp/rf/mul_i_252_n_0
    SLICE_X2Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.709 r  cpu_0/dp/rf/mul_i_146/O
                         net (fo=1, routed)           0.454     7.163    cpu_0/dp/rf/mul_i_146_n_0
    SLICE_X3Y49          LUT5 (Prop_lut5_I2_O)        0.124     7.287 r  cpu_0/dp/rf/mul_i_61/O
                         net (fo=1, routed)           0.595     7.882    cpu_0/dp/rf/mul_i_61_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.006 r  cpu_0/dp/rf/mul_i_22/O
                         net (fo=21, routed)          0.997     9.003    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[10]
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.124     9.127 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.127    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig101_out
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.677 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.677    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.899 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.587    10.486    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[4]
    SLICE_X5Y57          LUT2 (Prop_lut2_I1_O)        0.299    10.785 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.785    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_4_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.317 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.651 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__1/O[1]
                         net (fo=2, routed)           0.513    12.163    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[9]
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.303    12.466 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.466    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.867 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.867    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.981    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.315 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/O[1]
                         net (fo=3, routed)           0.573    13.888    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[13]
    SLICE_X7Y60          LUT2 (Prop_lut2_I1_O)        0.303    14.191 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4/O
                         net (fo=1, routed)           0.000    14.191    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.741 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.741    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.075 f  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[1]
                         net (fo=1, routed)           0.438    15.513    cpu_0/dp/alu_u/MUL_Result[29]
    SLICE_X7Y62          LUT4 (Prop_lut4_I0_O)        0.303    15.816 f  cpu_0/dp/alu_u/rf_reg_r1_0_15_24_29_i_21/O
                         net (fo=2, routed)           0.447    16.263    cpu_0/dp/rf/q_reg[29]
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.124    16.387 f  cpu_0/dp/rf/q[0]_i_29/O
                         net (fo=1, routed)           0.490    16.877    cpu_0/dp/rf/q[0]_i_29_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.124    17.001 r  cpu_0/dp/rf/q[0]_i_14/O
                         net (fo=1, routed)           0.574    17.575    cpu_0/dp/rf/q[0]_i_14_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I5_O)        0.124    17.699 r  cpu_0/dp/rf/q[0]_i_3/O
                         net (fo=1, routed)           0.444    18.143    cpu_0/c/cl/flagreg1/q_reg[0]_7
    SLICE_X4Y62          LUT6 (Prop_lut6_I1_O)        0.124    18.267 r  cpu_0/c/cl/flagreg1/q[0]_i_1/O
                         net (fo=1, routed)           0.000    18.267    cpu_0/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X4Y62          FDCE                                         r  cpu_0/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.503    17.982    cpu_0/c/cl/flagreg1/clk_out1
    SLICE_X4Y62          FDCE                                         r  cpu_0/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.484    18.466    
                         clock uncertainty           -0.173    18.293    
    SLICE_X4Y62          FDCE (Setup_fdce_C_D)        0.029    18.322    cpu_0/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.322    
                         arrival time                         -18.267    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 cpu_3/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.943ns  (logic 8.451ns (44.612%)  route 10.492ns (55.388%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 17.905 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.548    -0.964    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y68         FDCE                                         r  cpu_3/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDCE (Prop_fdce_C_Q)         0.518    -0.446 r  cpu_3/dp/pcreg/q_reg[3]/Q
                         net (fo=25, routed)          0.721     0.275    cpu_3/dp/pcreg/Q[1]
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.800 r  cpu_3/dp/pcreg/q_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.800    cpu_3/dp/pcreg/q_reg[3]_i_2__2_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.914 r  cpu_3/dp/pcreg/q_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.914    cpu_3/dp/pcreg/q_reg[7]_i_2__2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.153 r  cpu_3/dp/pcreg/q_reg[11]_i_2__2/O[2]
                         net (fo=3, routed)           0.761     1.914    cpu_3/dp/alu_u/sum_33_carry__2_i_4__2[10]
    SLICE_X57Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     2.490 r  cpu_3/dp/alu_u/mul_i_35__2/CO[3]
                         net (fo=1, routed)           0.000     2.490    cpu_3/dp/alu_u/mul_i_35__2_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.604 r  cpu_3/dp/alu_u/mul_i_33__2/CO[3]
                         net (fo=1, routed)           0.000     2.604    cpu_3/dp/alu_u/mul_i_33__2_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.718 r  cpu_3/dp/alu_u/sum_33_carry__3_i_9__2/CO[3]
                         net (fo=1, routed)           0.009     2.727    cpu_3/dp/alu_u/sum_33_carry__3_i_9__2_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.061 r  cpu_3/dp/alu_u/sum_33_carry__4_i_9__2/O[1]
                         net (fo=6, routed)           0.711     3.772    cpu_3/dp/rf/PCPlus8[21]
    SLICE_X58Y73         LUT3 (Prop_lut3_I0_O)        0.303     4.075 r  cpu_3/dp/rf/mul_i_223__2/O
                         net (fo=9, routed)           0.737     4.812    cpu_3/dp/rf/mul_i_223__2_n_0
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.124     4.936 r  cpu_3/dp/rf/mul_i_357__2/O
                         net (fo=3, routed)           1.042     5.979    cpu_3/dp/rf/mul_i_357__2_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.103 r  cpu_3/dp/rf/mul_i_296__2/O
                         net (fo=2, routed)           0.782     6.885    cpu_3/dp/rf/mul_i_296__2_n_0
    SLICE_X53Y69         LUT3 (Prop_lut3_I0_O)        0.124     7.009 r  cpu_3/dp/rf/mul_i_194__2/O
                         net (fo=1, routed)           0.263     7.272    cpu_3/dp/rf/shift_u/data1[2]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.396 r  cpu_3/dp/rf/mul_i_92__2/O
                         net (fo=1, routed)           0.655     8.051    cpu_3/dp/rf/mul_i_92__2_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.175 r  cpu_3/dp/rf/mul_i_30__2/O
                         net (fo=21, routed)          0.890     9.065    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X49Y69         LUT4 (Prop_lut4_I0_O)        0.124     9.189 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.189    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.739 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.739    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.853 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.853    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_7
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.967    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_11
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.280 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=4, routed)           0.775    11.055    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[15]
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.306    11.361 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    11.361    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2_i_2_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.762 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.762    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.096 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.653    12.749    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[17]
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.303    13.052 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    13.052    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.453 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.009    13.462    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.684 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[0]
                         net (fo=2, routed)           0.618    14.302    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[16]
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.299    14.601 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_4/O
                         net (fo=1, routed)           0.000    14.601    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_4_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.133 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.133    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.247 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.247    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.560 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.306    15.866    cpu_3/dp/alu_u/MUL_Result[31]
    SLICE_X44Y79         LUT4 (Prop_lut4_I0_O)        0.306    16.172 r  cpu_3/dp/alu_u/rf_reg_r1_0_15_30_31_i_5__2/O
                         net (fo=2, routed)           0.312    16.484    cpu_3/dp/alu_u/rf_reg_r1_0_15_0_5_i_81__1
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    16.608 r  cpu_3/dp/alu_u/rf_reg_r1_0_15_30_31_i_3__2/O
                         net (fo=2, routed)           0.521    17.130    cpu_3/dp/alu_u/ALUFlags[0]
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.124    17.254 r  cpu_3/dp/alu_u/rf_reg_r1_0_15_30_31_i_1__2/O
                         net (fo=2, routed)           0.726    17.979    cpu_3/dp/rf/rf_reg_r1_0_15_30_31/DIA1
    SLICE_X56Y75         RAMD32                                       r  cpu_3/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.426    17.905    cpu_3/dp/rf/rf_reg_r1_0_15_30_31/WCLK
    SLICE_X56Y75         RAMD32                                       r  cpu_3/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/CLK
                         clock pessimism              0.562    18.467    
                         clock uncertainty           -0.173    18.294    
    SLICE_X56Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.036    cpu_3/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.036    
                         arrival time                         -17.979    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 cpu_1/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_1/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.232ns  (logic 6.559ns (34.105%)  route 12.673ns (65.895%))
  Logic Levels:           26  (CARRY4=8 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 17.919 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.551    -0.961    cpu_1/dp/pcreg/clk_out1
    SLICE_X38Y90         FDCE                                         r  cpu_1/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu_1/dp/pcreg/q_reg[4]/Q
                         net (fo=26, routed)          1.060     0.617    ROM_2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X41Y88         LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  ROM_2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=10, routed)          0.768     1.509    cpu_1/dp/rf/spo[20]
    SLICE_X36Y87         LUT4 (Prop_lut4_I1_O)        0.124     1.633 r  cpu_1/dp/rf/rf_reg_r1_0_15_0_5_i_10__0/O
                         net (fo=37, routed)          1.303     2.936    cpu_1/dp/rf/rf_reg_r1_0_15_18_23/ADDRA1
    SLICE_X42Y90         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.060 r  cpu_1/dp/rf/rf_reg_r1_0_15_18_23/RAMA_D1/O
                         net (fo=3, routed)           0.740     3.800    cpu_1/dp/rf/rd20[19]
    SLICE_X37Y90         LUT3 (Prop_lut3_I2_O)        0.124     3.924 r  cpu_1/dp/rf/mul_i_225__0/O
                         net (fo=9, routed)           0.858     4.782    cpu_1/dp/rf/mul_i_225__0_n_0
    SLICE_X34Y86         LUT3 (Prop_lut3_I1_O)        0.124     4.906 r  cpu_1/dp/rf/mul_i_297__0/O
                         net (fo=2, routed)           0.507     5.413    cpu_1/dp/rf/mul_i_297__0_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.537 r  cpu_1/dp/rf/mul_i_196__0/O
                         net (fo=3, routed)           0.785     6.322    cpu_1/dp/rf/mul_i_196__0_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.446 r  cpu_1/dp/rf/mul_i_199__0/O
                         net (fo=1, routed)           0.440     6.886    cpu_1/dp/rf/mul_i_199__0_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I3_O)        0.124     7.010 r  cpu_1/dp/rf/mul_i_96__0/O
                         net (fo=1, routed)           0.569     7.579    cpu_1/dp/rf/mul_i_96__0_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  cpu_1/dp/rf/mul_i_31__0/O
                         net (fo=35, routed)          0.716     8.418    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X41Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.542 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     8.542    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig356_out
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.092 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.092    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.314 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=2, routed)           0.751    10.065    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[4]
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.299    10.364 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    10.364    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.744 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.744    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.067 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.416    11.483    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X43Y85         LUT2 (Prop_lut2_I0_O)        0.306    11.789 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.789    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.190 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.190    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.524 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[1]
                         net (fo=2, routed)           0.697    13.221    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X48Y87         LUT2 (Prop_lut2_I0_O)        0.303    13.524 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3/O
                         net (fo=1, routed)           0.000    13.524    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.074 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/CO[3]
                         net (fo=1, routed)           0.000    14.074    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.408 f  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/O[1]
                         net (fo=1, routed)           0.792    15.200    cpu_1/dp/alu_u/MUL_Result[13]
    SLICE_X45Y85         LUT4 (Prop_lut4_I0_O)        0.303    15.503 f  cpu_1/dp/alu_u/rf_reg_r1_0_15_12_17_i_25/O
                         net (fo=1, routed)           0.351    15.853    cpu_1/dp/alu_u/rf_reg_r1_0_15_12_17_i_25_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I1_O)        0.124    15.977 f  cpu_1/dp/alu_u/rf_reg_r1_0_15_12_17_i_9__0/O
                         net (fo=2, routed)           0.837    16.814    cpu_1/dp/rf/q_reg[0]_3
    SLICE_X48Y83         LUT5 (Prop_lut5_I4_O)        0.124    16.938 r  cpu_1/dp/rf/q[0]_i_5__0/O
                         net (fo=1, routed)           0.797    17.735    cpu_1/dp/rf/rf_reg_r1_0_15_12_17_i_9__0
    SLICE_X50Y89         LUT6 (Prop_lut6_I1_O)        0.124    17.859 r  cpu_1/dp/rf/q[0]_i_4__0_comp/O
                         net (fo=1, routed)           0.288    18.147    cpu_1/c/cl/flagreg1/q_reg[0]_8
    SLICE_X53Y89         LUT6 (Prop_lut6_I4_O)        0.124    18.271 r  cpu_1/c/cl/flagreg1/q[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.271    cpu_1/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X53Y89         FDCE                                         r  cpu_1/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.440    17.919    cpu_1/c/cl/flagreg1/clk_out1
    SLICE_X53Y89         FDCE                                         r  cpu_1/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.562    18.481    
                         clock uncertainty           -0.173    18.308    
    SLICE_X53Y89         FDCE (Setup_fdce_C_D)        0.032    18.340    cpu_1/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.340    
                         arrival time                         -18.271    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 cpu_7/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_7/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 6.835ns (35.619%)  route 12.354ns (64.381%))
  Logic Levels:           25  (CARRY4=8 LUT2=3 LUT3=4 LUT4=3 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 17.925 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.564    -0.948    cpu_7/dp/pcreg/clk_out1
    SLICE_X43Y40         FDCE                                         r  cpu_7/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  cpu_7/dp/pcreg/q_reg[4]/Q
                         net (fo=27, routed)          1.029     0.538    ROM_8/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.662 r  ROM_8/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=91, routed)          1.027     1.689    cpu_7/dp/rf/spo[26]
    SLICE_X45Y39         LUT4 (Prop_lut4_I2_O)        0.124     1.813 r  cpu_7/dp/rf/rf_reg_r1_0_15_0_5_i_10__6/O
                         net (fo=37, routed)          1.320     3.133    cpu_7/dp/rf/rf_reg_r1_0_15_12_17/ADDRA1
    SLICE_X38Y41         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.279 r  cpu_7/dp/rf/rf_reg_r1_0_15_12_17/RAMA/O
                         net (fo=2, routed)           0.774     4.054    cpu_7/dp/rf/rd20[12]
    SLICE_X37Y37         LUT3 (Prop_lut3_I2_O)        0.328     4.382 r  cpu_7/dp/rf/mul_i_143__6/O
                         net (fo=43, routed)          0.581     4.963    cpu_7/dp/rf/WriteData_7[12]
    SLICE_X36Y39         LUT3 (Prop_lut3_I2_O)        0.124     5.087 r  cpu_7/dp/rf/mul_i_297__6/O
                         net (fo=3, routed)           0.581     5.668    cpu_7/dp/rf/mul_i_297__6_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.792 r  cpu_7/dp/rf/mul_i_286__6/O
                         net (fo=2, routed)           1.148     6.939    cpu_7/dp/rf/mul_i_286__6_n_0
    SLICE_X30Y36         LUT3 (Prop_lut3_I2_O)        0.152     7.091 r  cpu_7/dp/rf/mul_i_172__6/O
                         net (fo=1, routed)           0.436     7.528    cpu_7/dp/rf/shift_u/data1[8]
    SLICE_X32Y37         LUT6 (Prop_lut6_I3_O)        0.348     7.876 r  cpu_7/dp/rf/mul_i_75__6/O
                         net (fo=1, routed)           0.465     8.341    cpu_7/dp/rf/mul_i_75__6_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.465 r  cpu_7/dp/rf/mul_i_24__6/O
                         net (fo=21, routed)          1.005     9.470    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X32Y40         LUT4 (Prop_lut4_I0_O)        0.124     9.594 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.594    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig164_out
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.144 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.144    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_7
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.366 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=2, routed)           0.750    11.117    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[4]_4[8]
    SLICE_X30Y38         LUT2 (Prop_lut2_I0_O)        0.299    11.416 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.416    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_2_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.796 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.796    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.111 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__1/O[3]
                         net (fo=2, routed)           0.694    12.804    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[11]
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.307    13.111 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.111    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_3_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.644 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.644    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.863 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/O[0]
                         net (fo=3, routed)           0.740    14.604    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[12]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.295    14.899 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4/O
                         net (fo=1, routed)           0.000    14.899    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.449 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.449    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.762 f  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.438    16.200    cpu_7/dp/alu_u/MUL_Result[31]
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.306    16.506 f  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_6__6/O
                         net (fo=2, routed)           0.304    16.810    cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_6__6_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.934 f  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_3__6/O
                         net (fo=2, routed)           0.752    17.686    cpu_7/dp/rf/ALUFlags[0]
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.124    17.810 r  cpu_7/dp/rf/q[0]_i_4__6_comp/O
                         net (fo=1, routed)           0.307    18.118    cpu_7/c/cl/flagreg1/q_reg[0]_7
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124    18.242 r  cpu_7/c/cl/flagreg1/q[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.242    cpu_7/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X34Y47         FDCE                                         r  cpu_7/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.445    17.925    cpu_7/c/cl/flagreg1/clk_out1
    SLICE_X34Y47         FDCE                                         r  cpu_7/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.492    18.416    
                         clock uncertainty           -0.173    18.244    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.077    18.321    cpu_7/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                         -18.242    
  -------------------------------------------------------------------
                         slack                                  0.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.558    -0.623    <hidden>
    SLICE_X55Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  <hidden>
                         net (fo=1, routed)           0.139    -0.343    <hidden>
    SLICE_X54Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.827    -0.863    <hidden>
    SLICE_X54Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.610    
                         clock uncertainty            0.173    -0.438    
    SLICE_X54Y30         FDRE (Hold_fdre_C_D)         0.086    -0.352    <hidden>
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.565%)  route 0.155ns (45.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.565    -0.616    <hidden>
    SLICE_X48Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  <hidden>
                         net (fo=1, routed)           0.155    -0.320    <hidden>
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.045    -0.275 r  <hidden>
                         net (fo=1, routed)           0.000    -0.275    <hidden>
    SLICE_X50Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.836    -0.854    <hidden>
    SLICE_X50Y9          FDRE                                         r  <hidden>
                         clock pessimism              0.274    -0.579    
                         clock uncertainty            0.173    -0.407    
    SLICE_X50Y9          FDRE (Hold_fdre_C_D)         0.121    -0.286    <hidden>
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.568    -0.613    <hidden>
    SLICE_X56Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  <hidden>
                         net (fo=1, routed)           0.082    -0.367    <hidden>
    SLICE_X57Y3          LUT6 (Prop_lut6_I4_O)        0.045    -0.322 r  <hidden>
                         net (fo=1, routed)           0.000    -0.322    <hidden>
    SLICE_X57Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.837    -0.853    <hidden>
    SLICE_X57Y3          FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.600    
                         clock uncertainty            0.173    -0.428    
    SLICE_X57Y3          FDRE (Hold_fdre_C_D)         0.091    -0.337    <hidden>
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.553    -0.628    <hidden>
    SLICE_X54Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  <hidden>
                         net (fo=1, routed)           0.082    -0.382    <hidden>
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.045    -0.337 r  <hidden>
                         net (fo=1, routed)           0.000    -0.337    <hidden>
    SLICE_X55Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.821    -0.869    <hidden>
    SLICE_X55Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.615    
                         clock uncertainty            0.173    -0.443    
    SLICE_X55Y25         FDRE (Hold_fdre_C_D)         0.091    -0.352    <hidden>
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.587    -0.594    <hidden>
    SLICE_X59Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  <hidden>
                         net (fo=2, routed)           0.110    -0.343    <hidden>
    SLICE_X58Y18         LUT4 (Prop_lut4_I2_O)        0.045    -0.298 r  <hidden>
                         net (fo=1, routed)           0.000    -0.298    <hidden>
    SLICE_X58Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.855    -0.835    <hidden>
    SLICE_X58Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.173    -0.409    
    SLICE_X58Y18         FDRE (Hold_fdre_C_D)         0.092    -0.317    <hidden>
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.553    -0.628    <hidden>
    SLICE_X39Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  <hidden>
                         net (fo=1, routed)           0.139    -0.348    <hidden>
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  <hidden>
                         net (fo=1, routed)           0.000    -0.303    <hidden>
    SLICE_X38Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.820    -0.870    <hidden>
    SLICE_X38Y28         FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.173    -0.443    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.121    -0.322    <hidden>
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.553    -0.628    <hidden>
    SLICE_X55Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  <hidden>
                         net (fo=1, routed)           0.140    -0.347    <hidden>
    SLICE_X54Y24         LUT4 (Prop_lut4_I1_O)        0.045    -0.302 r  <hidden>
                         net (fo=1, routed)           0.000    -0.302    <hidden>
    SLICE_X54Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.821    -0.869    <hidden>
    SLICE_X54Y24         FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.615    
                         clock uncertainty            0.173    -0.443    
    SLICE_X54Y24         FDRE (Hold_fdre_C_D)         0.120    -0.323    <hidden>
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.554    -0.627    <hidden>
    SLICE_X55Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  <hidden>
                         net (fo=1, routed)           0.140    -0.346    <hidden>
    SLICE_X54Y23         LUT4 (Prop_lut4_I2_O)        0.045    -0.301 r  <hidden>
                         net (fo=1, routed)           0.000    -0.301    <hidden>
    SLICE_X54Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.822    -0.868    <hidden>
    SLICE_X54Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.173    -0.442    
    SLICE_X54Y23         FDRE (Hold_fdre_C_D)         0.120    -0.322    <hidden>
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.774%)  route 0.110ns (40.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.562    -0.619    <hidden>
    SLICE_X50Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  <hidden>
                         net (fo=2, routed)           0.110    -0.345    <hidden>
    SLICE_X52Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.833    -0.857    <hidden>
    SLICE_X52Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.603    
                         clock uncertainty            0.173    -0.431    
    SLICE_X52Y37         FDRE (Hold_fdre_C_D)         0.063    -0.368    <hidden>
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.012%)  route 0.146ns (43.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.586    -0.595    <hidden>
    SLICE_X59Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  <hidden>
                         net (fo=2, routed)           0.146    -0.308    <hidden>
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.045    -0.263 r  <hidden>
                         net (fo=1, routed)           0.000    -0.263    <hidden>
    SLICE_X60Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.854    -0.836    <hidden>
    SLICE_X60Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.173    -0.409    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.121    -0.288    <hidden>
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.024    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.018ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.018ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (MaxDelay Path 19.475ns)
  Data Path Delay:        1.228ns  (logic 0.419ns (34.125%)  route 0.809ns (65.875%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.475ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.809     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X42Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.475    19.475    
    SLICE_X42Y5          FDCE (Setup_fdce_C_D)       -0.229    19.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.246    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                 18.018    

Slack (MET) :             18.142ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (MaxDelay Path 19.475ns)
  Data Path Delay:        1.057ns  (logic 0.419ns (39.657%)  route 0.638ns (60.343%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.475ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.638     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.475    19.475    
    SLICE_X51Y1          FDCE (Setup_fdce_C_D)       -0.276    19.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.199    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                 18.142    

Slack (MET) :             18.204ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (MaxDelay Path 19.475ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.709%)  route 0.586ns (58.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.475ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.586     1.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X43Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.475    19.475    
    SLICE_X43Y4          FDCE (Setup_fdce_C_D)       -0.266    19.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.209    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                 18.204    

Slack (MET) :             18.329ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (MaxDelay Path 19.475ns)
  Data Path Delay:        1.051ns  (logic 0.456ns (43.370%)  route 0.595ns (56.630%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.475ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.595     1.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X43Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.475    19.475    
    SLICE_X43Y4          FDCE (Setup_fdce_C_D)       -0.095    19.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.380    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 18.329    

Slack (MET) :             18.355ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (MaxDelay Path 19.475ns)
  Data Path Delay:        1.075ns  (logic 0.456ns (42.412%)  route 0.619ns (57.588%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.475ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.619     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X50Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.475    19.475    
    SLICE_X50Y1          FDCE (Setup_fdce_C_D)       -0.045    19.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.430    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 18.355    

Slack (MET) :             18.376ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (MaxDelay Path 19.475ns)
  Data Path Delay:        0.880ns  (logic 0.419ns (47.593%)  route 0.461ns (52.407%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.475ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X48Y2          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.461     0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X50Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.475    19.475    
    SLICE_X50Y1          FDCE (Setup_fdce_C_D)       -0.219    19.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.256    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                 18.376    

Slack (MET) :             18.378ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (MaxDelay Path 19.475ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.246%)  route 0.598ns (56.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.475ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.598     1.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X50Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.475    19.475    
    SLICE_X50Y1          FDCE (Setup_fdce_C_D)       -0.043    19.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.432    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                 18.378    

Slack (MET) :             18.531ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (MaxDelay Path 19.475ns)
  Data Path Delay:        0.897ns  (logic 0.456ns (50.833%)  route 0.441ns (49.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.475ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.441     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X42Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.475    19.475    
    SLICE_X42Y4          FDCE (Setup_fdce_C_D)       -0.047    19.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.428    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                 18.531    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.018ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.018ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (MaxDelay Path 19.475ns)
  Data Path Delay:        1.228ns  (logic 0.419ns (34.125%)  route 0.809ns (65.875%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.475ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.809     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X42Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.475    19.475    
    SLICE_X42Y5          FDCE (Setup_fdce_C_D)       -0.229    19.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.246    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                 18.018    

Slack (MET) :             18.142ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (MaxDelay Path 19.475ns)
  Data Path Delay:        1.057ns  (logic 0.419ns (39.657%)  route 0.638ns (60.343%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.475ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.638     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X51Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.475    19.475    
    SLICE_X51Y1          FDCE (Setup_fdce_C_D)       -0.276    19.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.199    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                 18.142    

Slack (MET) :             18.204ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (MaxDelay Path 19.475ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.709%)  route 0.586ns (58.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.475ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.586     1.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X43Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.475    19.475    
    SLICE_X43Y4          FDCE (Setup_fdce_C_D)       -0.266    19.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.209    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                 18.204    

Slack (MET) :             18.329ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (MaxDelay Path 19.475ns)
  Data Path Delay:        1.051ns  (logic 0.456ns (43.370%)  route 0.595ns (56.630%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.475ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.595     1.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X43Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.475    19.475    
    SLICE_X43Y4          FDCE (Setup_fdce_C_D)       -0.095    19.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.380    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 18.329    

Slack (MET) :             18.355ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (MaxDelay Path 19.475ns)
  Data Path Delay:        1.075ns  (logic 0.456ns (42.412%)  route 0.619ns (57.588%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.475ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.619     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X50Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.475    19.475    
    SLICE_X50Y1          FDCE (Setup_fdce_C_D)       -0.045    19.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.430    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 18.355    

Slack (MET) :             18.376ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (MaxDelay Path 19.475ns)
  Data Path Delay:        0.880ns  (logic 0.419ns (47.593%)  route 0.461ns (52.407%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.475ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X48Y2          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.461     0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X50Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.475    19.475    
    SLICE_X50Y1          FDCE (Setup_fdce_C_D)       -0.219    19.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.256    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                 18.376    

Slack (MET) :             18.378ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (MaxDelay Path 19.475ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.246%)  route 0.598ns (56.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.475ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.598     1.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X50Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.475    19.475    
    SLICE_X50Y1          FDCE (Setup_fdce_C_D)       -0.043    19.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.432    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                 18.378    

Slack (MET) :             18.531ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (MaxDelay Path 19.475ns)
  Data Path Delay:        0.897ns  (logic 0.456ns (50.833%)  route 0.441ns (49.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.475ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.441     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X42Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.475    19.475    
    SLICE_X42Y4          FDCE (Setup_fdce_C_D)       -0.047    19.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.428    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                 18.531    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 cpu_1/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_1/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.984ns  (logic 6.584ns (34.682%)  route 12.400ns (65.317%))
  Logic Levels:           25  (CARRY4=8 LUT2=4 LUT3=3 LUT4=4 LUT5=4 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 17.913 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.551    -0.961    cpu_1/dp/pcreg/clk_out1
    SLICE_X38Y90         FDCE                                         r  cpu_1/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu_1/dp/pcreg/q_reg[4]/Q
                         net (fo=26, routed)          1.060     0.617    ROM_2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X41Y88         LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  ROM_2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=10, routed)          0.768     1.509    cpu_1/dp/rf/spo[20]
    SLICE_X36Y87         LUT4 (Prop_lut4_I1_O)        0.124     1.633 r  cpu_1/dp/rf/rf_reg_r1_0_15_0_5_i_10__0/O
                         net (fo=37, routed)          1.461     3.094    cpu_1/dp/rf/rf_reg_r1_0_15_30_31/ADDRA1
    SLICE_X46Y87         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.218 r  cpu_1/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/O
                         net (fo=9, routed)           1.054     4.273    cpu_1/dp/rf/rd20[31]
    SLICE_X39Y95         LUT4 (Prop_lut4_I0_O)        0.124     4.397 r  cpu_1/dp/rf/mul_i_327__0/O
                         net (fo=9, routed)           0.647     5.044    cpu_1/dp/rf/mul_i_327__0_n_0
    SLICE_X39Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.168 r  cpu_1/dp/rf/mul_i_325__0/O
                         net (fo=2, routed)           0.572     5.739    cpu_1/dp/rf/mul_i_325__0_n_0
    SLICE_X39Y95         LUT3 (Prop_lut3_I0_O)        0.124     5.863 r  cpu_1/dp/rf/mul_i_218__0/O
                         net (fo=2, routed)           0.621     6.484    cpu_1/dp/rf/mul_i_218__0_n_0
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.124     6.608 r  cpu_1/dp/rf/mul_i_243__0/O
                         net (fo=1, routed)           0.403     7.011    cpu_1/dp/rf/shift_u/data1[12]
    SLICE_X45Y95         LUT5 (Prop_lut5_I1_O)        0.124     7.135 r  cpu_1/dp/rf/mul_i_134__0/O
                         net (fo=1, routed)           0.431     7.567    cpu_1/dp/rf/mul_i_134__0_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.691 r  cpu_1/dp/rf/mul_i_55__0/O
                         net (fo=1, routed)           0.263     7.954    cpu_1/dp/rf/mul_i_55__0_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I3_O)        0.124     8.078 r  cpu_1/dp/rf/mul_i_20__0/O
                         net (fo=21, routed)          0.915     8.992    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[12]
    SLICE_X44Y93         LUT4 (Prop_lut4_I0_O)        0.124     9.116 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.116    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.666 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.666    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[6]_3
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.979 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.605    10.585    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[6]_6[7]
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.306    10.891 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.891    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_i_3_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.441 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.441    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.555 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.555    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.889 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__2/O[1]
                         net (fo=4, routed)           0.800    12.689    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[13]
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.303    12.992 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.992    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.393 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.393    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.727 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__3/O[1]
                         net (fo=3, routed)           0.824    14.551    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[17]
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.303    14.854 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4_i_3/O
                         net (fo=1, routed)           0.000    14.854    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4_i_3_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.494 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.302    15.796    cpu_1/dp/alu_u/MUL_Result[31]
    SLICE_X49Y93         LUT4 (Prop_lut4_I0_O)        0.306    16.102 r  cpu_1/dp/alu_u/rf_reg_r1_0_15_30_31_i_5__0/O
                         net (fo=2, routed)           0.428    16.530    cpu_1/dp/alu_u/rf_reg_r1_0_15_0_5_i_81
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124    16.654 r  cpu_1/dp/alu_u/rf_reg_r1_0_15_30_31_i_3__0/O
                         net (fo=2, routed)           0.323    16.977    cpu_1/dp/alu_u/ALUFlags[0]
    SLICE_X48Y94         LUT2 (Prop_lut2_I0_O)        0.124    17.101 r  cpu_1/dp/alu_u/rf_reg_r1_0_15_30_31_i_1__0/O
                         net (fo=2, routed)           0.922    18.023    cpu_1/dp/rf/rf_reg_r1_0_15_30_31/DIA1
    SLICE_X46Y87         RAMD32                                       r  cpu_1/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.434    17.913    cpu_1/dp/rf/rf_reg_r1_0_15_30_31/WCLK
    SLICE_X46Y87         RAMD32                                       r  cpu_1/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/CLK
                         clock pessimism              0.562    18.475    
                         clock uncertainty           -0.173    18.302    
    SLICE_X46Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.044    cpu_1/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.044    
                         arrival time                         -18.023    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 cpu_4/dp/pcreg/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_4/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.327ns  (logic 6.837ns (35.376%)  route 12.490ns (64.624%))
  Logic Levels:           27  (CARRY4=10 LUT2=4 LUT3=1 LUT4=4 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 17.922 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.554    -0.958    cpu_4/dp/pcreg/clk_out1
    SLICE_X54Y85         FDCE                                         r  cpu_4/dp/pcreg/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  cpu_4/dp/pcreg/q_reg[6]/Q
                         net (fo=22, routed)          0.946     0.506    ROM_5/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X57Y84         LUT5 (Prop_lut5_I2_O)        0.124     0.630 r  ROM_5/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=9, routed)           0.821     1.451    cpu_4/dp/rf/spo[20]
    SLICE_X57Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.575 r  cpu_4/dp/rf/rf_reg_r1_0_15_0_5_i_10__3/O
                         net (fo=37, routed)          1.335     2.910    cpu_4/dp/rf/rf_reg_r1_0_15_0_5/ADDRB1
    SLICE_X52Y86         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.034 r  cpu_4/dp/rf/rf_reg_r1_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.591     3.626    cpu_4/dp/rf/rd20[3]
    SLICE_X53Y86         LUT3 (Prop_lut3_I2_O)        0.124     3.750 r  cpu_4/dp/rf/mul_i_183__3/O
                         net (fo=41, routed)          1.083     4.832    cpu_4/dp/rf/rf_reg_r1_0_15_0_5_3
    SLICE_X60Y87         LUT2 (Prop_lut2_I1_O)        0.150     4.982 r  cpu_4/dp/rf/mul_i_291__3/O
                         net (fo=1, routed)           0.853     5.836    cpu_4/dp/rf/mul_i_291__3_n_0
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.328     6.164 r  cpu_4/dp/rf/mul_i_180__3/O
                         net (fo=1, routed)           0.292     6.456    cpu_4/dp/rf/mul_i_180__3_n_0
    SLICE_X61Y87         LUT5 (Prop_lut5_I2_O)        0.124     6.580 r  cpu_4/dp/rf/mul_i_82__3/O
                         net (fo=1, routed)           0.542     7.122    cpu_4/dp/rf/mul_i_82__3_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.246 r  cpu_4/dp/rf/mul_i_28__3/O
                         net (fo=21, routed)          1.005     8.252    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X62Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.376 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.376    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig257_out
    SLICE_X62Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.774 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.774    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.087 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.733     9.820    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[7]
    SLICE_X60Y93         LUT2 (Prop_lut2_I0_O)        0.306    10.126 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.126    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__0_i_3_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.659 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.659    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__0_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.776 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.776    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.099 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.933    12.032    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X55Y94         LUT2 (Prop_lut2_I0_O)        0.306    12.338 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.338    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.739 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.739    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.961 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[0]
                         net (fo=2, routed)           0.863    13.824    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[16]
    SLICE_X54Y100        LUT2 (Prop_lut2_I0_O)        0.299    14.123 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_4/O
                         net (fo=1, routed)           0.000    14.123    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.636 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.636    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.753 r  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.753    cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.076 f  cpu_4/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[1]
                         net (fo=1, routed)           0.568    15.644    cpu_4/dp/alu_u/MUL_Result[29]
    SLICE_X51Y102        LUT4 (Prop_lut4_I0_O)        0.306    15.950 f  cpu_4/dp/alu_u/rf_reg_r1_0_15_24_29_i_21__3/O
                         net (fo=2, routed)           0.538    16.488    cpu_4/dp/rf/q_reg[29]
    SLICE_X50Y102        LUT6 (Prop_lut6_I0_O)        0.124    16.612 f  cpu_4/dp/rf/q[0]_i_25__3/O
                         net (fo=1, routed)           0.605    17.217    cpu_4/dp/rf/q[0]_i_25__3_n_0
    SLICE_X50Y102        LUT6 (Prop_lut6_I5_O)        0.124    17.341 r  cpu_4/dp/rf/q[0]_i_12__3/O
                         net (fo=1, routed)           0.618    17.959    cpu_4/dp/rf/q[0]_i_12__3_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I5_O)        0.124    18.083 r  cpu_4/dp/rf/q[0]_i_4__3/O
                         net (fo=1, routed)           0.162    18.245    cpu_4/c/cl/flagreg1/q_reg[0]_8
    SLICE_X50Y99         LUT6 (Prop_lut6_I2_O)        0.124    18.369 r  cpu_4/c/cl/flagreg1/q[0]_i_1/O
                         net (fo=1, routed)           0.000    18.369    cpu_4/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X50Y99         FDCE                                         r  cpu_4/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.443    17.922    cpu_4/c/cl/flagreg1/clk_out1
    SLICE_X50Y99         FDCE                                         r  cpu_4/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.562    18.484    
                         clock uncertainty           -0.173    18.311    
    SLICE_X50Y99         FDCE (Setup_fdce_C_D)        0.081    18.392    cpu_4/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.392    
                         arrival time                         -18.369    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 cpu_3/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/rf/rf_reg_r1_0_15_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.996ns  (logic 7.906ns (41.618%)  route 11.090ns (58.382%))
  Logic Levels:           27  (CARRY4=15 LUT2=3 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 17.907 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.548    -0.964    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y68         FDCE                                         r  cpu_3/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDCE (Prop_fdce_C_Q)         0.518    -0.446 r  cpu_3/dp/pcreg/q_reg[3]/Q
                         net (fo=25, routed)          0.721     0.275    cpu_3/dp/pcreg/Q[1]
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.800 r  cpu_3/dp/pcreg/q_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.800    cpu_3/dp/pcreg/q_reg[3]_i_2__2_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.914 r  cpu_3/dp/pcreg/q_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.914    cpu_3/dp/pcreg/q_reg[7]_i_2__2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.153 r  cpu_3/dp/pcreg/q_reg[11]_i_2__2/O[2]
                         net (fo=3, routed)           0.761     1.914    cpu_3/dp/alu_u/sum_33_carry__2_i_4__2[10]
    SLICE_X57Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     2.490 r  cpu_3/dp/alu_u/mul_i_35__2/CO[3]
                         net (fo=1, routed)           0.000     2.490    cpu_3/dp/alu_u/mul_i_35__2_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.604 r  cpu_3/dp/alu_u/mul_i_33__2/CO[3]
                         net (fo=1, routed)           0.000     2.604    cpu_3/dp/alu_u/mul_i_33__2_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.718 r  cpu_3/dp/alu_u/sum_33_carry__3_i_9__2/CO[3]
                         net (fo=1, routed)           0.009     2.727    cpu_3/dp/alu_u/sum_33_carry__3_i_9__2_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.061 r  cpu_3/dp/alu_u/sum_33_carry__4_i_9__2/O[1]
                         net (fo=6, routed)           0.711     3.772    cpu_3/dp/rf/PCPlus8[21]
    SLICE_X58Y73         LUT3 (Prop_lut3_I0_O)        0.303     4.075 r  cpu_3/dp/rf/mul_i_223__2/O
                         net (fo=9, routed)           0.737     4.812    cpu_3/dp/rf/mul_i_223__2_n_0
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.124     4.936 r  cpu_3/dp/rf/mul_i_357__2/O
                         net (fo=3, routed)           1.042     5.979    cpu_3/dp/rf/mul_i_357__2_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.103 r  cpu_3/dp/rf/mul_i_296__2/O
                         net (fo=2, routed)           0.782     6.885    cpu_3/dp/rf/mul_i_296__2_n_0
    SLICE_X53Y69         LUT3 (Prop_lut3_I0_O)        0.124     7.009 r  cpu_3/dp/rf/mul_i_194__2/O
                         net (fo=1, routed)           0.263     7.272    cpu_3/dp/rf/shift_u/data1[2]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.396 r  cpu_3/dp/rf/mul_i_92__2/O
                         net (fo=1, routed)           0.655     8.051    cpu_3/dp/rf/mul_i_92__2_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.175 r  cpu_3/dp/rf/mul_i_30__2/O
                         net (fo=21, routed)          0.890     9.065    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X49Y69         LUT4 (Prop_lut4_I0_O)        0.124     9.189 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.189    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.739 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.739    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.978 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=1, routed)           0.614    10.592    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[6]
    SLICE_X48Y70         LUT2 (Prop_lut2_I1_O)        0.302    10.894 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.894    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_2_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.292    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.626 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.759    12.385    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X45Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.564    12.949 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.949    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.171 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/O[0]
                         net (fo=2, routed)           0.618    13.789    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[8]
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.299    14.088 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.088    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.620 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[3]
                         net (fo=1, routed)           0.009    14.629    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.963 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[1]
                         net (fo=1, routed)           0.497    15.460    cpu_3/dp/alu_u/MUL_Result[17]
    SLICE_X42Y79         LUT4 (Prop_lut4_I0_O)        0.303    15.763 r  cpu_3/dp/alu_u/rf_reg_r1_0_15_12_17_i_41__1/O
                         net (fo=1, routed)           0.295    16.058    cpu_3/dp/rf/q_reg[17]
    SLICE_X47Y79         LUT6 (Prop_lut6_I1_O)        0.124    16.182 r  cpu_3/dp/rf/rf_reg_r1_0_15_12_17_i_19__2/O
                         net (fo=3, routed)           0.975    17.156    cpu_3/dp/rf/rf_reg_r1_0_15_12_17_i_19__2_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I0_O)        0.124    17.280 r  cpu_3/dp/rf/rf_reg_r1_0_15_12_17_i_5__2/O
                         net (fo=2, routed)           0.752    18.032    cpu_3/dp/rf/rf_reg_r1_0_15_12_17/DIC1
    SLICE_X56Y73         RAMD32                                       r  cpu_3/dp/rf/rf_reg_r1_0_15_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.428    17.907    cpu_3/dp/rf/rf_reg_r1_0_15_12_17/WCLK
    SLICE_X56Y73         RAMD32                                       r  cpu_3/dp/rf/rf_reg_r1_0_15_12_17/RAMC_D1/CLK
                         clock pessimism              0.575    18.482    
                         clock uncertainty           -0.173    18.309    
    SLICE_X56Y73         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    18.060    cpu_3/dp/rf/rf_reg_r1_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.060    
                         arrival time                         -18.032    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 cpu_3/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.257ns  (logic 8.038ns (41.741%)  route 11.219ns (58.259%))
  Logic Levels:           29  (CARRY4=15 LUT2=2 LUT3=3 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 17.905 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.548    -0.964    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y68         FDCE                                         r  cpu_3/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDCE (Prop_fdce_C_Q)         0.518    -0.446 r  cpu_3/dp/pcreg/q_reg[3]/Q
                         net (fo=25, routed)          0.721     0.275    cpu_3/dp/pcreg/Q[1]
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.800 r  cpu_3/dp/pcreg/q_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.800    cpu_3/dp/pcreg/q_reg[3]_i_2__2_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.914 r  cpu_3/dp/pcreg/q_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.914    cpu_3/dp/pcreg/q_reg[7]_i_2__2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.153 r  cpu_3/dp/pcreg/q_reg[11]_i_2__2/O[2]
                         net (fo=3, routed)           0.761     1.914    cpu_3/dp/alu_u/sum_33_carry__2_i_4__2[10]
    SLICE_X57Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     2.490 r  cpu_3/dp/alu_u/mul_i_35__2/CO[3]
                         net (fo=1, routed)           0.000     2.490    cpu_3/dp/alu_u/mul_i_35__2_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.604 r  cpu_3/dp/alu_u/mul_i_33__2/CO[3]
                         net (fo=1, routed)           0.000     2.604    cpu_3/dp/alu_u/mul_i_33__2_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.718 r  cpu_3/dp/alu_u/sum_33_carry__3_i_9__2/CO[3]
                         net (fo=1, routed)           0.009     2.727    cpu_3/dp/alu_u/sum_33_carry__3_i_9__2_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.061 r  cpu_3/dp/alu_u/sum_33_carry__4_i_9__2/O[1]
                         net (fo=6, routed)           0.711     3.772    cpu_3/dp/rf/PCPlus8[21]
    SLICE_X58Y73         LUT3 (Prop_lut3_I0_O)        0.303     4.075 r  cpu_3/dp/rf/mul_i_223__2/O
                         net (fo=9, routed)           0.737     4.812    cpu_3/dp/rf/mul_i_223__2_n_0
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.124     4.936 r  cpu_3/dp/rf/mul_i_357__2/O
                         net (fo=3, routed)           1.042     5.979    cpu_3/dp/rf/mul_i_357__2_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.103 r  cpu_3/dp/rf/mul_i_296__2/O
                         net (fo=2, routed)           0.782     6.885    cpu_3/dp/rf/mul_i_296__2_n_0
    SLICE_X53Y69         LUT3 (Prop_lut3_I0_O)        0.124     7.009 r  cpu_3/dp/rf/mul_i_194__2/O
                         net (fo=1, routed)           0.263     7.272    cpu_3/dp/rf/shift_u/data1[2]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.396 r  cpu_3/dp/rf/mul_i_92__2/O
                         net (fo=1, routed)           0.655     8.051    cpu_3/dp/rf/mul_i_92__2_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.175 r  cpu_3/dp/rf/mul_i_30__2/O
                         net (fo=21, routed)          0.890     9.065    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X49Y69         LUT4 (Prop_lut4_I0_O)        0.124     9.189 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.189    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.739 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.739    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.978 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=1, routed)           0.614    10.592    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[6]
    SLICE_X48Y70         LUT2 (Prop_lut2_I1_O)        0.302    10.894 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.894    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_2_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.292 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.292    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.626 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.759    12.385    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X45Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.564    12.949 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.949    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.171 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/O[0]
                         net (fo=2, routed)           0.618    13.789    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[8]
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.299    14.088 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.088    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.620 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[3]
                         net (fo=1, routed)           0.009    14.629    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.851 f  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[0]
                         net (fo=1, routed)           0.513    15.364    cpu_3/dp/alu_u/MUL_Result[16]
    SLICE_X43Y76         LUT4 (Prop_lut4_I0_O)        0.299    15.663 f  cpu_3/dp/alu_u/rf_reg_r1_0_15_12_17_i_43__1/O
                         net (fo=1, routed)           0.441    16.104    cpu_3/dp/rf/q_reg[16]_1
    SLICE_X47Y77         LUT6 (Prop_lut6_I1_O)        0.124    16.228 f  cpu_3/dp/rf/rf_reg_r1_0_15_12_17_i_20__2/O
                         net (fo=3, routed)           0.589    16.817    cpu_3/dp/rf/rf_reg_r1_0_15_12_17_i_20__2_n_0
    SLICE_X47Y78         LUT4 (Prop_lut4_I1_O)        0.124    16.941 r  cpu_3/dp/rf/q[0]_i_8__2/O
                         net (fo=1, routed)           0.950    17.891    cpu_3/dp/rf/q[0]_i_8__2_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I1_O)        0.124    18.015 r  cpu_3/dp/rf/q[0]_i_4__2_comp/O
                         net (fo=1, routed)           0.154    18.169    cpu_3/c/cl/flagreg1/q_reg[0]_8
    SLICE_X47Y78         LUT6 (Prop_lut6_I4_O)        0.124    18.293 r  cpu_3/c/cl/flagreg1/q[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.293    cpu_3/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X47Y78         FDCE                                         r  cpu_3/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.426    17.905    cpu_3/c/cl/flagreg1/clk_out1
    SLICE_X47Y78         FDCE                                         r  cpu_3/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.562    18.467    
                         clock uncertainty           -0.173    18.294    
    SLICE_X47Y78         FDCE (Setup_fdce_C_D)        0.029    18.323    cpu_3/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.323    
                         arrival time                         -18.293    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 cpu_5/dp/pcreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_5/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.246ns  (logic 8.766ns (45.548%)  route 10.480ns (54.452%))
  Logic Levels:           31  (CARRY4=15 LUT2=3 LUT3=4 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 17.897 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.552    -0.960    cpu_5/dp/pcreg/clk_out1
    SLICE_X11Y64         FDCE                                         r  cpu_5/dp/pcreg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  cpu_5/dp/pcreg/q_reg[1]/Q
                         net (fo=2, routed)           0.440    -0.063    cpu_5/dp/pcreg/q_reg_n_0_[1]
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.611 r  cpu_5/dp/pcreg/q_reg[3]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     0.611    cpu_5/dp/pcreg/q_reg[3]_i_2__4_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.945 r  cpu_5/dp/pcreg/q_reg[7]_i_2__4/O[1]
                         net (fo=3, routed)           0.537     1.481    cpu_5/dp/alu_u/sum_33_carry__2_i_4__4[5]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     2.317 r  cpu_5/dp/alu_u/mul_i_36__4/CO[3]
                         net (fo=1, routed)           0.000     2.317    cpu_5/dp/alu_u/mul_i_36__4_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.434 r  cpu_5/dp/alu_u/mul_i_35__4/CO[3]
                         net (fo=1, routed)           0.000     2.434    cpu_5/dp/alu_u/mul_i_35__4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.551 r  cpu_5/dp/alu_u/mul_i_33__4/CO[3]
                         net (fo=1, routed)           0.000     2.551    cpu_5/dp/alu_u/mul_i_33__4_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.668 r  cpu_5/dp/alu_u/sum_33_carry__3_i_9__4/CO[3]
                         net (fo=1, routed)           0.000     2.668    cpu_5/dp/alu_u/sum_33_carry__3_i_9__4_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  cpu_5/dp/alu_u/sum_33_carry__4_i_9__4/CO[3]
                         net (fo=1, routed)           0.000     2.785    cpu_5/dp/alu_u/sum_33_carry__4_i_9__4_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.004 r  cpu_5/dp/alu_u/sum_33_carry__5_i_9__4/O[0]
                         net (fo=6, routed)           0.860     3.864    cpu_5/dp/rf/PCPlus8[24]
    SLICE_X2Y71          LUT3 (Prop_lut3_I0_O)        0.295     4.159 r  cpu_5/dp/rf/sum_33_carry__5_i_48__4/O
                         net (fo=10, routed)          0.449     4.608    cpu_5/dp/rf/sum_33_carry__5_i_48__4_n_0
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.124     4.732 r  cpu_5/dp/rf/mul_i_280__4/O
                         net (fo=4, routed)           0.623     5.355    cpu_5/dp/rf/mul_i_280__4_n_0
    SLICE_X2Y71          LUT3 (Prop_lut3_I2_O)        0.124     5.479 r  cpu_5/dp/rf/mul_i_270__4/O
                         net (fo=1, routed)           0.340     5.819    cpu_5/dp/rf/mul_i_270__4_n_0
    SLICE_X3Y71          LUT3 (Prop_lut3_I2_O)        0.124     5.943 r  cpu_5/dp/rf/mul_i_163__4/O
                         net (fo=4, routed)           0.604     6.547    cpu_5/dp/rf/mul_i_163__4_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.124     6.671 r  cpu_5/dp/rf/mul_i_156__4/O
                         net (fo=1, routed)           0.171     6.841    cpu_5/dp/rf/mul_i_156__4_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.124     6.965 r  cpu_5/dp/rf/mul_i_67__4/O
                         net (fo=1, routed)           0.680     7.646    cpu_5/dp/rf/mul_i_67__4_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I2_O)        0.124     7.770 r  cpu_5/dp/rf/mul_i_24__4/O
                         net (fo=21, routed)          1.042     8.811    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X10Y75         LUT4 (Prop_lut4_I0_O)        0.124     8.935 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     8.935    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig152_out
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.468    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.791 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.617    10.408    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[4]_4[5]
    SLICE_X11Y73         LUT2 (Prop_lut2_I0_O)        0.306    10.714 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry_i_1/O
                         net (fo=1, routed)           0.000    10.714    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry_i_1_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.115 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry/CO[3]
                         net (fo=1, routed)           0.000    11.115    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.449 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0/O[1]
                         net (fo=2, routed)           0.755    12.203    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[5]
    SLICE_X15Y76         LUT2 (Prop_lut2_I0_O)        0.303    12.506 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_i_1/O
                         net (fo=1, routed)           0.000    12.506    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_i_1_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry/CO[3]
                         net (fo=1, routed)           0.000    12.907    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.241 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0/O[1]
                         net (fo=1, routed)           0.772    14.013    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[5]
    SLICE_X28Y73         LUT2 (Prop_lut2_I1_O)        0.303    14.316 r  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.316    cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1_i_3_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.896 f  cpu_5/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[2]
                         net (fo=1, routed)           0.411    15.308    cpu_5/dp/alu_u/MUL_Result[18]
    SLICE_X31Y72         LUT4 (Prop_lut4_I0_O)        0.302    15.610 f  cpu_5/dp/alu_u/rf_reg_r1_0_15_18_23_i_15__4/O
                         net (fo=1, routed)           0.151    15.761    cpu_5/dp/rf/q_reg[18]
    SLICE_X31Y72         LUT6 (Prop_lut6_I1_O)        0.124    15.885 f  cpu_5/dp/rf/rf_reg_r1_0_15_18_23_i_8__4/O
                         net (fo=3, routed)           0.821    16.707    cpu_5/dp/rf/rf_reg_r1_0_15_18_23_i_8__4_n_0
    SLICE_X30Y76         LUT4 (Prop_lut4_I3_O)        0.124    16.831 r  cpu_5/dp/rf/q[0]_i_8__4/O
                         net (fo=1, routed)           0.795    17.626    cpu_5/dp/rf/q[0]_i_8__4_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I3_O)        0.124    17.750 r  cpu_5/dp/rf/q[0]_i_4__4_comp_1/O
                         net (fo=1, routed)           0.412    18.162    cpu_5/c/cl/flagreg1/q_reg[0]_8
    SLICE_X31Y75         LUT6 (Prop_lut6_I4_O)        0.124    18.286 r  cpu_5/c/cl/flagreg1/q[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.286    cpu_5/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X31Y75         FDCE                                         r  cpu_5/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.418    17.897    cpu_5/c/cl/flagreg1/clk_out1
    SLICE_X31Y75         FDCE                                         r  cpu_5/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.562    18.459    
                         clock uncertainty           -0.173    18.286    
    SLICE_X31Y75         FDCE (Setup_fdce_C_D)        0.032    18.318    cpu_5/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.318    
                         arrival time                         -18.286    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 cpu_7/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_7/dp/rf/rf_reg_r1_0_15_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.720ns  (logic 6.454ns (34.476%)  route 12.266ns (65.524%))
  Logic Levels:           23  (CARRY4=8 LUT2=4 LUT3=4 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 17.925 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.564    -0.948    cpu_7/dp/pcreg/clk_out1
    SLICE_X43Y40         FDCE                                         r  cpu_7/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  cpu_7/dp/pcreg/q_reg[4]/Q
                         net (fo=27, routed)          1.029     0.538    ROM_8/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.662 r  ROM_8/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=91, routed)          1.027     1.689    cpu_7/dp/rf/spo[26]
    SLICE_X45Y39         LUT4 (Prop_lut4_I2_O)        0.124     1.813 r  cpu_7/dp/rf/rf_reg_r1_0_15_0_5_i_10__6/O
                         net (fo=37, routed)          1.320     3.133    cpu_7/dp/rf/rf_reg_r1_0_15_12_17/ADDRA1
    SLICE_X38Y41         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.279 r  cpu_7/dp/rf/rf_reg_r1_0_15_12_17/RAMA/O
                         net (fo=2, routed)           0.774     4.054    cpu_7/dp/rf/rd20[12]
    SLICE_X37Y37         LUT3 (Prop_lut3_I2_O)        0.328     4.382 r  cpu_7/dp/rf/mul_i_143__6/O
                         net (fo=43, routed)          0.581     4.963    cpu_7/dp/rf/WriteData_7[12]
    SLICE_X36Y39         LUT3 (Prop_lut3_I2_O)        0.124     5.087 r  cpu_7/dp/rf/mul_i_297__6/O
                         net (fo=3, routed)           0.581     5.668    cpu_7/dp/rf/mul_i_297__6_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.792 r  cpu_7/dp/rf/mul_i_286__6/O
                         net (fo=2, routed)           1.148     6.939    cpu_7/dp/rf/mul_i_286__6_n_0
    SLICE_X30Y36         LUT3 (Prop_lut3_I2_O)        0.152     7.091 r  cpu_7/dp/rf/mul_i_172__6/O
                         net (fo=1, routed)           0.436     7.528    cpu_7/dp/rf/shift_u/data1[8]
    SLICE_X32Y37         LUT6 (Prop_lut6_I3_O)        0.348     7.876 r  cpu_7/dp/rf/mul_i_75__6/O
                         net (fo=1, routed)           0.465     8.341    cpu_7/dp/rf/mul_i_75__6_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.465 r  cpu_7/dp/rf/mul_i_24__6/O
                         net (fo=21, routed)          1.005     9.470    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X32Y40         LUT4 (Prop_lut4_I0_O)        0.124     9.594 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.594    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig164_out
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.144 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.144    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_7
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.366 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=2, routed)           0.750    11.117    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[4]_4[8]
    SLICE_X30Y38         LUT2 (Prop_lut2_I0_O)        0.299    11.416 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.416    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_2_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.796 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.796    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.015 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__1/O[0]
                         net (fo=2, routed)           0.705    12.720    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[8]
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.295    13.015 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.015    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_i_2_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.395 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.395    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.718 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/O[1]
                         net (fo=1, routed)           0.552    14.270    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[9]
    SLICE_X31Y46         LUT2 (Prop_lut2_I1_O)        0.306    14.576 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.576    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_3_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.126 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.126    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.460 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/O[1]
                         net (fo=1, routed)           0.724    16.184    cpu_7/dp/rf/P[25]_alias
    SLICE_X34Y48         LUT5 (Prop_lut5_I4_O)        0.303    16.487 r  cpu_7/dp/rf/rf_reg_r1_0_15_24_29_i_7__6_comp/O
                         net (fo=3, routed)           0.438    16.925    cpu_7/dp/rf/rf_reg_r1_0_15_24_29_i_7__6_n_0
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.119    17.044 r  cpu_7/dp/rf/rf_reg_r1_0_15_24_29_i_1__6/O
                         net (fo=2, routed)           0.729    17.773    cpu_7/dp/rf/rf_reg_r1_0_15_24_29/DIA1
    SLICE_X38Y44         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r1_0_15_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.445    17.925    cpu_7/dp/rf/rf_reg_r1_0_15_24_29/WCLK
    SLICE_X38Y44         RAMD32                                       r  cpu_7/dp/rf/rf_reg_r1_0_15_24_29/RAMA_D1/CLK
                         clock pessimism              0.564    18.488    
                         clock uncertainty           -0.173    18.316    
    SLICE_X38Y44         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.489    17.827    cpu_7/dp/rf/rf_reg_r1_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.827    
                         arrival time                         -17.773    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 cpu_0/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_0/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.208ns  (logic 6.997ns (36.427%)  route 12.211ns (63.573%))
  Logic Levels:           27  (CARRY4=9 LUT2=3 LUT3=3 LUT4=4 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 17.982 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.570    -0.942    cpu_0/dp/pcreg/clk_out1
    SLICE_X9Y49          FDCE                                         r  cpu_0/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  cpu_0/dp/pcreg/q_reg[2]/Q
                         net (fo=20, routed)          1.094     0.609    ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X9Y48          LUT6 (Prop_lut6_I0_O)        0.124     0.733 r  ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=5, routed)           0.830     1.563    cpu_0/dp/rf/spo[1]
    SLICE_X9Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.687 r  cpu_0/dp/rf/rf_reg_r1_0_15_0_5_i_10/O
                         net (fo=37, routed)          1.290     2.977    cpu_0/dp/rf/rf_reg_r1_0_15_12_17/ADDRA1
    SLICE_X6Y51          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.123 r  cpu_0/dp/rf/rf_reg_r1_0_15_12_17/RAMA/O
                         net (fo=2, routed)           0.857     3.980    cpu_0/dp/rf/rd20[12]
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.328     4.308 r  cpu_0/dp/rf/mul_i_130/O
                         net (fo=40, routed)          0.780     5.088    cpu_0/dp/rf/rf_reg_r1_0_15_12_17_0
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.124     5.212 r  cpu_0/dp/rf/mul_i_244/O
                         net (fo=2, routed)           0.477     5.689    cpu_0/dp/rf/mul_i_244_n_0
    SLICE_X2Y50          LUT3 (Prop_lut3_I0_O)        0.124     5.813 r  cpu_0/dp/rf/mul_i_252/O
                         net (fo=4, routed)           0.773     6.585    cpu_0/dp/rf/mul_i_252_n_0
    SLICE_X2Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.709 r  cpu_0/dp/rf/mul_i_146/O
                         net (fo=1, routed)           0.454     7.163    cpu_0/dp/rf/mul_i_146_n_0
    SLICE_X3Y49          LUT5 (Prop_lut5_I2_O)        0.124     7.287 r  cpu_0/dp/rf/mul_i_61/O
                         net (fo=1, routed)           0.595     7.882    cpu_0/dp/rf/mul_i_61_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.124     8.006 r  cpu_0/dp/rf/mul_i_22/O
                         net (fo=21, routed)          0.997     9.003    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[10]
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.124     9.127 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.127    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig101_out
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.677 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.677    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.899 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.587    10.486    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[4]
    SLICE_X5Y57          LUT2 (Prop_lut2_I1_O)        0.299    10.785 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.785    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_4_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.317 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.317    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.651 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__1/O[1]
                         net (fo=2, routed)           0.513    12.163    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[9]
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.303    12.466 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.466    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.867 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.867    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.981    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.315 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/O[1]
                         net (fo=3, routed)           0.573    13.888    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[13]
    SLICE_X7Y60          LUT2 (Prop_lut2_I1_O)        0.303    14.191 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4/O
                         net (fo=1, routed)           0.000    14.191    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.741 r  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.741    cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.075 f  cpu_0/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[1]
                         net (fo=1, routed)           0.438    15.513    cpu_0/dp/alu_u/MUL_Result[29]
    SLICE_X7Y62          LUT4 (Prop_lut4_I0_O)        0.303    15.816 f  cpu_0/dp/alu_u/rf_reg_r1_0_15_24_29_i_21/O
                         net (fo=2, routed)           0.447    16.263    cpu_0/dp/rf/q_reg[29]
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.124    16.387 f  cpu_0/dp/rf/q[0]_i_29/O
                         net (fo=1, routed)           0.490    16.877    cpu_0/dp/rf/q[0]_i_29_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.124    17.001 r  cpu_0/dp/rf/q[0]_i_14/O
                         net (fo=1, routed)           0.574    17.575    cpu_0/dp/rf/q[0]_i_14_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I5_O)        0.124    17.699 r  cpu_0/dp/rf/q[0]_i_3/O
                         net (fo=1, routed)           0.444    18.143    cpu_0/c/cl/flagreg1/q_reg[0]_7
    SLICE_X4Y62          LUT6 (Prop_lut6_I1_O)        0.124    18.267 r  cpu_0/c/cl/flagreg1/q[0]_i_1/O
                         net (fo=1, routed)           0.000    18.267    cpu_0/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X4Y62          FDCE                                         r  cpu_0/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.503    17.982    cpu_0/c/cl/flagreg1/clk_out1
    SLICE_X4Y62          FDCE                                         r  cpu_0/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.484    18.466    
                         clock uncertainty           -0.173    18.293    
    SLICE_X4Y62          FDCE (Setup_fdce_C_D)        0.029    18.322    cpu_0/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.322    
                         arrival time                         -18.267    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 cpu_3/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.943ns  (logic 8.451ns (44.612%)  route 10.492ns (55.388%))
  Logic Levels:           31  (CARRY4=18 LUT2=4 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 17.905 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.548    -0.964    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y68         FDCE                                         r  cpu_3/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDCE (Prop_fdce_C_Q)         0.518    -0.446 r  cpu_3/dp/pcreg/q_reg[3]/Q
                         net (fo=25, routed)          0.721     0.275    cpu_3/dp/pcreg/Q[1]
    SLICE_X55Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.800 r  cpu_3/dp/pcreg/q_reg[3]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.800    cpu_3/dp/pcreg/q_reg[3]_i_2__2_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.914 r  cpu_3/dp/pcreg/q_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     0.914    cpu_3/dp/pcreg/q_reg[7]_i_2__2_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.153 r  cpu_3/dp/pcreg/q_reg[11]_i_2__2/O[2]
                         net (fo=3, routed)           0.761     1.914    cpu_3/dp/alu_u/sum_33_carry__2_i_4__2[10]
    SLICE_X57Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     2.490 r  cpu_3/dp/alu_u/mul_i_35__2/CO[3]
                         net (fo=1, routed)           0.000     2.490    cpu_3/dp/alu_u/mul_i_35__2_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.604 r  cpu_3/dp/alu_u/mul_i_33__2/CO[3]
                         net (fo=1, routed)           0.000     2.604    cpu_3/dp/alu_u/mul_i_33__2_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.718 r  cpu_3/dp/alu_u/sum_33_carry__3_i_9__2/CO[3]
                         net (fo=1, routed)           0.009     2.727    cpu_3/dp/alu_u/sum_33_carry__3_i_9__2_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.061 r  cpu_3/dp/alu_u/sum_33_carry__4_i_9__2/O[1]
                         net (fo=6, routed)           0.711     3.772    cpu_3/dp/rf/PCPlus8[21]
    SLICE_X58Y73         LUT3 (Prop_lut3_I0_O)        0.303     4.075 r  cpu_3/dp/rf/mul_i_223__2/O
                         net (fo=9, routed)           0.737     4.812    cpu_3/dp/rf/mul_i_223__2_n_0
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.124     4.936 r  cpu_3/dp/rf/mul_i_357__2/O
                         net (fo=3, routed)           1.042     5.979    cpu_3/dp/rf/mul_i_357__2_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.103 r  cpu_3/dp/rf/mul_i_296__2/O
                         net (fo=2, routed)           0.782     6.885    cpu_3/dp/rf/mul_i_296__2_n_0
    SLICE_X53Y69         LUT3 (Prop_lut3_I0_O)        0.124     7.009 r  cpu_3/dp/rf/mul_i_194__2/O
                         net (fo=1, routed)           0.263     7.272    cpu_3/dp/rf/shift_u/data1[2]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.396 r  cpu_3/dp/rf/mul_i_92__2/O
                         net (fo=1, routed)           0.655     8.051    cpu_3/dp/rf/mul_i_92__2_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.175 r  cpu_3/dp/rf/mul_i_30__2/O
                         net (fo=21, routed)          0.890     9.065    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X49Y69         LUT4 (Prop_lut4_I0_O)        0.124     9.189 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.189    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig305_out
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.739 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.739    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.853 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.853    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_7
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.967    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_11
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.280 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=4, routed)           0.775    11.055    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[15]
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.306    11.361 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    11.361    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2_i_2_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.762 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.762    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.096 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.653    12.749    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[17]
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.303    13.052 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    13.052    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.453 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.009    13.462    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.684 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[0]
                         net (fo=2, routed)           0.618    14.302    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[16]
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.299    14.601 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_4/O
                         net (fo=1, routed)           0.000    14.601    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_i_4_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.133 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.133    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.247 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.247    cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.560 r  cpu_3/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.306    15.866    cpu_3/dp/alu_u/MUL_Result[31]
    SLICE_X44Y79         LUT4 (Prop_lut4_I0_O)        0.306    16.172 r  cpu_3/dp/alu_u/rf_reg_r1_0_15_30_31_i_5__2/O
                         net (fo=2, routed)           0.312    16.484    cpu_3/dp/alu_u/rf_reg_r1_0_15_0_5_i_81__1
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    16.608 r  cpu_3/dp/alu_u/rf_reg_r1_0_15_30_31_i_3__2/O
                         net (fo=2, routed)           0.521    17.130    cpu_3/dp/alu_u/ALUFlags[0]
    SLICE_X49Y80         LUT2 (Prop_lut2_I0_O)        0.124    17.254 r  cpu_3/dp/alu_u/rf_reg_r1_0_15_30_31_i_1__2/O
                         net (fo=2, routed)           0.726    17.979    cpu_3/dp/rf/rf_reg_r1_0_15_30_31/DIA1
    SLICE_X56Y75         RAMD32                                       r  cpu_3/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.426    17.905    cpu_3/dp/rf/rf_reg_r1_0_15_30_31/WCLK
    SLICE_X56Y75         RAMD32                                       r  cpu_3/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/CLK
                         clock pessimism              0.562    18.467    
                         clock uncertainty           -0.173    18.294    
    SLICE_X56Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    18.036    cpu_3/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.036    
                         arrival time                         -17.979    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 cpu_1/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_1/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.232ns  (logic 6.559ns (34.105%)  route 12.673ns (65.895%))
  Logic Levels:           26  (CARRY4=8 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 17.919 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.551    -0.961    cpu_1/dp/pcreg/clk_out1
    SLICE_X38Y90         FDCE                                         r  cpu_1/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu_1/dp/pcreg/q_reg[4]/Q
                         net (fo=26, routed)          1.060     0.617    ROM_2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X41Y88         LUT5 (Prop_lut5_I0_O)        0.124     0.741 r  ROM_2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=10, routed)          0.768     1.509    cpu_1/dp/rf/spo[20]
    SLICE_X36Y87         LUT4 (Prop_lut4_I1_O)        0.124     1.633 r  cpu_1/dp/rf/rf_reg_r1_0_15_0_5_i_10__0/O
                         net (fo=37, routed)          1.303     2.936    cpu_1/dp/rf/rf_reg_r1_0_15_18_23/ADDRA1
    SLICE_X42Y90         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.060 r  cpu_1/dp/rf/rf_reg_r1_0_15_18_23/RAMA_D1/O
                         net (fo=3, routed)           0.740     3.800    cpu_1/dp/rf/rd20[19]
    SLICE_X37Y90         LUT3 (Prop_lut3_I2_O)        0.124     3.924 r  cpu_1/dp/rf/mul_i_225__0/O
                         net (fo=9, routed)           0.858     4.782    cpu_1/dp/rf/mul_i_225__0_n_0
    SLICE_X34Y86         LUT3 (Prop_lut3_I1_O)        0.124     4.906 r  cpu_1/dp/rf/mul_i_297__0/O
                         net (fo=2, routed)           0.507     5.413    cpu_1/dp/rf/mul_i_297__0_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.537 r  cpu_1/dp/rf/mul_i_196__0/O
                         net (fo=3, routed)           0.785     6.322    cpu_1/dp/rf/mul_i_196__0_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.446 r  cpu_1/dp/rf/mul_i_199__0/O
                         net (fo=1, routed)           0.440     6.886    cpu_1/dp/rf/mul_i_199__0_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I3_O)        0.124     7.010 r  cpu_1/dp/rf/mul_i_96__0/O
                         net (fo=1, routed)           0.569     7.579    cpu_1/dp/rf/mul_i_96__0_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  cpu_1/dp/rf/mul_i_31__0/O
                         net (fo=35, routed)          0.716     8.418    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X41Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.542 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     8.542    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig356_out
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.092 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.092    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.314 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=2, routed)           0.751    10.065    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[4]
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.299    10.364 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    10.364    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.744 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.744    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.067 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.416    11.483    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X43Y85         LUT2 (Prop_lut2_I0_O)        0.306    11.789 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000    11.789    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.190 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    12.190    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.524 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[1]
                         net (fo=2, routed)           0.697    13.221    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X48Y87         LUT2 (Prop_lut2_I0_O)        0.303    13.524 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3/O
                         net (fo=1, routed)           0.000    13.524    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.074 r  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/CO[3]
                         net (fo=1, routed)           0.000    14.074    cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.408 f  cpu_1/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/O[1]
                         net (fo=1, routed)           0.792    15.200    cpu_1/dp/alu_u/MUL_Result[13]
    SLICE_X45Y85         LUT4 (Prop_lut4_I0_O)        0.303    15.503 f  cpu_1/dp/alu_u/rf_reg_r1_0_15_12_17_i_25/O
                         net (fo=1, routed)           0.351    15.853    cpu_1/dp/alu_u/rf_reg_r1_0_15_12_17_i_25_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I1_O)        0.124    15.977 f  cpu_1/dp/alu_u/rf_reg_r1_0_15_12_17_i_9__0/O
                         net (fo=2, routed)           0.837    16.814    cpu_1/dp/rf/q_reg[0]_3
    SLICE_X48Y83         LUT5 (Prop_lut5_I4_O)        0.124    16.938 r  cpu_1/dp/rf/q[0]_i_5__0/O
                         net (fo=1, routed)           0.797    17.735    cpu_1/dp/rf/rf_reg_r1_0_15_12_17_i_9__0
    SLICE_X50Y89         LUT6 (Prop_lut6_I1_O)        0.124    17.859 r  cpu_1/dp/rf/q[0]_i_4__0_comp/O
                         net (fo=1, routed)           0.288    18.147    cpu_1/c/cl/flagreg1/q_reg[0]_8
    SLICE_X53Y89         LUT6 (Prop_lut6_I4_O)        0.124    18.271 r  cpu_1/c/cl/flagreg1/q[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.271    cpu_1/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X53Y89         FDCE                                         r  cpu_1/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.440    17.919    cpu_1/c/cl/flagreg1/clk_out1
    SLICE_X53Y89         FDCE                                         r  cpu_1/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.562    18.481    
                         clock uncertainty           -0.173    18.308    
    SLICE_X53Y89         FDCE (Setup_fdce_C_D)        0.032    18.340    cpu_1/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.340    
                         arrival time                         -18.271    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 cpu_7/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_7/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.189ns  (logic 6.835ns (35.619%)  route 12.354ns (64.381%))
  Logic Levels:           25  (CARRY4=8 LUT2=3 LUT3=4 LUT4=3 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 17.925 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.564    -0.948    cpu_7/dp/pcreg/clk_out1
    SLICE_X43Y40         FDCE                                         r  cpu_7/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  cpu_7/dp/pcreg/q_reg[4]/Q
                         net (fo=27, routed)          1.029     0.538    ROM_8/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.662 r  ROM_8/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=91, routed)          1.027     1.689    cpu_7/dp/rf/spo[26]
    SLICE_X45Y39         LUT4 (Prop_lut4_I2_O)        0.124     1.813 r  cpu_7/dp/rf/rf_reg_r1_0_15_0_5_i_10__6/O
                         net (fo=37, routed)          1.320     3.133    cpu_7/dp/rf/rf_reg_r1_0_15_12_17/ADDRA1
    SLICE_X38Y41         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.279 r  cpu_7/dp/rf/rf_reg_r1_0_15_12_17/RAMA/O
                         net (fo=2, routed)           0.774     4.054    cpu_7/dp/rf/rd20[12]
    SLICE_X37Y37         LUT3 (Prop_lut3_I2_O)        0.328     4.382 r  cpu_7/dp/rf/mul_i_143__6/O
                         net (fo=43, routed)          0.581     4.963    cpu_7/dp/rf/WriteData_7[12]
    SLICE_X36Y39         LUT3 (Prop_lut3_I2_O)        0.124     5.087 r  cpu_7/dp/rf/mul_i_297__6/O
                         net (fo=3, routed)           0.581     5.668    cpu_7/dp/rf/mul_i_297__6_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.792 r  cpu_7/dp/rf/mul_i_286__6/O
                         net (fo=2, routed)           1.148     6.939    cpu_7/dp/rf/mul_i_286__6_n_0
    SLICE_X30Y36         LUT3 (Prop_lut3_I2_O)        0.152     7.091 r  cpu_7/dp/rf/mul_i_172__6/O
                         net (fo=1, routed)           0.436     7.528    cpu_7/dp/rf/shift_u/data1[8]
    SLICE_X32Y37         LUT6 (Prop_lut6_I3_O)        0.348     7.876 r  cpu_7/dp/rf/mul_i_75__6/O
                         net (fo=1, routed)           0.465     8.341    cpu_7/dp/rf/mul_i_75__6_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.465 r  cpu_7/dp/rf/mul_i_24__6/O
                         net (fo=21, routed)          1.005     9.470    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X32Y40         LUT4 (Prop_lut4_I0_O)        0.124     9.594 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     9.594    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig164_out
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.144 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.144    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_7
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.366 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=2, routed)           0.750    11.117    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[4]_4[8]
    SLICE_X30Y38         LUT2 (Prop_lut2_I0_O)        0.299    11.416 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.416    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_i_2_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.796 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.796    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__0_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.111 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__1/O[3]
                         net (fo=2, routed)           0.694    12.804    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[11]
    SLICE_X30Y47         LUT2 (Prop_lut2_I0_O)        0.307    13.111 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.111    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_3_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.644 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.644    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.863 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/O[0]
                         net (fo=3, routed)           0.740    14.604    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[12]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.295    14.899 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4/O
                         net (fo=1, routed)           0.000    14.899    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_4_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.449 r  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.449    cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.762 f  cpu_7/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.438    16.200    cpu_7/dp/alu_u/MUL_Result[31]
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.306    16.506 f  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_6__6/O
                         net (fo=2, routed)           0.304    16.810    cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_6__6_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.934 f  cpu_7/dp/alu_u/rf_reg_r1_0_15_30_31_i_3__6/O
                         net (fo=2, routed)           0.752    17.686    cpu_7/dp/rf/ALUFlags[0]
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.124    17.810 r  cpu_7/dp/rf/q[0]_i_4__6_comp/O
                         net (fo=1, routed)           0.307    18.118    cpu_7/c/cl/flagreg1/q_reg[0]_7
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124    18.242 r  cpu_7/c/cl/flagreg1/q[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.242    cpu_7/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X34Y47         FDCE                                         r  cpu_7/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.445    17.925    cpu_7/c/cl/flagreg1/clk_out1
    SLICE_X34Y47         FDCE                                         r  cpu_7/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.492    18.416    
                         clock uncertainty           -0.173    18.244    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.077    18.321    cpu_7/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                         -18.242    
  -------------------------------------------------------------------
                         slack                                  0.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.558    -0.623    <hidden>
    SLICE_X55Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  <hidden>
                         net (fo=1, routed)           0.139    -0.343    <hidden>
    SLICE_X54Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.827    -0.863    <hidden>
    SLICE_X54Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.610    
                         clock uncertainty            0.173    -0.438    
    SLICE_X54Y30         FDRE (Hold_fdre_C_D)         0.086    -0.352    <hidden>
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.565%)  route 0.155ns (45.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.565    -0.616    <hidden>
    SLICE_X48Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  <hidden>
                         net (fo=1, routed)           0.155    -0.320    <hidden>
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.045    -0.275 r  <hidden>
                         net (fo=1, routed)           0.000    -0.275    <hidden>
    SLICE_X50Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.836    -0.854    <hidden>
    SLICE_X50Y9          FDRE                                         r  <hidden>
                         clock pessimism              0.274    -0.579    
                         clock uncertainty            0.173    -0.407    
    SLICE_X50Y9          FDRE (Hold_fdre_C_D)         0.121    -0.286    <hidden>
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.568    -0.613    <hidden>
    SLICE_X56Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  <hidden>
                         net (fo=1, routed)           0.082    -0.367    <hidden>
    SLICE_X57Y3          LUT6 (Prop_lut6_I4_O)        0.045    -0.322 r  <hidden>
                         net (fo=1, routed)           0.000    -0.322    <hidden>
    SLICE_X57Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.837    -0.853    <hidden>
    SLICE_X57Y3          FDRE                                         r  <hidden>
                         clock pessimism              0.252    -0.600    
                         clock uncertainty            0.173    -0.428    
    SLICE_X57Y3          FDRE (Hold_fdre_C_D)         0.091    -0.337    <hidden>
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.553    -0.628    <hidden>
    SLICE_X54Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  <hidden>
                         net (fo=1, routed)           0.082    -0.382    <hidden>
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.045    -0.337 r  <hidden>
                         net (fo=1, routed)           0.000    -0.337    <hidden>
    SLICE_X55Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.821    -0.869    <hidden>
    SLICE_X55Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.615    
                         clock uncertainty            0.173    -0.443    
    SLICE_X55Y25         FDRE (Hold_fdre_C_D)         0.091    -0.352    <hidden>
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.587    -0.594    <hidden>
    SLICE_X59Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  <hidden>
                         net (fo=2, routed)           0.110    -0.343    <hidden>
    SLICE_X58Y18         LUT4 (Prop_lut4_I2_O)        0.045    -0.298 r  <hidden>
                         net (fo=1, routed)           0.000    -0.298    <hidden>
    SLICE_X58Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.855    -0.835    <hidden>
    SLICE_X58Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.173    -0.409    
    SLICE_X58Y18         FDRE (Hold_fdre_C_D)         0.092    -0.317    <hidden>
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.553    -0.628    <hidden>
    SLICE_X39Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  <hidden>
                         net (fo=1, routed)           0.139    -0.348    <hidden>
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  <hidden>
                         net (fo=1, routed)           0.000    -0.303    <hidden>
    SLICE_X38Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.820    -0.870    <hidden>
    SLICE_X38Y28         FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.173    -0.443    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.121    -0.322    <hidden>
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.553    -0.628    <hidden>
    SLICE_X55Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  <hidden>
                         net (fo=1, routed)           0.140    -0.347    <hidden>
    SLICE_X54Y24         LUT4 (Prop_lut4_I1_O)        0.045    -0.302 r  <hidden>
                         net (fo=1, routed)           0.000    -0.302    <hidden>
    SLICE_X54Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.821    -0.869    <hidden>
    SLICE_X54Y24         FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.615    
                         clock uncertainty            0.173    -0.443    
    SLICE_X54Y24         FDRE (Hold_fdre_C_D)         0.120    -0.323    <hidden>
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.554    -0.627    <hidden>
    SLICE_X55Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  <hidden>
                         net (fo=1, routed)           0.140    -0.346    <hidden>
    SLICE_X54Y23         LUT4 (Prop_lut4_I2_O)        0.045    -0.301 r  <hidden>
                         net (fo=1, routed)           0.000    -0.301    <hidden>
    SLICE_X54Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.822    -0.868    <hidden>
    SLICE_X54Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.173    -0.442    
    SLICE_X54Y23         FDRE (Hold_fdre_C_D)         0.120    -0.322    <hidden>
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.774%)  route 0.110ns (40.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.562    -0.619    <hidden>
    SLICE_X50Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  <hidden>
                         net (fo=2, routed)           0.110    -0.345    <hidden>
    SLICE_X52Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.833    -0.857    <hidden>
    SLICE_X52Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.603    
                         clock uncertainty            0.173    -0.431    
    SLICE_X52Y37         FDRE (Hold_fdre_C_D)         0.063    -0.368    <hidden>
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.012%)  route 0.146ns (43.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.586    -0.595    <hidden>
    SLICE_X59Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  <hidden>
                         net (fo=2, routed)           0.146    -0.308    <hidden>
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.045    -0.263 r  <hidden>
                         net (fo=1, routed)           0.000    -0.263    <hidden>
    SLICE_X60Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.854    -0.836    <hidden>
    SLICE_X60Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.173    -0.409    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.121    -0.288    <hidden>
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.024    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.604ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.604ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.131ns  (logic 0.478ns (42.251%)  route 0.653ns (57.749%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X42Y4          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.653     1.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X41Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X41Y4          FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                 31.604    

Slack (MET) :             31.642ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.088ns  (logic 0.478ns (43.954%)  route 0.610ns (56.046%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X42Y4          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.610     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X40Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X40Y4          FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 31.642    

Slack (MET) :             31.666ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.058ns  (logic 0.419ns (39.619%)  route 0.639ns (60.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.639     1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X51Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X51Y2          FDCE (Setup_fdce_C_D)       -0.276    32.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.724    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                 31.666    

Slack (MET) :             31.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.142ns  (logic 0.518ns (45.364%)  route 0.624ns (54.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X42Y4          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.624     1.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X40Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X40Y4          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.142    
  -------------------------------------------------------------------
                         slack                                 31.763    

Slack (MET) :             31.876ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.031ns  (logic 0.456ns (44.210%)  route 0.575ns (55.790%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.575     1.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X51Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X51Y2          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                 31.876    

Slack (MET) :             31.951ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.954ns  (logic 0.456ns (47.803%)  route 0.498ns (52.197%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X53Y2          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.498     0.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X48Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y2          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                 31.951    

Slack (MET) :             31.977ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.928ns  (logic 0.456ns (49.115%)  route 0.472ns (50.885%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X51Y1          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.472     0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X49Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X49Y1          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                 31.977    

Slack (MET) :             32.007ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.898ns  (logic 0.456ns (50.762%)  route 0.442ns (49.238%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X43Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.442     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X41Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X41Y4          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                 32.007    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.937ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.923ns  (logic 0.456ns (4.175%)  route 10.467ns (95.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 17.912 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.467     9.967    cpu_3/dp/pcreg/ready
    SLICE_X56Y68         FDCE                                         f  cpu_3/dp/pcreg/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.433    17.912    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y68         FDCE                                         r  cpu_3/dp/pcreg/q_reg[3]/C
                         clock pessimism              0.484    18.396    
                         clock uncertainty           -0.173    18.223    
    SLICE_X56Y68         FDCE (Recov_fdce_C_CLR)     -0.319    17.904    cpu_3/dp/pcreg/q_reg[3]
  -------------------------------------------------------------------
                         required time                         17.904    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  7.937    

Slack (MET) :             7.937ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.923ns  (logic 0.456ns (4.175%)  route 10.467ns (95.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 17.912 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.467     9.967    cpu_3/dp/pcreg/ready
    SLICE_X56Y68         FDCE                                         f  cpu_3/dp/pcreg/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.433    17.912    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y68         FDCE                                         r  cpu_3/dp/pcreg/q_reg[5]/C
                         clock pessimism              0.484    18.396    
                         clock uncertainty           -0.173    18.223    
    SLICE_X56Y68         FDCE (Recov_fdce_C_CLR)     -0.319    17.904    cpu_3/dp/pcreg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         17.904    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  7.937    

Slack (MET) :             8.198ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.573ns  (logic 0.456ns (4.313%)  route 10.117ns (95.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 17.910 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.117     9.618    cpu_3/dp/pcreg/ready
    SLICE_X55Y69         FDCE                                         f  cpu_3/dp/pcreg/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.431    17.910    cpu_3/dp/pcreg/clk_out1
    SLICE_X55Y69         FDCE                                         r  cpu_3/dp/pcreg/q_reg[9]/C
                         clock pessimism              0.484    18.394    
                         clock uncertainty           -0.173    18.221    
    SLICE_X55Y69         FDCE (Recov_fdce_C_CLR)     -0.405    17.816    cpu_3/dp/pcreg/q_reg[9]
  -------------------------------------------------------------------
                         required time                         17.816    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  8.198    

Slack (MET) :             8.263ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 0.456ns (4.304%)  route 10.139ns (95.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 17.911 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.139     9.640    cpu_3/dp/pcreg/ready
    SLICE_X56Y70         FDCE                                         f  cpu_3/dp/pcreg/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.432    17.911    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y70         FDCE                                         r  cpu_3/dp/pcreg/q_reg[2]/C
                         clock pessimism              0.484    18.395    
                         clock uncertainty           -0.173    18.222    
    SLICE_X56Y70         FDCE (Recov_fdce_C_CLR)     -0.319    17.903    cpu_3/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         17.903    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  8.263    

Slack (MET) :             8.284ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.573ns  (logic 0.456ns (4.313%)  route 10.117ns (95.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 17.910 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.117     9.618    cpu_3/dp/pcreg/ready
    SLICE_X54Y69         FDCE                                         f  cpu_3/dp/pcreg/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.431    17.910    cpu_3/dp/pcreg/clk_out1
    SLICE_X54Y69         FDCE                                         r  cpu_3/dp/pcreg/q_reg[0]/C
                         clock pessimism              0.484    18.394    
                         clock uncertainty           -0.173    18.221    
    SLICE_X54Y69         FDCE (Recov_fdce_C_CLR)     -0.319    17.902    cpu_3/dp/pcreg/q_reg[0]
  -------------------------------------------------------------------
                         required time                         17.902    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  8.284    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.570ns  (logic 0.456ns (4.314%)  route 10.114ns (95.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 17.907 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.114     9.614    cpu_3/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_3/dp/pcreg/q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.428    17.907    cpu_3/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_3/dp/pcreg/q_reg[10]/C
                         clock pessimism              0.484    18.391    
                         clock uncertainty           -0.173    18.218    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    17.899    cpu_3/dp/pcreg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         17.899    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.570ns  (logic 0.456ns (4.314%)  route 10.114ns (95.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 17.907 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.114     9.614    cpu_3/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_3/dp/pcreg/q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.428    17.907    cpu_3/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_3/dp/pcreg/q_reg[14]/C
                         clock pessimism              0.484    18.391    
                         clock uncertainty           -0.173    18.218    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    17.899    cpu_3/dp/pcreg/q_reg[14]
  -------------------------------------------------------------------
                         required time                         17.899    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.570ns  (logic 0.456ns (4.314%)  route 10.114ns (95.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 17.907 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.114     9.614    cpu_3/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_3/dp/pcreg/q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.428    17.907    cpu_3/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_3/dp/pcreg/q_reg[15]/C
                         clock pessimism              0.484    18.391    
                         clock uncertainty           -0.173    18.218    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    17.899    cpu_3/dp/pcreg/q_reg[15]
  -------------------------------------------------------------------
                         required time                         17.899    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.570ns  (logic 0.456ns (4.314%)  route 10.114ns (95.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 17.907 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.114     9.614    cpu_3/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_3/dp/pcreg/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.428    17.907    cpu_3/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_3/dp/pcreg/q_reg[8]/C
                         clock pessimism              0.484    18.391    
                         clock uncertainty           -0.173    18.218    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    17.899    cpu_3/dp/pcreg/q_reg[8]
  -------------------------------------------------------------------
                         required time                         17.899    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.316ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.449ns  (logic 0.456ns (4.364%)  route 9.993ns (95.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 17.904 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)         9.993     9.493    cpu_3/dp/pcreg/ready
    SLICE_X53Y75         FDCE                                         f  cpu_3/dp/pcreg/q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.425    17.904    cpu_3/dp/pcreg/clk_out1
    SLICE_X53Y75         FDCE                                         r  cpu_3/dp/pcreg/q_reg[20]/C
                         clock pessimism              0.484    18.388    
                         clock uncertainty           -0.173    18.215    
    SLICE_X53Y75         FDCE (Recov_fdce_C_CLR)     -0.405    17.810    cpu_3/dp/pcreg/q_reg[20]
  -------------------------------------------------------------------
                         required time                         17.810    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  8.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.665%)  route 0.125ns (43.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDCE (Prop_fdce_C_Q)         0.164    -0.453 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.125    -0.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X42Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.834    -0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X42Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.254    -0.601    
    SLICE_X42Y2          FDCE (Remov_fdce_C_CLR)     -0.067    -0.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.167%)  route 0.158ns (52.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.158    -0.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X46Y1          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X46Y1          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.249%)  route 0.193ns (57.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.563    -0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X36Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.193    -0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X36Y3          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.832    -0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.255    -0.602    
    SLICE_X36Y3          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.249%)  route 0.193ns (57.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.563    -0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X36Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.193    -0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X36Y3          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.832    -0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.255    -0.602    
    SLICE_X36Y3          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.193%)  route 0.219ns (60.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.219    -0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X46Y2          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X46Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.254    -0.600    
    SLICE_X46Y2          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.193%)  route 0.219ns (60.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.219    -0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X46Y2          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X46Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.254    -0.600    
    SLICE_X46Y2          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.747%)  route 0.197ns (58.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.197    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X49Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.837    -0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X49Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.251    -0.601    
    SLICE_X49Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.747%)  route 0.197ns (58.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.197    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X49Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.837    -0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X49Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.251    -0.601    
    SLICE_X49Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.193%)  route 0.219ns (60.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.219    -0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X47Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X47Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X47Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.193%)  route 0.219ns (60.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.219    -0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X47Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X47Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X47Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.435    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.937ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.923ns  (logic 0.456ns (4.175%)  route 10.467ns (95.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 17.912 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.467     9.967    cpu_3/dp/pcreg/ready
    SLICE_X56Y68         FDCE                                         f  cpu_3/dp/pcreg/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.433    17.912    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y68         FDCE                                         r  cpu_3/dp/pcreg/q_reg[3]/C
                         clock pessimism              0.484    18.396    
                         clock uncertainty           -0.173    18.223    
    SLICE_X56Y68         FDCE (Recov_fdce_C_CLR)     -0.319    17.904    cpu_3/dp/pcreg/q_reg[3]
  -------------------------------------------------------------------
                         required time                         17.904    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  7.937    

Slack (MET) :             7.937ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.923ns  (logic 0.456ns (4.175%)  route 10.467ns (95.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 17.912 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.467     9.967    cpu_3/dp/pcreg/ready
    SLICE_X56Y68         FDCE                                         f  cpu_3/dp/pcreg/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.433    17.912    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y68         FDCE                                         r  cpu_3/dp/pcreg/q_reg[5]/C
                         clock pessimism              0.484    18.396    
                         clock uncertainty           -0.173    18.223    
    SLICE_X56Y68         FDCE (Recov_fdce_C_CLR)     -0.319    17.904    cpu_3/dp/pcreg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         17.904    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  7.937    

Slack (MET) :             8.198ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.573ns  (logic 0.456ns (4.313%)  route 10.117ns (95.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 17.910 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.117     9.618    cpu_3/dp/pcreg/ready
    SLICE_X55Y69         FDCE                                         f  cpu_3/dp/pcreg/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.431    17.910    cpu_3/dp/pcreg/clk_out1
    SLICE_X55Y69         FDCE                                         r  cpu_3/dp/pcreg/q_reg[9]/C
                         clock pessimism              0.484    18.394    
                         clock uncertainty           -0.173    18.221    
    SLICE_X55Y69         FDCE (Recov_fdce_C_CLR)     -0.405    17.816    cpu_3/dp/pcreg/q_reg[9]
  -------------------------------------------------------------------
                         required time                         17.816    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  8.198    

Slack (MET) :             8.263ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 0.456ns (4.304%)  route 10.139ns (95.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 17.911 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.139     9.640    cpu_3/dp/pcreg/ready
    SLICE_X56Y70         FDCE                                         f  cpu_3/dp/pcreg/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.432    17.911    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y70         FDCE                                         r  cpu_3/dp/pcreg/q_reg[2]/C
                         clock pessimism              0.484    18.395    
                         clock uncertainty           -0.173    18.222    
    SLICE_X56Y70         FDCE (Recov_fdce_C_CLR)     -0.319    17.903    cpu_3/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         17.903    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  8.263    

Slack (MET) :             8.284ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.573ns  (logic 0.456ns (4.313%)  route 10.117ns (95.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 17.910 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.117     9.618    cpu_3/dp/pcreg/ready
    SLICE_X54Y69         FDCE                                         f  cpu_3/dp/pcreg/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.431    17.910    cpu_3/dp/pcreg/clk_out1
    SLICE_X54Y69         FDCE                                         r  cpu_3/dp/pcreg/q_reg[0]/C
                         clock pessimism              0.484    18.394    
                         clock uncertainty           -0.173    18.221    
    SLICE_X54Y69         FDCE (Recov_fdce_C_CLR)     -0.319    17.902    cpu_3/dp/pcreg/q_reg[0]
  -------------------------------------------------------------------
                         required time                         17.902    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  8.284    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.570ns  (logic 0.456ns (4.314%)  route 10.114ns (95.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 17.907 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.114     9.614    cpu_3/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_3/dp/pcreg/q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.428    17.907    cpu_3/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_3/dp/pcreg/q_reg[10]/C
                         clock pessimism              0.484    18.391    
                         clock uncertainty           -0.173    18.218    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    17.899    cpu_3/dp/pcreg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         17.899    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.570ns  (logic 0.456ns (4.314%)  route 10.114ns (95.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 17.907 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.114     9.614    cpu_3/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_3/dp/pcreg/q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.428    17.907    cpu_3/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_3/dp/pcreg/q_reg[14]/C
                         clock pessimism              0.484    18.391    
                         clock uncertainty           -0.173    18.218    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    17.899    cpu_3/dp/pcreg/q_reg[14]
  -------------------------------------------------------------------
                         required time                         17.899    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.570ns  (logic 0.456ns (4.314%)  route 10.114ns (95.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 17.907 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.114     9.614    cpu_3/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_3/dp/pcreg/q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.428    17.907    cpu_3/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_3/dp/pcreg/q_reg[15]/C
                         clock pessimism              0.484    18.391    
                         clock uncertainty           -0.173    18.218    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    17.899    cpu_3/dp/pcreg/q_reg[15]
  -------------------------------------------------------------------
                         required time                         17.899    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.570ns  (logic 0.456ns (4.314%)  route 10.114ns (95.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 17.907 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.114     9.614    cpu_3/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_3/dp/pcreg/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.428    17.907    cpu_3/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_3/dp/pcreg/q_reg[8]/C
                         clock pessimism              0.484    18.391    
                         clock uncertainty           -0.173    18.218    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    17.899    cpu_3/dp/pcreg/q_reg[8]
  -------------------------------------------------------------------
                         required time                         17.899    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.316ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.449ns  (logic 0.456ns (4.364%)  route 9.993ns (95.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 17.904 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)         9.993     9.493    cpu_3/dp/pcreg/ready
    SLICE_X53Y75         FDCE                                         f  cpu_3/dp/pcreg/q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.425    17.904    cpu_3/dp/pcreg/clk_out1
    SLICE_X53Y75         FDCE                                         r  cpu_3/dp/pcreg/q_reg[20]/C
                         clock pessimism              0.484    18.388    
                         clock uncertainty           -0.173    18.215    
    SLICE_X53Y75         FDCE (Recov_fdce_C_CLR)     -0.405    17.810    cpu_3/dp/pcreg/q_reg[20]
  -------------------------------------------------------------------
                         required time                         17.810    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  8.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.665%)  route 0.125ns (43.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDCE (Prop_fdce_C_Q)         0.164    -0.453 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.125    -0.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X42Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.834    -0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X42Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.254    -0.601    
                         clock uncertainty            0.173    -0.429    
    SLICE_X42Y2          FDCE (Remov_fdce_C_CLR)     -0.067    -0.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.167%)  route 0.158ns (52.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.158    -0.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X46Y1          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.173    -0.428    
    SLICE_X46Y1          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.249%)  route 0.193ns (57.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.563    -0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X36Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.193    -0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X36Y3          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.832    -0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.173    -0.430    
    SLICE_X36Y3          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.249%)  route 0.193ns (57.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.563    -0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X36Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.193    -0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X36Y3          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.832    -0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.173    -0.430    
    SLICE_X36Y3          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.193%)  route 0.219ns (60.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.219    -0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X46Y2          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X46Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.173    -0.428    
    SLICE_X46Y2          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.193%)  route 0.219ns (60.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.219    -0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X46Y2          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X46Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.173    -0.428    
    SLICE_X46Y2          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.747%)  route 0.197ns (58.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.197    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X49Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.837    -0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X49Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.251    -0.601    
                         clock uncertainty            0.173    -0.429    
    SLICE_X49Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.747%)  route 0.197ns (58.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.197    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X49Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.837    -0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X49Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.251    -0.601    
                         clock uncertainty            0.173    -0.429    
    SLICE_X49Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.193%)  route 0.219ns (60.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.219    -0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X47Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X47Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.173    -0.428    
    SLICE_X47Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.193%)  route 0.219ns (60.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.219    -0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X47Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X47Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.173    -0.428    
    SLICE_X47Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.262    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.937ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.923ns  (logic 0.456ns (4.175%)  route 10.467ns (95.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 17.912 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.467     9.967    cpu_3/dp/pcreg/ready
    SLICE_X56Y68         FDCE                                         f  cpu_3/dp/pcreg/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.433    17.912    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y68         FDCE                                         r  cpu_3/dp/pcreg/q_reg[3]/C
                         clock pessimism              0.484    18.396    
                         clock uncertainty           -0.173    18.223    
    SLICE_X56Y68         FDCE (Recov_fdce_C_CLR)     -0.319    17.904    cpu_3/dp/pcreg/q_reg[3]
  -------------------------------------------------------------------
                         required time                         17.904    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  7.937    

Slack (MET) :             7.937ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.923ns  (logic 0.456ns (4.175%)  route 10.467ns (95.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 17.912 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.467     9.967    cpu_3/dp/pcreg/ready
    SLICE_X56Y68         FDCE                                         f  cpu_3/dp/pcreg/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.433    17.912    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y68         FDCE                                         r  cpu_3/dp/pcreg/q_reg[5]/C
                         clock pessimism              0.484    18.396    
                         clock uncertainty           -0.173    18.223    
    SLICE_X56Y68         FDCE (Recov_fdce_C_CLR)     -0.319    17.904    cpu_3/dp/pcreg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         17.904    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  7.937    

Slack (MET) :             8.198ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.573ns  (logic 0.456ns (4.313%)  route 10.117ns (95.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 17.910 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.117     9.618    cpu_3/dp/pcreg/ready
    SLICE_X55Y69         FDCE                                         f  cpu_3/dp/pcreg/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.431    17.910    cpu_3/dp/pcreg/clk_out1
    SLICE_X55Y69         FDCE                                         r  cpu_3/dp/pcreg/q_reg[9]/C
                         clock pessimism              0.484    18.394    
                         clock uncertainty           -0.173    18.221    
    SLICE_X55Y69         FDCE (Recov_fdce_C_CLR)     -0.405    17.816    cpu_3/dp/pcreg/q_reg[9]
  -------------------------------------------------------------------
                         required time                         17.816    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  8.198    

Slack (MET) :             8.263ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 0.456ns (4.304%)  route 10.139ns (95.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 17.911 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.139     9.640    cpu_3/dp/pcreg/ready
    SLICE_X56Y70         FDCE                                         f  cpu_3/dp/pcreg/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.432    17.911    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y70         FDCE                                         r  cpu_3/dp/pcreg/q_reg[2]/C
                         clock pessimism              0.484    18.395    
                         clock uncertainty           -0.173    18.222    
    SLICE_X56Y70         FDCE (Recov_fdce_C_CLR)     -0.319    17.903    cpu_3/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         17.903    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  8.263    

Slack (MET) :             8.284ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.573ns  (logic 0.456ns (4.313%)  route 10.117ns (95.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 17.910 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.117     9.618    cpu_3/dp/pcreg/ready
    SLICE_X54Y69         FDCE                                         f  cpu_3/dp/pcreg/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.431    17.910    cpu_3/dp/pcreg/clk_out1
    SLICE_X54Y69         FDCE                                         r  cpu_3/dp/pcreg/q_reg[0]/C
                         clock pessimism              0.484    18.394    
                         clock uncertainty           -0.173    18.221    
    SLICE_X54Y69         FDCE (Recov_fdce_C_CLR)     -0.319    17.902    cpu_3/dp/pcreg/q_reg[0]
  -------------------------------------------------------------------
                         required time                         17.902    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  8.284    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.570ns  (logic 0.456ns (4.314%)  route 10.114ns (95.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 17.907 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.114     9.614    cpu_3/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_3/dp/pcreg/q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.428    17.907    cpu_3/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_3/dp/pcreg/q_reg[10]/C
                         clock pessimism              0.484    18.391    
                         clock uncertainty           -0.173    18.218    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    17.899    cpu_3/dp/pcreg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         17.899    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.570ns  (logic 0.456ns (4.314%)  route 10.114ns (95.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 17.907 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.114     9.614    cpu_3/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_3/dp/pcreg/q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.428    17.907    cpu_3/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_3/dp/pcreg/q_reg[14]/C
                         clock pessimism              0.484    18.391    
                         clock uncertainty           -0.173    18.218    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    17.899    cpu_3/dp/pcreg/q_reg[14]
  -------------------------------------------------------------------
                         required time                         17.899    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.570ns  (logic 0.456ns (4.314%)  route 10.114ns (95.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 17.907 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.114     9.614    cpu_3/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_3/dp/pcreg/q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.428    17.907    cpu_3/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_3/dp/pcreg/q_reg[15]/C
                         clock pessimism              0.484    18.391    
                         clock uncertainty           -0.173    18.218    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    17.899    cpu_3/dp/pcreg/q_reg[15]
  -------------------------------------------------------------------
                         required time                         17.899    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.570ns  (logic 0.456ns (4.314%)  route 10.114ns (95.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 17.907 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.114     9.614    cpu_3/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_3/dp/pcreg/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.428    17.907    cpu_3/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_3/dp/pcreg/q_reg[8]/C
                         clock pessimism              0.484    18.391    
                         clock uncertainty           -0.173    18.218    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    17.899    cpu_3/dp/pcreg/q_reg[8]
  -------------------------------------------------------------------
                         required time                         17.899    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.316ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.449ns  (logic 0.456ns (4.364%)  route 9.993ns (95.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 17.904 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)         9.993     9.493    cpu_3/dp/pcreg/ready
    SLICE_X53Y75         FDCE                                         f  cpu_3/dp/pcreg/q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.425    17.904    cpu_3/dp/pcreg/clk_out1
    SLICE_X53Y75         FDCE                                         r  cpu_3/dp/pcreg/q_reg[20]/C
                         clock pessimism              0.484    18.388    
                         clock uncertainty           -0.173    18.215    
    SLICE_X53Y75         FDCE (Recov_fdce_C_CLR)     -0.405    17.810    cpu_3/dp/pcreg/q_reg[20]
  -------------------------------------------------------------------
                         required time                         17.810    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  8.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.665%)  route 0.125ns (43.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDCE (Prop_fdce_C_Q)         0.164    -0.453 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.125    -0.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X42Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.834    -0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X42Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.254    -0.601    
                         clock uncertainty            0.173    -0.429    
    SLICE_X42Y2          FDCE (Remov_fdce_C_CLR)     -0.067    -0.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.167%)  route 0.158ns (52.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.158    -0.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X46Y1          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.173    -0.428    
    SLICE_X46Y1          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.249%)  route 0.193ns (57.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.563    -0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X36Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.193    -0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X36Y3          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.832    -0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.173    -0.430    
    SLICE_X36Y3          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.249%)  route 0.193ns (57.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.563    -0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X36Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.193    -0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X36Y3          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.832    -0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.173    -0.430    
    SLICE_X36Y3          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.193%)  route 0.219ns (60.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.219    -0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X46Y2          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X46Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.173    -0.428    
    SLICE_X46Y2          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.193%)  route 0.219ns (60.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.219    -0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X46Y2          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X46Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.173    -0.428    
    SLICE_X46Y2          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.747%)  route 0.197ns (58.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.197    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X49Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.837    -0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X49Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.251    -0.601    
                         clock uncertainty            0.173    -0.429    
    SLICE_X49Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.747%)  route 0.197ns (58.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.197    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X49Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.837    -0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X49Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.251    -0.601    
                         clock uncertainty            0.173    -0.429    
    SLICE_X49Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.193%)  route 0.219ns (60.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.219    -0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X47Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X47Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.173    -0.428    
    SLICE_X47Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.193%)  route 0.219ns (60.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.219    -0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X47Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X47Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.173    -0.428    
    SLICE_X47Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.262    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.939ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.923ns  (logic 0.456ns (4.175%)  route 10.467ns (95.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 17.912 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.467     9.967    cpu_3/dp/pcreg/ready
    SLICE_X56Y68         FDCE                                         f  cpu_3/dp/pcreg/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.433    17.912    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y68         FDCE                                         r  cpu_3/dp/pcreg/q_reg[3]/C
                         clock pessimism              0.484    18.396    
                         clock uncertainty           -0.171    18.225    
    SLICE_X56Y68         FDCE (Recov_fdce_C_CLR)     -0.319    17.906    cpu_3/dp/pcreg/q_reg[3]
  -------------------------------------------------------------------
                         required time                         17.906    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  7.939    

Slack (MET) :             7.939ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.923ns  (logic 0.456ns (4.175%)  route 10.467ns (95.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 17.912 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.467     9.967    cpu_3/dp/pcreg/ready
    SLICE_X56Y68         FDCE                                         f  cpu_3/dp/pcreg/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.433    17.912    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y68         FDCE                                         r  cpu_3/dp/pcreg/q_reg[5]/C
                         clock pessimism              0.484    18.396    
                         clock uncertainty           -0.171    18.225    
    SLICE_X56Y68         FDCE (Recov_fdce_C_CLR)     -0.319    17.906    cpu_3/dp/pcreg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         17.906    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  7.939    

Slack (MET) :             8.200ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.573ns  (logic 0.456ns (4.313%)  route 10.117ns (95.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 17.910 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.117     9.618    cpu_3/dp/pcreg/ready
    SLICE_X55Y69         FDCE                                         f  cpu_3/dp/pcreg/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.431    17.910    cpu_3/dp/pcreg/clk_out1
    SLICE_X55Y69         FDCE                                         r  cpu_3/dp/pcreg/q_reg[9]/C
                         clock pessimism              0.484    18.394    
                         clock uncertainty           -0.171    18.223    
    SLICE_X55Y69         FDCE (Recov_fdce_C_CLR)     -0.405    17.818    cpu_3/dp/pcreg/q_reg[9]
  -------------------------------------------------------------------
                         required time                         17.818    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  8.200    

Slack (MET) :             8.265ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 0.456ns (4.304%)  route 10.139ns (95.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 17.911 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.139     9.640    cpu_3/dp/pcreg/ready
    SLICE_X56Y70         FDCE                                         f  cpu_3/dp/pcreg/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.432    17.911    cpu_3/dp/pcreg/clk_out1
    SLICE_X56Y70         FDCE                                         r  cpu_3/dp/pcreg/q_reg[2]/C
                         clock pessimism              0.484    18.395    
                         clock uncertainty           -0.171    18.224    
    SLICE_X56Y70         FDCE (Recov_fdce_C_CLR)     -0.319    17.905    cpu_3/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         17.905    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  8.265    

Slack (MET) :             8.286ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.573ns  (logic 0.456ns (4.313%)  route 10.117ns (95.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 17.910 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.117     9.618    cpu_3/dp/pcreg/ready
    SLICE_X54Y69         FDCE                                         f  cpu_3/dp/pcreg/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.431    17.910    cpu_3/dp/pcreg/clk_out1
    SLICE_X54Y69         FDCE                                         r  cpu_3/dp/pcreg/q_reg[0]/C
                         clock pessimism              0.484    18.394    
                         clock uncertainty           -0.171    18.223    
    SLICE_X54Y69         FDCE (Recov_fdce_C_CLR)     -0.319    17.904    cpu_3/dp/pcreg/q_reg[0]
  -------------------------------------------------------------------
                         required time                         17.904    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  8.286    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.570ns  (logic 0.456ns (4.314%)  route 10.114ns (95.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 17.907 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.114     9.614    cpu_3/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_3/dp/pcreg/q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.428    17.907    cpu_3/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_3/dp/pcreg/q_reg[10]/C
                         clock pessimism              0.484    18.391    
                         clock uncertainty           -0.171    18.220    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    17.901    cpu_3/dp/pcreg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         17.901    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  8.287    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.570ns  (logic 0.456ns (4.314%)  route 10.114ns (95.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 17.907 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.114     9.614    cpu_3/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_3/dp/pcreg/q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.428    17.907    cpu_3/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_3/dp/pcreg/q_reg[14]/C
                         clock pessimism              0.484    18.391    
                         clock uncertainty           -0.171    18.220    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    17.901    cpu_3/dp/pcreg/q_reg[14]
  -------------------------------------------------------------------
                         required time                         17.901    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  8.287    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.570ns  (logic 0.456ns (4.314%)  route 10.114ns (95.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 17.907 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.114     9.614    cpu_3/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_3/dp/pcreg/q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.428    17.907    cpu_3/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_3/dp/pcreg/q_reg[15]/C
                         clock pessimism              0.484    18.391    
                         clock uncertainty           -0.171    18.220    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    17.901    cpu_3/dp/pcreg/q_reg[15]
  -------------------------------------------------------------------
                         required time                         17.901    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  8.287    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.570ns  (logic 0.456ns (4.314%)  route 10.114ns (95.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 17.907 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)        10.114     9.614    cpu_3/dp/pcreg/ready
    SLICE_X54Y72         FDCE                                         f  cpu_3/dp/pcreg/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.428    17.907    cpu_3/dp/pcreg/clk_out1
    SLICE_X54Y72         FDCE                                         r  cpu_3/dp/pcreg/q_reg[8]/C
                         clock pessimism              0.484    18.391    
                         clock uncertainty           -0.171    18.220    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.319    17.901    cpu_3/dp/pcreg/q_reg[8]
  -------------------------------------------------------------------
                         required time                         17.901    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  8.287    

Slack (MET) :             8.318ns  (required time - arrival time)
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            cpu_3/dp/pcreg/q_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.475ns  (clk_out1_clk_wiz_0_1 rise@19.475ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.449ns  (logic 0.456ns (4.364%)  route 9.993ns (95.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 17.904 - 19.475 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.556    -0.956    clk
    SLICE_X47Y31         FDRE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ready_reg/Q
                         net (fo=262, routed)         9.993     9.493    cpu_3/dp/pcreg/ready
    SLICE_X53Y75         FDCE                                         f  cpu_3/dp/pcreg/q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     19.475    19.475 r  
    W5                                                0.000    19.475 r  clk_in (IN)
                         net (fo=0)                   0.000    19.475    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    20.863 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.025    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    14.807 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.388    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.479 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        1.425    17.904    cpu_3/dp/pcreg/clk_out1
    SLICE_X53Y75         FDCE                                         r  cpu_3/dp/pcreg/q_reg[20]/C
                         clock pessimism              0.484    18.388    
                         clock uncertainty           -0.171    18.217    
    SLICE_X53Y75         FDCE (Recov_fdce_C_CLR)     -0.405    17.812    cpu_3/dp/pcreg/q_reg[20]
  -------------------------------------------------------------------
                         required time                         17.812    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  8.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.665%)  route 0.125ns (43.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDCE (Prop_fdce_C_Q)         0.164    -0.453 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.125    -0.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X42Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.834    -0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X42Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.254    -0.601    
    SLICE_X42Y2          FDCE (Remov_fdce_C_CLR)     -0.067    -0.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.167%)  route 0.158ns (52.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.158    -0.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X46Y1          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X46Y1          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.249%)  route 0.193ns (57.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.563    -0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X36Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.193    -0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X36Y3          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.832    -0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.255    -0.602    
    SLICE_X36Y3          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.249%)  route 0.193ns (57.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.563    -0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X36Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.193    -0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X36Y3          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.832    -0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.255    -0.602    
    SLICE_X36Y3          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.193%)  route 0.219ns (60.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.219    -0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X46Y2          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X46Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.254    -0.600    
    SLICE_X46Y2          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.193%)  route 0.219ns (60.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.219    -0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X46Y2          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X46Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.254    -0.600    
    SLICE_X46Y2          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.747%)  route 0.197ns (58.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.197    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X49Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.837    -0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X49Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.251    -0.601    
    SLICE_X49Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.747%)  route 0.197ns (58.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.567    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.197    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X49Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.837    -0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X49Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.251    -0.601    
    SLICE_X49Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.193%)  route 0.219ns (60.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.219    -0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X47Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X47Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X47Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.737ns period=19.475ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.193%)  route 0.219ns (60.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.564    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.219    -0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X47Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=6101, routed)        0.835    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X47Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X47Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.435    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.126ns (25.258%)  route 3.332ns (74.742%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     3.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     4.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.052     5.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.152     6.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.790     6.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.332     7.216 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.631     7.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.326    36.351    
                         clock uncertainty           -0.035    36.316    
    SLICE_X29Y4          FDCE (Recov_fdce_C_CLR)     -0.405    35.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.911    
                         arrival time                          -7.848    
  -------------------------------------------------------------------
                         slack                                 28.064    

Slack (MET) :             28.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.126ns (25.258%)  route 3.332ns (74.742%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     3.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     4.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.052     5.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.152     6.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.790     6.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.332     7.216 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.631     7.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.326    36.351    
                         clock uncertainty           -0.035    36.316    
    SLICE_X29Y4          FDCE (Recov_fdce_C_CLR)     -0.405    35.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.911    
                         arrival time                          -7.848    
  -------------------------------------------------------------------
                         slack                                 28.064    

Slack (MET) :             28.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.126ns (25.258%)  route 3.332ns (74.742%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     3.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     4.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.052     5.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.152     6.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.790     6.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.332     7.216 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.631     7.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.326    36.351    
                         clock uncertainty           -0.035    36.316    
    SLICE_X29Y4          FDCE (Recov_fdce_C_CLR)     -0.405    35.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.911    
                         arrival time                          -7.848    
  -------------------------------------------------------------------
                         slack                                 28.064    

Slack (MET) :             28.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.126ns (25.258%)  route 3.332ns (74.742%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     3.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     4.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.052     5.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.152     6.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.790     6.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.332     7.216 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.631     7.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.326    36.351    
                         clock uncertainty           -0.035    36.316    
    SLICE_X29Y4          FDCE (Recov_fdce_C_CLR)     -0.405    35.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.911    
                         arrival time                          -7.848    
  -------------------------------------------------------------------
                         slack                                 28.064    

Slack (MET) :             28.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.126ns (25.258%)  route 3.332ns (74.742%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     3.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     4.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.052     5.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.152     6.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.790     6.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.332     7.216 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.631     7.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.326    36.351    
                         clock uncertainty           -0.035    36.316    
    SLICE_X29Y4          FDCE (Recov_fdce_C_CLR)     -0.405    35.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.911    
                         arrival time                          -7.848    
  -------------------------------------------------------------------
                         slack                                 28.064    

Slack (MET) :             28.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.126ns (25.258%)  route 3.332ns (74.742%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     3.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     4.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.052     5.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.152     6.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.790     6.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.332     7.216 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.631     7.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.326    36.351    
                         clock uncertainty           -0.035    36.316    
    SLICE_X29Y4          FDCE (Recov_fdce_C_CLR)     -0.405    35.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.911    
                         arrival time                          -7.848    
  -------------------------------------------------------------------
                         slack                                 28.064    

Slack (MET) :             28.151ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.126ns (25.765%)  route 3.244ns (74.235%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     3.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     4.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.052     5.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.152     6.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.790     6.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.332     7.216 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.543     7.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.326    36.351    
                         clock uncertainty           -0.035    36.316    
    SLICE_X28Y5          FDCE (Recov_fdce_C_CLR)     -0.405    35.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.911    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 28.151    

Slack (MET) :             28.151ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.126ns (25.765%)  route 3.244ns (74.235%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     3.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     4.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.052     5.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.152     6.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.790     6.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.332     7.216 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.543     7.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.326    36.351    
                         clock uncertainty           -0.035    36.316    
    SLICE_X28Y5          FDCE (Recov_fdce_C_CLR)     -0.405    35.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.911    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 28.151    

Slack (MET) :             28.151ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.126ns (25.765%)  route 3.244ns (74.235%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     3.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     4.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.052     5.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.152     6.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.790     6.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.332     7.216 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.543     7.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.326    36.351    
                         clock uncertainty           -0.035    36.316    
    SLICE_X28Y5          FDCE (Recov_fdce_C_CLR)     -0.405    35.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.911    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 28.151    

Slack (MET) :             28.151ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.126ns (25.765%)  route 3.244ns (74.235%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     3.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     4.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     4.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.052     5.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y7          LUT4 (Prop_lut4_I3_O)        0.152     6.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.790     6.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.332     7.216 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.543     7.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.326    36.351    
                         clock uncertainty           -0.035    36.316    
    SLICE_X28Y5          FDCE (Recov_fdce_C_CLR)     -0.405    35.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.911    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 28.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.987%)  route 0.115ns (45.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.115     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X52Y0          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y0          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.364     1.294    
    SLICE_X52Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.987%)  route 0.115ns (45.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.115     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X52Y0          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y0          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.364     1.294    
    SLICE_X52Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.260%)  route 0.178ns (55.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.415 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.178     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X42Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X42Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.343     1.310    
    SLICE_X42Y5          FDCE (Remov_fdce_C_CLR)     -0.067     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.260%)  route 0.178ns (55.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.415 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.178     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X42Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X42Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.343     1.310    
    SLICE_X42Y5          FDCE (Remov_fdce_C_CLR)     -0.067     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X52Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.364     1.294    
    SLICE_X52Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X52Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.364     1.294    
    SLICE_X52Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X52Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.364     1.294    
    SLICE_X52Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X52Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.364     1.294    
    SLICE_X52Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.765%)  route 0.189ns (57.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.189     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X50Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X50Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.364     1.294    
    SLICE_X50Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.765%)  route 0.189ns (57.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.189     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X50Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X50Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.364     1.294    
    SLICE_X50Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.381    





