NDSummary.OnToolTipsLoaded("SystemVerilogClass:uvm_reg_single_access_seq",{318:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype318\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_single_access_seq</div></div></div><div class=\"TTSummary\">Verify the accessibility of a register by writing through its default address map then reading it via the backdoor, then reversing the process, making sure that the resulting value matches the mirrored value.</div></div>",320:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype320\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">uvm_reg rg</div></div><div class=\"TTSummary\">The register to be tested</div></div>"});