

================================================================
== Vivado HLS Report for 'incrust_bar'
================================================================
* Date:           Thu Jan 11 16:56:38 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        incrust_bar
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         3|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      4|       0|    545|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     84|    -|
|Register         |        -|      -|     296|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      4|     296|    629|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_200_p2                   |     *    |      4|  0|  20|          32|          32|
    |add_ln17_1_fu_240_p2              |     +    |      0|  0|  38|          31|           1|
    |add_ln17_fu_234_p2                |     +    |      0|  0|  71|          64|           1|
    |add_ln20_fu_372_p2                |     +    |      0|  0|  38|          31|           1|
    |add_ln25_1_fu_186_p2              |     +    |      0|  0|  39|          32|           6|
    |add_ln25_fu_180_p2                |     +    |      0|  0|  39|          32|           7|
    |and_ln25_fu_358_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln17_fu_229_p2               |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln20_fu_224_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln25_1_fu_215_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln25_2_fu_324_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln25_3_fu_250_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln25_4_fu_263_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln25_5_fu_329_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln25_fu_210_p2               |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |or_ln25_1_fu_346_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln25_fu_340_p2                 |    or    |      0|  0|   2|           1|           1|
    |j_fu_378_p3                       |  select  |      0|  0|  31|           1|          31|
    |select_ln17_1_fu_268_p3           |  select  |      0|  0|   2|           1|           1|
    |select_ln17_2_fu_276_p3           |  select  |      0|  0|  31|           1|          31|
    |select_ln17_3_fu_288_p3           |  select  |      0|  0|  31|           1|          31|
    |select_ln17_fu_255_p3             |  select  |      0|  0|   2|           1|           1|
    |tmp_data_V_fu_364_p3              |  select  |      0|  0|  24|           1|          24|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln25_1_fu_334_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln25_fu_352_p2                |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      4|  0| 545|         529|         470|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |i_0_reg_158               |   9|          2|   31|         62|
    |indvar_flatten_reg_147    |   9|          2|   64|        128|
    |j_0_reg_169               |   9|          2|   31|         62|
    |m_axis_video_TDATA_blk_n  |   9|          2|    1|          2|
    |s_axis_video_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  84|         18|  131|        264|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln25_1_reg_407               |  32|   0|   32|          0|
    |add_ln25_reg_402                 |  32|   0|   32|          0|
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |bound_reg_413                    |  64|   0|   64|          0|
    |i_0_reg_158                      |  31|   0|   31|          0|
    |icmp_ln17_reg_418                |   1|   0|    1|          0|
    |icmp_ln17_reg_418_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_147           |  64|   0|   64|          0|
    |j_0_reg_169                      |  31|   0|   31|          0|
    |tmp_data_V_reg_462               |  24|   0|   24|          0|
    |tmp_dest_V_reg_457               |   1|   0|    1|          0|
    |tmp_id_V_reg_452                 |   1|   0|    1|          0|
    |tmp_keep_V_reg_432               |   3|   0|    3|          0|
    |tmp_last_V_reg_447               |   1|   0|    1|          0|
    |tmp_strb_V_reg_437               |   3|   0|    3|          0|
    |tmp_user_V_reg_442               |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 296|   0|  296|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      incrust_bar      | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |      incrust_bar      | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      incrust_bar      | return value |
|ap_done              | out |    1| ap_ctrl_hs |      incrust_bar      | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      incrust_bar      | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      incrust_bar      | return value |
|s_axis_video_TDATA   |  in |   24|    axis    | s_axis_video_V_data_V |    pointer   |
|s_axis_video_TVALID  |  in |    1|    axis    | s_axis_video_V_dest_V |    pointer   |
|s_axis_video_TREADY  | out |    1|    axis    | s_axis_video_V_dest_V |    pointer   |
|s_axis_video_TDEST   |  in |    1|    axis    | s_axis_video_V_dest_V |    pointer   |
|s_axis_video_TKEEP   |  in |    3|    axis    | s_axis_video_V_keep_V |    pointer   |
|s_axis_video_TSTRB   |  in |    3|    axis    | s_axis_video_V_strb_V |    pointer   |
|s_axis_video_TUSER   |  in |    1|    axis    | s_axis_video_V_user_V |    pointer   |
|s_axis_video_TLAST   |  in |    1|    axis    | s_axis_video_V_last_V |    pointer   |
|s_axis_video_TID     |  in |    1|    axis    |  s_axis_video_V_id_V  |    pointer   |
|m_axis_video_TDATA   | out |   24|    axis    | m_axis_video_V_data_V |    pointer   |
|m_axis_video_TVALID  | out |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TREADY  |  in |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TDEST   | out |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TKEEP   | out |    3|    axis    | m_axis_video_V_keep_V |    pointer   |
|m_axis_video_TSTRB   | out |    3|    axis    | m_axis_video_V_strb_V |    pointer   |
|m_axis_video_TUSER   | out |    1|    axis    | m_axis_video_V_user_V |    pointer   |
|m_axis_video_TLAST   | out |    1|    axis    | m_axis_video_V_last_V |    pointer   |
|m_axis_video_TID     | out |    1|    axis    |  m_axis_video_V_id_V  |    pointer   |
|hsize_in             |  in |   32|   ap_none  |        hsize_in       |    scalar    |
|vsize_in             |  in |   32|   ap_none  |        vsize_in       |    scalar    |
|start_x              |  in |   32|   ap_none  |        start_x        |    scalar    |
|start_y              |  in |   32|   ap_none  |        start_y        |    scalar    |
+---------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %s_axis_video_V_data_V), !map !45"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %s_axis_video_V_keep_V), !map !49"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %s_axis_video_V_strb_V), !map !53"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_user_V), !map !57"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_last_V), !map !61"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_id_V), !map !65"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_dest_V), !map !69"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %m_axis_video_V_data_V), !map !73"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %m_axis_video_V_keep_V), !map !77"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %m_axis_video_V_strb_V), !map !81"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_user_V), !map !85"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_last_V), !map !89"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_id_V), !map !93"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_dest_V), !map !97"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %hsize_in), !map !101"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %vsize_in), !map !107"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %start_x), !map !111"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %start_y), !map !115"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @incrust_bar_str) nounwind"   --->   Operation 24 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%start_y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %start_y)"   --->   Operation 25 'read' 'start_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%start_x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %start_x)"   --->   Operation 26 'read' 'start_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%vsize_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %vsize_in)"   --->   Operation 27 'read' 'vsize_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%hsize_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %hsize_in)"   --->   Operation 28 'read' 'hsize_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %s_axis_video_V_data_V, i3* %s_axis_video_V_keep_V, i3* %s_axis_video_V_strb_V, i1* %s_axis_video_V_user_V, i1* %s_axis_video_V_last_V, i1* %s_axis_video_V_id_V, i1* %s_axis_video_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [incrust_bar/incrust.cpp:11]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [incrust_bar/incrust.cpp:12]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.55ns)   --->   "%add_ln25 = add nsw i32 %start_x_read, 100" [incrust_bar/incrust.cpp:25]   --->   Operation 31 'add' 'add_ln25' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.55ns)   --->   "%add_ln25_1 = add nsw i32 %start_y_read, 50" [incrust_bar/incrust.cpp:25]   --->   Operation 32 'add' 'add_ln25_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%cast = zext i32 %vsize_in_read to i64"   --->   Operation 33 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %hsize_in_read to i64"   --->   Operation 34 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast1, %cast"   --->   Operation 35 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %1" [incrust_bar/incrust.cpp:17]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.66>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %add_ln17, %.reset ]" [incrust_bar/incrust.cpp:17]   --->   Operation 37 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%i_0 = phi i31 [ 0, %0 ], [ %select_ln17_3, %.reset ]" [incrust_bar/incrust.cpp:17]   --->   Operation 38 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%j_0 = phi i31 [ 0, %0 ], [ %j, %.reset ]"   --->   Operation 39 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i31 %i_0 to i32" [incrust_bar/incrust.cpp:17]   --->   Operation 40 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [incrust_bar/incrust.cpp:19]   --->   Operation 41 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.47ns)   --->   "%icmp_ln25 = icmp slt i32 %zext_ln17_1, %start_y_read" [incrust_bar/incrust.cpp:25]   --->   Operation 42 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (2.47ns)   --->   "%icmp_ln25_1 = icmp slt i32 %zext_ln17_1, %add_ln25_1" [incrust_bar/incrust.cpp:25]   --->   Operation 43 'icmp' 'icmp_ln25_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i31 %j_0 to i32" [incrust_bar/incrust.cpp:20]   --->   Operation 44 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.47ns)   --->   "%icmp_ln20 = icmp slt i32 %zext_ln20, %hsize_in_read" [incrust_bar/incrust.cpp:20]   --->   Operation 45 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (2.77ns)   --->   "%icmp_ln17 = icmp eq i64 %indvar_flatten, %bound" [incrust_bar/incrust.cpp:17]   --->   Operation 46 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (3.52ns)   --->   "%add_ln17 = add i64 %indvar_flatten, 1" [incrust_bar/incrust.cpp:17]   --->   Operation 47 'add' 'add_ln17' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %2, label %.reset" [incrust_bar/incrust.cpp:17]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.52ns)   --->   "%add_ln17_1 = add i31 %i_0, 1" [incrust_bar/incrust.cpp:17]   --->   Operation 49 'add' 'add_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i31 %add_ln17_1 to i32" [incrust_bar/incrust.cpp:17]   --->   Operation 50 'zext' 'zext_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.47ns)   --->   "%icmp_ln25_3 = icmp slt i32 %zext_ln17, %start_y_read" [incrust_bar/incrust.cpp:25]   --->   Operation 51 'icmp' 'icmp_ln25_3' <Predicate = (!icmp_ln17)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node xor_ln25)   --->   "%select_ln17 = select i1 %icmp_ln20, i1 %icmp_ln25, i1 %icmp_ln25_3" [incrust_bar/incrust.cpp:17]   --->   Operation 52 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln25_4 = icmp slt i32 %zext_ln17, %add_ln25_1" [incrust_bar/incrust.cpp:25]   --->   Operation 53 'icmp' 'icmp_ln25_4' <Predicate = (!icmp_ln17)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%select_ln17_1 = select i1 %icmp_ln20, i1 %icmp_ln25_1, i1 %icmp_ln25_4" [incrust_bar/incrust.cpp:17]   --->   Operation 54 'select' 'select_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.73ns)   --->   "%select_ln17_2 = select i1 %icmp_ln20, i31 %j_0, i31 0" [incrust_bar/incrust.cpp:17]   --->   Operation 55 'select' 'select_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i31 %select_ln17_2 to i32" [incrust_bar/incrust.cpp:17]   --->   Operation 56 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.73ns)   --->   "%select_ln17_3 = select i1 %icmp_ln20, i31 %i_0, i31 %add_ln17_1" [incrust_bar/incrust.cpp:17]   --->   Operation 57 'select' 'select_ln17_3' <Predicate = (!icmp_ln17)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%empty = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %s_axis_video_V_data_V, i3* %s_axis_video_V_keep_V, i3* %s_axis_video_V_strb_V, i1* %s_axis_video_V_user_V, i1* %s_axis_video_V_last_V, i1* %s_axis_video_V_id_V, i1* %s_axis_video_V_dest_V)" [incrust_bar/incrust.cpp:22]   --->   Operation 58 'read' 'empty' <Predicate = (!icmp_ln17)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%tmp_data_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 0" [incrust_bar/incrust.cpp:22]   --->   Operation 59 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 1" [incrust_bar/incrust.cpp:22]   --->   Operation 60 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 2" [incrust_bar/incrust.cpp:22]   --->   Operation 61 'extractvalue' 'tmp_strb_V' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 3" [incrust_bar/incrust.cpp:22]   --->   Operation 62 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 4" [incrust_bar/incrust.cpp:22]   --->   Operation 63 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 5" [incrust_bar/incrust.cpp:22]   --->   Operation 64 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 6" [incrust_bar/incrust.cpp:22]   --->   Operation 65 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (2.47ns)   --->   "%icmp_ln25_2 = icmp slt i32 %zext_ln17_2, %start_x_read" [incrust_bar/incrust.cpp:25]   --->   Operation 66 'icmp' 'icmp_ln25_2' <Predicate = (!icmp_ln17)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (2.47ns)   --->   "%icmp_ln25_5 = icmp slt i32 %zext_ln17_2, %add_ln25" [incrust_bar/incrust.cpp:25]   --->   Operation 67 'icmp' 'icmp_ln25_5' <Predicate = (!icmp_ln17)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node xor_ln25)   --->   "%xor_ln25_1 = xor i1 %icmp_ln25_5, true" [incrust_bar/incrust.cpp:25]   --->   Operation 68 'xor' 'xor_ln25_1' <Predicate = (!icmp_ln17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node xor_ln25)   --->   "%or_ln25 = or i1 %icmp_ln25_2, %select_ln17" [incrust_bar/incrust.cpp:25]   --->   Operation 69 'or' 'or_ln25' <Predicate = (!icmp_ln17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node xor_ln25)   --->   "%or_ln25_1 = or i1 %or_ln25, %xor_ln25_1" [incrust_bar/incrust.cpp:25]   --->   Operation 70 'or' 'or_ln25_1' <Predicate = (!icmp_ln17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln25 = xor i1 %or_ln25_1, true" [incrust_bar/incrust.cpp:25]   --->   Operation 71 'xor' 'xor_ln25' <Predicate = (!icmp_ln17)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%and_ln25 = and i1 %select_ln17_1, %xor_ln25" [incrust_bar/incrust.cpp:25]   --->   Operation 72 'and' 'and_ln25' <Predicate = (!icmp_ln17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_data_V = select i1 %and_ln25, i24 -8325942, i24 %tmp_data_V_1" [incrust_bar/incrust.cpp:25]   --->   Operation 73 'select' 'tmp_data_V' <Predicate = (!icmp_ln17)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (2.52ns)   --->   "%add_ln20 = add i31 %j_0, 1" [incrust_bar/incrust.cpp:20]   --->   Operation 74 'add' 'add_ln20' <Predicate = (!icmp_ln17)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.73ns)   --->   "%j = select i1 %icmp_ln20, i31 %add_ln20, i31 1" [incrust_bar/incrust.cpp:20]   --->   Operation 75 'select' 'j' <Predicate = (!icmp_ln17)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i24 %tmp_data_V, i3 %tmp_keep_V, i3 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [incrust_bar/incrust.cpp:29]   --->   Operation 76 'write' <Predicate = (!icmp_ln17)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [incrust_bar/incrust.cpp:19]   --->   Operation 77 'specpipeline' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [incrust_bar/incrust.cpp:19]   --->   Operation 78 'specpipeline' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 79 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i24 %tmp_data_V, i3 %tmp_keep_V, i3 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [incrust_bar/incrust.cpp:29]   --->   Operation 79 'write' <Predicate = (!icmp_ln17)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br label %1" [incrust_bar/incrust.cpp:20]   --->   Operation 80 'br' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "ret void" [incrust_bar/incrust.cpp:36]   --->   Operation 81 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ hsize_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vsize_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
spectopmodule_ln0  (spectopmodule) [ 000000]
start_y_read       (read         ) [ 001110]
start_x_read       (read         ) [ 001110]
vsize_in_read      (read         ) [ 000000]
hsize_in_read      (read         ) [ 001110]
specinterface_ln11 (specinterface) [ 000000]
specinterface_ln12 (specinterface) [ 000000]
add_ln25           (add          ) [ 001110]
add_ln25_1         (add          ) [ 001110]
cast               (zext         ) [ 000000]
cast1              (zext         ) [ 000000]
bound              (mul          ) [ 001110]
br_ln17            (br           ) [ 011110]
indvar_flatten     (phi          ) [ 001000]
i_0                (phi          ) [ 001000]
j_0                (phi          ) [ 001000]
zext_ln17_1        (zext         ) [ 000000]
specpipeline_ln19  (specpipeline ) [ 000000]
icmp_ln25          (icmp         ) [ 000000]
icmp_ln25_1        (icmp         ) [ 000000]
zext_ln20          (zext         ) [ 000000]
icmp_ln20          (icmp         ) [ 000000]
icmp_ln17          (icmp         ) [ 001110]
add_ln17           (add          ) [ 011110]
br_ln17            (br           ) [ 000000]
add_ln17_1         (add          ) [ 000000]
zext_ln17          (zext         ) [ 000000]
icmp_ln25_3        (icmp         ) [ 000000]
select_ln17        (select       ) [ 000000]
icmp_ln25_4        (icmp         ) [ 000000]
select_ln17_1      (select       ) [ 000000]
select_ln17_2      (select       ) [ 000000]
zext_ln17_2        (zext         ) [ 000000]
select_ln17_3      (select       ) [ 011110]
empty              (read         ) [ 000000]
tmp_data_V_1       (extractvalue ) [ 000000]
tmp_keep_V         (extractvalue ) [ 001110]
tmp_strb_V         (extractvalue ) [ 001110]
tmp_user_V         (extractvalue ) [ 001110]
tmp_last_V         (extractvalue ) [ 001110]
tmp_id_V           (extractvalue ) [ 001110]
tmp_dest_V         (extractvalue ) [ 001110]
icmp_ln25_2        (icmp         ) [ 000000]
icmp_ln25_5        (icmp         ) [ 000000]
xor_ln25_1         (xor          ) [ 000000]
or_ln25            (or           ) [ 000000]
or_ln25_1          (or           ) [ 000000]
xor_ln25           (xor          ) [ 000000]
and_ln25           (and          ) [ 000000]
tmp_data_V         (select       ) [ 001110]
add_ln20           (add          ) [ 000000]
j                  (select       ) [ 011110]
specpipeline_ln19  (specpipeline ) [ 000000]
specpipeline_ln19  (specpipeline ) [ 000000]
write_ln29         (write        ) [ 000000]
br_ln20            (br           ) [ 011110]
ret_ln36           (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="hsize_in">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hsize_in"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="vsize_in">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vsize_in"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="start_x">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_x"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="start_y">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_y"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="incrust_bar_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="start_y_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_y_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="start_x_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_x_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="vsize_in_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vsize_in_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="hsize_in_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hsize_in_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="empty_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="34" slack="0"/>
<pin id="106" dir="0" index="1" bw="24" slack="0"/>
<pin id="107" dir="0" index="2" bw="3" slack="0"/>
<pin id="108" dir="0" index="3" bw="3" slack="0"/>
<pin id="109" dir="0" index="4" bw="1" slack="0"/>
<pin id="110" dir="0" index="5" bw="1" slack="0"/>
<pin id="111" dir="0" index="6" bw="1" slack="0"/>
<pin id="112" dir="0" index="7" bw="1" slack="0"/>
<pin id="113" dir="1" index="8" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="24" slack="0"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="0" index="3" bw="3" slack="0"/>
<pin id="127" dir="0" index="4" bw="1" slack="0"/>
<pin id="128" dir="0" index="5" bw="1" slack="0"/>
<pin id="129" dir="0" index="6" bw="1" slack="0"/>
<pin id="130" dir="0" index="7" bw="1" slack="0"/>
<pin id="131" dir="0" index="8" bw="24" slack="1"/>
<pin id="132" dir="0" index="9" bw="3" slack="1"/>
<pin id="133" dir="0" index="10" bw="3" slack="1"/>
<pin id="134" dir="0" index="11" bw="1" slack="1"/>
<pin id="135" dir="0" index="12" bw="1" slack="1"/>
<pin id="136" dir="0" index="13" bw="1" slack="1"/>
<pin id="137" dir="0" index="14" bw="1" slack="1"/>
<pin id="138" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/3 "/>
</bind>
</comp>

<comp id="147" class="1005" name="indvar_flatten_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="1"/>
<pin id="149" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvar_flatten_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="64" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="31" slack="1"/>
<pin id="160" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="31" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="j_0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="31" slack="1"/>
<pin id="171" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="j_0_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="31" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln25_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln25_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="7" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="cast_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="cast1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="bound_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln17_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="31" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln25_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln25_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="1"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_1/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln20_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="31" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln20_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln17_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="0" index="1" bw="64" slack="1"/>
<pin id="232" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln17_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln17_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="31" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln17_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="31" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln25_3_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_3/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="select_ln17_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln25_4_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="1"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_4/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln17_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="select_ln17_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="31" slack="0"/>
<pin id="279" dir="0" index="2" bw="31" slack="0"/>
<pin id="280" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_2/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln17_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="31" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="select_ln17_3_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="31" slack="0"/>
<pin id="291" dir="0" index="2" bw="31" slack="0"/>
<pin id="292" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_3/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_data_V_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="34" slack="0"/>
<pin id="298" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_keep_V_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="34" slack="0"/>
<pin id="302" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_strb_V_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="34" slack="0"/>
<pin id="306" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_user_V_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="34" slack="0"/>
<pin id="310" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_last_V_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="34" slack="0"/>
<pin id="314" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_id_V_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="34" slack="0"/>
<pin id="318" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_dest_V_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="34" slack="0"/>
<pin id="322" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln25_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="1"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_2/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln25_5_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="1"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_5/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="xor_ln25_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_1/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="or_ln25_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="or_ln25_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25_1/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="xor_ln25_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="and_ln25_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_data_V_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="24" slack="0"/>
<pin id="367" dir="0" index="2" bw="24" slack="0"/>
<pin id="368" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln20_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="31" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="j_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="31" slack="0"/>
<pin id="381" dir="0" index="2" bw="31" slack="0"/>
<pin id="382" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="386" class="1005" name="start_y_read_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="start_y_read "/>
</bind>
</comp>

<comp id="392" class="1005" name="start_x_read_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="start_x_read "/>
</bind>
</comp>

<comp id="397" class="1005" name="hsize_in_read_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hsize_in_read "/>
</bind>
</comp>

<comp id="402" class="1005" name="add_ln25_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="407" class="1005" name="add_ln25_1_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25_1 "/>
</bind>
</comp>

<comp id="413" class="1005" name="bound_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="64" slack="1"/>
<pin id="415" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="418" class="1005" name="icmp_ln17_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="422" class="1005" name="add_ln17_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="427" class="1005" name="select_ln17_3_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="31" slack="0"/>
<pin id="429" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="select_ln17_3 "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp_keep_V_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="3" slack="1"/>
<pin id="434" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="437" class="1005" name="tmp_strb_V_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="3" slack="1"/>
<pin id="439" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="442" class="1005" name="tmp_user_V_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_last_V_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_id_V_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="457" class="1005" name="tmp_dest_V_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="462" class="1005" name="tmp_data_V_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="24" slack="1"/>
<pin id="464" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="467" class="1005" name="j_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="31" slack="0"/>
<pin id="469" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="42" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="34" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="42" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="72" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="104" pin=5"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="104" pin=6"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="104" pin=7"/></net>

<net id="139"><net_src comp="78" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="122" pin=5"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="122" pin=6"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="122" pin=7"/></net>

<net id="150"><net_src comp="60" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="62" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="62" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="86" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="56" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="80" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="58" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="92" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="98" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="192" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="162" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="206" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="173" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="151" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="151" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="68" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="162" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="70" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="224" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="210" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="250" pin="2"/><net_sink comp="255" pin=2"/></net>

<net id="267"><net_src comp="246" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="224" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="215" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="263" pin="2"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="224" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="173" pin="4"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="62" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="276" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="224" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="162" pin="4"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="240" pin="2"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="104" pin="8"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="104" pin="8"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="104" pin="8"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="104" pin="8"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="104" pin="8"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="104" pin="8"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="104" pin="8"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="284" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="284" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="329" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="74" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="324" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="255" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="334" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="74" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="268" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="76" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="296" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="173" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="70" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="224" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="70" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="80" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="395"><net_src comp="86" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="400"><net_src comp="98" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="405"><net_src comp="180" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="410"><net_src comp="186" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="416"><net_src comp="200" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="421"><net_src comp="229" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="234" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="430"><net_src comp="288" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="435"><net_src comp="300" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="122" pin=9"/></net>

<net id="440"><net_src comp="304" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="122" pin=10"/></net>

<net id="445"><net_src comp="308" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="122" pin=11"/></net>

<net id="450"><net_src comp="312" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="122" pin=12"/></net>

<net id="455"><net_src comp="316" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="122" pin=13"/></net>

<net id="460"><net_src comp="320" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="122" pin=14"/></net>

<net id="465"><net_src comp="364" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="122" pin=8"/></net>

<net id="470"><net_src comp="378" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="173" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {4 }
	Port: m_axis_video_V_keep_V | {4 }
	Port: m_axis_video_V_strb_V | {4 }
	Port: m_axis_video_V_user_V | {4 }
	Port: m_axis_video_V_last_V | {4 }
	Port: m_axis_video_V_id_V | {4 }
	Port: m_axis_video_V_dest_V | {4 }
 - Input state : 
	Port: incrust_bar : s_axis_video_V_data_V | {2 }
	Port: incrust_bar : s_axis_video_V_keep_V | {2 }
	Port: incrust_bar : s_axis_video_V_strb_V | {2 }
	Port: incrust_bar : s_axis_video_V_user_V | {2 }
	Port: incrust_bar : s_axis_video_V_last_V | {2 }
	Port: incrust_bar : s_axis_video_V_id_V | {2 }
	Port: incrust_bar : s_axis_video_V_dest_V | {2 }
	Port: incrust_bar : hsize_in | {1 }
	Port: incrust_bar : vsize_in | {1 }
	Port: incrust_bar : start_x | {1 }
	Port: incrust_bar : start_y | {1 }
  - Chain level:
	State 1
		bound : 1
	State 2
		zext_ln17_1 : 1
		icmp_ln25 : 2
		icmp_ln25_1 : 2
		zext_ln20 : 1
		icmp_ln20 : 2
		icmp_ln17 : 1
		add_ln17 : 1
		br_ln17 : 2
		add_ln17_1 : 1
		zext_ln17 : 2
		icmp_ln25_3 : 3
		select_ln17 : 4
		icmp_ln25_4 : 3
		select_ln17_1 : 4
		select_ln17_2 : 3
		zext_ln17_2 : 4
		select_ln17_3 : 3
		icmp_ln25_2 : 5
		icmp_ln25_5 : 5
		xor_ln25_1 : 6
		or_ln25 : 6
		or_ln25_1 : 6
		xor_ln25 : 6
		and_ln25 : 6
		tmp_data_V : 6
		add_ln20 : 1
		j : 3
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |      add_ln25_fu_180     |    0    |    0    |    39   |
|          |     add_ln25_1_fu_186    |    0    |    0    |    39   |
|    add   |      add_ln17_fu_234     |    0    |    0    |    71   |
|          |     add_ln17_1_fu_240    |    0    |    0    |    38   |
|          |      add_ln20_fu_372     |    0    |    0    |    38   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln25_fu_210     |    0    |    0    |    18   |
|          |    icmp_ln25_1_fu_215    |    0    |    0    |    18   |
|          |     icmp_ln20_fu_224     |    0    |    0    |    18   |
|   icmp   |     icmp_ln17_fu_229     |    0    |    0    |    29   |
|          |    icmp_ln25_3_fu_250    |    0    |    0    |    18   |
|          |    icmp_ln25_4_fu_263    |    0    |    0    |    18   |
|          |    icmp_ln25_2_fu_324    |    0    |    0    |    18   |
|          |    icmp_ln25_5_fu_329    |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln17_fu_255    |    0    |    0    |    2    |
|          |   select_ln17_1_fu_268   |    0    |    0    |    2    |
|  select  |   select_ln17_2_fu_276   |    0    |    0    |    31   |
|          |   select_ln17_3_fu_288   |    0    |    0    |    31   |
|          |     tmp_data_V_fu_364    |    0    |    0    |    24   |
|          |         j_fu_378         |    0    |    0    |    31   |
|----------|--------------------------|---------|---------|---------|
|    mul   |       bound_fu_200       |    4    |    0    |    20   |
|----------|--------------------------|---------|---------|---------|
|    xor   |     xor_ln25_1_fu_334    |    0    |    0    |    2    |
|          |      xor_ln25_fu_352     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    or    |      or_ln25_fu_340      |    0    |    0    |    2    |
|          |     or_ln25_1_fu_346     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    and   |      and_ln25_fu_358     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |  start_y_read_read_fu_80 |    0    |    0    |    0    |
|          |  start_x_read_read_fu_86 |    0    |    0    |    0    |
|   read   | vsize_in_read_read_fu_92 |    0    |    0    |    0    |
|          | hsize_in_read_read_fu_98 |    0    |    0    |    0    |
|          |     empty_read_fu_104    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  |     grp_write_fu_122     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        cast_fu_192       |    0    |    0    |    0    |
|          |       cast1_fu_196       |    0    |    0    |    0    |
|   zext   |    zext_ln17_1_fu_206    |    0    |    0    |    0    |
|          |     zext_ln20_fu_220     |    0    |    0    |    0    |
|          |     zext_ln17_fu_246     |    0    |    0    |    0    |
|          |    zext_ln17_2_fu_284    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    tmp_data_V_1_fu_296   |    0    |    0    |    0    |
|          |     tmp_keep_V_fu_300    |    0    |    0    |    0    |
|          |     tmp_strb_V_fu_304    |    0    |    0    |    0    |
|extractvalue|     tmp_user_V_fu_308    |    0    |    0    |    0    |
|          |     tmp_last_V_fu_312    |    0    |    0    |    0    |
|          |      tmp_id_V_fu_316     |    0    |    0    |    0    |
|          |     tmp_dest_V_fu_320    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    4    |    0    |   531   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln17_reg_422   |   64   |
|  add_ln25_1_reg_407  |   32   |
|   add_ln25_reg_402   |   32   |
|     bound_reg_413    |   64   |
| hsize_in_read_reg_397|   32   |
|      i_0_reg_158     |   31   |
|   icmp_ln17_reg_418  |    1   |
|indvar_flatten_reg_147|   64   |
|      j_0_reg_169     |   31   |
|       j_reg_467      |   31   |
| select_ln17_3_reg_427|   31   |
| start_x_read_reg_392 |   32   |
| start_y_read_reg_386 |   32   |
|  tmp_data_V_reg_462  |   24   |
|  tmp_dest_V_reg_457  |    1   |
|   tmp_id_V_reg_452   |    1   |
|  tmp_keep_V_reg_432  |    3   |
|  tmp_last_V_reg_447  |    1   |
|  tmp_strb_V_reg_437  |    3   |
|  tmp_user_V_reg_442  |    1   |
+----------------------+--------+
|         Total        |   511  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   531  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   511  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   511  |   531  |
+-----------+--------+--------+--------+
