Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Nov 18 13:43:41 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/Vivado/LAB4-2/Time_RPT.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (68)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (68)
-------------------------------
 There are 68 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[16]
wbs_adr_i[17]
wbs_adr_i[18]
wbs_adr_i[19]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.880        0.000                      0                 1229        0.072        0.000                      0                 1229        6.750        0.000                       0                   402  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 8.000}      16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            2.880        0.000                      0                 1229        0.072        0.000                      0                 1229        6.750        0.000                       0                   402  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        2.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 data_RAM/r_A_reg_rep_bsel[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            user_fir/sm_tdata_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (wb_clk_i rise@16.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.015ns  (logic 8.576ns (65.891%)  route 4.439ns (34.109%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 18.128 - 16.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.584     2.456    data_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  data_RAM/r_A_reg_rep_bsel[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_RAM/r_A_reg_rep_bsel[2]/Q
                         net (fo=32, unplaced)        1.036     3.970    data_RAM/RAM_reg_0_15_16_16/DPRA0
                                                                      r  data_RAM/RAM_reg_0_15_16_16/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.265 r  data_RAM/RAM_reg_0_15_16_16/DP/O
                         net (fo=2, unplaced)         1.122     5.387    user_fir/old_ram_data_reg_reg[31]_0[16]
                                                                      r  user_fir/sm_tdata_reg1__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.511 r  user_fir/sm_tdata_reg1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.311    user_fir/o_ram_data[16]
                                                                      r  user_fir/sm_tdata_reg1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.347 r  user_fir/sm_tdata_reg1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.402    user_fir/sm_tdata_reg1__0_n_106
                                                                      r  user_fir/sm_tdata_reg1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.920 r  user_fir/sm_tdata_reg1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.720    user_fir/sm_tdata_reg1__1_n_105
                                                                      r  user_fir/sm_tdata_reg1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.844 r  user_fir/sm_tdata_reg1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.844    user_fir/sm_tdata_reg1_carry_i_3_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.377 r  user_fir/sm_tdata_reg1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.386    user_fir/sm_tdata_reg1_carry_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.503 r  user_fir/sm_tdata_reg1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    13.503    user_fir/sm_tdata_reg1_carry__0_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.834 r  user_fir/sm_tdata_reg1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    14.452    user_fir/sm_tdata_reg1_carry__1_n_4
                                                                      r  user_fir/sm_tdata_reg0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.759 r  user_fir/sm_tdata_reg0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    14.759    user_fir/sm_tdata_reg0_carry__5_i_1_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.135 r  user_fir/sm_tdata_reg0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    15.135    user_fir/sm_tdata_reg0_carry__5_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.472 r  user_fir/sm_tdata_reg0_carry__6/O[1]
                         net (fo=1, unplaced)         0.000    15.472    user_fir/sm_tdata_reg0_carry__6_n_6
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     16.000    16.000 r  
                                                      0.000    16.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    16.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    16.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    17.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    17.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.439    18.128    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[29]/C
                         clock pessimism              0.184    18.311    
                         clock uncertainty           -0.035    18.276    
                         FDRE (Setup_fdre_C_D)        0.076    18.352    user_fir/sm_tdata_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         18.352    
                         arrival time                         -15.472    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.886ns  (required time - arrival time)
  Source:                 data_RAM/r_A_reg_rep_bsel[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            user_fir/sm_tdata_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (wb_clk_i rise@16.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.009ns  (logic 8.570ns (65.875%)  route 4.439ns (34.125%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 18.128 - 16.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.584     2.456    data_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  data_RAM/r_A_reg_rep_bsel[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_RAM/r_A_reg_rep_bsel[2]/Q
                         net (fo=32, unplaced)        1.036     3.970    data_RAM/RAM_reg_0_15_16_16/DPRA0
                                                                      r  data_RAM/RAM_reg_0_15_16_16/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.265 r  data_RAM/RAM_reg_0_15_16_16/DP/O
                         net (fo=2, unplaced)         1.122     5.387    user_fir/old_ram_data_reg_reg[31]_0[16]
                                                                      r  user_fir/sm_tdata_reg1__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.511 r  user_fir/sm_tdata_reg1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.311    user_fir/o_ram_data[16]
                                                                      r  user_fir/sm_tdata_reg1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.347 r  user_fir/sm_tdata_reg1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.402    user_fir/sm_tdata_reg1__0_n_106
                                                                      r  user_fir/sm_tdata_reg1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.920 r  user_fir/sm_tdata_reg1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.720    user_fir/sm_tdata_reg1__1_n_105
                                                                      r  user_fir/sm_tdata_reg1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.844 r  user_fir/sm_tdata_reg1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.844    user_fir/sm_tdata_reg1_carry_i_3_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.377 r  user_fir/sm_tdata_reg1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.386    user_fir/sm_tdata_reg1_carry_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.503 r  user_fir/sm_tdata_reg1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    13.503    user_fir/sm_tdata_reg1_carry__0_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.834 r  user_fir/sm_tdata_reg1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    14.452    user_fir/sm_tdata_reg1_carry__1_n_4
                                                                      r  user_fir/sm_tdata_reg0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.759 r  user_fir/sm_tdata_reg0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    14.759    user_fir/sm_tdata_reg0_carry__5_i_1_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.135 r  user_fir/sm_tdata_reg0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    15.135    user_fir/sm_tdata_reg0_carry__5_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.466 r  user_fir/sm_tdata_reg0_carry__6/O[3]
                         net (fo=1, unplaced)         0.000    15.466    user_fir/sm_tdata_reg0_carry__6_n_4
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     16.000    16.000 r  
                                                      0.000    16.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    16.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    16.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    17.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    17.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.439    18.128    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[31]/C
                         clock pessimism              0.184    18.311    
                         clock uncertainty           -0.035    18.276    
                         FDRE (Setup_fdre_C_D)        0.076    18.352    user_fir/sm_tdata_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         18.352    
                         arrival time                         -15.466    
  -------------------------------------------------------------------
                         slack                                  2.886    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 data_RAM/r_A_reg_rep_bsel[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            user_fir/sm_tdata_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (wb_clk_i rise@16.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        12.934ns  (logic 8.495ns (65.677%)  route 4.439ns (34.323%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 18.128 - 16.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.584     2.456    data_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  data_RAM/r_A_reg_rep_bsel[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_RAM/r_A_reg_rep_bsel[2]/Q
                         net (fo=32, unplaced)        1.036     3.970    data_RAM/RAM_reg_0_15_16_16/DPRA0
                                                                      r  data_RAM/RAM_reg_0_15_16_16/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.265 r  data_RAM/RAM_reg_0_15_16_16/DP/O
                         net (fo=2, unplaced)         1.122     5.387    user_fir/old_ram_data_reg_reg[31]_0[16]
                                                                      r  user_fir/sm_tdata_reg1__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.511 r  user_fir/sm_tdata_reg1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.311    user_fir/o_ram_data[16]
                                                                      r  user_fir/sm_tdata_reg1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.347 r  user_fir/sm_tdata_reg1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.402    user_fir/sm_tdata_reg1__0_n_106
                                                                      r  user_fir/sm_tdata_reg1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.920 r  user_fir/sm_tdata_reg1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.720    user_fir/sm_tdata_reg1__1_n_105
                                                                      r  user_fir/sm_tdata_reg1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.844 r  user_fir/sm_tdata_reg1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.844    user_fir/sm_tdata_reg1_carry_i_3_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.377 r  user_fir/sm_tdata_reg1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.386    user_fir/sm_tdata_reg1_carry_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.503 r  user_fir/sm_tdata_reg1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    13.503    user_fir/sm_tdata_reg1_carry__0_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.834 r  user_fir/sm_tdata_reg1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    14.452    user_fir/sm_tdata_reg1_carry__1_n_4
                                                                      r  user_fir/sm_tdata_reg0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.759 r  user_fir/sm_tdata_reg0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    14.759    user_fir/sm_tdata_reg0_carry__5_i_1_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.135 r  user_fir/sm_tdata_reg0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    15.135    user_fir/sm_tdata_reg0_carry__5_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.391 r  user_fir/sm_tdata_reg0_carry__6/O[2]
                         net (fo=1, unplaced)         0.000    15.391    user_fir/sm_tdata_reg0_carry__6_n_5
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     16.000    16.000 r  
                                                      0.000    16.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    16.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    16.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    17.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    17.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.439    18.128    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[30]/C
                         clock pessimism              0.184    18.311    
                         clock uncertainty           -0.035    18.276    
                         FDRE (Setup_fdre_C_D)        0.076    18.352    user_fir/sm_tdata_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         18.352    
                         arrival time                         -15.391    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             2.985ns  (required time - arrival time)
  Source:                 data_RAM/r_A_reg_rep_bsel[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            user_fir/sm_tdata_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (wb_clk_i rise@16.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        12.910ns  (logic 8.471ns (65.614%)  route 4.439ns (34.386%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 18.128 - 16.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.584     2.456    data_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  data_RAM/r_A_reg_rep_bsel[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_RAM/r_A_reg_rep_bsel[2]/Q
                         net (fo=32, unplaced)        1.036     3.970    data_RAM/RAM_reg_0_15_16_16/DPRA0
                                                                      r  data_RAM/RAM_reg_0_15_16_16/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.265 r  data_RAM/RAM_reg_0_15_16_16/DP/O
                         net (fo=2, unplaced)         1.122     5.387    user_fir/old_ram_data_reg_reg[31]_0[16]
                                                                      r  user_fir/sm_tdata_reg1__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.511 r  user_fir/sm_tdata_reg1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.311    user_fir/o_ram_data[16]
                                                                      r  user_fir/sm_tdata_reg1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.347 r  user_fir/sm_tdata_reg1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.402    user_fir/sm_tdata_reg1__0_n_106
                                                                      r  user_fir/sm_tdata_reg1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.920 r  user_fir/sm_tdata_reg1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.720    user_fir/sm_tdata_reg1__1_n_105
                                                                      r  user_fir/sm_tdata_reg1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.844 r  user_fir/sm_tdata_reg1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.844    user_fir/sm_tdata_reg1_carry_i_3_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.377 r  user_fir/sm_tdata_reg1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.386    user_fir/sm_tdata_reg1_carry_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.503 r  user_fir/sm_tdata_reg1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    13.503    user_fir/sm_tdata_reg1_carry__0_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.834 r  user_fir/sm_tdata_reg1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    14.452    user_fir/sm_tdata_reg1_carry__1_n_4
                                                                      r  user_fir/sm_tdata_reg0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.759 r  user_fir/sm_tdata_reg0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    14.759    user_fir/sm_tdata_reg0_carry__5_i_1_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.135 r  user_fir/sm_tdata_reg0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    15.135    user_fir/sm_tdata_reg0_carry__5_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.367 r  user_fir/sm_tdata_reg0_carry__6/O[0]
                         net (fo=1, unplaced)         0.000    15.367    user_fir/sm_tdata_reg0_carry__6_n_7
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     16.000    16.000 r  
                                                      0.000    16.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    16.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    16.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    17.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    17.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.439    18.128    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[28]/C
                         clock pessimism              0.184    18.311    
                         clock uncertainty           -0.035    18.276    
                         FDRE (Setup_fdre_C_D)        0.076    18.352    user_fir/sm_tdata_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         18.352    
                         arrival time                         -15.367    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             2.997ns  (required time - arrival time)
  Source:                 data_RAM/r_A_reg_rep_bsel[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            user_fir/sm_tdata_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (wb_clk_i rise@16.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        12.898ns  (logic 8.459ns (65.582%)  route 4.439ns (34.418%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 18.128 - 16.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.584     2.456    data_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  data_RAM/r_A_reg_rep_bsel[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_RAM/r_A_reg_rep_bsel[2]/Q
                         net (fo=32, unplaced)        1.036     3.970    data_RAM/RAM_reg_0_15_16_16/DPRA0
                                                                      r  data_RAM/RAM_reg_0_15_16_16/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.265 r  data_RAM/RAM_reg_0_15_16_16/DP/O
                         net (fo=2, unplaced)         1.122     5.387    user_fir/old_ram_data_reg_reg[31]_0[16]
                                                                      r  user_fir/sm_tdata_reg1__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.511 r  user_fir/sm_tdata_reg1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.311    user_fir/o_ram_data[16]
                                                                      r  user_fir/sm_tdata_reg1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.347 r  user_fir/sm_tdata_reg1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.402    user_fir/sm_tdata_reg1__0_n_106
                                                                      r  user_fir/sm_tdata_reg1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.920 r  user_fir/sm_tdata_reg1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.720    user_fir/sm_tdata_reg1__1_n_105
                                                                      r  user_fir/sm_tdata_reg1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.844 r  user_fir/sm_tdata_reg1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.844    user_fir/sm_tdata_reg1_carry_i_3_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.377 r  user_fir/sm_tdata_reg1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.386    user_fir/sm_tdata_reg1_carry_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.717 r  user_fir/sm_tdata_reg1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    14.335    user_fir/sm_tdata_reg1_carry__0_n_4
                                                                      r  user_fir/sm_tdata_reg0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.642 r  user_fir/sm_tdata_reg0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    14.642    user_fir/sm_tdata_reg0_carry__4_i_1_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.018 r  user_fir/sm_tdata_reg0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    15.018    user_fir/sm_tdata_reg0_carry__4_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.355 r  user_fir/sm_tdata_reg0_carry__5/O[1]
                         net (fo=1, unplaced)         0.000    15.355    user_fir/sm_tdata_reg0_carry__5_n_6
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     16.000    16.000 r  
                                                      0.000    16.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    16.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    16.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    17.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    17.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.439    18.128    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[25]/C
                         clock pessimism              0.184    18.311    
                         clock uncertainty           -0.035    18.276    
                         FDRE (Setup_fdre_C_D)        0.076    18.352    user_fir/sm_tdata_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         18.352    
                         arrival time                         -15.355    
  -------------------------------------------------------------------
                         slack                                  2.997    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 data_RAM/r_A_reg_rep_bsel[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            user_fir/sm_tdata_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (wb_clk_i rise@16.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        12.892ns  (logic 8.453ns (65.566%)  route 4.439ns (34.434%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 18.128 - 16.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.584     2.456    data_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  data_RAM/r_A_reg_rep_bsel[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_RAM/r_A_reg_rep_bsel[2]/Q
                         net (fo=32, unplaced)        1.036     3.970    data_RAM/RAM_reg_0_15_16_16/DPRA0
                                                                      r  data_RAM/RAM_reg_0_15_16_16/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.265 r  data_RAM/RAM_reg_0_15_16_16/DP/O
                         net (fo=2, unplaced)         1.122     5.387    user_fir/old_ram_data_reg_reg[31]_0[16]
                                                                      r  user_fir/sm_tdata_reg1__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.511 r  user_fir/sm_tdata_reg1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.311    user_fir/o_ram_data[16]
                                                                      r  user_fir/sm_tdata_reg1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.347 r  user_fir/sm_tdata_reg1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.402    user_fir/sm_tdata_reg1__0_n_106
                                                                      r  user_fir/sm_tdata_reg1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.920 r  user_fir/sm_tdata_reg1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.720    user_fir/sm_tdata_reg1__1_n_105
                                                                      r  user_fir/sm_tdata_reg1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.844 r  user_fir/sm_tdata_reg1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.844    user_fir/sm_tdata_reg1_carry_i_3_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.377 r  user_fir/sm_tdata_reg1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.386    user_fir/sm_tdata_reg1_carry_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.717 r  user_fir/sm_tdata_reg1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    14.335    user_fir/sm_tdata_reg1_carry__0_n_4
                                                                      r  user_fir/sm_tdata_reg0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.642 r  user_fir/sm_tdata_reg0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    14.642    user_fir/sm_tdata_reg0_carry__4_i_1_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.018 r  user_fir/sm_tdata_reg0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    15.018    user_fir/sm_tdata_reg0_carry__4_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.349 r  user_fir/sm_tdata_reg0_carry__5/O[3]
                         net (fo=1, unplaced)         0.000    15.349    user_fir/sm_tdata_reg0_carry__5_n_4
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     16.000    16.000 r  
                                                      0.000    16.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    16.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    16.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    17.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    17.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.439    18.128    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[27]/C
                         clock pessimism              0.184    18.311    
                         clock uncertainty           -0.035    18.276    
                         FDRE (Setup_fdre_C_D)        0.076    18.352    user_fir/sm_tdata_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         18.352    
                         arrival time                         -15.349    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 data_RAM/r_A_reg_rep_bsel[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            user_fir/sm_tdata_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (wb_clk_i rise@16.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        12.817ns  (logic 8.378ns (65.364%)  route 4.439ns (34.636%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 18.128 - 16.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.584     2.456    data_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  data_RAM/r_A_reg_rep_bsel[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_RAM/r_A_reg_rep_bsel[2]/Q
                         net (fo=32, unplaced)        1.036     3.970    data_RAM/RAM_reg_0_15_16_16/DPRA0
                                                                      r  data_RAM/RAM_reg_0_15_16_16/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.265 r  data_RAM/RAM_reg_0_15_16_16/DP/O
                         net (fo=2, unplaced)         1.122     5.387    user_fir/old_ram_data_reg_reg[31]_0[16]
                                                                      r  user_fir/sm_tdata_reg1__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.511 r  user_fir/sm_tdata_reg1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.311    user_fir/o_ram_data[16]
                                                                      r  user_fir/sm_tdata_reg1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.347 r  user_fir/sm_tdata_reg1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.402    user_fir/sm_tdata_reg1__0_n_106
                                                                      r  user_fir/sm_tdata_reg1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.920 r  user_fir/sm_tdata_reg1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.720    user_fir/sm_tdata_reg1__1_n_105
                                                                      r  user_fir/sm_tdata_reg1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.844 r  user_fir/sm_tdata_reg1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.844    user_fir/sm_tdata_reg1_carry_i_3_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.377 r  user_fir/sm_tdata_reg1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.386    user_fir/sm_tdata_reg1_carry_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.717 r  user_fir/sm_tdata_reg1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    14.335    user_fir/sm_tdata_reg1_carry__0_n_4
                                                                      r  user_fir/sm_tdata_reg0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.642 r  user_fir/sm_tdata_reg0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    14.642    user_fir/sm_tdata_reg0_carry__4_i_1_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.018 r  user_fir/sm_tdata_reg0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    15.018    user_fir/sm_tdata_reg0_carry__4_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.274 r  user_fir/sm_tdata_reg0_carry__5/O[2]
                         net (fo=1, unplaced)         0.000    15.274    user_fir/sm_tdata_reg0_carry__5_n_5
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     16.000    16.000 r  
                                                      0.000    16.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    16.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    16.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    17.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    17.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.439    18.128    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[26]/C
                         clock pessimism              0.184    18.311    
                         clock uncertainty           -0.035    18.276    
                         FDRE (Setup_fdre_C_D)        0.076    18.352    user_fir/sm_tdata_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         18.352    
                         arrival time                         -15.274    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 data_RAM/r_A_reg_rep_bsel[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            user_fir/sm_tdata_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (wb_clk_i rise@16.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        12.793ns  (logic 8.354ns (65.299%)  route 4.439ns (34.701%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 18.128 - 16.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.584     2.456    data_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  data_RAM/r_A_reg_rep_bsel[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_RAM/r_A_reg_rep_bsel[2]/Q
                         net (fo=32, unplaced)        1.036     3.970    data_RAM/RAM_reg_0_15_16_16/DPRA0
                                                                      r  data_RAM/RAM_reg_0_15_16_16/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.265 r  data_RAM/RAM_reg_0_15_16_16/DP/O
                         net (fo=2, unplaced)         1.122     5.387    user_fir/old_ram_data_reg_reg[31]_0[16]
                                                                      r  user_fir/sm_tdata_reg1__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.511 r  user_fir/sm_tdata_reg1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.311    user_fir/o_ram_data[16]
                                                                      r  user_fir/sm_tdata_reg1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.347 r  user_fir/sm_tdata_reg1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.402    user_fir/sm_tdata_reg1__0_n_106
                                                                      r  user_fir/sm_tdata_reg1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.920 r  user_fir/sm_tdata_reg1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.720    user_fir/sm_tdata_reg1__1_n_105
                                                                      r  user_fir/sm_tdata_reg1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.844 r  user_fir/sm_tdata_reg1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.844    user_fir/sm_tdata_reg1_carry_i_3_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.377 r  user_fir/sm_tdata_reg1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.386    user_fir/sm_tdata_reg1_carry_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.717 r  user_fir/sm_tdata_reg1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    14.335    user_fir/sm_tdata_reg1_carry__0_n_4
                                                                      r  user_fir/sm_tdata_reg0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.642 r  user_fir/sm_tdata_reg0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    14.642    user_fir/sm_tdata_reg0_carry__4_i_1_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.018 r  user_fir/sm_tdata_reg0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    15.018    user_fir/sm_tdata_reg0_carry__4_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.250 r  user_fir/sm_tdata_reg0_carry__5/O[0]
                         net (fo=1, unplaced)         0.000    15.250    user_fir/sm_tdata_reg0_carry__5_n_7
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     16.000    16.000 r  
                                                      0.000    16.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    16.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    16.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    17.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    17.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.439    18.128    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[24]/C
                         clock pessimism              0.184    18.311    
                         clock uncertainty           -0.035    18.276    
                         FDRE (Setup_fdre_C_D)        0.076    18.352    user_fir/sm_tdata_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         18.352    
                         arrival time                         -15.250    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 data_RAM/r_A_reg_rep_bsel[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            user_fir/sm_tdata_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (wb_clk_i rise@16.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        12.668ns  (logic 8.238ns (65.028%)  route 4.430ns (34.972%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 18.128 - 16.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.584     2.456    data_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  data_RAM/r_A_reg_rep_bsel[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_RAM/r_A_reg_rep_bsel[2]/Q
                         net (fo=32, unplaced)        1.036     3.970    data_RAM/RAM_reg_0_15_16_16/DPRA0
                                                                      r  data_RAM/RAM_reg_0_15_16_16/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.265 r  data_RAM/RAM_reg_0_15_16_16/DP/O
                         net (fo=2, unplaced)         1.122     5.387    user_fir/old_ram_data_reg_reg[31]_0[16]
                                                                      r  user_fir/sm_tdata_reg1__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.511 r  user_fir/sm_tdata_reg1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.311    user_fir/o_ram_data[16]
                                                                      r  user_fir/sm_tdata_reg1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.347 r  user_fir/sm_tdata_reg1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.402    user_fir/sm_tdata_reg1__0_n_106
                                                                      r  user_fir/sm_tdata_reg1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.920 r  user_fir/sm_tdata_reg1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.720    user_fir/sm_tdata_reg1__1_n_105
                                                                      r  user_fir/sm_tdata_reg1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.844 r  user_fir/sm_tdata_reg1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.844    user_fir/sm_tdata_reg1_carry_i_3_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.487 r  user_fir/sm_tdata_reg1_carry/O[3]
                         net (fo=1, unplaced)         0.618    14.105    user_fir/sm_tdata_reg1_carry_n_4
                                                                      r  user_fir/sm_tdata_reg0_carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.412 r  user_fir/sm_tdata_reg0_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    14.412    user_fir/sm_tdata_reg0_carry__3_i_1_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.788 r  user_fir/sm_tdata_reg0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    14.788    user_fir/sm_tdata_reg0_carry__3_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.125 r  user_fir/sm_tdata_reg0_carry__4/O[1]
                         net (fo=1, unplaced)         0.000    15.125    user_fir/sm_tdata_reg0_carry__4_n_6
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     16.000    16.000 r  
                                                      0.000    16.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    16.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    16.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    17.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    17.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.439    18.128    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[21]/C
                         clock pessimism              0.184    18.311    
                         clock uncertainty           -0.035    18.276    
                         FDRE (Setup_fdre_C_D)        0.076    18.352    user_fir/sm_tdata_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         18.352    
                         arrival time                         -15.125    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 data_RAM/r_A_reg_rep_bsel[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            user_fir/sm_tdata_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (wb_clk_i rise@16.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        12.662ns  (logic 8.232ns (65.011%)  route 4.430ns (34.989%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 18.128 - 16.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.584     2.456    data_RAM/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  data_RAM/r_A_reg_rep_bsel[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_RAM/r_A_reg_rep_bsel[2]/Q
                         net (fo=32, unplaced)        1.036     3.970    data_RAM/RAM_reg_0_15_16_16/DPRA0
                                                                      r  data_RAM/RAM_reg_0_15_16_16/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.265 r  data_RAM/RAM_reg_0_15_16_16/DP/O
                         net (fo=2, unplaced)         1.122     5.387    user_fir/old_ram_data_reg_reg[31]_0[16]
                                                                      r  user_fir/sm_tdata_reg1__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.511 r  user_fir/sm_tdata_reg1__0_i_1/O
                         net (fo=1, unplaced)         0.800     6.311    user_fir/o_ram_data[16]
                                                                      r  user_fir/sm_tdata_reg1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.347 r  user_fir/sm_tdata_reg1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.402    user_fir/sm_tdata_reg1__0_n_106
                                                                      r  user_fir/sm_tdata_reg1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.920 r  user_fir/sm_tdata_reg1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.720    user_fir/sm_tdata_reg1__1_n_105
                                                                      r  user_fir/sm_tdata_reg1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.844 r  user_fir/sm_tdata_reg1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.844    user_fir/sm_tdata_reg1_carry_i_3_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.487 r  user_fir/sm_tdata_reg1_carry/O[3]
                         net (fo=1, unplaced)         0.618    14.105    user_fir/sm_tdata_reg1_carry_n_4
                                                                      r  user_fir/sm_tdata_reg0_carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.412 r  user_fir/sm_tdata_reg0_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    14.412    user_fir/sm_tdata_reg0_carry__3_i_1_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.788 r  user_fir/sm_tdata_reg0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    14.788    user_fir/sm_tdata_reg0_carry__3_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.119 r  user_fir/sm_tdata_reg0_carry__4/O[3]
                         net (fo=1, unplaced)         0.000    15.119    user_fir/sm_tdata_reg0_carry__4_n_4
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     16.000    16.000 r  
                                                      0.000    16.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    16.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    16.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    17.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    17.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.439    18.128    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[23]/C
                         clock pessimism              0.184    18.311    
                         clock uncertainty           -0.035    18.276    
                         FDRE (Setup_fdre_C_D)        0.076    18.352    user_fir/sm_tdata_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         18.352    
                         arrival time                         -15.119    
  -------------------------------------------------------------------
                         slack                                  3.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 user_fir/sm_tdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            user_fir/sm_tdata_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.114     0.678    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_fir/sm_tdata_reg_reg[10]/Q
                         net (fo=4, unplaced)         0.091     0.916    user_fir/Q[10]
                                                                      r  user_fir/sm_tdata_reg0_carry__1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.008 r  user_fir/sm_tdata_reg0_carry__1/O[3]
                         net (fo=1, unplaced)         0.000     1.008    user_fir/sm_tdata_reg0_carry__1_n_4
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.259     1.032    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    user_fir/sm_tdata_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 user_fir/sm_tdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            user_fir/sm_tdata_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.114     0.678    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_fir/sm_tdata_reg_reg[12]/Q
                         net (fo=4, unplaced)         0.091     0.916    user_fir/Q[12]
                                                                      r  user_fir/sm_tdata_reg0_carry__2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.008 r  user_fir/sm_tdata_reg0_carry__2/O[1]
                         net (fo=1, unplaced)         0.000     1.008    user_fir/sm_tdata_reg0_carry__2_n_6
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.259     1.032    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    user_fir/sm_tdata_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 user_fir/sm_tdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            user_fir/sm_tdata_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.114     0.678    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_fir/sm_tdata_reg_reg[14]/Q
                         net (fo=4, unplaced)         0.091     0.916    user_fir/Q[14]
                                                                      r  user_fir/sm_tdata_reg0_carry__2/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.008 r  user_fir/sm_tdata_reg0_carry__2/O[3]
                         net (fo=1, unplaced)         0.000     1.008    user_fir/sm_tdata_reg0_carry__2_n_4
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.259     1.032    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[15]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    user_fir/sm_tdata_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 user_fir/sm_tdata_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            user_fir/sm_tdata_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.114     0.678    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_fir/sm_tdata_reg_reg[16]/Q
                         net (fo=4, unplaced)         0.091     0.916    user_fir/Q[16]
                                                                      r  user_fir/sm_tdata_reg0_carry__3/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.008 r  user_fir/sm_tdata_reg0_carry__3/O[1]
                         net (fo=1, unplaced)         0.000     1.008    user_fir/sm_tdata_reg0_carry__3_n_6
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.259     1.032    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[17]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    user_fir/sm_tdata_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 user_fir/sm_tdata_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            user_fir/sm_tdata_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.114     0.678    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_fir/sm_tdata_reg_reg[18]/Q
                         net (fo=4, unplaced)         0.091     0.916    user_fir/Q[18]
                                                                      r  user_fir/sm_tdata_reg0_carry__3/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.008 r  user_fir/sm_tdata_reg0_carry__3/O[3]
                         net (fo=1, unplaced)         0.000     1.008    user_fir/sm_tdata_reg0_carry__3_n_4
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.259     1.032    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[19]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    user_fir/sm_tdata_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 user_fir/sm_tdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            user_fir/sm_tdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.114     0.678    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_fir/sm_tdata_reg_reg[0]/Q
                         net (fo=4, unplaced)         0.091     0.916    user_fir/Q[0]
                                                                      r  user_fir/sm_tdata_reg0_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.008 r  user_fir/sm_tdata_reg0_carry/O[1]
                         net (fo=1, unplaced)         0.000     1.008    user_fir/sm_tdata_reg0_carry_n_6
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.259     1.032    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    user_fir/sm_tdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 user_fir/sm_tdata_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            user_fir/sm_tdata_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.114     0.678    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_fir/sm_tdata_reg_reg[20]/Q
                         net (fo=4, unplaced)         0.091     0.916    user_fir/Q[20]
                                                                      r  user_fir/sm_tdata_reg0_carry__4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.008 r  user_fir/sm_tdata_reg0_carry__4/O[1]
                         net (fo=1, unplaced)         0.000     1.008    user_fir/sm_tdata_reg0_carry__4_n_6
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.259     1.032    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[21]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    user_fir/sm_tdata_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 user_fir/sm_tdata_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            user_fir/sm_tdata_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.114     0.678    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_fir/sm_tdata_reg_reg[22]/Q
                         net (fo=4, unplaced)         0.091     0.916    user_fir/Q[22]
                                                                      r  user_fir/sm_tdata_reg0_carry__4/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.008 r  user_fir/sm_tdata_reg0_carry__4/O[3]
                         net (fo=1, unplaced)         0.000     1.008    user_fir/sm_tdata_reg0_carry__4_n_4
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.259     1.032    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[23]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    user_fir/sm_tdata_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 user_fir/sm_tdata_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            user_fir/sm_tdata_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.114     0.678    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_fir/sm_tdata_reg_reg[24]/Q
                         net (fo=4, unplaced)         0.091     0.916    user_fir/Q[24]
                                                                      r  user_fir/sm_tdata_reg0_carry__5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.008 r  user_fir/sm_tdata_reg0_carry__5/O[1]
                         net (fo=1, unplaced)         0.000     1.008    user_fir/sm_tdata_reg0_carry__5_n_6
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.259     1.032    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[25]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    user_fir/sm_tdata_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 user_fir/sm_tdata_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            user_fir/sm_tdata_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.239ns (72.414%)  route 0.091ns (27.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.114     0.678    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_fir/sm_tdata_reg_reg[26]/Q
                         net (fo=4, unplaced)         0.091     0.916    user_fir/Q[26]
                                                                      r  user_fir/sm_tdata_reg0_carry__5/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.008 r  user_fir/sm_tdata_reg0_carry__5/O[3]
                         net (fo=1, unplaced)         0.000     1.008    user_fir/sm_tdata_reg0_carry__5_n_4
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.259     1.032    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[27]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    user_fir/sm_tdata_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.000      13.056               exmem_bram/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.000      13.056               exmem_bram/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.000      13.056               exmem_bram/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.000      13.056               exmem_bram/RAM_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424               exmem_bram/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424               exmem_bram/RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424               exmem_bram/RAM_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424               exmem_bram/RAM_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.000      13.845               wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000               data_length_count_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750                data_RAM/RAM_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.000       6.750                data_RAM/RAM_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750                data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.000       6.750                data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750                data_RAM/RAM_reg_0_15_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.000       6.750                data_RAM/RAM_reg_0_15_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750                data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.000       6.750                data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750                data_RAM/RAM_reg_0_15_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.000       6.750                data_RAM/RAM_reg_0_15_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.000       6.750                data_RAM/RAM_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750                data_RAM/RAM_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.000       6.750                data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750                data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.000       6.750                data_RAM/RAM_reg_0_15_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750                data_RAM/RAM_reg_0_15_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.000       6.750                data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750                data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.000       6.750                data_RAM/RAM_reg_0_15_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750                data_RAM/RAM_reg_0_15_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.843ns  (logic 4.102ns (52.306%)  route 3.740ns (47.694%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[12]
                                                                      f  user_fir/wbs_ack_o_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_fir/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=2, unplaced)         1.122     3.017    user_fir/wbs_ack_o_OBUF_inst_i_7_n_0
                                                                      f  user_fir/wbs_ack_o_OBUF_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.141 f  user_fir/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=13, unplaced)        0.499     3.640    user_fir/wbs_adr_i[30]
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.764 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     4.284    user_fir/wbs_dat_o_OBUF[31]_inst_i_2_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[0]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.408 r  user_fir/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.208    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.843 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.843    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.843ns  (logic 4.102ns (52.306%)  route 3.740ns (47.694%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[12]
                                                                      f  user_fir/wbs_ack_o_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_fir/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=2, unplaced)         1.122     3.017    user_fir/wbs_ack_o_OBUF_inst_i_7_n_0
                                                                      f  user_fir/wbs_ack_o_OBUF_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.141 f  user_fir/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=13, unplaced)        0.499     3.640    user_fir/wbs_adr_i[30]
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.764 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     4.284    user_fir/wbs_dat_o_OBUF[31]_inst_i_2_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[10]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.408 r  user_fir/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.208    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.843 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.843    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.843ns  (logic 4.102ns (52.306%)  route 3.740ns (47.694%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[12]
                                                                      f  user_fir/wbs_ack_o_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_fir/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=2, unplaced)         1.122     3.017    user_fir/wbs_ack_o_OBUF_inst_i_7_n_0
                                                                      f  user_fir/wbs_ack_o_OBUF_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.141 f  user_fir/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=13, unplaced)        0.499     3.640    user_fir/wbs_adr_i[30]
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.764 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     4.284    user_fir/wbs_dat_o_OBUF[31]_inst_i_2_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[11]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.408 r  user_fir/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.208    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.843 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.843    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.843ns  (logic 4.102ns (52.306%)  route 3.740ns (47.694%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[12]
                                                                      f  user_fir/wbs_ack_o_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_fir/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=2, unplaced)         1.122     3.017    user_fir/wbs_ack_o_OBUF_inst_i_7_n_0
                                                                      f  user_fir/wbs_ack_o_OBUF_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.141 f  user_fir/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=13, unplaced)        0.499     3.640    user_fir/wbs_adr_i[30]
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.764 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     4.284    user_fir/wbs_dat_o_OBUF[31]_inst_i_2_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[12]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.408 r  user_fir/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.208    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.843 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.843    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.843ns  (logic 4.102ns (52.306%)  route 3.740ns (47.694%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[12]
                                                                      f  user_fir/wbs_ack_o_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_fir/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=2, unplaced)         1.122     3.017    user_fir/wbs_ack_o_OBUF_inst_i_7_n_0
                                                                      f  user_fir/wbs_ack_o_OBUF_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.141 f  user_fir/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=13, unplaced)        0.499     3.640    user_fir/wbs_adr_i[30]
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.764 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     4.284    user_fir/wbs_dat_o_OBUF[31]_inst_i_2_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[13]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.408 r  user_fir/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.208    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.843 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.843    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.843ns  (logic 4.102ns (52.306%)  route 3.740ns (47.694%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[12]
                                                                      f  user_fir/wbs_ack_o_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_fir/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=2, unplaced)         1.122     3.017    user_fir/wbs_ack_o_OBUF_inst_i_7_n_0
                                                                      f  user_fir/wbs_ack_o_OBUF_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.141 f  user_fir/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=13, unplaced)        0.499     3.640    user_fir/wbs_adr_i[30]
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.764 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     4.284    user_fir/wbs_dat_o_OBUF[31]_inst_i_2_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[14]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.408 r  user_fir/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.208    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.843 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.843    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.843ns  (logic 4.102ns (52.306%)  route 3.740ns (47.694%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[12]
                                                                      f  user_fir/wbs_ack_o_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_fir/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=2, unplaced)         1.122     3.017    user_fir/wbs_ack_o_OBUF_inst_i_7_n_0
                                                                      f  user_fir/wbs_ack_o_OBUF_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.141 f  user_fir/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=13, unplaced)        0.499     3.640    user_fir/wbs_adr_i[30]
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.764 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     4.284    user_fir/wbs_dat_o_OBUF[31]_inst_i_2_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[15]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.408 r  user_fir/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.208    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.843 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.843    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.843ns  (logic 4.102ns (52.306%)  route 3.740ns (47.694%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[12]
                                                                      f  user_fir/wbs_ack_o_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_fir/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=2, unplaced)         1.122     3.017    user_fir/wbs_ack_o_OBUF_inst_i_7_n_0
                                                                      f  user_fir/wbs_ack_o_OBUF_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.141 f  user_fir/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=13, unplaced)        0.499     3.640    user_fir/wbs_adr_i[30]
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.764 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     4.284    user_fir/wbs_dat_o_OBUF[31]_inst_i_2_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[16]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.408 r  user_fir/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.208    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.843 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.843    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.843ns  (logic 4.102ns (52.306%)  route 3.740ns (47.694%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[12]
                                                                      f  user_fir/wbs_ack_o_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_fir/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=2, unplaced)         1.122     3.017    user_fir/wbs_ack_o_OBUF_inst_i_7_n_0
                                                                      f  user_fir/wbs_ack_o_OBUF_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.141 f  user_fir/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=13, unplaced)        0.499     3.640    user_fir/wbs_adr_i[30]
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.764 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     4.284    user_fir/wbs_dat_o_OBUF[31]_inst_i_2_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[17]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.408 r  user_fir/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.208    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.843 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     7.843    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.843ns  (logic 4.102ns (52.306%)  route 3.740ns (47.694%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[12]
                                                                      f  user_fir/wbs_ack_o_OBUF_inst_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_fir/wbs_ack_o_OBUF_inst_i_7/O
                         net (fo=2, unplaced)         1.122     3.017    user_fir/wbs_ack_o_OBUF_inst_i_7_n_0
                                                                      f  user_fir/wbs_ack_o_OBUF_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.141 f  user_fir/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=13, unplaced)        0.499     3.640    user_fir/wbs_adr_i[30]
                                                                      f  user_fir/wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.764 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     4.284    user_fir/wbs_dat_o_OBUF[31]_inst_i_2_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[18]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.408 r  user_fir/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.208    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.843 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     7.843    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.442ns (62.066%)  route 0.881ns (37.934%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      r  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=31, unplaced)        0.337     0.538    wbs_adr_i_IBUF[7]
                                                                      r  wbs_ack_o_OBUF_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=33, unplaced)        0.207     0.790    user_fir/wbs_dat_o[0]
                                                                      r  user_fir/wbs_ack_o_OBUF_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.835 r  user_fir/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.172    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.323 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.323    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.442ns (62.066%)  route 0.881ns (37.934%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      r  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=31, unplaced)        0.337     0.538    wbs_adr_i_IBUF[7]
                                                                      r  wbs_ack_o_OBUF_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=33, unplaced)        0.207     0.790    user_fir/wbs_dat_o[0]
                                                                      r  user_fir/wbs_dat_o_OBUF[0]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.835 r  user_fir/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.172    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.323 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.323    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.442ns (62.066%)  route 0.881ns (37.934%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      r  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=31, unplaced)        0.337     0.538    wbs_adr_i_IBUF[7]
                                                                      r  wbs_ack_o_OBUF_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=33, unplaced)        0.207     0.790    user_fir/wbs_dat_o[0]
                                                                      r  user_fir/wbs_dat_o_OBUF[10]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.835 r  user_fir/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.172    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.323 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.323    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.442ns (62.066%)  route 0.881ns (37.934%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      r  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=31, unplaced)        0.337     0.538    wbs_adr_i_IBUF[7]
                                                                      r  wbs_ack_o_OBUF_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=33, unplaced)        0.207     0.790    user_fir/wbs_dat_o[0]
                                                                      r  user_fir/wbs_dat_o_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.835 r  user_fir/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.172    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.323 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.323    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.442ns (62.066%)  route 0.881ns (37.934%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      r  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=31, unplaced)        0.337     0.538    wbs_adr_i_IBUF[7]
                                                                      r  wbs_ack_o_OBUF_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=33, unplaced)        0.207     0.790    user_fir/wbs_dat_o[0]
                                                                      r  user_fir/wbs_dat_o_OBUF[12]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.835 r  user_fir/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.172    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.323 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.323    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.442ns (62.066%)  route 0.881ns (37.934%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      r  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=31, unplaced)        0.337     0.538    wbs_adr_i_IBUF[7]
                                                                      r  wbs_ack_o_OBUF_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=33, unplaced)        0.207     0.790    user_fir/wbs_dat_o[0]
                                                                      r  user_fir/wbs_dat_o_OBUF[13]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.835 r  user_fir/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.172    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.323 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.323    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.442ns (62.066%)  route 0.881ns (37.934%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      r  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=31, unplaced)        0.337     0.538    wbs_adr_i_IBUF[7]
                                                                      r  wbs_ack_o_OBUF_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=33, unplaced)        0.207     0.790    user_fir/wbs_dat_o[0]
                                                                      r  user_fir/wbs_dat_o_OBUF[14]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.835 r  user_fir/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.172    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.323 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.323    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.442ns (62.066%)  route 0.881ns (37.934%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      r  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=31, unplaced)        0.337     0.538    wbs_adr_i_IBUF[7]
                                                                      r  wbs_ack_o_OBUF_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=33, unplaced)        0.207     0.790    user_fir/wbs_dat_o[0]
                                                                      r  user_fir/wbs_dat_o_OBUF[15]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.835 r  user_fir/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.172    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.323 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.323    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.442ns (62.066%)  route 0.881ns (37.934%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      r  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=31, unplaced)        0.337     0.538    wbs_adr_i_IBUF[7]
                                                                      r  wbs_ack_o_OBUF_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=33, unplaced)        0.207     0.790    user_fir/wbs_dat_o[0]
                                                                      r  user_fir/wbs_dat_o_OBUF[16]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.835 r  user_fir/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.172    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.323 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.323    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.442ns (62.066%)  route 0.881ns (37.934%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      r  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=31, unplaced)        0.337     0.538    wbs_adr_i_IBUF[7]
                                                                      r  wbs_ack_o_OBUF_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  wbs_ack_o_OBUF_inst_i_2/O
                         net (fo=33, unplaced)        0.207     0.790    user_fir/wbs_dat_o[0]
                                                                      r  user_fir/wbs_dat_o_OBUF[17]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.835 r  user_fir/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.172    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.323 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.323    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exmem_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.584     2.456    exmem_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  exmem_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.910 r  exmem_bram/RAM_reg_0/DOBDO[0]
                         net (fo=1, unplaced)         0.800     5.710    user_fir/Do0[0]
                                                                      r  user_fir/wbs_dat_o_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.834 r  user_fir/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exmem_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.584     2.456    exmem_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  exmem_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     4.910 r  exmem_bram/RAM_reg_1/DOBDO[2]
                         net (fo=1, unplaced)         0.800     5.710    user_fir/Do0[10]
                                                                      r  user_fir/wbs_dat_o_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.834 r  user_fir/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exmem_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.584     2.456    exmem_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  exmem_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     4.910 r  exmem_bram/RAM_reg_1/DOBDO[3]
                         net (fo=1, unplaced)         0.800     5.710    user_fir/Do0[11]
                                                                      r  user_fir/wbs_dat_o_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.834 r  user_fir/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exmem_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.584     2.456    exmem_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  exmem_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     4.910 r  exmem_bram/RAM_reg_1/DOBDO[4]
                         net (fo=1, unplaced)         0.800     5.710    user_fir/Do0[12]
                                                                      r  user_fir/wbs_dat_o_OBUF[12]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.834 r  user_fir/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exmem_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.584     2.456    exmem_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  exmem_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     4.910 r  exmem_bram/RAM_reg_1/DOBDO[5]
                         net (fo=1, unplaced)         0.800     5.710    user_fir/Do0[13]
                                                                      r  user_fir/wbs_dat_o_OBUF[13]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.834 r  user_fir/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exmem_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.584     2.456    exmem_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  exmem_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     4.910 r  exmem_bram/RAM_reg_1/DOBDO[6]
                         net (fo=1, unplaced)         0.800     5.710    user_fir/Do0[14]
                                                                      r  user_fir/wbs_dat_o_OBUF[14]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.834 r  user_fir/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exmem_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.584     2.456    exmem_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  exmem_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.910 r  exmem_bram/RAM_reg_1/DOBDO[7]
                         net (fo=1, unplaced)         0.800     5.710    user_fir/Do0[15]
                                                                      r  user_fir/wbs_dat_o_OBUF[15]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.834 r  user_fir/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exmem_bram/RAM_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.584     2.456    exmem_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  exmem_bram/RAM_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.910 r  exmem_bram/RAM_reg_2/DOBDO[0]
                         net (fo=1, unplaced)         0.800     5.710    user_fir/Do0[16]
                                                                      r  user_fir/wbs_dat_o_OBUF[16]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.834 r  user_fir/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exmem_bram/RAM_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.584     2.456    exmem_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  exmem_bram/RAM_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.910 r  exmem_bram/RAM_reg_2/DOBDO[1]
                         net (fo=1, unplaced)         0.800     5.710    user_fir/Do0[17]
                                                                      r  user_fir/wbs_dat_o_OBUF[17]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.834 r  user_fir/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exmem_bram/RAM_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.584     2.456    exmem_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  exmem_bram/RAM_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     4.910 r  exmem_bram/RAM_reg_2/DOBDO[2]
                         net (fo=1, unplaced)         0.800     5.710    user_fir/Do0[18]
                                                                      r  user_fir/wbs_dat_o_OBUF[18]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.834 r  user_fir/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_fir/wready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.396ns (68.978%)  route 0.628ns (31.022%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.114     0.678    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/wready_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_fir/wready_reg_reg/Q
                         net (fo=4, unplaced)         0.291     1.115    user_fir/wready
                                                                      r  user_fir/wbs_ack_o_OBUF_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.098     1.213 r  user_fir/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.550    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.702 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.702    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exmem_fir_ack_o_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.396ns (68.295%)  route 0.648ns (31.705%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  exmem_fir_ack_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  exmem_fir_ack_o_reg/Q
                         net (fo=33, unplaced)        0.311     1.136    user_fir/wbs_dat_o[0]_0
                                                                      r  user_fir/wbs_dat_o_OBUF[0]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.234 r  user_fir/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.571    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.722 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.722    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exmem_fir_ack_o_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.396ns (68.295%)  route 0.648ns (31.705%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  exmem_fir_ack_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  exmem_fir_ack_o_reg/Q
                         net (fo=33, unplaced)        0.311     1.136    user_fir/wbs_dat_o[0]_0
                                                                      r  user_fir/wbs_dat_o_OBUF[10]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.234 r  user_fir/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.571    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.722 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.722    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exmem_fir_ack_o_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.396ns (68.295%)  route 0.648ns (31.705%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  exmem_fir_ack_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  exmem_fir_ack_o_reg/Q
                         net (fo=33, unplaced)        0.311     1.136    user_fir/wbs_dat_o[0]_0
                                                                      r  user_fir/wbs_dat_o_OBUF[11]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.234 r  user_fir/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.571    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.722 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.722    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exmem_fir_ack_o_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.396ns (68.295%)  route 0.648ns (31.705%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  exmem_fir_ack_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  exmem_fir_ack_o_reg/Q
                         net (fo=33, unplaced)        0.311     1.136    user_fir/wbs_dat_o[0]_0
                                                                      r  user_fir/wbs_dat_o_OBUF[12]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.234 r  user_fir/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.571    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.722 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.722    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exmem_fir_ack_o_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.396ns (68.295%)  route 0.648ns (31.705%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  exmem_fir_ack_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  exmem_fir_ack_o_reg/Q
                         net (fo=33, unplaced)        0.311     1.136    user_fir/wbs_dat_o[0]_0
                                                                      r  user_fir/wbs_dat_o_OBUF[13]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.234 r  user_fir/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.571    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.722 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.722    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exmem_fir_ack_o_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.396ns (68.295%)  route 0.648ns (31.705%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  exmem_fir_ack_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  exmem_fir_ack_o_reg/Q
                         net (fo=33, unplaced)        0.311     1.136    user_fir/wbs_dat_o[0]_0
                                                                      r  user_fir/wbs_dat_o_OBUF[14]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.234 r  user_fir/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.571    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.722 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.722    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exmem_fir_ack_o_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.396ns (68.295%)  route 0.648ns (31.705%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  exmem_fir_ack_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  exmem_fir_ack_o_reg/Q
                         net (fo=33, unplaced)        0.311     1.136    user_fir/wbs_dat_o[0]_0
                                                                      r  user_fir/wbs_dat_o_OBUF[15]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.234 r  user_fir/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.571    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.722 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.722    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exmem_fir_ack_o_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.396ns (68.295%)  route 0.648ns (31.705%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  exmem_fir_ack_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  exmem_fir_ack_o_reg/Q
                         net (fo=33, unplaced)        0.311     1.136    user_fir/wbs_dat_o[0]_0
                                                                      r  user_fir/wbs_dat_o_OBUF[16]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.234 r  user_fir/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.571    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.722 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.722    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exmem_fir_ack_o_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.396ns (68.295%)  route 0.648ns (31.705%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  exmem_fir_ack_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  exmem_fir_ack_o_reg/Q
                         net (fo=33, unplaced)        0.311     1.136    user_fir/wbs_dat_o[0]_0
                                                                      r  user_fir/wbs_dat_o_OBUF[17]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.234 r  user_fir/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.571    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.722 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.722    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay           903 Endpoints
Min Delay           903 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            user_fir/sm_tdata_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.936ns  (logic 8.962ns (64.307%)  route 4.974ns (35.693%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[18]
                                                                      f  user_fir/old_coef_data_reg[31]_i_6/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  user_fir/old_coef_data_reg[31]_i_6/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/old_coef_data_reg[31]_i_6_n_0
                                                                      f  user_fir/old_coef_data_reg[31]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.479 f  user_fir/old_coef_data_reg[31]_i_2/O
                         net (fo=2, unplaced)         0.913     3.392    user_fir/old_coef_data_reg[31]_i_2_n_0
                                                                      f  user_fir/sm_tdata_reg1_i_33/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.516 r  user_fir/sm_tdata_reg1_i_33/O
                         net (fo=32, unplaced)        0.520     4.036    user_fir/sm_tdata_reg1_i_33_n_0
                                                                      r  user_fir/sm_tdata_reg1_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.160 r  user_fir/sm_tdata_reg1_i_16/O
                         net (fo=2, unplaced)         0.800     4.960    user_fir/o_coef_data[16]
                                                                      r  user_fir/sm_tdata_reg1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.811 r  user_fir/sm_tdata_reg1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.866    user_fir/sm_tdata_reg1__0_n_106
                                                                      r  user_fir/sm_tdata_reg1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.384 r  user_fir/sm_tdata_reg1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.184    user_fir/sm_tdata_reg1__1_n_105
                                                                      r  user_fir/sm_tdata_reg1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.308 r  user_fir/sm_tdata_reg1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.308    user_fir/sm_tdata_reg1_carry_i_3_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.841 r  user_fir/sm_tdata_reg1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.850    user_fir/sm_tdata_reg1_carry_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.967 r  user_fir/sm_tdata_reg1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.967    user_fir/sm_tdata_reg1_carry__0_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.298 r  user_fir/sm_tdata_reg1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    12.916    user_fir/sm_tdata_reg1_carry__1_n_4
                                                                      r  user_fir/sm_tdata_reg0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.223 r  user_fir/sm_tdata_reg0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    13.223    user_fir/sm_tdata_reg0_carry__5_i_1_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.599 r  user_fir/sm_tdata_reg0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    13.599    user_fir/sm_tdata_reg0_carry__5_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.936 r  user_fir/sm_tdata_reg0_carry__6/O[1]
                         net (fo=1, unplaced)         0.000    13.936    user_fir/sm_tdata_reg0_carry__6_n_6
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.439     2.128    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[29]/C

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            user_fir/sm_tdata_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.930ns  (logic 8.956ns (64.291%)  route 4.974ns (35.709%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[18]
                                                                      f  user_fir/old_coef_data_reg[31]_i_6/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  user_fir/old_coef_data_reg[31]_i_6/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/old_coef_data_reg[31]_i_6_n_0
                                                                      f  user_fir/old_coef_data_reg[31]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.479 f  user_fir/old_coef_data_reg[31]_i_2/O
                         net (fo=2, unplaced)         0.913     3.392    user_fir/old_coef_data_reg[31]_i_2_n_0
                                                                      f  user_fir/sm_tdata_reg1_i_33/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.516 r  user_fir/sm_tdata_reg1_i_33/O
                         net (fo=32, unplaced)        0.520     4.036    user_fir/sm_tdata_reg1_i_33_n_0
                                                                      r  user_fir/sm_tdata_reg1_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.160 r  user_fir/sm_tdata_reg1_i_16/O
                         net (fo=2, unplaced)         0.800     4.960    user_fir/o_coef_data[16]
                                                                      r  user_fir/sm_tdata_reg1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.811 r  user_fir/sm_tdata_reg1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.866    user_fir/sm_tdata_reg1__0_n_106
                                                                      r  user_fir/sm_tdata_reg1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.384 r  user_fir/sm_tdata_reg1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.184    user_fir/sm_tdata_reg1__1_n_105
                                                                      r  user_fir/sm_tdata_reg1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.308 r  user_fir/sm_tdata_reg1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.308    user_fir/sm_tdata_reg1_carry_i_3_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.841 r  user_fir/sm_tdata_reg1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.850    user_fir/sm_tdata_reg1_carry_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.967 r  user_fir/sm_tdata_reg1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.967    user_fir/sm_tdata_reg1_carry__0_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.298 r  user_fir/sm_tdata_reg1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    12.916    user_fir/sm_tdata_reg1_carry__1_n_4
                                                                      r  user_fir/sm_tdata_reg0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.223 r  user_fir/sm_tdata_reg0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    13.223    user_fir/sm_tdata_reg0_carry__5_i_1_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.599 r  user_fir/sm_tdata_reg0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    13.599    user_fir/sm_tdata_reg0_carry__5_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.930 r  user_fir/sm_tdata_reg0_carry__6/O[3]
                         net (fo=1, unplaced)         0.000    13.930    user_fir/sm_tdata_reg0_carry__6_n_4
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.439     2.128    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[31]/C

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            user_fir/sm_tdata_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.855ns  (logic 8.881ns (64.098%)  route 4.974ns (35.902%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[18]
                                                                      f  user_fir/old_coef_data_reg[31]_i_6/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  user_fir/old_coef_data_reg[31]_i_6/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/old_coef_data_reg[31]_i_6_n_0
                                                                      f  user_fir/old_coef_data_reg[31]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.479 f  user_fir/old_coef_data_reg[31]_i_2/O
                         net (fo=2, unplaced)         0.913     3.392    user_fir/old_coef_data_reg[31]_i_2_n_0
                                                                      f  user_fir/sm_tdata_reg1_i_33/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.516 r  user_fir/sm_tdata_reg1_i_33/O
                         net (fo=32, unplaced)        0.520     4.036    user_fir/sm_tdata_reg1_i_33_n_0
                                                                      r  user_fir/sm_tdata_reg1_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.160 r  user_fir/sm_tdata_reg1_i_16/O
                         net (fo=2, unplaced)         0.800     4.960    user_fir/o_coef_data[16]
                                                                      r  user_fir/sm_tdata_reg1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.811 r  user_fir/sm_tdata_reg1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.866    user_fir/sm_tdata_reg1__0_n_106
                                                                      r  user_fir/sm_tdata_reg1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.384 r  user_fir/sm_tdata_reg1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.184    user_fir/sm_tdata_reg1__1_n_105
                                                                      r  user_fir/sm_tdata_reg1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.308 r  user_fir/sm_tdata_reg1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.308    user_fir/sm_tdata_reg1_carry_i_3_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.841 r  user_fir/sm_tdata_reg1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.850    user_fir/sm_tdata_reg1_carry_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.967 r  user_fir/sm_tdata_reg1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.967    user_fir/sm_tdata_reg1_carry__0_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.298 r  user_fir/sm_tdata_reg1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    12.916    user_fir/sm_tdata_reg1_carry__1_n_4
                                                                      r  user_fir/sm_tdata_reg0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.223 r  user_fir/sm_tdata_reg0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    13.223    user_fir/sm_tdata_reg0_carry__5_i_1_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.599 r  user_fir/sm_tdata_reg0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    13.599    user_fir/sm_tdata_reg0_carry__5_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.855 r  user_fir/sm_tdata_reg0_carry__6/O[2]
                         net (fo=1, unplaced)         0.000    13.855    user_fir/sm_tdata_reg0_carry__6_n_5
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.439     2.128    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[30]/C

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            user_fir/sm_tdata_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.831ns  (logic 8.857ns (64.036%)  route 4.974ns (35.964%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[18]
                                                                      f  user_fir/old_coef_data_reg[31]_i_6/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  user_fir/old_coef_data_reg[31]_i_6/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/old_coef_data_reg[31]_i_6_n_0
                                                                      f  user_fir/old_coef_data_reg[31]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.479 f  user_fir/old_coef_data_reg[31]_i_2/O
                         net (fo=2, unplaced)         0.913     3.392    user_fir/old_coef_data_reg[31]_i_2_n_0
                                                                      f  user_fir/sm_tdata_reg1_i_33/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.516 r  user_fir/sm_tdata_reg1_i_33/O
                         net (fo=32, unplaced)        0.520     4.036    user_fir/sm_tdata_reg1_i_33_n_0
                                                                      r  user_fir/sm_tdata_reg1_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.160 r  user_fir/sm_tdata_reg1_i_16/O
                         net (fo=2, unplaced)         0.800     4.960    user_fir/o_coef_data[16]
                                                                      r  user_fir/sm_tdata_reg1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.811 r  user_fir/sm_tdata_reg1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.866    user_fir/sm_tdata_reg1__0_n_106
                                                                      r  user_fir/sm_tdata_reg1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.384 r  user_fir/sm_tdata_reg1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.184    user_fir/sm_tdata_reg1__1_n_105
                                                                      r  user_fir/sm_tdata_reg1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.308 r  user_fir/sm_tdata_reg1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.308    user_fir/sm_tdata_reg1_carry_i_3_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.841 r  user_fir/sm_tdata_reg1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.850    user_fir/sm_tdata_reg1_carry_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.967 r  user_fir/sm_tdata_reg1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.967    user_fir/sm_tdata_reg1_carry__0_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.298 r  user_fir/sm_tdata_reg1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    12.916    user_fir/sm_tdata_reg1_carry__1_n_4
                                                                      r  user_fir/sm_tdata_reg0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.223 r  user_fir/sm_tdata_reg0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    13.223    user_fir/sm_tdata_reg0_carry__5_i_1_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.599 r  user_fir/sm_tdata_reg0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    13.599    user_fir/sm_tdata_reg0_carry__5_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.831 r  user_fir/sm_tdata_reg0_carry__6/O[0]
                         net (fo=1, unplaced)         0.000    13.831    user_fir/sm_tdata_reg0_carry__6_n_7
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.439     2.128    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[28]/C

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            user_fir/sm_tdata_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.819ns  (logic 8.845ns (64.005%)  route 4.974ns (35.995%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[18]
                                                                      f  user_fir/old_coef_data_reg[31]_i_6/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  user_fir/old_coef_data_reg[31]_i_6/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/old_coef_data_reg[31]_i_6_n_0
                                                                      f  user_fir/old_coef_data_reg[31]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.479 f  user_fir/old_coef_data_reg[31]_i_2/O
                         net (fo=2, unplaced)         0.913     3.392    user_fir/old_coef_data_reg[31]_i_2_n_0
                                                                      f  user_fir/sm_tdata_reg1_i_33/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.516 r  user_fir/sm_tdata_reg1_i_33/O
                         net (fo=32, unplaced)        0.520     4.036    user_fir/sm_tdata_reg1_i_33_n_0
                                                                      r  user_fir/sm_tdata_reg1_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.160 r  user_fir/sm_tdata_reg1_i_16/O
                         net (fo=2, unplaced)         0.800     4.960    user_fir/o_coef_data[16]
                                                                      r  user_fir/sm_tdata_reg1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.811 r  user_fir/sm_tdata_reg1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.866    user_fir/sm_tdata_reg1__0_n_106
                                                                      r  user_fir/sm_tdata_reg1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.384 r  user_fir/sm_tdata_reg1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.184    user_fir/sm_tdata_reg1__1_n_105
                                                                      r  user_fir/sm_tdata_reg1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.308 r  user_fir/sm_tdata_reg1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.308    user_fir/sm_tdata_reg1_carry_i_3_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.841 r  user_fir/sm_tdata_reg1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.850    user_fir/sm_tdata_reg1_carry_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.181 r  user_fir/sm_tdata_reg1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    12.799    user_fir/sm_tdata_reg1_carry__0_n_4
                                                                      r  user_fir/sm_tdata_reg0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.106 r  user_fir/sm_tdata_reg0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    13.106    user_fir/sm_tdata_reg0_carry__4_i_1_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.482 r  user_fir/sm_tdata_reg0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    13.482    user_fir/sm_tdata_reg0_carry__4_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.819 r  user_fir/sm_tdata_reg0_carry__5/O[1]
                         net (fo=1, unplaced)         0.000    13.819    user_fir/sm_tdata_reg0_carry__5_n_6
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.439     2.128    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[25]/C

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            user_fir/sm_tdata_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.813ns  (logic 8.839ns (63.989%)  route 4.974ns (36.011%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[18]
                                                                      f  user_fir/old_coef_data_reg[31]_i_6/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  user_fir/old_coef_data_reg[31]_i_6/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/old_coef_data_reg[31]_i_6_n_0
                                                                      f  user_fir/old_coef_data_reg[31]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.479 f  user_fir/old_coef_data_reg[31]_i_2/O
                         net (fo=2, unplaced)         0.913     3.392    user_fir/old_coef_data_reg[31]_i_2_n_0
                                                                      f  user_fir/sm_tdata_reg1_i_33/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.516 r  user_fir/sm_tdata_reg1_i_33/O
                         net (fo=32, unplaced)        0.520     4.036    user_fir/sm_tdata_reg1_i_33_n_0
                                                                      r  user_fir/sm_tdata_reg1_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.160 r  user_fir/sm_tdata_reg1_i_16/O
                         net (fo=2, unplaced)         0.800     4.960    user_fir/o_coef_data[16]
                                                                      r  user_fir/sm_tdata_reg1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.811 r  user_fir/sm_tdata_reg1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.866    user_fir/sm_tdata_reg1__0_n_106
                                                                      r  user_fir/sm_tdata_reg1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.384 r  user_fir/sm_tdata_reg1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.184    user_fir/sm_tdata_reg1__1_n_105
                                                                      r  user_fir/sm_tdata_reg1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.308 r  user_fir/sm_tdata_reg1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.308    user_fir/sm_tdata_reg1_carry_i_3_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.841 r  user_fir/sm_tdata_reg1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.850    user_fir/sm_tdata_reg1_carry_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.181 r  user_fir/sm_tdata_reg1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    12.799    user_fir/sm_tdata_reg1_carry__0_n_4
                                                                      r  user_fir/sm_tdata_reg0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.106 r  user_fir/sm_tdata_reg0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    13.106    user_fir/sm_tdata_reg0_carry__4_i_1_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.482 r  user_fir/sm_tdata_reg0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    13.482    user_fir/sm_tdata_reg0_carry__4_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.813 r  user_fir/sm_tdata_reg0_carry__5/O[3]
                         net (fo=1, unplaced)         0.000    13.813    user_fir/sm_tdata_reg0_carry__5_n_4
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.439     2.128    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[27]/C

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            user_fir/sm_tdata_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.738ns  (logic 8.764ns (63.792%)  route 4.974ns (36.208%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[18]
                                                                      f  user_fir/old_coef_data_reg[31]_i_6/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  user_fir/old_coef_data_reg[31]_i_6/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/old_coef_data_reg[31]_i_6_n_0
                                                                      f  user_fir/old_coef_data_reg[31]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.479 f  user_fir/old_coef_data_reg[31]_i_2/O
                         net (fo=2, unplaced)         0.913     3.392    user_fir/old_coef_data_reg[31]_i_2_n_0
                                                                      f  user_fir/sm_tdata_reg1_i_33/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.516 r  user_fir/sm_tdata_reg1_i_33/O
                         net (fo=32, unplaced)        0.520     4.036    user_fir/sm_tdata_reg1_i_33_n_0
                                                                      r  user_fir/sm_tdata_reg1_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.160 r  user_fir/sm_tdata_reg1_i_16/O
                         net (fo=2, unplaced)         0.800     4.960    user_fir/o_coef_data[16]
                                                                      r  user_fir/sm_tdata_reg1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.811 r  user_fir/sm_tdata_reg1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.866    user_fir/sm_tdata_reg1__0_n_106
                                                                      r  user_fir/sm_tdata_reg1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.384 r  user_fir/sm_tdata_reg1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.184    user_fir/sm_tdata_reg1__1_n_105
                                                                      r  user_fir/sm_tdata_reg1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.308 r  user_fir/sm_tdata_reg1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.308    user_fir/sm_tdata_reg1_carry_i_3_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.841 r  user_fir/sm_tdata_reg1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.850    user_fir/sm_tdata_reg1_carry_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.181 r  user_fir/sm_tdata_reg1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    12.799    user_fir/sm_tdata_reg1_carry__0_n_4
                                                                      r  user_fir/sm_tdata_reg0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.106 r  user_fir/sm_tdata_reg0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    13.106    user_fir/sm_tdata_reg0_carry__4_i_1_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.482 r  user_fir/sm_tdata_reg0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    13.482    user_fir/sm_tdata_reg0_carry__4_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.738 r  user_fir/sm_tdata_reg0_carry__5/O[2]
                         net (fo=1, unplaced)         0.000    13.738    user_fir/sm_tdata_reg0_carry__5_n_5
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.439     2.128    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[26]/C

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            user_fir/sm_tdata_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.714ns  (logic 8.740ns (63.729%)  route 4.974ns (36.271%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[18]
                                                                      f  user_fir/old_coef_data_reg[31]_i_6/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  user_fir/old_coef_data_reg[31]_i_6/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/old_coef_data_reg[31]_i_6_n_0
                                                                      f  user_fir/old_coef_data_reg[31]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.479 f  user_fir/old_coef_data_reg[31]_i_2/O
                         net (fo=2, unplaced)         0.913     3.392    user_fir/old_coef_data_reg[31]_i_2_n_0
                                                                      f  user_fir/sm_tdata_reg1_i_33/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.516 r  user_fir/sm_tdata_reg1_i_33/O
                         net (fo=32, unplaced)        0.520     4.036    user_fir/sm_tdata_reg1_i_33_n_0
                                                                      r  user_fir/sm_tdata_reg1_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.160 r  user_fir/sm_tdata_reg1_i_16/O
                         net (fo=2, unplaced)         0.800     4.960    user_fir/o_coef_data[16]
                                                                      r  user_fir/sm_tdata_reg1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.811 r  user_fir/sm_tdata_reg1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.866    user_fir/sm_tdata_reg1__0_n_106
                                                                      r  user_fir/sm_tdata_reg1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.384 r  user_fir/sm_tdata_reg1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.184    user_fir/sm_tdata_reg1__1_n_105
                                                                      r  user_fir/sm_tdata_reg1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.308 r  user_fir/sm_tdata_reg1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.308    user_fir/sm_tdata_reg1_carry_i_3_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.841 r  user_fir/sm_tdata_reg1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.850    user_fir/sm_tdata_reg1_carry_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.181 r  user_fir/sm_tdata_reg1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    12.799    user_fir/sm_tdata_reg1_carry__0_n_4
                                                                      r  user_fir/sm_tdata_reg0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.106 r  user_fir/sm_tdata_reg0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    13.106    user_fir/sm_tdata_reg0_carry__4_i_1_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.482 r  user_fir/sm_tdata_reg0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    13.482    user_fir/sm_tdata_reg0_carry__4_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.714 r  user_fir/sm_tdata_reg0_carry__5/O[0]
                         net (fo=1, unplaced)         0.000    13.714    user_fir/sm_tdata_reg0_carry__5_n_7
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.439     2.128    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[24]/C

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            user_fir/sm_tdata_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.589ns  (logic 8.624ns (63.462%)  route 4.965ns (36.538%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[18]
                                                                      f  user_fir/old_coef_data_reg[31]_i_6/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  user_fir/old_coef_data_reg[31]_i_6/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/old_coef_data_reg[31]_i_6_n_0
                                                                      f  user_fir/old_coef_data_reg[31]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.479 f  user_fir/old_coef_data_reg[31]_i_2/O
                         net (fo=2, unplaced)         0.913     3.392    user_fir/old_coef_data_reg[31]_i_2_n_0
                                                                      f  user_fir/sm_tdata_reg1_i_33/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.516 r  user_fir/sm_tdata_reg1_i_33/O
                         net (fo=32, unplaced)        0.520     4.036    user_fir/sm_tdata_reg1_i_33_n_0
                                                                      r  user_fir/sm_tdata_reg1_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.160 r  user_fir/sm_tdata_reg1_i_16/O
                         net (fo=2, unplaced)         0.800     4.960    user_fir/o_coef_data[16]
                                                                      r  user_fir/sm_tdata_reg1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.811 r  user_fir/sm_tdata_reg1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.866    user_fir/sm_tdata_reg1__0_n_106
                                                                      r  user_fir/sm_tdata_reg1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.384 r  user_fir/sm_tdata_reg1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.184    user_fir/sm_tdata_reg1__1_n_105
                                                                      r  user_fir/sm_tdata_reg1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.308 r  user_fir/sm_tdata_reg1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.308    user_fir/sm_tdata_reg1_carry_i_3_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.951 r  user_fir/sm_tdata_reg1_carry/O[3]
                         net (fo=1, unplaced)         0.618    12.569    user_fir/sm_tdata_reg1_carry_n_4
                                                                      r  user_fir/sm_tdata_reg0_carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.876 r  user_fir/sm_tdata_reg0_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    12.876    user_fir/sm_tdata_reg0_carry__3_i_1_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.252 r  user_fir/sm_tdata_reg0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    13.252    user_fir/sm_tdata_reg0_carry__3_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.589 r  user_fir/sm_tdata_reg0_carry__4/O[1]
                         net (fo=1, unplaced)         0.000    13.589    user_fir/sm_tdata_reg0_carry__4_n_6
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.439     2.128    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[21]/C

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            user_fir/sm_tdata_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.583ns  (logic 8.618ns (63.445%)  route 4.965ns (36.555%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[18]
                                                                      f  user_fir/old_coef_data_reg[31]_i_6/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  user_fir/old_coef_data_reg[31]_i_6/O
                         net (fo=2, unplaced)         0.460     2.355    user_fir/old_coef_data_reg[31]_i_6_n_0
                                                                      f  user_fir/old_coef_data_reg[31]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.479 f  user_fir/old_coef_data_reg[31]_i_2/O
                         net (fo=2, unplaced)         0.913     3.392    user_fir/old_coef_data_reg[31]_i_2_n_0
                                                                      f  user_fir/sm_tdata_reg1_i_33/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.516 r  user_fir/sm_tdata_reg1_i_33/O
                         net (fo=32, unplaced)        0.520     4.036    user_fir/sm_tdata_reg1_i_33_n_0
                                                                      r  user_fir/sm_tdata_reg1_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.160 r  user_fir/sm_tdata_reg1_i_16/O
                         net (fo=2, unplaced)         0.800     4.960    user_fir/o_coef_data[16]
                                                                      r  user_fir/sm_tdata_reg1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.811 r  user_fir/sm_tdata_reg1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.866    user_fir/sm_tdata_reg1__0_n_106
                                                                      r  user_fir/sm_tdata_reg1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.384 r  user_fir/sm_tdata_reg1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.184    user_fir/sm_tdata_reg1__1_n_105
                                                                      r  user_fir/sm_tdata_reg1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.308 r  user_fir/sm_tdata_reg1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.308    user_fir/sm_tdata_reg1_carry_i_3_n_0
                                                                      r  user_fir/sm_tdata_reg1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.951 r  user_fir/sm_tdata_reg1_carry/O[3]
                         net (fo=1, unplaced)         0.618    12.569    user_fir/sm_tdata_reg1_carry_n_4
                                                                      r  user_fir/sm_tdata_reg0_carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.876 r  user_fir/sm_tdata_reg0_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    12.876    user_fir/sm_tdata_reg0_carry__3_i_1_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.252 r  user_fir/sm_tdata_reg0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    13.252    user_fir/sm_tdata_reg0_carry__3_n_0
                                                                      r  user_fir/sm_tdata_reg0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.583 r  user_fir/sm_tdata_reg0_carry__4/O[3]
                         net (fo=1, unplaced)         0.000    13.583    user_fir/sm_tdata_reg0_carry__4_n_4
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.439     2.128    user_fir/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_fir/sm_tdata_reg_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_dat_i[0]
                            (input port)
  Destination:            data_length_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[0]
                                                                      r  wbs_dat_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[0]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    wbs_dat_i_IBUF[0]
                         FDRE                                         r  data_length_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  data_length_reg[0]/C

Slack:                    inf
  Source:                 wbs_dat_i[10]
                            (input port)
  Destination:            data_length_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[10] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[10]
                                                                      r  wbs_dat_i_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[10]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    wbs_dat_i_IBUF[10]
                         FDRE                                         r  data_length_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  data_length_reg[10]/C

Slack:                    inf
  Source:                 wbs_dat_i[11]
                            (input port)
  Destination:            data_length_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[11] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[11]
                                                                      r  wbs_dat_i_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[11]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    wbs_dat_i_IBUF[11]
                         FDRE                                         r  data_length_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  data_length_reg[11]/C

Slack:                    inf
  Source:                 wbs_dat_i[12]
                            (input port)
  Destination:            data_length_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[12] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[12]
                                                                      r  wbs_dat_i_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[12]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    wbs_dat_i_IBUF[12]
                         FDRE                                         r  data_length_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  data_length_reg[12]/C

Slack:                    inf
  Source:                 wbs_dat_i[13]
                            (input port)
  Destination:            data_length_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[13] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[13]
                                                                      r  wbs_dat_i_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[13]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    wbs_dat_i_IBUF[13]
                         FDRE                                         r  data_length_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  data_length_reg[13]/C

Slack:                    inf
  Source:                 wbs_dat_i[14]
                            (input port)
  Destination:            data_length_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[14] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[14]
                                                                      r  wbs_dat_i_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[14]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    wbs_dat_i_IBUF[14]
                         FDRE                                         r  data_length_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  data_length_reg[14]/C

Slack:                    inf
  Source:                 wbs_dat_i[15]
                            (input port)
  Destination:            data_length_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[15] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[15]
                                                                      r  wbs_dat_i_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[15]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    wbs_dat_i_IBUF[15]
                         FDRE                                         r  data_length_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  data_length_reg[15]/C

Slack:                    inf
  Source:                 wbs_dat_i[16]
                            (input port)
  Destination:            data_length_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[16] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[16]
                                                                      r  wbs_dat_i_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[16]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    wbs_dat_i_IBUF[16]
                         FDRE                                         r  data_length_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  data_length_reg[16]/C

Slack:                    inf
  Source:                 wbs_dat_i[17]
                            (input port)
  Destination:            data_length_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[17] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[17]
                                                                      r  wbs_dat_i_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[17]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    wbs_dat_i_IBUF[17]
                         FDRE                                         r  data_length_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  data_length_reg[17]/C

Slack:                    inf
  Source:                 wbs_dat_i[18]
                            (input port)
  Destination:            data_length_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[18]
                                                                      r  wbs_dat_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[18]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    wbs_dat_i_IBUF[18]
                         FDRE                                         r  data_length_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=401, unplaced)       0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  data_length_reg[18]/C





