# Yosys synthesis script for the Lattice ECP5 FPGA
# Run with `make yosys_ecp5`, don't run input into Yosys directly (for compatibility)
# References:
# - https://github.com/Ravenslofty/yosys-cookbook/blob/master/ecp5.md
# - Yosys manual and readme

read_verilog -sv rtl/*sv
# TODO set top module here

# note -nowidelut will increase delays but we are pressed for area not for speed
synth_ecp5 -abc9 -nowidelut -json build/ecp5.json