/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az406-122
+ date
Sat Oct 28 04:44:03 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1698468243
+ CACTUS_STARTTIME=1698468243
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Oct 28 2023 (04:10:28)
Run date:          Oct 28 2023 (04:44:04+0000)
Run host:          fv-az406-122 (pid=143711)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az406-122
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7088108KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=675bf614-80dd-7b45-a3e2-31b778e6bd01, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.2.0-1015-azure, OSVersion="#15~22.04.1-Ubuntu SMP Fri Oct  6 13:20:44 UTC 2023", HostName=fv-az406-122, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7088108KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#0, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#0, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00262271 sec
      iterations=10000000... time=0.0253643 sec
      iterations=100000000... time=0.254587 sec
      iterations=400000000... time=1.03336 sec
      iterations=400000000... time=0.771898 sec
      result: 3.05968 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00305691 sec
      iterations=10000000... time=0.0257573 sec
      iterations=100000000... time=0.27174 sec
      iterations=400000000... time=1.07367 sec
      result: 11.9217 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0016076 sec
      iterations=10000000... time=0.0166036 sec
      iterations=100000000... time=0.169984 sec
      iterations=600000000... time=1.05149 sec
      result: 9.12993 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000112701 sec
      iterations=10000... time=0.00119571 sec
      iterations=100000... time=0.0121039 sec
      iterations=1000000... time=0.124094 sec
      iterations=9000000... time=1.23029 sec
      result: 1.36699 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000514302 sec
      iterations=10000... time=0.00521492 sec
      iterations=100000... time=0.0426991 sec
      iterations=1000000... time=0.453552 sec
      iterations=2000000... time=0.890391 sec
      iterations=4000000... time=1.76478 sec
      result: 4.41195 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1e-06 sec
      iterations=10... time=3e-06 sec
      iterations=100... time=2.47e-05 sec
      iterations=1000... time=0.000254002 sec
      iterations=10000... time=0.00233021 sec
      iterations=100000... time=0.0255653 sec
      iterations=1000000... time=0.258859 sec
      iterations=4000000... time=1.03365 sec
      result: 95.1041 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.4e-06 sec
      iterations=10... time=4.26e-05 sec
      iterations=100... time=0.000438402 sec
      iterations=1000... time=0.00474632 sec
      iterations=10000... time=0.0458946 sec
      iterations=100000... time=0.399895 sec
      iterations=300000... time=1.13916 sec
      result: 51.7771 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3e-06 sec
      iterations=10000... time=2.3e-05 sec
      iterations=100000... time=0.000244401 sec
      iterations=1000000... time=0.00252761 sec
      iterations=10000000... time=0.0249099 sec
      iterations=100000000... time=0.251507 sec
      iterations=400000000... time=1.02598 sec
      result: 0.32062 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=1.7e-05 sec
      iterations=10000... time=0.000137101 sec
      iterations=100000... time=0.00133991 sec
      iterations=1000000... time=0.0153536 sec
      iterations=10000000... time=0.158333 sec
      iterations=70000000... time=1.06516 sec
      result: 1.90207 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9.99999e-07 sec
      iterations=10... time=5.1e-06 sec
      iterations=100... time=4.6801e-05 sec
      iterations=1000... time=0.000597202 sec
      iterations=10000... time=0.00462782 sec
      iterations=100000... time=0.0497345 sec
      iterations=1000000... time=0.508311 sec
      iterations=2000000... time=1.0493 sec
      result: 46.8425 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.9e-06 sec
      iterations=10... time=7.69e-05 sec
      iterations=100... time=0.000766804 sec
      iterations=1000... time=0.00857734 sec
      iterations=10000... time=0.0818399 sec
      iterations=100000... time=0.838323 sec
      iterations=200000... time=1.6904 sec
      result: 23.2617 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.58e-05 sec
      iterations=10... time=0.000221101 sec
      iterations=100... time=0.00225311 sec
      iterations=1000... time=0.0236947 sec
      iterations=10000... time=0.233495 sec
      iterations=50000... time=1.18179 sec
      result: 0.0731096 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=3.05e-05 sec
      iterations=10... time=0.000363702 sec
      iterations=100... time=0.00363452 sec
      iterations=1000... time=0.0370254 sec
      iterations=10000... time=0.370865 sec
      iterations=30000... time=1.17607 sec
      result: 0.310364 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00522972 sec
      iterations=10... time=0.0535538 sec
      iterations=100... time=0.525232 sec
      iterations=200... time=1.10019 sec
      result: 0.447265 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00266166 sec
      iterations=10000000... time=0.025351 sec
      iterations=100000000... time=0.264283 sec
      iterations=400000000... time=1.04267 sec
      iterations=400000000... time=0.76624 sec
      result: 2.894 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00286441 sec
      iterations=10000000... time=0.0268641 sec
      iterations=100000000... time=0.285435 sec
      iterations=400000000... time=1.12395 sec
      result: 11.3884 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00378532 sec
      iterations=10000000... time=0.0190449 sec
      iterations=100000000... time=0.179491 sec
      iterations=600000000... time=1.04741 sec
      result: 9.16544 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000155851 sec
      iterations=10000... time=0.00134366 sec
      iterations=100000... time=0.0120576 sec
      iterations=1000000... time=0.126929 sec
      iterations=9000000... time=1.16562 sec
      result: 1.29514 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000461901 sec
      iterations=10000... time=0.00388012 sec
      iterations=100000... time=0.0400888 sec
      iterations=1000000... time=0.407001 sec
      iterations=3000000... time=1.23366 sec
      result: 4.11219 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.25e-06 sec
      iterations=10... time=3.65e-06 sec
      iterations=100... time=3.11e-05 sec
      iterations=1000... time=0.000305902 sec
      iterations=10000... time=0.00282386 sec
      iterations=100000... time=0.0267235 sec
      iterations=1000000... time=0.260794 sec
      iterations=4000000... time=1.01187 sec
      result: 97.151 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.85e-06 sec
      iterations=10... time=4.995e-05 sec
      iterations=100... time=0.000488703 sec
      iterations=1000... time=0.00387132 sec
      iterations=10000... time=0.0378353 sec
      iterations=100000... time=0.419553 sec
      iterations=300000... time=1.21647 sec
      result: 48.4865 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.2e-06 sec
      iterations=10000... time=2.955e-05 sec
      iterations=100000... time=0.000307051 sec
      iterations=1000000... time=0.00280531 sec
      iterations=10000000... time=0.0246947 sec
      iterations=100000000... time=0.252688 sec
      iterations=400000000... time=1.04618 sec
      result: 0.326932 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.4551e-05 sec
      iterations=10000... time=0.000295951 sec
      iterations=100000... time=0.00256491 sec
      iterations=1000000... time=0.0286348 sec
      iterations=10000000... time=0.154305 sec
      iterations=70000000... time=1.10964 sec
      result: 1.9815 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.15e-06 sec
      iterations=10... time=6.8e-06 sec
      iterations=100... time=6.3451e-05 sec
      iterations=1000... time=0.000613003 sec
      iterations=10000... time=0.00493932 sec
      iterations=100000... time=0.0495682 sec
      iterations=1000000... time=0.498801 sec
      iterations=2000000... time=1.01098 sec
      result: 48.618 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=9.2e-06 sec
      iterations=10... time=9.025e-05 sec
      iterations=100... time=0.0010429 sec
      iterations=1000... time=0.00856894 sec
      iterations=10000... time=0.0888305 sec
      iterations=100000... time=0.862562 sec
      iterations=200000... time=1.73929 sec
      result: 22.6079 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=9.1e-06 sec
      iterations=10... time=8.205e-05 sec
      iterations=100... time=0.000806703 sec
      iterations=1000... time=0.00829974 sec
      iterations=10000... time=0.0825166 sec
      iterations=100000... time=0.839344 sec
      iterations=200000... time=1.69926 sec
      result: 0.0858022 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=4.655e-05 sec
      iterations=10... time=0.000483352 sec
      iterations=100... time=0.00479317 sec
      iterations=1000... time=0.047851 sec
      iterations=10000... time=0.477239 sec
      iterations=20000... time=0.977286 sec
      iterations=40000... time=1.95992 sec
      result: 0.119026 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1450 nsec
    MPI bandwidth: 5.57427 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sat Oct 28 04:44:52 UTC 2023
+ echo Done.
Done.
  Elapsed time: 48.6 s
