

================================================================
== Vivado HLS Report for 'tensor_weight_x'
================================================================
* Date:           Thu Aug 13 01:50:41 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        optical_flow
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.016|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  446917|  446917|  446917|  446917|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                               |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                   Loop Name                   |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER  |  446915|  446915|        17|          1|          1|  446900|    yes   |
        +-----------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	19  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	2  / true
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_val_val_load_7 = alloca float"   --->   Operation 20 'alloca' 'buf_val_val_load_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_val_val_load_6 = alloca float"   --->   Operation 21 'alloca' 'buf_val_val_load_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_val_val_load_5 = alloca float"   --->   Operation 22 'alloca' 'buf_val_val_load_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buf_val_val_load_4 = alloca float"   --->   Operation 23 'alloca' 'buf_val_val_load_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf_val_val_load_3 = alloca float"   --->   Operation 24 'alloca' 'buf_val_val_load_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_val_val_load_2 = alloca float"   --->   Operation 25 'alloca' 'buf_val_val_load_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buf_val_val_load_17_1 = alloca float"   --->   Operation 26 'alloca' 'buf_val_val_load_17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buf_val_val_load_18_1 = alloca float"   --->   Operation 27 'alloca' 'buf_val_val_load_18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buf_val_val_load_19_1 = alloca float"   --->   Operation 28 'alloca' 'buf_val_val_load_19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buf_val_val_load_20_1 = alloca float"   --->   Operation 29 'alloca' 'buf_val_val_load_20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buf_val_val_load_21_1 = alloca float"   --->   Operation 30 'alloca' 'buf_val_val_load_21_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buf_val_val_load_22_1 = alloca float"   --->   Operation 31 'alloca' 'buf_val_val_load_22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* @tensor_y_val, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* @tensor_val, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.65ns)   --->   "br label %1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:332]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.53>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %0 ], [ %indvar_flatten_next, %.loopexit._crit_edge ]"   --->   Operation 35 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%c = phi i11 [ 0, %0 ], [ %c_1, %.loopexit._crit_edge ]"   --->   Operation 36 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.08ns)   --->   "%exitcond_flatten = icmp eq i19 %indvar_flatten, -77388"   --->   Operation 37 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.88ns)   --->   "%indvar_flatten_next = add i19 %indvar_flatten, 1"   --->   Operation 38 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.94ns)   --->   "%exitcond = icmp eq i11 %c, -1023" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:334]   --->   Operation 39 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%c_mid2 = select i1 %exitcond, i11 0, i11 %c" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:334]   --->   Operation 40 'select' 'c_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %c_mid2, i32 10)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:339]   --->   Operation 41 'bitselect' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.28ns)   --->   "%rev = xor i1 %tmp, true" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:339]   --->   Operation 42 'xor' 'rev' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.65ns)   --->   "br i1 %tmp, label %.loopexit7_ifconv, label %2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:339]   --->   Operation 43 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.65>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_75 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %c_mid2, i32 1, i32 10)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:353]   --->   Operation 44 'partselect' 'tmp_75' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.91ns)   --->   "%icmp = icmp ne i10 %tmp_75, 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:353]   --->   Operation 45 'icmp' 'icmp' <Predicate = (!exitcond_flatten)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.28ns)   --->   "%or_cond = and i1 %icmp, %rev" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:353]   --->   Operation 46 'and' 'or_cond' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.94ns)   --->   "%tmp_4 = icmp eq i11 %c_mid2, 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:364]   --->   Operation 47 'icmp' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %.loopexit._crit_edge, label %3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:364]   --->   Operation 48 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.79ns)   --->   "%c_1 = add i11 %c_mid2, 1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:334]   --->   Operation 49 'add' 'c_1' <Predicate = (!exitcond_flatten)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%buf_val_val_load = load float* %buf_val_val_load_7" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 50 'load' 'buf_val_val_load' <Predicate = (or_cond)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%buf_val_val_load_1 = load float* %buf_val_val_load_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 51 'load' 'buf_val_val_load_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%buf_val_val_load_8 = load float* %buf_val_val_load_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 52 'load' 'buf_val_val_load_8' <Predicate = (or_cond)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%buf_val_val_load_9 = load float* %buf_val_val_load_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 53 'load' 'buf_val_val_load_9' <Predicate = (or_cond)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%buf_val_val_load_10 = load float* %buf_val_val_load_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 54 'load' 'buf_val_val_load_10' <Predicate = (or_cond)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%buf_val_val_load_11 = load float* %buf_val_val_load_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 55 'load' 'buf_val_val_load_11' <Predicate = (or_cond)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%buf_val_val_load_12 = load float* %buf_val_val_load_17_1"   --->   Operation 56 'load' 'buf_val_val_load_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%buf_val_val_load_13 = load float* %buf_val_val_load_18_1"   --->   Operation 57 'load' 'buf_val_val_load_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%buf_val_val_load_14 = load float* %buf_val_val_load_19_1"   --->   Operation 58 'load' 'buf_val_val_load_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%buf_val_val_load_15 = load float* %buf_val_val_load_20_1"   --->   Operation 59 'load' 'buf_val_val_load_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%buf_val_val_load_16 = load float* %buf_val_val_load_21_1"   --->   Operation 60 'load' 'buf_val_val_load_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%buf_val_val_load_17 = load float* %buf_val_val_load_22_1"   --->   Operation 61 'load' 'buf_val_val_load_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "store float %buf_val_val_load_17, float* %buf_val_val_load_2"   --->   Operation 62 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "store float %buf_val_val_load_16, float* %buf_val_val_load_3"   --->   Operation 63 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "store float %buf_val_val_load_15, float* %buf_val_val_load_4"   --->   Operation 64 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "store float %buf_val_val_load_14, float* %buf_val_val_load_5"   --->   Operation 65 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "store float %buf_val_val_load_13, float* %buf_val_val_load_6"   --->   Operation 66 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "store float %buf_val_val_load_12, float* %buf_val_val_load_7"   --->   Operation 67 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %4, label %.reset"   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.83ns)   --->   "%tensor_y_val_read = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* @tensor_y_val)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 69 'read' 'tensor_y_val_read' <Predicate = (!exitcond_flatten & !tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 2> <FIFO>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i192 %tensor_y_val_read to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 70 'trunc' 'tmp_74' <Predicate = (!exitcond_flatten & !tmp)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_50 = bitcast i32 %tmp_74 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 71 'bitcast' 'tmp_50' <Predicate = (!exitcond_flatten & !tmp)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %tensor_y_val_read, i32 32, i32 63)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 72 'partselect' 'tmp_51' <Predicate = (!exitcond_flatten & !tmp)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_52 = bitcast i32 %tmp_51 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 73 'bitcast' 'tmp_52' <Predicate = (!exitcond_flatten & !tmp)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %tensor_y_val_read, i32 64, i32 95)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 74 'partselect' 'tmp_53' <Predicate = (!exitcond_flatten & !tmp)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_54 = bitcast i32 %tmp_53 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 75 'bitcast' 'tmp_54' <Predicate = (!exitcond_flatten & !tmp)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %tensor_y_val_read, i32 96, i32 127)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 76 'partselect' 'tmp_55' <Predicate = (!exitcond_flatten & !tmp)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_56 = bitcast i32 %tmp_55 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 77 'bitcast' 'tmp_56' <Predicate = (!exitcond_flatten & !tmp)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %tensor_y_val_read, i32 128, i32 159)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 78 'partselect' 'tmp_57' <Predicate = (!exitcond_flatten & !tmp)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_58 = bitcast i32 %tmp_57 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 79 'bitcast' 'tmp_58' <Predicate = (!exitcond_flatten & !tmp)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %tensor_y_val_read, i32 160, i32 191)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 80 'partselect' 'tmp_59' <Predicate = (!exitcond_flatten & !tmp)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_60 = bitcast i32 %tmp_59 to float" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 81 'bitcast' 'tmp_60' <Predicate = (!exitcond_flatten & !tmp)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.65ns)   --->   "br label %.loopexit7_ifconv" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:342]   --->   Operation 82 'br' <Predicate = (!exitcond_flatten & !tmp)> <Delay = 0.65>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%buf_val_val_load_22_2 = phi float [ %tmp_60, %2 ], [ 0.000000e+00, %.reset ]" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 83 'phi' 'buf_val_val_load_22_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%buf_val_val_load_21_2 = phi float [ %tmp_58, %2 ], [ 0.000000e+00, %.reset ]" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 84 'phi' 'buf_val_val_load_21_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%buf_val_val_load_20_2 = phi float [ %tmp_56, %2 ], [ 0.000000e+00, %.reset ]" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 85 'phi' 'buf_val_val_load_20_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%buf_val_val_load_19_2 = phi float [ %tmp_54, %2 ], [ 0.000000e+00, %.reset ]" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 86 'phi' 'buf_val_val_load_19_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%buf_val_val_load_18_2 = phi float [ %tmp_52, %2 ], [ 0.000000e+00, %.reset ]" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 87 'phi' 'buf_val_val_load_18_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%buf_val_val_load_17_2 = phi float [ %tmp_50, %2 ], [ 0.000000e+00, %.reset ]" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 88 'phi' 'buf_val_val_load_17_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%buf_val_val_load_18 = load float* %buf_val_val_load_17_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 89 'load' 'buf_val_val_load_18' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%buf_val_val_load_19 = load float* %buf_val_val_load_18_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 90 'load' 'buf_val_val_load_19' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%buf_val_val_load_20 = load float* %buf_val_val_load_19_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 91 'load' 'buf_val_val_load_20' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%buf_val_val_load_21 = load float* %buf_val_val_load_20_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 92 'load' 'buf_val_val_load_21' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%buf_val_val_load_22 = load float* %buf_val_val_load_21_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 93 'load' 'buf_val_val_load_22' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%buf_val_val_load_23 = load float* %buf_val_val_load_22_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 94 'load' 'buf_val_val_load_23' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_3 : Operation 95 [3/3] (7.01ns)   --->   "%tmp_38 = fmul float %buf_val_val_load, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 95 'fmul' 'tmp_38' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [3/3] (7.01ns)   --->   "%tmp_38_0_1 = fmul float %buf_val_val_load_1, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 96 'fmul' 'tmp_38_0_1' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [3/3] (7.01ns)   --->   "%tmp_38_0_2 = fmul float %buf_val_val_load_8, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 97 'fmul' 'tmp_38_0_2' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [3/3] (7.01ns)   --->   "%tmp_38_0_3 = fmul float %buf_val_val_load_9, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 98 'fmul' 'tmp_38_0_3' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [3/3] (7.01ns)   --->   "%tmp_38_0_4 = fmul float %buf_val_val_load_10, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 99 'fmul' 'tmp_38_0_4' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [3/3] (7.01ns)   --->   "%tmp_38_0_5 = fmul float %buf_val_val_load_11, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 100 'fmul' 'tmp_38_0_5' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "store float %buf_val_val_load_22_2, float* %buf_val_val_load_22_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 101 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "store float %buf_val_val_load_21_2, float* %buf_val_val_load_21_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 102 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "store float %buf_val_val_load_20_2, float* %buf_val_val_load_20_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 103 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "store float %buf_val_val_load_19_2, float* %buf_val_val_load_19_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 104 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "store float %buf_val_val_load_18_2, float* %buf_val_val_load_18_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 105 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "store float %buf_val_val_load_17_2, float* %buf_val_val_load_17_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:341]   --->   Operation 106 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 107 [2/3] (7.01ns)   --->   "%tmp_38 = fmul float %buf_val_val_load, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 107 'fmul' 'tmp_38' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [2/3] (7.01ns)   --->   "%tmp_38_0_1 = fmul float %buf_val_val_load_1, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 108 'fmul' 'tmp_38_0_1' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [2/3] (7.01ns)   --->   "%tmp_38_0_2 = fmul float %buf_val_val_load_8, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 109 'fmul' 'tmp_38_0_2' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [2/3] (7.01ns)   --->   "%tmp_38_0_3 = fmul float %buf_val_val_load_9, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 110 'fmul' 'tmp_38_0_3' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [2/3] (7.01ns)   --->   "%tmp_38_0_4 = fmul float %buf_val_val_load_10, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 111 'fmul' 'tmp_38_0_4' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [2/3] (7.01ns)   --->   "%tmp_38_0_5 = fmul float %buf_val_val_load_11, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 112 'fmul' 'tmp_38_0_5' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 113 [1/3] (7.01ns)   --->   "%tmp_38 = fmul float %buf_val_val_load, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 113 'fmul' 'tmp_38' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/3] (7.01ns)   --->   "%tmp_38_0_1 = fmul float %buf_val_val_load_1, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 114 'fmul' 'tmp_38_0_1' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/3] (7.01ns)   --->   "%tmp_38_0_2 = fmul float %buf_val_val_load_8, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 115 'fmul' 'tmp_38_0_2' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/3] (7.01ns)   --->   "%tmp_38_0_3 = fmul float %buf_val_val_load_9, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 116 'fmul' 'tmp_38_0_3' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/3] (7.01ns)   --->   "%tmp_38_0_4 = fmul float %buf_val_val_load_10, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 117 'fmul' 'tmp_38_0_4' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/3] (7.01ns)   --->   "%tmp_38_0_5 = fmul float %buf_val_val_load_11, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 118 'fmul' 'tmp_38_0_5' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 119 [4/4] (6.43ns)   --->   "%tmp_39 = fadd float %tmp_38, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 119 'fadd' 'tmp_39' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [4/4] (6.43ns)   --->   "%tmp_39_0_1 = fadd float %tmp_38_0_1, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 120 'fadd' 'tmp_39_0_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [4/4] (6.43ns)   --->   "%tmp_39_0_2 = fadd float %tmp_38_0_2, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 121 'fadd' 'tmp_39_0_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [4/4] (6.43ns)   --->   "%tmp_39_0_3 = fadd float %tmp_38_0_3, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 122 'fadd' 'tmp_39_0_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [4/4] (6.43ns)   --->   "%tmp_39_0_4 = fadd float %tmp_38_0_4, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 123 'fadd' 'tmp_39_0_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [4/4] (6.43ns)   --->   "%tmp_39_0_5 = fadd float %tmp_38_0_5, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 124 'fadd' 'tmp_39_0_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 125 [3/4] (6.43ns)   --->   "%tmp_39 = fadd float %tmp_38, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 125 'fadd' 'tmp_39' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [3/4] (6.43ns)   --->   "%tmp_39_0_1 = fadd float %tmp_38_0_1, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 126 'fadd' 'tmp_39_0_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [3/4] (6.43ns)   --->   "%tmp_39_0_2 = fadd float %tmp_38_0_2, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 127 'fadd' 'tmp_39_0_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [3/4] (6.43ns)   --->   "%tmp_39_0_3 = fadd float %tmp_38_0_3, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 128 'fadd' 'tmp_39_0_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [3/4] (6.43ns)   --->   "%tmp_39_0_4 = fadd float %tmp_38_0_4, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 129 'fadd' 'tmp_39_0_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [3/4] (6.43ns)   --->   "%tmp_39_0_5 = fadd float %tmp_38_0_5, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 130 'fadd' 'tmp_39_0_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [3/3] (7.01ns)   --->   "%tmp_38_1 = fmul float %buf_val_val_load_18, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 131 'fmul' 'tmp_38_1' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [3/3] (7.01ns)   --->   "%tmp_38_1_1 = fmul float %buf_val_val_load_19, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 132 'fmul' 'tmp_38_1_1' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [3/3] (7.01ns)   --->   "%tmp_38_1_2 = fmul float %buf_val_val_load_20, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 133 'fmul' 'tmp_38_1_2' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [3/3] (7.01ns)   --->   "%tmp_38_1_3 = fmul float %buf_val_val_load_21, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 134 'fmul' 'tmp_38_1_3' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [3/3] (7.01ns)   --->   "%tmp_38_1_4 = fmul float %buf_val_val_load_22, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 135 'fmul' 'tmp_38_1_4' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [3/3] (7.01ns)   --->   "%tmp_38_1_5 = fmul float %buf_val_val_load_23, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 136 'fmul' 'tmp_38_1_5' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 137 [2/4] (6.43ns)   --->   "%tmp_39 = fadd float %tmp_38, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 137 'fadd' 'tmp_39' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [2/4] (6.43ns)   --->   "%tmp_39_0_1 = fadd float %tmp_38_0_1, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 138 'fadd' 'tmp_39_0_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [2/4] (6.43ns)   --->   "%tmp_39_0_2 = fadd float %tmp_38_0_2, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 139 'fadd' 'tmp_39_0_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [2/4] (6.43ns)   --->   "%tmp_39_0_3 = fadd float %tmp_38_0_3, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 140 'fadd' 'tmp_39_0_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [2/4] (6.43ns)   --->   "%tmp_39_0_4 = fadd float %tmp_38_0_4, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 141 'fadd' 'tmp_39_0_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [2/4] (6.43ns)   --->   "%tmp_39_0_5 = fadd float %tmp_38_0_5, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 142 'fadd' 'tmp_39_0_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [2/3] (7.01ns)   --->   "%tmp_38_1 = fmul float %buf_val_val_load_18, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 143 'fmul' 'tmp_38_1' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [2/3] (7.01ns)   --->   "%tmp_38_1_1 = fmul float %buf_val_val_load_19, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 144 'fmul' 'tmp_38_1_1' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [2/3] (7.01ns)   --->   "%tmp_38_1_2 = fmul float %buf_val_val_load_20, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 145 'fmul' 'tmp_38_1_2' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [2/3] (7.01ns)   --->   "%tmp_38_1_3 = fmul float %buf_val_val_load_21, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 146 'fmul' 'tmp_38_1_3' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [2/3] (7.01ns)   --->   "%tmp_38_1_4 = fmul float %buf_val_val_load_22, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 147 'fmul' 'tmp_38_1_4' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [2/3] (7.01ns)   --->   "%tmp_38_1_5 = fmul float %buf_val_val_load_23, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 148 'fmul' 'tmp_38_1_5' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 149 [1/4] (6.43ns)   --->   "%tmp_39 = fadd float %tmp_38, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 149 'fadd' 'tmp_39' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/4] (6.43ns)   --->   "%tmp_39_0_1 = fadd float %tmp_38_0_1, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 150 'fadd' 'tmp_39_0_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/4] (6.43ns)   --->   "%tmp_39_0_2 = fadd float %tmp_38_0_2, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 151 'fadd' 'tmp_39_0_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/4] (6.43ns)   --->   "%tmp_39_0_3 = fadd float %tmp_38_0_3, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 152 'fadd' 'tmp_39_0_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/4] (6.43ns)   --->   "%tmp_39_0_4 = fadd float %tmp_38_0_4, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 153 'fadd' 'tmp_39_0_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/4] (6.43ns)   --->   "%tmp_39_0_5 = fadd float %tmp_38_0_5, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 154 'fadd' 'tmp_39_0_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/3] (7.01ns)   --->   "%tmp_38_1 = fmul float %buf_val_val_load_18, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 155 'fmul' 'tmp_38_1' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/3] (7.01ns)   --->   "%tmp_38_1_1 = fmul float %buf_val_val_load_19, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 156 'fmul' 'tmp_38_1_1' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/3] (7.01ns)   --->   "%tmp_38_1_2 = fmul float %buf_val_val_load_20, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 157 'fmul' 'tmp_38_1_2' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/3] (7.01ns)   --->   "%tmp_38_1_3 = fmul float %buf_val_val_load_21, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 158 'fmul' 'tmp_38_1_3' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/3] (7.01ns)   --->   "%tmp_38_1_4 = fmul float %buf_val_val_load_22, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 159 'fmul' 'tmp_38_1_4' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/3] (7.01ns)   --->   "%tmp_38_1_5 = fmul float %buf_val_val_load_23, 0x3FD67BB300000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 160 'fmul' 'tmp_38_1_5' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 161 [4/4] (6.43ns)   --->   "%tmp_39_1 = fadd float %tmp_39, %tmp_38_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 161 'fadd' 'tmp_39_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [4/4] (6.43ns)   --->   "%tmp_39_1_1 = fadd float %tmp_39_0_1, %tmp_38_1_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 162 'fadd' 'tmp_39_1_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [4/4] (6.43ns)   --->   "%tmp_39_1_2 = fadd float %tmp_39_0_2, %tmp_38_1_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 163 'fadd' 'tmp_39_1_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [4/4] (6.43ns)   --->   "%tmp_39_1_3 = fadd float %tmp_39_0_3, %tmp_38_1_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 164 'fadd' 'tmp_39_1_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [4/4] (6.43ns)   --->   "%tmp_39_1_4 = fadd float %tmp_39_0_4, %tmp_38_1_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 165 'fadd' 'tmp_39_1_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [4/4] (6.43ns)   --->   "%tmp_39_1_5 = fadd float %tmp_39_0_5, %tmp_38_1_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 166 'fadd' 'tmp_39_1_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 167 [3/4] (6.43ns)   --->   "%tmp_39_1 = fadd float %tmp_39, %tmp_38_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 167 'fadd' 'tmp_39_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [3/4] (6.43ns)   --->   "%tmp_39_1_1 = fadd float %tmp_39_0_1, %tmp_38_1_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 168 'fadd' 'tmp_39_1_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [3/4] (6.43ns)   --->   "%tmp_39_1_2 = fadd float %tmp_39_0_2, %tmp_38_1_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 169 'fadd' 'tmp_39_1_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [3/4] (6.43ns)   --->   "%tmp_39_1_3 = fadd float %tmp_39_0_3, %tmp_38_1_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 170 'fadd' 'tmp_39_1_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [3/4] (6.43ns)   --->   "%tmp_39_1_4 = fadd float %tmp_39_0_4, %tmp_38_1_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 171 'fadd' 'tmp_39_1_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 172 [3/4] (6.43ns)   --->   "%tmp_39_1_5 = fadd float %tmp_39_0_5, %tmp_38_1_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 172 'fadd' 'tmp_39_1_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [3/3] (7.01ns)   --->   "%tmp_38_2 = fmul float %buf_val_val_load_17_2, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 173 'fmul' 'tmp_38_2' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [3/3] (7.01ns)   --->   "%tmp_38_2_1 = fmul float %buf_val_val_load_18_2, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 174 'fmul' 'tmp_38_2_1' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [3/3] (7.01ns)   --->   "%tmp_38_2_2 = fmul float %buf_val_val_load_19_2, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 175 'fmul' 'tmp_38_2_2' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [3/3] (7.01ns)   --->   "%tmp_38_2_3 = fmul float %buf_val_val_load_20_2, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 176 'fmul' 'tmp_38_2_3' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [3/3] (7.01ns)   --->   "%tmp_38_2_4 = fmul float %buf_val_val_load_21_2, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 177 'fmul' 'tmp_38_2_4' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [3/3] (7.01ns)   --->   "%tmp_38_2_5 = fmul float %buf_val_val_load_22_2, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 178 'fmul' 'tmp_38_2_5' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 179 [2/4] (6.43ns)   --->   "%tmp_39_1 = fadd float %tmp_39, %tmp_38_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 179 'fadd' 'tmp_39_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [2/4] (6.43ns)   --->   "%tmp_39_1_1 = fadd float %tmp_39_0_1, %tmp_38_1_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 180 'fadd' 'tmp_39_1_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [2/4] (6.43ns)   --->   "%tmp_39_1_2 = fadd float %tmp_39_0_2, %tmp_38_1_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 181 'fadd' 'tmp_39_1_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 182 [2/4] (6.43ns)   --->   "%tmp_39_1_3 = fadd float %tmp_39_0_3, %tmp_38_1_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 182 'fadd' 'tmp_39_1_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [2/4] (6.43ns)   --->   "%tmp_39_1_4 = fadd float %tmp_39_0_4, %tmp_38_1_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 183 'fadd' 'tmp_39_1_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [2/4] (6.43ns)   --->   "%tmp_39_1_5 = fadd float %tmp_39_0_5, %tmp_38_1_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 184 'fadd' 'tmp_39_1_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 185 [2/3] (7.01ns)   --->   "%tmp_38_2 = fmul float %buf_val_val_load_17_2, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 185 'fmul' 'tmp_38_2' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [2/3] (7.01ns)   --->   "%tmp_38_2_1 = fmul float %buf_val_val_load_18_2, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 186 'fmul' 'tmp_38_2_1' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [2/3] (7.01ns)   --->   "%tmp_38_2_2 = fmul float %buf_val_val_load_19_2, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 187 'fmul' 'tmp_38_2_2' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 188 [2/3] (7.01ns)   --->   "%tmp_38_2_3 = fmul float %buf_val_val_load_20_2, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 188 'fmul' 'tmp_38_2_3' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [2/3] (7.01ns)   --->   "%tmp_38_2_4 = fmul float %buf_val_val_load_21_2, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 189 'fmul' 'tmp_38_2_4' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [2/3] (7.01ns)   --->   "%tmp_38_2_5 = fmul float %buf_val_val_load_22_2, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 190 'fmul' 'tmp_38_2_5' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 191 [1/4] (6.43ns)   --->   "%tmp_39_1 = fadd float %tmp_39, %tmp_38_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 191 'fadd' 'tmp_39_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [1/4] (6.43ns)   --->   "%tmp_39_1_1 = fadd float %tmp_39_0_1, %tmp_38_1_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 192 'fadd' 'tmp_39_1_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [1/4] (6.43ns)   --->   "%tmp_39_1_2 = fadd float %tmp_39_0_2, %tmp_38_1_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 193 'fadd' 'tmp_39_1_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/4] (6.43ns)   --->   "%tmp_39_1_3 = fadd float %tmp_39_0_3, %tmp_38_1_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 194 'fadd' 'tmp_39_1_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/4] (6.43ns)   --->   "%tmp_39_1_4 = fadd float %tmp_39_0_4, %tmp_38_1_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 195 'fadd' 'tmp_39_1_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [1/4] (6.43ns)   --->   "%tmp_39_1_5 = fadd float %tmp_39_0_5, %tmp_38_1_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 196 'fadd' 'tmp_39_1_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/3] (7.01ns)   --->   "%tmp_38_2 = fmul float %buf_val_val_load_17_2, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 197 'fmul' 'tmp_38_2' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/3] (7.01ns)   --->   "%tmp_38_2_1 = fmul float %buf_val_val_load_18_2, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 198 'fmul' 'tmp_38_2_1' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [1/3] (7.01ns)   --->   "%tmp_38_2_2 = fmul float %buf_val_val_load_19_2, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 199 'fmul' 'tmp_38_2_2' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/3] (7.01ns)   --->   "%tmp_38_2_3 = fmul float %buf_val_val_load_20_2, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 200 'fmul' 'tmp_38_2_3' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [1/3] (7.01ns)   --->   "%tmp_38_2_4 = fmul float %buf_val_val_load_21_2, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 201 'fmul' 'tmp_38_2_4' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/3] (7.01ns)   --->   "%tmp_38_2_5 = fmul float %buf_val_val_load_22_2, 0x3FD4C154C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 202 'fmul' 'tmp_38_2_5' <Predicate = (or_cond)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 203 [4/4] (6.43ns)   --->   "%tmp_39_2 = fadd float %tmp_39_1, %tmp_38_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 203 'fadd' 'tmp_39_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 204 [4/4] (6.43ns)   --->   "%tmp_39_2_1 = fadd float %tmp_39_1_1, %tmp_38_2_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 204 'fadd' 'tmp_39_2_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [4/4] (6.43ns)   --->   "%tmp_39_2_2 = fadd float %tmp_39_1_2, %tmp_38_2_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 205 'fadd' 'tmp_39_2_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 206 [4/4] (6.43ns)   --->   "%tmp_39_2_3 = fadd float %tmp_39_1_3, %tmp_38_2_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 206 'fadd' 'tmp_39_2_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 207 [4/4] (6.43ns)   --->   "%tmp_39_2_4 = fadd float %tmp_39_1_4, %tmp_38_2_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 207 'fadd' 'tmp_39_2_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 208 [4/4] (6.43ns)   --->   "%tmp_39_2_5 = fadd float %tmp_39_1_5, %tmp_38_2_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 208 'fadd' 'tmp_39_2_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 209 [3/4] (6.43ns)   --->   "%tmp_39_2 = fadd float %tmp_39_1, %tmp_38_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 209 'fadd' 'tmp_39_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 210 [3/4] (6.43ns)   --->   "%tmp_39_2_1 = fadd float %tmp_39_1_1, %tmp_38_2_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 210 'fadd' 'tmp_39_2_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 211 [3/4] (6.43ns)   --->   "%tmp_39_2_2 = fadd float %tmp_39_1_2, %tmp_38_2_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 211 'fadd' 'tmp_39_2_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 212 [3/4] (6.43ns)   --->   "%tmp_39_2_3 = fadd float %tmp_39_1_3, %tmp_38_2_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 212 'fadd' 'tmp_39_2_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 213 [3/4] (6.43ns)   --->   "%tmp_39_2_4 = fadd float %tmp_39_1_4, %tmp_38_2_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 213 'fadd' 'tmp_39_2_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 214 [3/4] (6.43ns)   --->   "%tmp_39_2_5 = fadd float %tmp_39_1_5, %tmp_38_2_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 214 'fadd' 'tmp_39_2_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 215 [2/4] (6.43ns)   --->   "%tmp_39_2 = fadd float %tmp_39_1, %tmp_38_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 215 'fadd' 'tmp_39_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 216 [2/4] (6.43ns)   --->   "%tmp_39_2_1 = fadd float %tmp_39_1_1, %tmp_38_2_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 216 'fadd' 'tmp_39_2_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 217 [2/4] (6.43ns)   --->   "%tmp_39_2_2 = fadd float %tmp_39_1_2, %tmp_38_2_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 217 'fadd' 'tmp_39_2_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 218 [2/4] (6.43ns)   --->   "%tmp_39_2_3 = fadd float %tmp_39_1_3, %tmp_38_2_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 218 'fadd' 'tmp_39_2_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 219 [2/4] (6.43ns)   --->   "%tmp_39_2_4 = fadd float %tmp_39_1_4, %tmp_38_2_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 219 'fadd' 'tmp_39_2_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 220 [2/4] (6.43ns)   --->   "%tmp_39_2_5 = fadd float %tmp_39_1_5, %tmp_38_2_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 220 'fadd' 'tmp_39_2_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.88>
ST_17 : Operation 221 [1/4] (6.43ns)   --->   "%tmp_39_2 = fadd float %tmp_39_1, %tmp_38_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 221 'fadd' 'tmp_39_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 222 [1/4] (6.43ns)   --->   "%tmp_39_2_1 = fadd float %tmp_39_1_1, %tmp_38_2_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 222 'fadd' 'tmp_39_2_1' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 223 [1/4] (6.43ns)   --->   "%tmp_39_2_2 = fadd float %tmp_39_1_2, %tmp_38_2_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 223 'fadd' 'tmp_39_2_2' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 224 [1/4] (6.43ns)   --->   "%tmp_39_2_3 = fadd float %tmp_39_1_3, %tmp_38_2_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 224 'fadd' 'tmp_39_2_3' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 225 [1/4] (6.43ns)   --->   "%tmp_39_2_4 = fadd float %tmp_39_1_4, %tmp_38_2_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 225 'fadd' 'tmp_39_2_4' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 226 [1/4] (6.43ns)   --->   "%tmp_39_2_5 = fadd float %tmp_39_1_5, %tmp_38_2_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:360]   --->   Operation 226 'fadd' 'tmp_39_2_5' <Predicate = (or_cond)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_68 = bitcast float %tmp_39_2 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:366]   --->   Operation 227 'bitcast' 'tmp_68' <Predicate = (!tmp_4 & or_cond)> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (0.44ns)   --->   "%tmp_61 = select i1 %or_cond, i32 %tmp_68, i32 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:366]   --->   Operation 228 'select' 'tmp_61' <Predicate = (!tmp_4)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_69 = bitcast float %tmp_39_2_1 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:366]   --->   Operation 229 'bitcast' 'tmp_69' <Predicate = (!tmp_4 & or_cond)> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (0.44ns)   --->   "%tmp_62 = select i1 %or_cond, i32 %tmp_69, i32 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:366]   --->   Operation 230 'select' 'tmp_62' <Predicate = (!tmp_4)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_70 = bitcast float %tmp_39_2_2 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:366]   --->   Operation 231 'bitcast' 'tmp_70' <Predicate = (!tmp_4 & or_cond)> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.44ns)   --->   "%tmp_63 = select i1 %or_cond, i32 %tmp_70, i32 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:366]   --->   Operation 232 'select' 'tmp_63' <Predicate = (!tmp_4)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_71 = bitcast float %tmp_39_2_3 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:366]   --->   Operation 233 'bitcast' 'tmp_71' <Predicate = (!tmp_4 & or_cond)> <Delay = 0.00>
ST_17 : Operation 234 [1/1] (0.44ns)   --->   "%tmp_64 = select i1 %or_cond, i32 %tmp_71, i32 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:366]   --->   Operation 234 'select' 'tmp_64' <Predicate = (!tmp_4)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_72 = bitcast float %tmp_39_2_4 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:366]   --->   Operation 235 'bitcast' 'tmp_72' <Predicate = (!tmp_4 & or_cond)> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (0.44ns)   --->   "%tmp_65 = select i1 %or_cond, i32 %tmp_72, i32 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:366]   --->   Operation 236 'select' 'tmp_65' <Predicate = (!tmp_4)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_73 = bitcast float %tmp_39_2_5 to i32" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:366]   --->   Operation 237 'bitcast' 'tmp_73' <Predicate = (!tmp_4 & or_cond)> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (0.44ns)   --->   "%tmp_66 = select i1 %or_cond, i32 %tmp_73, i32 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:366]   --->   Operation 238 'select' 'tmp_66' <Predicate = (!tmp_4)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.83>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([44 x i8]* @TENSOR_WEIGHT_X_OUTE)"   --->   Operation 239 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str24) nounwind" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:335]   --->   Operation 240 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str24)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:335]   --->   Operation 241 'specregionbegin' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:336]   --->   Operation 242 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_67 = call i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32(i32 %tmp_66, i32 %tmp_65, i32 %tmp_64, i32 %tmp_63, i32 %tmp_62, i32 %tmp_61)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:366]   --->   Operation 243 'bitconcatenate' 'tmp_67' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_18 : Operation 244 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* @tensor_val, i192 %tmp_67)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:366]   --->   Operation 244 'write' <Predicate = (!tmp_4)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 2> <FIFO>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "br label %.loopexit._crit_edge" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:367]   --->   Operation 245 'br' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str24, i32 %tmp_s)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:368]   --->   Operation 246 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 247 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 19 <SV = 3> <Delay = 0.00>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "ret void" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:370]   --->   Operation 248 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tensor_y_val]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tensor_val]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf_val_val_load_7    (alloca         ) [ 00111111111111111110]
buf_val_val_load_6    (alloca         ) [ 00111111111111111110]
buf_val_val_load_5    (alloca         ) [ 00111111111111111110]
buf_val_val_load_4    (alloca         ) [ 00111111111111111110]
buf_val_val_load_3    (alloca         ) [ 00111111111111111110]
buf_val_val_load_2    (alloca         ) [ 00111111111111111110]
buf_val_val_load_17_1 (alloca         ) [ 00111111111111111110]
buf_val_val_load_18_1 (alloca         ) [ 00111111111111111110]
buf_val_val_load_19_1 (alloca         ) [ 00111111111111111110]
buf_val_val_load_20_1 (alloca         ) [ 00111111111111111110]
buf_val_val_load_21_1 (alloca         ) [ 00111111111111111110]
buf_val_val_load_22_1 (alloca         ) [ 00111111111111111110]
StgValue_32           (specinterface  ) [ 00000000000000000000]
StgValue_33           (specinterface  ) [ 00000000000000000000]
StgValue_34           (br             ) [ 01111111111111111110]
indvar_flatten        (phi            ) [ 00100000000000000000]
c                     (phi            ) [ 00100000000000000000]
exitcond_flatten      (icmp           ) [ 00111111111111111110]
indvar_flatten_next   (add            ) [ 01111111111111111110]
exitcond              (icmp           ) [ 00000000000000000000]
c_mid2                (select         ) [ 00000000000000000000]
tmp                   (bitselect      ) [ 00111111111111111110]
rev                   (xor            ) [ 00000000000000000000]
StgValue_43           (br             ) [ 00111111111111111110]
tmp_75                (partselect     ) [ 00000000000000000000]
icmp                  (icmp           ) [ 00000000000000000000]
or_cond               (and            ) [ 00111111111111111100]
tmp_4                 (icmp           ) [ 00111111111111111110]
StgValue_48           (br             ) [ 00000000000000000000]
c_1                   (add            ) [ 01111111111111111110]
buf_val_val_load      (load           ) [ 00101100000000000000]
buf_val_val_load_1    (load           ) [ 00101100000000000000]
buf_val_val_load_8    (load           ) [ 00101100000000000000]
buf_val_val_load_9    (load           ) [ 00101100000000000000]
buf_val_val_load_10   (load           ) [ 00101100000000000000]
buf_val_val_load_11   (load           ) [ 00101100000000000000]
buf_val_val_load_12   (load           ) [ 00000000000000000000]
buf_val_val_load_13   (load           ) [ 00000000000000000000]
buf_val_val_load_14   (load           ) [ 00000000000000000000]
buf_val_val_load_15   (load           ) [ 00000000000000000000]
buf_val_val_load_16   (load           ) [ 00000000000000000000]
buf_val_val_load_17   (load           ) [ 00000000000000000000]
StgValue_62           (store          ) [ 00000000000000000000]
StgValue_63           (store          ) [ 00000000000000000000]
StgValue_64           (store          ) [ 00000000000000000000]
StgValue_65           (store          ) [ 00000000000000000000]
StgValue_66           (store          ) [ 00000000000000000000]
StgValue_67           (store          ) [ 00000000000000000000]
StgValue_68           (br             ) [ 00000000000000000000]
tensor_y_val_read     (read           ) [ 00000000000000000000]
tmp_74                (trunc          ) [ 00000000000000000000]
tmp_50                (bitcast        ) [ 00000000000000000000]
tmp_51                (partselect     ) [ 00000000000000000000]
tmp_52                (bitcast        ) [ 00000000000000000000]
tmp_53                (partselect     ) [ 00000000000000000000]
tmp_54                (bitcast        ) [ 00000000000000000000]
tmp_55                (partselect     ) [ 00000000000000000000]
tmp_56                (bitcast        ) [ 00000000000000000000]
tmp_57                (partselect     ) [ 00000000000000000000]
tmp_58                (bitcast        ) [ 00000000000000000000]
tmp_59                (partselect     ) [ 00000000000000000000]
tmp_60                (bitcast        ) [ 00000000000000000000]
StgValue_82           (br             ) [ 00000000000000000000]
buf_val_val_load_22_2 (phi            ) [ 00111111111111000000]
buf_val_val_load_21_2 (phi            ) [ 00111111111111000000]
buf_val_val_load_20_2 (phi            ) [ 00111111111111000000]
buf_val_val_load_19_2 (phi            ) [ 00111111111111000000]
buf_val_val_load_18_2 (phi            ) [ 00111111111111000000]
buf_val_val_load_17_2 (phi            ) [ 00111111111111000000]
buf_val_val_load_18   (load           ) [ 00101111110000000000]
buf_val_val_load_19   (load           ) [ 00101111110000000000]
buf_val_val_load_20   (load           ) [ 00101111110000000000]
buf_val_val_load_21   (load           ) [ 00101111110000000000]
buf_val_val_load_22   (load           ) [ 00101111110000000000]
buf_val_val_load_23   (load           ) [ 00101111110000000000]
StgValue_101          (store          ) [ 00000000000000000000]
StgValue_102          (store          ) [ 00000000000000000000]
StgValue_103          (store          ) [ 00000000000000000000]
StgValue_104          (store          ) [ 00000000000000000000]
StgValue_105          (store          ) [ 00000000000000000000]
StgValue_106          (store          ) [ 00000000000000000000]
tmp_38                (fmul           ) [ 00100011110000000000]
tmp_38_0_1            (fmul           ) [ 00100011110000000000]
tmp_38_0_2            (fmul           ) [ 00100011110000000000]
tmp_38_0_3            (fmul           ) [ 00100011110000000000]
tmp_38_0_4            (fmul           ) [ 00100011110000000000]
tmp_38_0_5            (fmul           ) [ 00100011110000000000]
tmp_39                (fadd           ) [ 00100000001111000000]
tmp_39_0_1            (fadd           ) [ 00100000001111000000]
tmp_39_0_2            (fadd           ) [ 00100000001111000000]
tmp_39_0_3            (fadd           ) [ 00100000001111000000]
tmp_39_0_4            (fadd           ) [ 00100000001111000000]
tmp_39_0_5            (fadd           ) [ 00100000001111000000]
tmp_38_1              (fmul           ) [ 00100000001111000000]
tmp_38_1_1            (fmul           ) [ 00100000001111000000]
tmp_38_1_2            (fmul           ) [ 00100000001111000000]
tmp_38_1_3            (fmul           ) [ 00100000001111000000]
tmp_38_1_4            (fmul           ) [ 00100000001111000000]
tmp_38_1_5            (fmul           ) [ 00100000001111000000]
tmp_39_1              (fadd           ) [ 00100000000000111100]
tmp_39_1_1            (fadd           ) [ 00100000000000111100]
tmp_39_1_2            (fadd           ) [ 00100000000000111100]
tmp_39_1_3            (fadd           ) [ 00100000000000111100]
tmp_39_1_4            (fadd           ) [ 00100000000000111100]
tmp_39_1_5            (fadd           ) [ 00100000000000111100]
tmp_38_2              (fmul           ) [ 00100000000000111100]
tmp_38_2_1            (fmul           ) [ 00100000000000111100]
tmp_38_2_2            (fmul           ) [ 00100000000000111100]
tmp_38_2_3            (fmul           ) [ 00100000000000111100]
tmp_38_2_4            (fmul           ) [ 00100000000000111100]
tmp_38_2_5            (fmul           ) [ 00100000000000111100]
tmp_39_2              (fadd           ) [ 00000000000000000000]
tmp_39_2_1            (fadd           ) [ 00000000000000000000]
tmp_39_2_2            (fadd           ) [ 00000000000000000000]
tmp_39_2_3            (fadd           ) [ 00000000000000000000]
tmp_39_2_4            (fadd           ) [ 00000000000000000000]
tmp_39_2_5            (fadd           ) [ 00000000000000000000]
tmp_68                (bitcast        ) [ 00000000000000000000]
tmp_61                (select         ) [ 00100000000000000010]
tmp_69                (bitcast        ) [ 00000000000000000000]
tmp_62                (select         ) [ 00100000000000000010]
tmp_70                (bitcast        ) [ 00000000000000000000]
tmp_63                (select         ) [ 00100000000000000010]
tmp_71                (bitcast        ) [ 00000000000000000000]
tmp_64                (select         ) [ 00100000000000000010]
tmp_72                (bitcast        ) [ 00000000000000000000]
tmp_65                (select         ) [ 00100000000000000010]
tmp_73                (bitcast        ) [ 00000000000000000000]
tmp_66                (select         ) [ 00100000000000000010]
StgValue_239          (specloopname   ) [ 00000000000000000000]
StgValue_240          (specloopname   ) [ 00000000000000000000]
tmp_s                 (specregionbegin) [ 00000000000000000000]
StgValue_242          (specpipeline   ) [ 00000000000000000000]
tmp_67                (bitconcatenate ) [ 00000000000000000000]
StgValue_244          (write          ) [ 00000000000000000000]
StgValue_245          (br             ) [ 00000000000000000000]
empty                 (specregionend  ) [ 00000000000000000000]
StgValue_247          (br             ) [ 01111111111111111110]
StgValue_248          (ret            ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tensor_y_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tensor_y_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tensor_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tensor_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i192P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TENSOR_WEIGHT_X_OUTE"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i192P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="buf_val_val_load_7_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_val_load_7/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="buf_val_val_load_6_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_val_load_6/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="buf_val_val_load_5_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_val_load_5/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buf_val_val_load_4_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_val_load_4/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buf_val_val_load_3_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_val_load_3/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="buf_val_val_load_2_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_val_load_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buf_val_val_load_17_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_val_load_17_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buf_val_val_load_18_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_val_load_18_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="buf_val_val_load_19_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_val_load_19_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buf_val_val_load_20_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_val_load_20_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="buf_val_val_load_21_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_val_load_21_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="buf_val_val_load_22_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_val_load_22_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tensor_y_val_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="192" slack="0"/>
<pin id="132" dir="0" index="1" bw="192" slack="0"/>
<pin id="133" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tensor_y_val_read/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="StgValue_244_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="192" slack="0"/>
<pin id="139" dir="0" index="2" bw="192" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_244/18 "/>
</bind>
</comp>

<comp id="143" class="1005" name="indvar_flatten_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="19" slack="1"/>
<pin id="145" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="indvar_flatten_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="19" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="c_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="11" slack="1"/>
<pin id="156" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="c_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="11" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="buf_val_val_load_22_2_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_val_load_22_2 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="buf_val_val_load_22_2_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="32" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_val_val_load_22_2/3 "/>
</bind>
</comp>

<comp id="177" class="1005" name="buf_val_val_load_21_2_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_val_load_21_2 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="buf_val_val_load_21_2_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="32" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_val_val_load_21_2/3 "/>
</bind>
</comp>

<comp id="189" class="1005" name="buf_val_val_load_20_2_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_val_load_20_2 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="buf_val_val_load_20_2_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="32" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_val_val_load_20_2/3 "/>
</bind>
</comp>

<comp id="201" class="1005" name="buf_val_val_load_19_2_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_val_load_19_2 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="buf_val_val_load_19_2_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="32" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_val_val_load_19_2/3 "/>
</bind>
</comp>

<comp id="213" class="1005" name="buf_val_val_load_18_2_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_val_load_18_2 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="buf_val_val_load_18_2_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="32" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_val_val_load_18_2/3 "/>
</bind>
</comp>

<comp id="225" class="1005" name="buf_val_val_load_17_2_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_val_load_17_2 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="buf_val_val_load_17_2_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="32" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_val_val_load_17_2/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_39/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_39_0_1/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_39_0_2/6 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_39_0_3/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_39_0_4/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_39_0_5/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="0" index="1" bw="32" slack="1"/>
<pin id="270" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_39_1/10 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="0" index="1" bw="32" slack="1"/>
<pin id="274" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_39_1_1/10 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="0" index="1" bw="32" slack="1"/>
<pin id="278" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_39_1_2/10 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="0" index="1" bw="32" slack="1"/>
<pin id="282" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_39_1_3/10 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="0" index="1" bw="32" slack="1"/>
<pin id="286" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_39_1_4/10 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="0" index="1" bw="32" slack="1"/>
<pin id="290" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_39_1_5/10 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="0" index="1" bw="32" slack="1"/>
<pin id="294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_39_2/14 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="0" index="1" bw="32" slack="1"/>
<pin id="298" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_39_2_1/14 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="0" index="1" bw="32" slack="1"/>
<pin id="302" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_39_2_2/14 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="0" index="1" bw="32" slack="1"/>
<pin id="306" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_39_2_3/14 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="0" index="1" bw="32" slack="1"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_39_2_4/14 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="0" index="1" bw="32" slack="1"/>
<pin id="314" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_39_2_5/14 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_38/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_38_0_1/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_38_0_2/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_38_0_3/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_38_0_4/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_38_0_5/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="4"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_38_1/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="4"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_38_1_1/7 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="4"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_38_1_2/7 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="4"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_38_1_3/7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="4"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_38_1_4/7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="4"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_38_1_5/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="8"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_38_2/11 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="8"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_38_2_1/11 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="8"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_38_2_2/11 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="8"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_38_2_3/11 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="8"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_38_2_4/11 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="8"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_38_2_5/11 "/>
</bind>
</comp>

<comp id="411" class="1004" name="exitcond_flatten_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="19" slack="0"/>
<pin id="413" dir="0" index="1" bw="18" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="indvar_flatten_next_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="19" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="exitcond_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="11" slack="0"/>
<pin id="425" dir="0" index="1" bw="11" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="c_mid2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="11" slack="0"/>
<pin id="433" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_mid2/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="11" slack="0"/>
<pin id="440" dir="0" index="2" bw="5" slack="0"/>
<pin id="441" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="rev_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_75_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="0"/>
<pin id="453" dir="0" index="1" bw="11" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="0" index="3" bw="5" slack="0"/>
<pin id="456" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_75/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="10" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="or_cond_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_4_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="11" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="c_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="11" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="buf_val_val_load_load_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="2"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_val_load/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="buf_val_val_load_1_load_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="2"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_val_load_1/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="buf_val_val_load_8_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="2"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_val_load_8/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="buf_val_val_load_9_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="2"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_val_load_9/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="buf_val_val_load_10_load_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="2"/>
<pin id="503" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_val_load_10/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="buf_val_val_load_11_load_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="2"/>
<pin id="507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_val_load_11/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="buf_val_val_load_12_load_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="2"/>
<pin id="511" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_val_load_12/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="buf_val_val_load_13_load_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="2"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_val_load_13/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="buf_val_val_load_14_load_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="2"/>
<pin id="517" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_val_load_14/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="buf_val_val_load_15_load_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="2"/>
<pin id="520" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_val_load_15/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="buf_val_val_load_16_load_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="2"/>
<pin id="523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_val_load_16/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="buf_val_val_load_17_load_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="2"/>
<pin id="526" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_val_load_17/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="StgValue_62_store_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="2"/>
<pin id="530" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="StgValue_63_store_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="2"/>
<pin id="535" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_63/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="StgValue_64_store_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="2"/>
<pin id="540" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="StgValue_65_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="2"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="StgValue_66_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="2"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="StgValue_67_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="2"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_74_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="192" slack="0"/>
<pin id="559" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_74/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_50_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_50/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_51_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="192" slack="0"/>
<pin id="569" dir="0" index="2" bw="7" slack="0"/>
<pin id="570" dir="0" index="3" bw="7" slack="0"/>
<pin id="571" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_51/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_52_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_52/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_53_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="192" slack="0"/>
<pin id="584" dir="0" index="2" bw="8" slack="0"/>
<pin id="585" dir="0" index="3" bw="8" slack="0"/>
<pin id="586" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_53/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_54_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_54/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_55_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="192" slack="0"/>
<pin id="599" dir="0" index="2" bw="8" slack="0"/>
<pin id="600" dir="0" index="3" bw="8" slack="0"/>
<pin id="601" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_55/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_56_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_56/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_57_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="192" slack="0"/>
<pin id="614" dir="0" index="2" bw="9" slack="0"/>
<pin id="615" dir="0" index="3" bw="9" slack="0"/>
<pin id="616" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_57/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_58_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_58/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_59_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="192" slack="0"/>
<pin id="629" dir="0" index="2" bw="9" slack="0"/>
<pin id="630" dir="0" index="3" bw="9" slack="0"/>
<pin id="631" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_59/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_60_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_60/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="buf_val_val_load_18_load_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="2"/>
<pin id="643" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_val_load_18/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="buf_val_val_load_19_load_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="2"/>
<pin id="646" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_val_load_19/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="buf_val_val_load_20_load_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="2"/>
<pin id="649" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_val_load_20/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="buf_val_val_load_21_load_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="2"/>
<pin id="652" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_val_load_21/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="buf_val_val_load_22_load_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="2"/>
<pin id="655" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_val_load_22/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="buf_val_val_load_23_load_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="2"/>
<pin id="658" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_val_val_load_23/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="StgValue_101_store_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="2"/>
<pin id="662" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_101/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="StgValue_102_store_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="2"/>
<pin id="667" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_102/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="StgValue_103_store_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="2"/>
<pin id="672" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_103/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="StgValue_104_store_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="2"/>
<pin id="677" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_104/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="StgValue_105_store_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="2"/>
<pin id="682" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_105/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="StgValue_106_store_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="0"/>
<pin id="686" dir="0" index="1" bw="32" slack="2"/>
<pin id="687" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_106/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_68_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="0"/>
<pin id="691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_68/17 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_61_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="15"/>
<pin id="695" dir="0" index="1" bw="32" slack="0"/>
<pin id="696" dir="0" index="2" bw="1" slack="0"/>
<pin id="697" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_61/17 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_69_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_69/17 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_62_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="15"/>
<pin id="706" dir="0" index="1" bw="32" slack="0"/>
<pin id="707" dir="0" index="2" bw="1" slack="0"/>
<pin id="708" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_62/17 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_70_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_70/17 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_63_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="15"/>
<pin id="717" dir="0" index="1" bw="32" slack="0"/>
<pin id="718" dir="0" index="2" bw="1" slack="0"/>
<pin id="719" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_63/17 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_71_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_71/17 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_64_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="15"/>
<pin id="728" dir="0" index="1" bw="32" slack="0"/>
<pin id="729" dir="0" index="2" bw="1" slack="0"/>
<pin id="730" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_64/17 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_72_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_72/17 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_65_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="15"/>
<pin id="739" dir="0" index="1" bw="32" slack="0"/>
<pin id="740" dir="0" index="2" bw="1" slack="0"/>
<pin id="741" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_65/17 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_73_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_73/17 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_66_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="15"/>
<pin id="750" dir="0" index="1" bw="32" slack="0"/>
<pin id="751" dir="0" index="2" bw="1" slack="0"/>
<pin id="752" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_66/17 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_67_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="192" slack="0"/>
<pin id="757" dir="0" index="1" bw="32" slack="1"/>
<pin id="758" dir="0" index="2" bw="32" slack="1"/>
<pin id="759" dir="0" index="3" bw="32" slack="1"/>
<pin id="760" dir="0" index="4" bw="32" slack="1"/>
<pin id="761" dir="0" index="5" bw="32" slack="1"/>
<pin id="762" dir="0" index="6" bw="32" slack="1"/>
<pin id="763" dir="1" index="7" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67/18 "/>
</bind>
</comp>

<comp id="766" class="1005" name="buf_val_val_load_7_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="2"/>
<pin id="768" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_val_load_7 "/>
</bind>
</comp>

<comp id="772" class="1005" name="buf_val_val_load_6_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="2"/>
<pin id="774" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_val_load_6 "/>
</bind>
</comp>

<comp id="778" class="1005" name="buf_val_val_load_5_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="2"/>
<pin id="780" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_val_load_5 "/>
</bind>
</comp>

<comp id="784" class="1005" name="buf_val_val_load_4_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="2"/>
<pin id="786" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_val_load_4 "/>
</bind>
</comp>

<comp id="790" class="1005" name="buf_val_val_load_3_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="2"/>
<pin id="792" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_val_load_3 "/>
</bind>
</comp>

<comp id="796" class="1005" name="buf_val_val_load_2_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="2"/>
<pin id="798" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_val_load_2 "/>
</bind>
</comp>

<comp id="802" class="1005" name="buf_val_val_load_17_1_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="2"/>
<pin id="804" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_val_load_17_1 "/>
</bind>
</comp>

<comp id="809" class="1005" name="buf_val_val_load_18_1_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="2"/>
<pin id="811" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_val_load_18_1 "/>
</bind>
</comp>

<comp id="816" class="1005" name="buf_val_val_load_19_1_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="2"/>
<pin id="818" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_val_load_19_1 "/>
</bind>
</comp>

<comp id="823" class="1005" name="buf_val_val_load_20_1_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="2"/>
<pin id="825" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_val_load_20_1 "/>
</bind>
</comp>

<comp id="830" class="1005" name="buf_val_val_load_21_1_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="2"/>
<pin id="832" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_val_load_21_1 "/>
</bind>
</comp>

<comp id="837" class="1005" name="buf_val_val_load_22_1_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="2"/>
<pin id="839" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buf_val_val_load_22_1 "/>
</bind>
</comp>

<comp id="844" class="1005" name="exitcond_flatten_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="1"/>
<pin id="846" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="848" class="1005" name="indvar_flatten_next_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="19" slack="0"/>
<pin id="850" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="853" class="1005" name="tmp_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="1"/>
<pin id="855" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="857" class="1005" name="or_cond_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="1"/>
<pin id="859" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="867" class="1005" name="tmp_4_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="15"/>
<pin id="869" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="871" class="1005" name="c_1_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="11" slack="0"/>
<pin id="873" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="876" class="1005" name="buf_val_val_load_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="1"/>
<pin id="878" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_val_load "/>
</bind>
</comp>

<comp id="881" class="1005" name="buf_val_val_load_1_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="1"/>
<pin id="883" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_val_load_1 "/>
</bind>
</comp>

<comp id="886" class="1005" name="buf_val_val_load_8_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="1"/>
<pin id="888" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_val_load_8 "/>
</bind>
</comp>

<comp id="891" class="1005" name="buf_val_val_load_9_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="1"/>
<pin id="893" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_val_load_9 "/>
</bind>
</comp>

<comp id="896" class="1005" name="buf_val_val_load_10_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="1"/>
<pin id="898" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_val_load_10 "/>
</bind>
</comp>

<comp id="901" class="1005" name="buf_val_val_load_11_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="1"/>
<pin id="903" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_val_load_11 "/>
</bind>
</comp>

<comp id="906" class="1005" name="buf_val_val_load_18_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="4"/>
<pin id="908" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="buf_val_val_load_18 "/>
</bind>
</comp>

<comp id="911" class="1005" name="buf_val_val_load_19_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="4"/>
<pin id="913" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="buf_val_val_load_19 "/>
</bind>
</comp>

<comp id="916" class="1005" name="buf_val_val_load_20_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="4"/>
<pin id="918" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="buf_val_val_load_20 "/>
</bind>
</comp>

<comp id="921" class="1005" name="buf_val_val_load_21_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="4"/>
<pin id="923" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="buf_val_val_load_21 "/>
</bind>
</comp>

<comp id="926" class="1005" name="buf_val_val_load_22_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="4"/>
<pin id="928" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="buf_val_val_load_22 "/>
</bind>
</comp>

<comp id="931" class="1005" name="buf_val_val_load_23_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="4"/>
<pin id="933" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="buf_val_val_load_23 "/>
</bind>
</comp>

<comp id="936" class="1005" name="tmp_38_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="1"/>
<pin id="938" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="941" class="1005" name="tmp_38_0_1_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="1"/>
<pin id="943" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38_0_1 "/>
</bind>
</comp>

<comp id="946" class="1005" name="tmp_38_0_2_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="1"/>
<pin id="948" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38_0_2 "/>
</bind>
</comp>

<comp id="951" class="1005" name="tmp_38_0_3_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="1"/>
<pin id="953" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38_0_3 "/>
</bind>
</comp>

<comp id="956" class="1005" name="tmp_38_0_4_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="1"/>
<pin id="958" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38_0_4 "/>
</bind>
</comp>

<comp id="961" class="1005" name="tmp_38_0_5_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="1"/>
<pin id="963" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38_0_5 "/>
</bind>
</comp>

<comp id="966" class="1005" name="tmp_39_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="1"/>
<pin id="968" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="971" class="1005" name="tmp_39_0_1_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="1"/>
<pin id="973" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_0_1 "/>
</bind>
</comp>

<comp id="976" class="1005" name="tmp_39_0_2_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="1"/>
<pin id="978" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_0_2 "/>
</bind>
</comp>

<comp id="981" class="1005" name="tmp_39_0_3_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="1"/>
<pin id="983" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_0_3 "/>
</bind>
</comp>

<comp id="986" class="1005" name="tmp_39_0_4_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="1"/>
<pin id="988" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_0_4 "/>
</bind>
</comp>

<comp id="991" class="1005" name="tmp_39_0_5_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="1"/>
<pin id="993" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_0_5 "/>
</bind>
</comp>

<comp id="996" class="1005" name="tmp_38_1_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="1"/>
<pin id="998" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38_1 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="tmp_38_1_1_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="1"/>
<pin id="1003" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38_1_1 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="tmp_38_1_2_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="1"/>
<pin id="1008" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38_1_2 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="tmp_38_1_3_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="1"/>
<pin id="1013" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38_1_3 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="tmp_38_1_4_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="1"/>
<pin id="1018" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38_1_4 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="tmp_38_1_5_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="1"/>
<pin id="1023" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38_1_5 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="tmp_39_1_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="1"/>
<pin id="1028" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_1 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="tmp_39_1_1_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="1"/>
<pin id="1033" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_1_1 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="tmp_39_1_2_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="1"/>
<pin id="1038" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_1_2 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="tmp_39_1_3_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="32" slack="1"/>
<pin id="1043" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_1_3 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="tmp_39_1_4_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="1"/>
<pin id="1048" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_1_4 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="tmp_39_1_5_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="1"/>
<pin id="1053" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_1_5 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="tmp_38_2_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="1"/>
<pin id="1058" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38_2 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="tmp_38_2_1_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="1"/>
<pin id="1063" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38_2_1 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="tmp_38_2_2_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="1"/>
<pin id="1068" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38_2_2 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="tmp_38_2_3_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="1"/>
<pin id="1073" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38_2_3 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="tmp_38_2_4_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="1"/>
<pin id="1078" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38_2_4 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="tmp_38_2_5_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="1"/>
<pin id="1083" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38_2_5 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="tmp_61_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="1"/>
<pin id="1088" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="tmp_62_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="32" slack="1"/>
<pin id="1093" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="tmp_63_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="1"/>
<pin id="1098" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="tmp_64_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="32" slack="1"/>
<pin id="1103" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="tmp_65_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="1"/>
<pin id="1108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="tmp_66_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="1"/>
<pin id="1113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="78" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="60" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="176"><net_src comp="169" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="192"><net_src comp="60" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="60" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="60" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="60" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="236"><net_src comp="229" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="241"><net_src comp="60" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="60" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="60" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="60" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="60" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="60" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="319"><net_src comp="62" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="62" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="62" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="62" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="62" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="62" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="64" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="64" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="64" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="64" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="64" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="64" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="225" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="62" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="213" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="62" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="201" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="62" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="189" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="62" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="177" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="62" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="165" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="62" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="147" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="18" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="147" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="20" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="158" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="22" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="16" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="158" pin="4"/><net_sink comp="429" pin=2"/></net>

<net id="442"><net_src comp="24" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="429" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="26" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="449"><net_src comp="437" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="28" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="457"><net_src comp="30" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="429" pin="3"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="4" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="26" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="465"><net_src comp="451" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="32" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="445" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="429" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="16" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="429" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="34" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="485" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="492"><net_src comp="489" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="496"><net_src comp="493" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="500"><net_src comp="497" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="504"><net_src comp="501" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="508"><net_src comp="505" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="531"><net_src comp="524" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="521" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="518" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="515" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="512" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="509" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="130" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="557" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="572"><net_src comp="38" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="130" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="40" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="575"><net_src comp="42" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="579"><net_src comp="566" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="587"><net_src comp="38" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="130" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="44" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="590"><net_src comp="46" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="594"><net_src comp="581" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="602"><net_src comp="38" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="130" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="48" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="605"><net_src comp="50" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="609"><net_src comp="596" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="617"><net_src comp="38" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="130" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="52" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="620"><net_src comp="54" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="624"><net_src comp="611" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="632"><net_src comp="38" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="130" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="56" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="635"><net_src comp="58" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="639"><net_src comp="626" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="663"><net_src comp="169" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="668"><net_src comp="181" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="673"><net_src comp="193" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="678"><net_src comp="205" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="683"><net_src comp="217" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="688"><net_src comp="229" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="692"><net_src comp="291" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="698"><net_src comp="689" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="699"><net_src comp="10" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="703"><net_src comp="295" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="700" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="710"><net_src comp="10" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="714"><net_src comp="299" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="720"><net_src comp="711" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="721"><net_src comp="10" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="725"><net_src comp="303" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="731"><net_src comp="722" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="732"><net_src comp="10" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="736"><net_src comp="307" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="742"><net_src comp="733" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="743"><net_src comp="10" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="747"><net_src comp="311" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="753"><net_src comp="744" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="754"><net_src comp="10" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="764"><net_src comp="76" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="765"><net_src comp="755" pin="7"/><net_sink comp="136" pin=2"/></net>

<net id="769"><net_src comp="82" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="775"><net_src comp="86" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="781"><net_src comp="90" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="787"><net_src comp="94" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="793"><net_src comp="98" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="799"><net_src comp="102" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="805"><net_src comp="106" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="808"><net_src comp="802" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="812"><net_src comp="110" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="815"><net_src comp="809" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="819"><net_src comp="114" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="822"><net_src comp="816" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="826"><net_src comp="118" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="829"><net_src comp="823" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="833"><net_src comp="122" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="836"><net_src comp="830" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="840"><net_src comp="126" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="843"><net_src comp="837" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="847"><net_src comp="411" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="851"><net_src comp="417" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="856"><net_src comp="437" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="860"><net_src comp="467" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="863"><net_src comp="857" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="864"><net_src comp="857" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="865"><net_src comp="857" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="866"><net_src comp="857" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="870"><net_src comp="473" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="479" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="879"><net_src comp="485" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="884"><net_src comp="489" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="889"><net_src comp="493" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="894"><net_src comp="497" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="899"><net_src comp="501" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="904"><net_src comp="505" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="909"><net_src comp="641" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="914"><net_src comp="644" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="919"><net_src comp="647" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="924"><net_src comp="650" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="929"><net_src comp="653" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="934"><net_src comp="656" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="939"><net_src comp="315" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="944"><net_src comp="320" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="949"><net_src comp="325" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="954"><net_src comp="330" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="959"><net_src comp="335" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="964"><net_src comp="340" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="969"><net_src comp="237" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="974"><net_src comp="242" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="979"><net_src comp="247" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="984"><net_src comp="252" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="989"><net_src comp="257" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="994"><net_src comp="262" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="999"><net_src comp="345" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="1004"><net_src comp="350" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="1009"><net_src comp="355" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="1014"><net_src comp="360" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="1019"><net_src comp="365" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="1024"><net_src comp="370" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="1029"><net_src comp="267" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1034"><net_src comp="271" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="1039"><net_src comp="275" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1044"><net_src comp="279" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="1049"><net_src comp="283" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="1054"><net_src comp="287" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="1059"><net_src comp="375" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1064"><net_src comp="381" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="1069"><net_src comp="387" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="1074"><net_src comp="393" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1079"><net_src comp="399" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="1084"><net_src comp="405" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="1089"><net_src comp="693" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="755" pin=6"/></net>

<net id="1094"><net_src comp="704" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="755" pin=5"/></net>

<net id="1099"><net_src comp="715" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="755" pin=4"/></net>

<net id="1104"><net_src comp="726" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="755" pin=3"/></net>

<net id="1109"><net_src comp="737" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="755" pin=2"/></net>

<net id="1114"><net_src comp="748" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="755" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tensor_val | {18 }
 - Input state : 
	Port: tensor_weight_x : tensor_y_val | {3 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		exitcond : 1
		c_mid2 : 2
		tmp : 3
		rev : 4
		StgValue_43 : 4
		tmp_75 : 3
		icmp : 4
		or_cond : 5
		tmp_4 : 3
		StgValue_48 : 4
		c_1 : 3
	State 3
		StgValue_62 : 1
		StgValue_63 : 1
		StgValue_64 : 1
		StgValue_65 : 1
		StgValue_66 : 1
		StgValue_67 : 1
		tmp_50 : 1
		tmp_52 : 1
		tmp_54 : 1
		tmp_56 : 1
		tmp_58 : 1
		tmp_60 : 1
		buf_val_val_load_22_2 : 2
		buf_val_val_load_21_2 : 2
		buf_val_val_load_20_2 : 2
		buf_val_val_load_19_2 : 2
		buf_val_val_load_18_2 : 2
		buf_val_val_load_17_2 : 2
		tmp_38 : 1
		tmp_38_0_1 : 1
		tmp_38_0_2 : 1
		tmp_38_0_3 : 1
		tmp_38_0_4 : 1
		tmp_38_0_5 : 1
		StgValue_101 : 3
		StgValue_102 : 3
		StgValue_103 : 3
		StgValue_104 : 3
		StgValue_105 : 3
		StgValue_106 : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		tmp_68 : 1
		tmp_61 : 2
		tmp_69 : 1
		tmp_62 : 2
		tmp_70 : 1
		tmp_63 : 2
		tmp_71 : 1
		tmp_64 : 2
		tmp_72 : 1
		tmp_65 : 2
		tmp_73 : 1
		tmp_66 : 2
	State 18
		StgValue_244 : 1
		empty : 1
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_237          |    2    |   227   |   214   |
|          |           grp_fu_242          |    2    |   227   |   214   |
|          |           grp_fu_247          |    2    |   227   |   214   |
|          |           grp_fu_252          |    2    |   227   |   214   |
|          |           grp_fu_257          |    2    |   227   |   214   |
|          |           grp_fu_262          |    2    |   227   |   214   |
|          |           grp_fu_267          |    2    |   227   |   214   |
|          |           grp_fu_271          |    2    |   227   |   214   |
|   fadd   |           grp_fu_275          |    2    |   227   |   214   |
|          |           grp_fu_279          |    2    |   227   |   214   |
|          |           grp_fu_283          |    2    |   227   |   214   |
|          |           grp_fu_287          |    2    |   227   |   214   |
|          |           grp_fu_291          |    2    |   227   |   214   |
|          |           grp_fu_295          |    2    |   227   |   214   |
|          |           grp_fu_299          |    2    |   227   |   214   |
|          |           grp_fu_303          |    2    |   227   |   214   |
|          |           grp_fu_307          |    2    |   227   |   214   |
|          |           grp_fu_311          |    2    |   227   |   214   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_315          |    3    |   128   |   135   |
|          |           grp_fu_320          |    3    |   128   |   135   |
|          |           grp_fu_325          |    3    |   128   |   135   |
|          |           grp_fu_330          |    3    |   128   |   135   |
|          |           grp_fu_335          |    3    |   128   |   135   |
|          |           grp_fu_340          |    3    |   128   |   135   |
|          |           grp_fu_345          |    3    |   128   |   135   |
|          |           grp_fu_350          |    3    |   128   |   135   |
|   fmul   |           grp_fu_355          |    3    |   128   |   135   |
|          |           grp_fu_360          |    3    |   128   |   135   |
|          |           grp_fu_365          |    3    |   128   |   135   |
|          |           grp_fu_370          |    3    |   128   |   135   |
|          |           grp_fu_375          |    3    |   128   |   135   |
|          |           grp_fu_381          |    3    |   128   |   135   |
|          |           grp_fu_387          |    3    |   128   |   135   |
|          |           grp_fu_393          |    3    |   128   |   135   |
|          |           grp_fu_399          |    3    |   128   |   135   |
|          |           grp_fu_405          |    3    |   128   |   135   |
|----------|-------------------------------|---------|---------|---------|
|          |         c_mid2_fu_429         |    0    |    0    |    11   |
|          |         tmp_61_fu_693         |    0    |    0    |    32   |
|          |         tmp_62_fu_704         |    0    |    0    |    32   |
|  select  |         tmp_63_fu_715         |    0    |    0    |    32   |
|          |         tmp_64_fu_726         |    0    |    0    |    32   |
|          |         tmp_65_fu_737         |    0    |    0    |    32   |
|          |         tmp_66_fu_748         |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |    exitcond_flatten_fu_411    |    0    |    0    |    20   |
|   icmp   |        exitcond_fu_423        |    0    |    0    |    13   |
|          |          icmp_fu_461          |    0    |    0    |    13   |
|          |          tmp_4_fu_473         |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    add   |   indvar_flatten_next_fu_417  |    0    |    0    |    26   |
|          |           c_1_fu_479          |    0    |    0    |    18   |
|----------|-------------------------------|---------|---------|---------|
|    xor   |           rev_fu_445          |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    and   |         or_cond_fu_467        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|   read   | tensor_y_val_read_read_fu_130 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |   StgValue_244_write_fu_136   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| bitselect|           tmp_fu_437          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_75_fu_451         |    0    |    0    |    0    |
|          |         tmp_51_fu_566         |    0    |    0    |    0    |
|partselect|         tmp_53_fu_581         |    0    |    0    |    0    |
|          |         tmp_55_fu_596         |    0    |    0    |    0    |
|          |         tmp_57_fu_611         |    0    |    0    |    0    |
|          |         tmp_59_fu_626         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |         tmp_74_fu_557         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         tmp_67_fu_755         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    90   |   6390  |   6592  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| buf_val_val_load_10_reg_896 |   32   |
| buf_val_val_load_11_reg_901 |   32   |
|buf_val_val_load_17_1_reg_802|   32   |
|buf_val_val_load_17_2_reg_225|   32   |
|buf_val_val_load_18_1_reg_809|   32   |
|buf_val_val_load_18_2_reg_213|   32   |
| buf_val_val_load_18_reg_906 |   32   |
|buf_val_val_load_19_1_reg_816|   32   |
|buf_val_val_load_19_2_reg_201|   32   |
| buf_val_val_load_19_reg_911 |   32   |
|  buf_val_val_load_1_reg_881 |   32   |
|buf_val_val_load_20_1_reg_823|   32   |
|buf_val_val_load_20_2_reg_189|   32   |
| buf_val_val_load_20_reg_916 |   32   |
|buf_val_val_load_21_1_reg_830|   32   |
|buf_val_val_load_21_2_reg_177|   32   |
| buf_val_val_load_21_reg_921 |   32   |
|buf_val_val_load_22_1_reg_837|   32   |
|buf_val_val_load_22_2_reg_165|   32   |
| buf_val_val_load_22_reg_926 |   32   |
| buf_val_val_load_23_reg_931 |   32   |
|  buf_val_val_load_2_reg_796 |   32   |
|  buf_val_val_load_3_reg_790 |   32   |
|  buf_val_val_load_4_reg_784 |   32   |
|  buf_val_val_load_5_reg_778 |   32   |
|  buf_val_val_load_6_reg_772 |   32   |
|  buf_val_val_load_7_reg_766 |   32   |
|  buf_val_val_load_8_reg_886 |   32   |
|  buf_val_val_load_9_reg_891 |   32   |
|   buf_val_val_load_reg_876  |   32   |
|         c_1_reg_871         |   11   |
|          c_reg_154          |   11   |
|   exitcond_flatten_reg_844  |    1   |
| indvar_flatten_next_reg_848 |   19   |
|    indvar_flatten_reg_143   |   19   |
|       or_cond_reg_857       |    1   |
|      tmp_38_0_1_reg_941     |   32   |
|      tmp_38_0_2_reg_946     |   32   |
|      tmp_38_0_3_reg_951     |   32   |
|      tmp_38_0_4_reg_956     |   32   |
|      tmp_38_0_5_reg_961     |   32   |
|     tmp_38_1_1_reg_1001     |   32   |
|     tmp_38_1_2_reg_1006     |   32   |
|     tmp_38_1_3_reg_1011     |   32   |
|     tmp_38_1_4_reg_1016     |   32   |
|     tmp_38_1_5_reg_1021     |   32   |
|       tmp_38_1_reg_996      |   32   |
|     tmp_38_2_1_reg_1061     |   32   |
|     tmp_38_2_2_reg_1066     |   32   |
|     tmp_38_2_3_reg_1071     |   32   |
|     tmp_38_2_4_reg_1076     |   32   |
|     tmp_38_2_5_reg_1081     |   32   |
|      tmp_38_2_reg_1056      |   32   |
|        tmp_38_reg_936       |   32   |
|      tmp_39_0_1_reg_971     |   32   |
|      tmp_39_0_2_reg_976     |   32   |
|      tmp_39_0_3_reg_981     |   32   |
|      tmp_39_0_4_reg_986     |   32   |
|      tmp_39_0_5_reg_991     |   32   |
|     tmp_39_1_1_reg_1031     |   32   |
|     tmp_39_1_2_reg_1036     |   32   |
|     tmp_39_1_3_reg_1041     |   32   |
|     tmp_39_1_4_reg_1046     |   32   |
|     tmp_39_1_5_reg_1051     |   32   |
|      tmp_39_1_reg_1026      |   32   |
|        tmp_39_reg_966       |   32   |
|        tmp_4_reg_867        |    1   |
|       tmp_61_reg_1086       |   32   |
|       tmp_62_reg_1091       |   32   |
|       tmp_63_reg_1096       |   32   |
|       tmp_64_reg_1101       |   32   |
|       tmp_65_reg_1106       |   32   |
|       tmp_66_reg_1111       |   32   |
|         tmp_reg_853         |    1   |
+-----------------------------+--------+
|            Total            |  2176  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
| buf_val_val_load_22_2_reg_165 |  p0  |   2  |  32  |   64   ||    9    |
| buf_val_val_load_21_2_reg_177 |  p0  |   2  |  32  |   64   ||    9    |
| buf_val_val_load_20_2_reg_189 |  p0  |   2  |  32  |   64   ||    9    |
| buf_val_val_load_19_2_reg_201 |  p0  |   2  |  32  |   64   ||    9    |
| buf_val_val_load_18_2_reg_213 |  p0  |   2  |  32  |   64   ||    9    |
| buf_val_val_load_17_2_reg_225 |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_315          |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_320          |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_325          |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_330          |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_335          |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_340          |  p0  |   2  |  32  |   64   ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   768  ||  7.872  ||   108   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   90   |    -   |  6390  |  6592  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   108  |
|  Register |    -   |    -   |  2176  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   90   |    7   |  8566  |  6700  |
+-----------+--------+--------+--------+--------+
