{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417414512014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417414512014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 01 01:15:11 2014 " "Processing started: Mon Dec 01 01:15:11 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417414512014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1417414512014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Project4 -c Project4 " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Project4 -c Project4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1417414512030 ""}
{ "Info" "ISTA_SDC_FOUND" "Project4.sdc " "Reading SDC File: 'Project4.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1417414513827 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 62 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 62 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " PLL:PLL_inst\|altpll:altpll_component\|_locked " "Node  \"PLL:PLL_inst\|altpll:altpll_component\|_locked\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 941 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 1001 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " PipeBuffer:pipeBuffer\|pcMux " "Node  \"PipeBuffer:pipeBuffer\|pcMux\"" {  } { { "PipeBuffer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/PipeBuffer.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 808 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " ALU:alu\|dOut\[12\]~230 " "Node  \"ALU:alu\|dOut\[12\]~230\"" {  } { { "ALU.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/ALU.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 4458 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " PipeBuffer:pipeBuffer\|always0~4 " "Node  \"PipeBuffer:pipeBuffer\|always0~4\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 4382 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:controller\|alusrc~0 " "Node  \"SCProcController:controller\|alusrc~0\"" {  } { { "SCProcController.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/SCProcController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 2201 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMemory\|data~58 " "Node  \"InstMemory:instMemory\|data~58\"" {  } { { "InstMemory.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 1893 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[2\] " "Node  \"Register:pc\|dataOut\[2\]\"" {  } { { "Register.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 969 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " PipeBuffer:pipeBuffer\|branchOut\[10\]~53 " "Node  \"PipeBuffer:pipeBuffer\|branchOut\[10\]~53\"" {  } { { "PipeBuffer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/PipeBuffer.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 4381 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[8\] " "Node  \"Register:pc\|dataOut\[8\]\"" {  } { { "Register.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 975 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " RegisterFile:dprf\|SR1OUT~2 " "Node  \"RegisterFile:dprf\|SR1OUT~2\"" {  } { { "RegisterFile.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/RegisterFile.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 2296 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[6\] " "Node  \"Register:pc\|dataOut\[6\]\"" {  } { { "Register.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 973 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " comb~9 " "Node  \"comb~9\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 2287 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[3\] " "Node  \"Register:pc\|dataOut\[3\]\"" {  } { { "Register.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 970 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " PipeBuffer:pipeBuffer\|memtoReg " "Node  \"PipeBuffer:pipeBuffer\|memtoReg\"" {  } { { "PipeBuffer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/PipeBuffer.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 810 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[4\] " "Node  \"Register:pc\|dataOut\[4\]\"" {  } { { "Register.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 971 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " comb~8 " "Node  \"comb~8\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 2259 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[9\] " "Node  \"Register:pc\|dataOut\[9\]\"" {  } { { "Register.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 976 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " RegisterFile:dprf\|SR2OUT~2 " "Node  \"RegisterFile:dprf\|SR2OUT~2\"" {  } { { "RegisterFile.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/RegisterFile.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 2199 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " comb~2 " "Node  \"comb~2\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 2097 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[5\] " "Node  \"Register:pc\|dataOut\[5\]\"" {  } { { "Register.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 972 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " comb~0 " "Node  \"comb~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 1980 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[7\] " "Node  \"Register:pc\|dataOut\[7\]\"" {  } { { "Register.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 974 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " comb~6 " "Node  \"comb~6\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 2220 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " RegisterFile:dprf\|REGS~1175 " "Node  \"RegisterFile:dprf\|REGS~1175\"" {  } { { "RegisterFile.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/RegisterFile.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 4199 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " PLL:PLL_inst\|altpll:altpll_component\|_clk0~clkctrl " "Node  \"PLL:PLL_inst\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 5354 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " PipeBuffer:pipeBuffer\|memWrite " "Node  \"PipeBuffer:pipeBuffer\|memWrite\"" {  } { { "PipeBuffer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/PipeBuffer.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 811 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMemory\|data~583 " "Node  \"InstMemory:instMemory\|data~583\"" {  } { { "InstMemory.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 4445 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " Timer:timer\|DBUS\[31\]~3 " "Node  \"Timer:timer\|DBUS\[31\]~3\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Timer.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 1780 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " dbus\[0\]~2 " "Node  \"dbus\[0\]~2\"" {  } { { "Processor.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 1789 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_NODES_INFO" " RegisterFile:dprf\|REGS~1167 " "Node  \"RegisterFile:dprf\|REGS~1167\"" {  } { { "RegisterFile.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/RegisterFile.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 4191 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515828 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1417414515828 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1417414515828 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " PLL:PLL_inst\|altpll:altpll_component\|_clk0~clkctrl " "Node  \"PLL:PLL_inst\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 5354 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[5\] " "Node  \"Register:pc\|dataOut\[5\]\"" {  } { { "Register.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 972 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[3\] " "Node  \"Register:pc\|dataOut\[3\]\"" {  } { { "Register.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 970 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[4\] " "Node  \"Register:pc\|dataOut\[4\]\"" {  } { { "Register.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 971 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[2\] " "Node  \"Register:pc\|dataOut\[2\]\"" {  } { { "Register.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 969 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[6\] " "Node  \"Register:pc\|dataOut\[6\]\"" {  } { { "Register.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 973 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[7\] " "Node  \"Register:pc\|dataOut\[7\]\"" {  } { { "Register.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 974 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " PLL:PLL_inst\|altpll:altpll_component\|_locked " "Node  \"PLL:PLL_inst\|altpll:altpll_component\|_locked\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 941 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 1001 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " comb~5 " "Node  \"comb~5\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 2190 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " comb~4 " "Node  \"comb~4\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 2167 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " comb~6 " "Node  \"comb~6\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 2220 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " comb~2 " "Node  \"comb~2\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 2097 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " comb~7 " "Node  \"comb~7\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 2242 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " comb~9 " "Node  \"comb~9\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 2287 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " comb~8 " "Node  \"comb~8\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 2259 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " comb~3 " "Node  \"comb~3\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 2132 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[9\] " "Node  \"Register:pc\|dataOut\[9\]\"" {  } { { "Register.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 976 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:controller\|alusrc~0 " "Node  \"SCProcController:controller\|alusrc~0\"" {  } { { "SCProcController.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/SCProcController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 2201 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[8\] " "Node  \"Register:pc\|dataOut\[8\]\"" {  } { { "Register.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 975 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMemory\|data~584 " "Node  \"InstMemory:instMemory\|data~584\"" {  } { { "InstMemory.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 4446 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " PipeBuffer:pipeBuffer\|memtoReg " "Node  \"PipeBuffer:pipeBuffer\|memtoReg\"" {  } { { "PipeBuffer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/PipeBuffer.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 810 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " comb~0 " "Node  \"comb~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 1980 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " PipeBuffer:pipeBuffer\|pcMux " "Node  \"PipeBuffer:pipeBuffer\|pcMux\"" {  } { { "PipeBuffer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/PipeBuffer.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 808 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " PipeBuffer:pipeBuffer\|memWrite " "Node  \"PipeBuffer:pipeBuffer\|memWrite\"" {  } { { "PipeBuffer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/PipeBuffer.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 811 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMemory\|data~58 " "Node  \"InstMemory:instMemory\|data~58\"" {  } { { "InstMemory.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 1893 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " RegisterFile:dprf\|SR2OUT~2 " "Node  \"RegisterFile:dprf\|SR2OUT~2\"" {  } { { "RegisterFile.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/RegisterFile.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 2199 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMemory\|data~583 " "Node  \"InstMemory:instMemory\|data~583\"" {  } { { "InstMemory.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 4445 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " dbus\[0\]~2 " "Node  \"dbus\[0\]~2\"" {  } { { "Processor.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Processor.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 1789 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " ALU:alu\|dOut\[12\]~230 " "Node  \"ALU:alu\|dOut\[12\]~230\"" {  } { { "ALU.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/ALU.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 4458 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_NODES_INFO" " Timer:timer\|wrCnt~0 " "Node  \"Timer:timer\|wrCnt~0\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/Timer.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/ExampleProject4/" { { 0 { 0 ""} 0 3762 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417414515844 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1417414515844 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1417414515844 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "112 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 112 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1417414515859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417414516250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 01 01:15:16 2014 " "Processing ended: Mon Dec 01 01:15:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417414516250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417414516250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417414516250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1417414516250 ""}
