INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zheng/Documents/Tencent Files/1805024988/FileRecv/MobileFile/verilog_exp/verilog/sequence_detector/sequence_detector.sim/sim_1/synth/func/xsim/sequence_detector_top_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detector_1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zheng/Documents/Tencent Files/1805024988/FileRecv/MobileFile/verilog_exp/verilog/sequence_detector/sequence_detector.srcs/sources_1/new/sequence_detector_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detector_1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'sequence_detector_1' [C:/Users/zheng/Documents/Tencent Files/1805024988/FileRecv/MobileFile/verilog_exp/verilog/sequence_detector/sequence_detector.srcs/sources_1/new/sequence_detector_top.v:23]
INFO: [VRFC 10-311] analyzing module sequence_detector_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zheng/Documents/Tencent Files/1805024988/FileRecv/MobileFile/verilog_exp/verilog/sequence_detector/sequence_detector.srcs/sim_1/new/sequence_detector_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detector_top_tb
