
stm32l476Cpp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ccc  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08004e54  08004e54  00005e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004eec  08004eec  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004eec  08004eec  00005eec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004ef4  08004ef4  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  08004ef4  08004ef4  00005ef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004f00  08004f00  00005f00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004f04  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000030c  2000005c  08004f60  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000368  08004f60  00006368  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f536  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b08  00000000  00000000  000155c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c10  00000000  00000000  000180d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000927  00000000  00000000  00018ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027f01  00000000  00000000  00019607  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e76c  00000000  00000000  00041508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e8a78  00000000  00000000  0004fc74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001386ec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003334  00000000  00000000  00138730  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  0013ba64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000005c 	.word	0x2000005c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004e3c 	.word	0x08004e3c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000060 	.word	0x20000060
 80001c4:	08004e3c 	.word	0x08004e3c

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <_ZN8GpioBaseD1Ev>:
// - Ensures MX_GPIO_Init() is called once
// ----------------------------------------
class GpioBase{
public:
	GpioBase(GPIO_TypeDef* port, uint16_t pin);
	 virtual ~GpioBase() {}
 8000504:	b480      	push	{r7}
 8000506:	b083      	sub	sp, #12
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
 800050c:	4a04      	ldr	r2, [pc, #16]	@ (8000520 <_ZN8GpioBaseD1Ev+0x1c>)
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	601a      	str	r2, [r3, #0]
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	4618      	mov	r0, r3
 8000516:	370c      	adds	r7, #12
 8000518:	46bd      	mov	sp, r7
 800051a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051e:	4770      	bx	lr
 8000520:	08004e9c 	.word	0x08004e9c

08000524 <_ZN8GpioBaseD0Ev>:
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
 800052c:	6878      	ldr	r0, [r7, #4]
 800052e:	f7ff ffe9 	bl	8000504 <_ZN8GpioBaseD1Ev>
 8000532:	210c      	movs	r1, #12
 8000534:	6878      	ldr	r0, [r7, #4]
 8000536:	f004 fbf1 	bl	8004d1c <_ZdlPvj>
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	4618      	mov	r0, r3
 800053e:	3708      	adds	r7, #8
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}

08000544 <_ZNK8GpioBase3pinEv>:

	static void init(void);
	uint16_t get_pin(void);

	 uint16_t      pin()  const { return m_pin; }
 8000544:	b480      	push	{r7}
 8000546:	b083      	sub	sp, #12
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	891b      	ldrh	r3, [r3, #8]
 8000550:	4618      	mov	r0, r3
 8000552:	370c      	adds	r7, #12
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr

0800055c <_ZN6ButtonD1Ev>:
// Button wrapper (Input)
// ----------------------------------------
class Button: public GpioBase{
public:
	Button(GPIO_TypeDef* port, uint16_t pin);
	virtual ~Button() {}
 800055c:	b580      	push	{r7, lr}
 800055e:	b082      	sub	sp, #8
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
 8000564:	4a05      	ldr	r2, [pc, #20]	@ (800057c <_ZN6ButtonD1Ev+0x20>)
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	601a      	str	r2, [r3, #0]
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	4618      	mov	r0, r3
 800056e:	f7ff ffc9 	bl	8000504 <_ZN8GpioBaseD1Ev>
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	4618      	mov	r0, r3
 8000576:	3708      	adds	r7, #8
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}
 800057c:	08004e7c 	.word	0x08004e7c

08000580 <_ZN6ButtonD0Ev>:
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
 8000588:	6878      	ldr	r0, [r7, #4]
 800058a:	f7ff ffe7 	bl	800055c <_ZN6ButtonD1Ev>
 800058e:	210c      	movs	r1, #12
 8000590:	6878      	ldr	r0, [r7, #4]
 8000592:	f004 fbc3 	bl	8004d1c <_ZdlPvj>
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	4618      	mov	r0, r3
 800059a:	3708      	adds	r7, #8
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}

080005a0 <_ZN8GpioBaseC1EP12GPIO_TypeDeft>:

// ------------- GpioBase -------------

bool GpioBase::s_inited  = false;

GpioBase::GpioBase(GPIO_TypeDef* port, uint16_t pin): m_port(port), m_pin(pin){
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b084      	sub	sp, #16
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	60f8      	str	r0, [r7, #12]
 80005a8:	60b9      	str	r1, [r7, #8]
 80005aa:	4613      	mov	r3, r2
 80005ac:	80fb      	strh	r3, [r7, #6]
 80005ae:	4a08      	ldr	r2, [pc, #32]	@ (80005d0 <_ZN8GpioBaseC1EP12GPIO_TypeDeft+0x30>)
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	601a      	str	r2, [r3, #0]
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	68ba      	ldr	r2, [r7, #8]
 80005b8:	605a      	str	r2, [r3, #4]
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	88fa      	ldrh	r2, [r7, #6]
 80005be:	811a      	strh	r2, [r3, #8]
	GpioBase::init();
 80005c0:	f000 f808 	bl	80005d4 <_ZN8GpioBase4initEv>
}
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	4618      	mov	r0, r3
 80005c8:	3710      	adds	r7, #16
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	08004e9c 	.word	0x08004e9c

080005d4 <_ZN8GpioBase4initEv>:


void GpioBase::init(){
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
	if(GpioBase::s_inited) return;
 80005d8:	4b05      	ldr	r3, [pc, #20]	@ (80005f0 <_ZN8GpioBase4initEv+0x1c>)
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d105      	bne.n	80005ec <_ZN8GpioBase4initEv+0x18>
	// Configure all pins (modes, pulls, speeds, EXTI, NVIC) in CubeMX
	MX_GPIO_Init();
 80005e0:	f000 fc3e 	bl	8000e60 <MX_GPIO_Init>
	GpioBase::s_inited= true;
 80005e4:	4b02      	ldr	r3, [pc, #8]	@ (80005f0 <_ZN8GpioBase4initEv+0x1c>)
 80005e6:	2201      	movs	r2, #1
 80005e8:	701a      	strb	r2, [r3, #0]
	return;
 80005ea:	e000      	b.n	80005ee <_ZN8GpioBase4initEv+0x1a>
	if(GpioBase::s_inited) return;
 80005ec:	bf00      	nop

}
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	20000078 	.word	0x20000078

080005f4 <_ZN3LedC1EP12GPIO_TypeDeft13GPIO_PinState>:
	return m_pin;
}

// ------------- Led -------------

Led::Led(GPIO_TypeDef* port, uint16_t pin, GPIO_PinState state): GpioBase(port, pin){
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b084      	sub	sp, #16
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	60f8      	str	r0, [r7, #12]
 80005fc:	60b9      	str	r1, [r7, #8]
 80005fe:	4611      	mov	r1, r2
 8000600:	461a      	mov	r2, r3
 8000602:	460b      	mov	r3, r1
 8000604:	80fb      	strh	r3, [r7, #6]
 8000606:	4613      	mov	r3, r2
 8000608:	717b      	strb	r3, [r7, #5]
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	88fa      	ldrh	r2, [r7, #6]
 800060e:	68b9      	ldr	r1, [r7, #8]
 8000610:	4618      	mov	r0, r3
 8000612:	f7ff ffc5 	bl	80005a0 <_ZN8GpioBaseC1EP12GPIO_TypeDeft>
 8000616:	4a04      	ldr	r2, [pc, #16]	@ (8000628 <_ZN3LedC1EP12GPIO_TypeDeft13GPIO_PinState+0x34>)
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	601a      	str	r2, [r3, #0]
	// Konstruktor GPIO muss au√üerhalb intialisiert werden
}
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	4618      	mov	r0, r3
 8000620:	3710      	adds	r7, #16
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	08004e8c 	.word	0x08004e8c

0800062c <_ZNK3Led6toggleEv>:
}

void Led::off() const {
	HAL_GPIO_WritePin(m_port, m_pin, GPIO_PIN_RESET);
}
void Led::toggle() const {
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(m_port, m_pin);
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	685a      	ldr	r2, [r3, #4]
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	891b      	ldrh	r3, [r3, #8]
 800063c:	4619      	mov	r1, r3
 800063e:	4610      	mov	r0, r2
 8000640:	f001 faf0 	bl	8001c24 <HAL_GPIO_TogglePin>
}
 8000644:	bf00      	nop
 8000646:	3708      	adds	r7, #8
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}

0800064c <_ZN6ButtonC1EP12GPIO_TypeDeft>:
}


// ------------- Button -------------

Button::Button(GPIO_TypeDef* port, uint16_t pin):GpioBase(port, pin){
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af00      	add	r7, sp, #0
 8000652:	60f8      	str	r0, [r7, #12]
 8000654:	60b9      	str	r1, [r7, #8]
 8000656:	4613      	mov	r3, r2
 8000658:	80fb      	strh	r3, [r7, #6]
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	88fa      	ldrh	r2, [r7, #6]
 800065e:	68b9      	ldr	r1, [r7, #8]
 8000660:	4618      	mov	r0, r3
 8000662:	f7ff ff9d 	bl	80005a0 <_ZN8GpioBaseC1EP12GPIO_TypeDeft>
 8000666:	4a04      	ldr	r2, [pc, #16]	@ (8000678 <_ZN6ButtonC1EP12GPIO_TypeDeft+0x2c>)
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	601a      	str	r2, [r3, #0]

}
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	4618      	mov	r0, r3
 8000670:	3710      	adds	r7, #16
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	08004e7c 	.word	0x08004e7c

0800067c <_ZN9ButtonISRC1EP12GPIO_TypeDeft>:


// ------------- ButtonISR -------------
ISR<ButtonISR, BUTTON_ISR_MAX> ButtonISR::ISR_LIST;

ButtonISR::ButtonISR(GPIO_TypeDef* port, uint16_t pin):Button(port,  pin),m_cb(NULL){
 800067c:	b580      	push	{r7, lr}
 800067e:	b084      	sub	sp, #16
 8000680:	af00      	add	r7, sp, #0
 8000682:	60f8      	str	r0, [r7, #12]
 8000684:	60b9      	str	r1, [r7, #8]
 8000686:	4613      	mov	r3, r2
 8000688:	80fb      	strh	r3, [r7, #6]
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	88fa      	ldrh	r2, [r7, #6]
 800068e:	68b9      	ldr	r1, [r7, #8]
 8000690:	4618      	mov	r0, r3
 8000692:	f7ff ffdb 	bl	800064c <_ZN6ButtonC1EP12GPIO_TypeDeft>
 8000696:	4a07      	ldr	r2, [pc, #28]	@ (80006b4 <_ZN9ButtonISRC1EP12GPIO_TypeDeft+0x38>)
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	601a      	str	r2, [r3, #0]
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	2200      	movs	r2, #0
 80006a0:	60da      	str	r2, [r3, #12]
	// Ignore return value; if full, you may add logging/assertion
	(void)ISR_LIST.add(this);
 80006a2:	68f9      	ldr	r1, [r7, #12]
 80006a4:	4804      	ldr	r0, [pc, #16]	@ (80006b8 <_ZN9ButtonISRC1EP12GPIO_TypeDeft+0x3c>)
 80006a6:	f000 f8ae 	bl	8000806 <_ZN3ISRI9ButtonISRLj8EE3addEPS0_>
}
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	4618      	mov	r0, r3
 80006ae:	3710      	adds	r7, #16
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	08004e6c 	.word	0x08004e6c
 80006b8:	2000007c 	.word	0x2000007c

080006bc <_ZN9ButtonISRD1Ev>:

ButtonISR::~ButtonISR(){
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
 80006c4:	4a07      	ldr	r2, [pc, #28]	@ (80006e4 <_ZN9ButtonISRD1Ev+0x28>)
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	601a      	str	r2, [r3, #0]
	(void)ISR_LIST.remove(this);
 80006ca:	6879      	ldr	r1, [r7, #4]
 80006cc:	4806      	ldr	r0, [pc, #24]	@ (80006e8 <_ZN9ButtonISRD1Ev+0x2c>)
 80006ce:	f000 f8ce 	bl	800086e <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_>
}
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	4618      	mov	r0, r3
 80006d6:	f7ff ff41 	bl	800055c <_ZN6ButtonD1Ev>
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	4618      	mov	r0, r3
 80006de:	3708      	adds	r7, #8
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	08004e6c 	.word	0x08004e6c
 80006e8:	2000007c 	.word	0x2000007c

080006ec <_ZN9ButtonISRD0Ev>:
ButtonISR::~ButtonISR(){
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
}
 80006f4:	6878      	ldr	r0, [r7, #4]
 80006f6:	f7ff ffe1 	bl	80006bc <_ZN9ButtonISRD1Ev>
 80006fa:	2110      	movs	r1, #16
 80006fc:	6878      	ldr	r0, [r7, #4]
 80006fe:	f004 fb0d 	bl	8004d1c <_ZdlPvj>
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	4618      	mov	r0, r3
 8000706:	3708      	adds	r7, #8
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}

0800070c <_ZN9ButtonISR10set_isr_cbEPFvvE>:

void ButtonISR::set_isr_cb(gpio_isr_cb cb){
 800070c:	b480      	push	{r7}
 800070e:	b083      	sub	sp, #12
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
 8000714:	6039      	str	r1, [r7, #0]
	m_cb  = cb;
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	683a      	ldr	r2, [r7, #0]
 800071a:	60da      	str	r2, [r3, #12]
}
 800071c:	bf00      	nop
 800071e:	370c      	adds	r7, #12
 8000720:	46bd      	mov	sp, r7
 8000722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000726:	4770      	bx	lr

08000728 <_ZN9ButtonISR8call_isrEv>:
void ButtonISR::call_isr(void){
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
	if(m_cb ==NULL) return;
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	68db      	ldr	r3, [r3, #12]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d003      	beq.n	8000740 <_ZN9ButtonISR8call_isrEv+0x18>
	else m_cb ();
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	68db      	ldr	r3, [r3, #12]
 800073c:	4798      	blx	r3
 800073e:	e000      	b.n	8000742 <_ZN9ButtonISR8call_isrEv+0x1a>
	if(m_cb ==NULL) return;
 8000740:	bf00      	nop
}
 8000742:	3708      	adds	r7, #8
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}

08000748 <_ZN9ButtonISR11trigger_pinEt>:

void ButtonISR::trigger_pin(uint16_t gpio_pin){
 8000748:	b580      	push	{r7, lr}
 800074a:	b086      	sub	sp, #24
 800074c:	af00      	add	r7, sp, #0
 800074e:	4603      	mov	r3, r0
 8000750:	80fb      	strh	r3, [r7, #6]
	const size_t n = ISR_LIST.size();
 8000752:	4817      	ldr	r0, [pc, #92]	@ (80007b0 <_ZN9ButtonISR11trigger_pinEt+0x68>)
 8000754:	f000 f8c6 	bl	80008e4 <_ZNK3ISRI9ButtonISRLj8EE4sizeEv>
 8000758:	6138      	str	r0, [r7, #16]
	for(size_t ix=0; ix < n; ix++){
 800075a:	2300      	movs	r3, #0
 800075c:	617b      	str	r3, [r7, #20]
 800075e:	e01d      	b.n	800079c <_ZN9ButtonISR11trigger_pinEt+0x54>
		ButtonISR* obj = ISR_LIST.get(ix);
 8000760:	6979      	ldr	r1, [r7, #20]
 8000762:	4813      	ldr	r0, [pc, #76]	@ (80007b0 <_ZN9ButtonISR11trigger_pinEt+0x68>)
 8000764:	f000 f8ca 	bl	80008fc <_ZNK3ISRI9ButtonISRLj8EE3getEj>
 8000768:	60f8      	str	r0, [r7, #12]
		 if (!obj) continue;
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	2b00      	cmp	r3, #0
 800076e:	d011      	beq.n	8000794 <_ZN9ButtonISR11trigger_pinEt+0x4c>
		if(obj->pin() == gpio_pin){
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	4618      	mov	r0, r3
 8000774:	f7ff fee6 	bl	8000544 <_ZNK8GpioBase3pinEv>
 8000778:	4603      	mov	r3, r0
 800077a:	461a      	mov	r2, r3
 800077c:	88fb      	ldrh	r3, [r7, #6]
 800077e:	4293      	cmp	r3, r2
 8000780:	bf0c      	ite	eq
 8000782:	2301      	moveq	r3, #1
 8000784:	2300      	movne	r3, #0
 8000786:	b2db      	uxtb	r3, r3
 8000788:	2b00      	cmp	r3, #0
 800078a:	d004      	beq.n	8000796 <_ZN9ButtonISR11trigger_pinEt+0x4e>
			obj->call_isr();
 800078c:	68f8      	ldr	r0, [r7, #12]
 800078e:	f7ff ffcb 	bl	8000728 <_ZN9ButtonISR8call_isrEv>
 8000792:	e000      	b.n	8000796 <_ZN9ButtonISR11trigger_pinEt+0x4e>
		 if (!obj) continue;
 8000794:	bf00      	nop
	for(size_t ix=0; ix < n; ix++){
 8000796:	697b      	ldr	r3, [r7, #20]
 8000798:	3301      	adds	r3, #1
 800079a:	617b      	str	r3, [r7, #20]
 800079c:	697a      	ldr	r2, [r7, #20]
 800079e:	693b      	ldr	r3, [r7, #16]
 80007a0:	429a      	cmp	r2, r3
 80007a2:	d3dd      	bcc.n	8000760 <_ZN9ButtonISR11trigger_pinEt+0x18>
		}
	}
}
 80007a4:	bf00      	nop
 80007a6:	bf00      	nop
 80007a8:	3718      	adds	r7, #24
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	2000007c 	.word	0x2000007c

080007b4 <HAL_GPIO_EXTI_Callback>:
// ------------------------------------------------------------
// Correct HAL EXTI user callback name (called from HAL IRQ handler)
// ------------------------------------------------------------
extern "C" void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	4603      	mov	r3, r0
 80007bc:	80fb      	strh	r3, [r7, #6]
	ButtonISR::trigger_pin(GPIO_Pin);
 80007be:	88fb      	ldrh	r3, [r7, #6]
 80007c0:	4618      	mov	r0, r3
 80007c2:	f7ff ffc1 	bl	8000748 <_ZN9ButtonISR11trigger_pinEt>
}
 80007c6:	bf00      	nop
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}

080007ce <_ZN3ISRI9ButtonISRLj8EEC1Ev>:
 *   - get(): returns object pointer by index
 * ---------------------------------------------------------- */
template <class T, size_t MAX>
class ISR {
public:
    ISR() : count_(0) {
 80007ce:	b480      	push	{r7}
 80007d0:	b085      	sub	sp, #20
 80007d2:	af00      	add	r7, sp, #0
 80007d4:	6078      	str	r0, [r7, #4]
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	2200      	movs	r2, #0
 80007da:	621a      	str	r2, [r3, #32]
        // Initialize list with nullptrs (optional)
        for (size_t i = 0; i < MAX; ++i) {
 80007dc:	2300      	movs	r3, #0
 80007de:	60fb      	str	r3, [r7, #12]
 80007e0:	e007      	b.n	80007f2 <_ZN3ISRI9ButtonISRLj8EEC1Ev+0x24>
            list_[i] = nullptr;
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	68fa      	ldr	r2, [r7, #12]
 80007e6:	2100      	movs	r1, #0
 80007e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        for (size_t i = 0; i < MAX; ++i) {
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	3301      	adds	r3, #1
 80007f0:	60fb      	str	r3, [r7, #12]
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	2b07      	cmp	r3, #7
 80007f6:	d9f4      	bls.n	80007e2 <_ZN3ISRI9ButtonISRLj8EEC1Ev+0x14>
        }
    }
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	4618      	mov	r0, r3
 80007fc:	3714      	adds	r7, #20
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr

08000806 <_ZN3ISRI9ButtonISRLj8EE3addEPS0_>:
    ~ISR() = default;

    // ------------------------------------------------------
    // Add an object pointer to the registry
    // ------------------------------------------------------
    bool add(T* obj) {
 8000806:	b480      	push	{r7}
 8000808:	b085      	sub	sp, #20
 800080a:	af00      	add	r7, sp, #0
 800080c:	6078      	str	r0, [r7, #4]
 800080e:	6039      	str	r1, [r7, #0]
        if (obj == nullptr) return false;
 8000810:	683b      	ldr	r3, [r7, #0]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d101      	bne.n	800081a <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x14>
 8000816:	2300      	movs	r3, #0
 8000818:	e023      	b.n	8000862 <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x5c>

        // Check for duplicates
        for (size_t i = 0; i < count_; ++i) {
 800081a:	2300      	movs	r3, #0
 800081c:	60fb      	str	r3, [r7, #12]
 800081e:	e00b      	b.n	8000838 <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x32>
            if (list_[i] == obj) {
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	68fa      	ldr	r2, [r7, #12]
 8000824:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000828:	683a      	ldr	r2, [r7, #0]
 800082a:	429a      	cmp	r2, r3
 800082c:	d101      	bne.n	8000832 <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x2c>
                return true;  // already in list
 800082e:	2301      	movs	r3, #1
 8000830:	e017      	b.n	8000862 <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x5c>
        for (size_t i = 0; i < count_; ++i) {
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	3301      	adds	r3, #1
 8000836:	60fb      	str	r3, [r7, #12]
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	6a1b      	ldr	r3, [r3, #32]
 800083c:	68fa      	ldr	r2, [r7, #12]
 800083e:	429a      	cmp	r2, r3
 8000840:	d3ee      	bcc.n	8000820 <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x1a>
            }
        }

        // Check for available space
        if (count_ >= MAX) {
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	6a1b      	ldr	r3, [r3, #32]
 8000846:	2b07      	cmp	r3, #7
 8000848:	d901      	bls.n	800084e <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x48>
            return false; // list full
 800084a:	2300      	movs	r3, #0
 800084c:	e009      	b.n	8000862 <_ZN3ISRI9ButtonISRLj8EE3addEPS0_+0x5c>
        }

        list_[count_++] = obj;
 800084e:	6839      	ldr	r1, [r7, #0]
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	6a1b      	ldr	r3, [r3, #32]
 8000854:	1c58      	adds	r0, r3, #1
 8000856:	687a      	ldr	r2, [r7, #4]
 8000858:	6210      	str	r0, [r2, #32]
 800085a:	687a      	ldr	r2, [r7, #4]
 800085c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return true;
 8000860:	2301      	movs	r3, #1
    }
 8000862:	4618      	mov	r0, r3
 8000864:	3714      	adds	r7, #20
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr

0800086e <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_>:

    // ------------------------------------------------------
    // Remove an object pointer (O(1))
    // ------------------------------------------------------
    bool remove(T* obj) {
 800086e:	b480      	push	{r7}
 8000870:	b085      	sub	sp, #20
 8000872:	af00      	add	r7, sp, #0
 8000874:	6078      	str	r0, [r7, #4]
 8000876:	6039      	str	r1, [r7, #0]
        if (obj == nullptr) return false;
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d101      	bne.n	8000882 <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_+0x14>
 800087e:	2300      	movs	r3, #0
 8000880:	e02a      	b.n	80008d8 <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_+0x6a>

        for (size_t i = 0; i < count_; ++i) {
 8000882:	2300      	movs	r3, #0
 8000884:	60fb      	str	r3, [r7, #12]
 8000886:	e021      	b.n	80008cc <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_+0x5e>
            if (list_[i] == obj) {
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	68fa      	ldr	r2, [r7, #12]
 800088c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000890:	683a      	ldr	r2, [r7, #0]
 8000892:	429a      	cmp	r2, r3
 8000894:	d117      	bne.n	80008c6 <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_+0x58>
                // Replace with last element
                list_[i] = list_[count_ - 1];
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	6a1b      	ldr	r3, [r3, #32]
 800089a:	1e5a      	subs	r2, r3, #1
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	68fa      	ldr	r2, [r7, #12]
 80008a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                list_[count_ - 1] = nullptr;
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	6a1b      	ldr	r3, [r3, #32]
 80008ae:	1e5a      	subs	r2, r3, #1
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	2100      	movs	r1, #0
 80008b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                --count_;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	6a1b      	ldr	r3, [r3, #32]
 80008bc:	1e5a      	subs	r2, r3, #1
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	621a      	str	r2, [r3, #32]
                return true;
 80008c2:	2301      	movs	r3, #1
 80008c4:	e008      	b.n	80008d8 <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_+0x6a>
        for (size_t i = 0; i < count_; ++i) {
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	3301      	adds	r3, #1
 80008ca:	60fb      	str	r3, [r7, #12]
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	6a1b      	ldr	r3, [r3, #32]
 80008d0:	68fa      	ldr	r2, [r7, #12]
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d3d8      	bcc.n	8000888 <_ZN3ISRI9ButtonISRLj8EE6removeEPS0_+0x1a>
            }
        }
        return false; // not found
 80008d6:	2300      	movs	r3, #0
    }
 80008d8:	4618      	mov	r0, r3
 80008da:	3714      	adds	r7, #20
 80008dc:	46bd      	mov	sp, r7
 80008de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e2:	4770      	bx	lr

080008e4 <_ZNK3ISRI9ButtonISRLj8EE4sizeEv>:
    }

    // ------------------------------------------------------
    // Get current number of elements
    // ------------------------------------------------------
    size_t size() const { return count_; }
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	6a1b      	ldr	r3, [r3, #32]
 80008f0:	4618      	mov	r0, r3
 80008f2:	370c      	adds	r7, #12
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr

080008fc <_ZNK3ISRI9ButtonISRLj8EE3getEj>:
    T* get(size_t index) const {
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	6039      	str	r1, [r7, #0]
        if (index >= count_) return nullptr;
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	6a1b      	ldr	r3, [r3, #32]
 800090a:	683a      	ldr	r2, [r7, #0]
 800090c:	429a      	cmp	r2, r3
 800090e:	d301      	bcc.n	8000914 <_ZNK3ISRI9ButtonISRLj8EE3getEj+0x18>
 8000910:	2300      	movs	r3, #0
 8000912:	e003      	b.n	800091c <_ZNK3ISRI9ButtonISRLj8EE3getEj+0x20>
        return list_[index];
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	683a      	ldr	r2, [r7, #0]
 8000918:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    }
 800091c:	4618      	mov	r0, r3
 800091e:	370c      	adds	r7, #12
 8000920:	46bd      	mov	sp, r7
 8000922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000926:	4770      	bx	lr

08000928 <_ZN3LedD1Ev>:
class Led : public GpioBase{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
 8000930:	4a05      	ldr	r2, [pc, #20]	@ (8000948 <_ZN3LedD1Ev+0x20>)
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	601a      	str	r2, [r3, #0]
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	4618      	mov	r0, r3
 800093a:	f7ff fde3 	bl	8000504 <_ZN8GpioBaseD1Ev>
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	4618      	mov	r0, r3
 8000942:	3708      	adds	r7, #8
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	08004e8c 	.word	0x08004e8c

0800094c <_ZN3LedD0Ev>:
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
 8000954:	6878      	ldr	r0, [r7, #4]
 8000956:	f7ff ffe7 	bl	8000928 <_ZN3LedD1Ev>
 800095a:	210c      	movs	r1, #12
 800095c:	6878      	ldr	r0, [r7, #4]
 800095e:	f004 f9dd 	bl	8004d1c <_ZdlPvj>
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	4618      	mov	r0, r3
 8000966:	3708      	adds	r7, #8
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}

0800096c <_Z41__static_initialization_and_destruction_0v>:
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
ISR<ButtonISR, BUTTON_ISR_MAX> ButtonISR::ISR_LIST;
 8000970:	4802      	ldr	r0, [pc, #8]	@ (800097c <_Z41__static_initialization_and_destruction_0v+0x10>)
 8000972:	f7ff ff2c 	bl	80007ce <_ZN3ISRI9ButtonISRLj8EEC1Ev>
}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	2000007c 	.word	0x2000007c

08000980 <_GLOBAL__sub_I__ZN8GpioBase8s_initedE>:
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
 8000984:	f7ff fff2 	bl	800096c <_Z41__static_initialization_and_destruction_0v>
 8000988:	bd80      	pop	{r7, pc}

0800098a <_ZN8UartBaseC1EP13USART_TypeDefP20__UART_HandleTypeDef>:

// ----------- UartBase implementation -----------
// Track which UARTs have been initialized
bool UartBase::isInit[]= {false};

UartBase::UartBase(USART_TypeDef* Instance, UART_HandleTypeDef* huart):_Instance(Instance), _huart(huart){
 800098a:	b580      	push	{r7, lr}
 800098c:	b084      	sub	sp, #16
 800098e:	af00      	add	r7, sp, #0
 8000990:	60f8      	str	r0, [r7, #12]
 8000992:	60b9      	str	r1, [r7, #8]
 8000994:	607a      	str	r2, [r7, #4]
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	68ba      	ldr	r2, [r7, #8]
 800099a:	601a      	str	r2, [r3, #0]
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	687a      	ldr	r2, [r7, #4]
 80009a0:	605a      	str	r2, [r3, #4]
	UartBase::init();
 80009a2:	68f8      	ldr	r0, [r7, #12]
 80009a4:	f000 f806 	bl	80009b4 <_ZN8UartBase4initEv>
}
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	4618      	mov	r0, r3
 80009ac:	3710      	adds	r7, #16
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
	...

080009b4 <_ZN8UartBase4initEv>:
		isInit[0]= false;
		HAL_UART_MspDeInit(_huart);// Initialize UART if needed
	}
}
// Initialize UART only once
void UartBase::init(){
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
	 // Deinitialize if instance is USART2 (can be extended for others)
	if(_Instance == USART2){
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a08      	ldr	r2, [pc, #32]	@ (80009e4 <_ZN8UartBase4initEv+0x30>)
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d10a      	bne.n	80009dc <_ZN8UartBase4initEv+0x28>
		if(isInit[0]) return;
 80009c6:	4b08      	ldr	r3, [pc, #32]	@ (80009e8 <_ZN8UartBase4initEv+0x34>)
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d105      	bne.n	80009da <_ZN8UartBase4initEv+0x26>
		isInit[0]= true;
 80009ce:	4b06      	ldr	r3, [pc, #24]	@ (80009e8 <_ZN8UartBase4initEv+0x34>)
 80009d0:	2201      	movs	r2, #1
 80009d2:	701a      	strb	r2, [r3, #0]
		MX_USART2_UART_Init();
 80009d4:	f000 fc30 	bl	8001238 <MX_USART2_UART_Init>
 80009d8:	e000      	b.n	80009dc <_ZN8UartBase4initEv+0x28>
		if(isInit[0]) return;
 80009da:	bf00      	nop
	}
}
 80009dc:	3708      	adds	r7, #8
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	40004400 	.word	0x40004400
 80009e8:	200000a0 	.word	0x200000a0

080009ec <_ZN6UartITC1EP13USART_TypeDefP20__UART_HandleTypeDef>:


// ----------- UartIT implementation -----------
ISR<UartIT, UART_ISR_MAX> UartIT::ISR_LIST;

UartIT::UartIT(USART_TypeDef* Instance, UART_HandleTypeDef* huart)
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b084      	sub	sp, #16
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	60f8      	str	r0, [r7, #12]
 80009f4:	60b9      	str	r1, [r7, #8]
 80009f6:	607a      	str	r2, [r7, #4]
	:UartBase(Instance, huart), _is_tx_done(true){
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	687a      	ldr	r2, [r7, #4]
 80009fc:	68b9      	ldr	r1, [r7, #8]
 80009fe:	4618      	mov	r0, r3
 8000a00:	f7ff ffc3 	bl	800098a <_ZN8UartBaseC1EP13USART_TypeDefP20__UART_HandleTypeDef>
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	2201      	movs	r2, #1
 8000a08:	721a      	strb	r2, [r3, #8]
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	334a      	adds	r3, #74	@ 0x4a
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f000 f912 	bl	8000c38 <_ZN14CircularBufferIhLt128EEC1Ev>
#if USE_HAL_UART_REGISTER_CALLBACKS != 1
#error "USE_HAL_UART_REGISTER_CALLBACKS must be set 1 "
#endif
	 // Register callbacks
	huart->TxCpltCallback = TxCpltCallback;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	4a08      	ldr	r2, [pc, #32]	@ (8000a38 <_ZN6UartITC1EP13USART_TypeDefP20__UART_HandleTypeDef+0x4c>)
 8000a18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	huart->RxEventCallback = RxEventCallback;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	4a07      	ldr	r2, [pc, #28]	@ (8000a3c <_ZN6UartITC1EP13USART_TypeDefP20__UART_HandleTypeDef+0x50>)
 8000a20:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	// Add this instance to ISR list
	(void)ISR_LIST.add(this);
 8000a24:	68f9      	ldr	r1, [r7, #12]
 8000a26:	4806      	ldr	r0, [pc, #24]	@ (8000a40 <_ZN6UartITC1EP13USART_TypeDefP20__UART_HandleTypeDef+0x54>)
 8000a28:	f000 f921 	bl	8000c6e <_ZN3ISRI6UartITLj2EE3addEPS0_>
}
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	4618      	mov	r0, r3
 8000a30:	3710      	adds	r7, #16
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	08000a45 	.word	0x08000a45
 8000a3c:	08000aad 	.word	0x08000aad
 8000a40:	200000a4 	.word	0x200000a4

08000a44 <_ZN6UartIT14TxCpltCallbackEP20__UART_HandleTypeDef>:
UartIT::~UartIT(void){
	 // No heap, so no delete needed
	(void)ISR_LIST.remove(this);
}
// TX complete callback (called by HAL)
void UartIT::TxCpltCallback(UART_HandleTypeDef* huart){
 8000a44:	b590      	push	{r4, r7, lr}
 8000a46:	b085      	sub	sp, #20
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
	for(uint16_t i=0; i<ISR_LIST.size(); i++){
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	81fb      	strh	r3, [r7, #14]
 8000a50:	e019      	b.n	8000a86 <_ZN6UartIT14TxCpltCallbackEP20__UART_HandleTypeDef+0x42>
		if(ISR_LIST.get(i)->_huart == huart){
 8000a52:	89fb      	ldrh	r3, [r7, #14]
 8000a54:	4619      	mov	r1, r3
 8000a56:	4814      	ldr	r0, [pc, #80]	@ (8000aa8 <_ZN6UartIT14TxCpltCallbackEP20__UART_HandleTypeDef+0x64>)
 8000a58:	f000 f949 	bl	8000cee <_ZNK3ISRI6UartITLj2EE3getEj>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	685b      	ldr	r3, [r3, #4]
 8000a60:	687a      	ldr	r2, [r7, #4]
 8000a62:	429a      	cmp	r2, r3
 8000a64:	bf0c      	ite	eq
 8000a66:	2301      	moveq	r3, #1
 8000a68:	2300      	movne	r3, #0
 8000a6a:	b2db      	uxtb	r3, r3
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d007      	beq.n	8000a80 <_ZN6UartIT14TxCpltCallbackEP20__UART_HandleTypeDef+0x3c>
			ISR_LIST.get(i)->_is_tx_done= true;
 8000a70:	89fb      	ldrh	r3, [r7, #14]
 8000a72:	4619      	mov	r1, r3
 8000a74:	480c      	ldr	r0, [pc, #48]	@ (8000aa8 <_ZN6UartIT14TxCpltCallbackEP20__UART_HandleTypeDef+0x64>)
 8000a76:	f000 f93a 	bl	8000cee <_ZNK3ISRI6UartITLj2EE3getEj>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	721a      	strb	r2, [r3, #8]
	for(uint16_t i=0; i<ISR_LIST.size(); i++){
 8000a80:	89fb      	ldrh	r3, [r7, #14]
 8000a82:	3301      	adds	r3, #1
 8000a84:	81fb      	strh	r3, [r7, #14]
 8000a86:	89fc      	ldrh	r4, [r7, #14]
 8000a88:	4807      	ldr	r0, [pc, #28]	@ (8000aa8 <_ZN6UartIT14TxCpltCallbackEP20__UART_HandleTypeDef+0x64>)
 8000a8a:	f000 f924 	bl	8000cd6 <_ZNK3ISRI6UartITLj2EE4sizeEv>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	429c      	cmp	r4, r3
 8000a92:	bf34      	ite	cc
 8000a94:	2301      	movcc	r3, #1
 8000a96:	2300      	movcs	r3, #0
 8000a98:	b2db      	uxtb	r3, r3
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d1d9      	bne.n	8000a52 <_ZN6UartIT14TxCpltCallbackEP20__UART_HandleTypeDef+0xe>
		}
	}
}
 8000a9e:	bf00      	nop
 8000aa0:	bf00      	nop
 8000aa2:	3714      	adds	r7, #20
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd90      	pop	{r4, r7, pc}
 8000aa8:	200000a4 	.word	0x200000a4

08000aac <_ZN6UartIT15RxEventCallbackEP20__UART_HandleTypeDeft>:
// RX event callback (called by HAL when idle or buffer full)
void UartIT::RxEventCallback(UART_HandleTypeDef* huart, uint16_t Pos){
 8000aac:	b590      	push	{r4, r7, lr}
 8000aae:	b085      	sub	sp, #20
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
 8000ab4:	460b      	mov	r3, r1
 8000ab6:	807b      	strh	r3, [r7, #2]
	for(uint16_t i=0; i<ISR_LIST.size(); i++){
 8000ab8:	2300      	movs	r3, #0
 8000aba:	81fb      	strh	r3, [r7, #14]
 8000abc:	e01b      	b.n	8000af6 <_ZN6UartIT15RxEventCallbackEP20__UART_HandleTypeDeft+0x4a>
		if(ISR_LIST.get(i)->_huart == huart){
 8000abe:	89fb      	ldrh	r3, [r7, #14]
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4815      	ldr	r0, [pc, #84]	@ (8000b18 <_ZN6UartIT15RxEventCallbackEP20__UART_HandleTypeDeft+0x6c>)
 8000ac4:	f000 f913 	bl	8000cee <_ZNK3ISRI6UartITLj2EE3getEj>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	687a      	ldr	r2, [r7, #4]
 8000ace:	429a      	cmp	r2, r3
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2301      	moveq	r3, #1
 8000ad4:	2300      	movne	r3, #0
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d009      	beq.n	8000af0 <_ZN6UartIT15RxEventCallbackEP20__UART_HandleTypeDeft+0x44>
			ISR_LIST.get(i)->put(0,Pos); // store received data
 8000adc:	89fb      	ldrh	r3, [r7, #14]
 8000ade:	4619      	mov	r1, r3
 8000ae0:	480d      	ldr	r0, [pc, #52]	@ (8000b18 <_ZN6UartIT15RxEventCallbackEP20__UART_HandleTypeDeft+0x6c>)
 8000ae2:	f000 f904 	bl	8000cee <_ZNK3ISRI6UartITLj2EE3getEj>
 8000ae6:	887b      	ldrh	r3, [r7, #2]
 8000ae8:	461a      	mov	r2, r3
 8000aea:	2100      	movs	r1, #0
 8000aec:	f000 f861 	bl	8000bb2 <_ZN6UartIT3putEtt>
	for(uint16_t i=0; i<ISR_LIST.size(); i++){
 8000af0:	89fb      	ldrh	r3, [r7, #14]
 8000af2:	3301      	adds	r3, #1
 8000af4:	81fb      	strh	r3, [r7, #14]
 8000af6:	89fc      	ldrh	r4, [r7, #14]
 8000af8:	4807      	ldr	r0, [pc, #28]	@ (8000b18 <_ZN6UartIT15RxEventCallbackEP20__UART_HandleTypeDeft+0x6c>)
 8000afa:	f000 f8ec 	bl	8000cd6 <_ZNK3ISRI6UartITLj2EE4sizeEv>
 8000afe:	4603      	mov	r3, r0
 8000b00:	429c      	cmp	r4, r3
 8000b02:	bf34      	ite	cc
 8000b04:	2301      	movcc	r3, #1
 8000b06:	2300      	movcs	r3, #0
 8000b08:	b2db      	uxtb	r3, r3
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d1d7      	bne.n	8000abe <_ZN6UartIT15RxEventCallbackEP20__UART_HandleTypeDeft+0x12>
		}
	}
}
 8000b0e:	bf00      	nop
 8000b10:	bf00      	nop
 8000b12:	3714      	adds	r7, #20
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd90      	pop	{r4, r7, pc}
 8000b18:	200000a4 	.word	0x200000a4

08000b1c <_ZN6UartIT5writeEPht>:
// Non-blocking transmit
HAL_StatusTypeDef UartIT::write(uint8_t *pData, uint16_t Size){
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b084      	sub	sp, #16
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	60f8      	str	r0, [r7, #12]
 8000b24:	60b9      	str	r1, [r7, #8]
 8000b26:	4613      	mov	r3, r2
 8000b28:	80fb      	strh	r3, [r7, #6]
	if(!_is_tx_done) return HAL_BUSY;
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	7a1b      	ldrb	r3, [r3, #8]
 8000b2e:	f083 0301 	eor.w	r3, r3, #1
 8000b32:	b2db      	uxtb	r3, r3
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <_ZN6UartIT5writeEPht+0x20>
 8000b38:	2302      	movs	r3, #2
 8000b3a:	e00b      	b.n	8000b54 <_ZN6UartIT5writeEPht+0x38>
	_is_tx_done= false;
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	2200      	movs	r2, #0
 8000b40:	721a      	strb	r2, [r3, #8]
	return HAL_UART_Transmit_IT(_huart, pData, Size);
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	88fa      	ldrh	r2, [r7, #6]
 8000b48:	68b9      	ldr	r1, [r7, #8]
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f002 fc1a 	bl	8003384 <HAL_UART_Transmit_IT>
 8000b50:	4603      	mov	r3, r0
 8000b52:	bf00      	nop
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	3710      	adds	r7, #16
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}

08000b5c <_ZN6UartIT4readEPht>:
// Read available data from circular buffer
uint16_t UartIT::read(uint8_t *pData, uint16_t Size){
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b084      	sub	sp, #16
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	60f8      	str	r0, [r7, #12]
 8000b64:	60b9      	str	r1, [r7, #8]
 8000b66:	4613      	mov	r3, r2
 8000b68:	80fb      	strh	r3, [r7, #6]
	return _buffer.pull(pData, Size);
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	334a      	adds	r3, #74	@ 0x4a
 8000b6e:	88fa      	ldrh	r2, [r7, #6]
 8000b70:	68b9      	ldr	r1, [r7, #8]
 8000b72:	4618      	mov	r0, r3
 8000b74:	f000 f8d1 	bl	8000d1a <_ZN14CircularBufferIhLt128EE4pullEPht>
 8000b78:	4603      	mov	r3, r0
}
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	3710      	adds	r7, #16
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}

08000b82 <_ZN6UartIT10start_readEv>:
// Start UART reception using ReceiveToIdle interrupt mode
HAL_StatusTypeDef UartIT::start_read(void){
 8000b82:	b580      	push	{r7, lr}
 8000b84:	b082      	sub	sp, #8
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	6078      	str	r0, [r7, #4]
	memset(_read_buffer,0,sizeof(_read_buffer));
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	3309      	adds	r3, #9
 8000b8e:	2240      	movs	r2, #64	@ 0x40
 8000b90:	2100      	movs	r1, #0
 8000b92:	4618      	mov	r0, r3
 8000b94:	f004 f8da 	bl	8004d4c <memset>
	return HAL_UARTEx_ReceiveToIdle_IT(_huart, _read_buffer, sizeof(_read_buffer));
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	6858      	ldr	r0, [r3, #4]
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	3309      	adds	r3, #9
 8000ba0:	2240      	movs	r2, #64	@ 0x40
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	f004 f86a 	bl	8004c7c <HAL_UARTEx_ReceiveToIdle_IT>
 8000ba8:	4603      	mov	r3, r0
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}

08000bb2 <_ZN6UartIT3putEtt>:
// Move new RX data into the circular buffer
void UartIT::put(uint16_t index, uint16_t size){
 8000bb2:	b580      	push	{r7, lr}
 8000bb4:	b082      	sub	sp, #8
 8000bb6:	af00      	add	r7, sp, #0
 8000bb8:	6078      	str	r0, [r7, #4]
 8000bba:	460b      	mov	r3, r1
 8000bbc:	807b      	strh	r3, [r7, #2]
 8000bbe:	4613      	mov	r3, r2
 8000bc0:	803b      	strh	r3, [r7, #0]
	_buffer.put(&_read_buffer[index], size);
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	f103 004a 	add.w	r0, r3, #74	@ 0x4a
 8000bc8:	887b      	ldrh	r3, [r7, #2]
 8000bca:	3308      	adds	r3, #8
 8000bcc:	687a      	ldr	r2, [r7, #4]
 8000bce:	4413      	add	r3, r2
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	883a      	ldrh	r2, [r7, #0]
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	f000 f8e4 	bl	8000da2 <_ZN14CircularBufferIhLt128EE3putEPKht>
	start_read();// restart reception immediately
 8000bda:	6878      	ldr	r0, [r7, #4]
 8000bdc:	f7ff ffd1 	bl	8000b82 <_ZN6UartIT10start_readEv>
}
 8000be0:	bf00      	nop
 8000be2:	3708      	adds	r7, #8
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <_ZN6UartIT10is_tx_doneEv>:
// Return TX done flag
bool UartIT::is_tx_done(void){
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
	return _is_tx_done;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	7a1b      	ldrb	r3, [r3, #8]
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	370c      	adds	r7, #12
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr

08000c00 <_ZN3ISRI6UartITLj2EEC1Ev>:
    ISR() : count_(0) {
 8000c00:	b480      	push	{r7}
 8000c02:	b085      	sub	sp, #20
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	609a      	str	r2, [r3, #8]
        for (size_t i = 0; i < MAX; ++i) {
 8000c0e:	2300      	movs	r3, #0
 8000c10:	60fb      	str	r3, [r7, #12]
 8000c12:	e007      	b.n	8000c24 <_ZN3ISRI6UartITLj2EEC1Ev+0x24>
            list_[i] = nullptr;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	68fa      	ldr	r2, [r7, #12]
 8000c18:	2100      	movs	r1, #0
 8000c1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        for (size_t i = 0; i < MAX; ++i) {
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	3301      	adds	r3, #1
 8000c22:	60fb      	str	r3, [r7, #12]
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	2b01      	cmp	r3, #1
 8000c28:	d9f4      	bls.n	8000c14 <_ZN3ISRI6UartITLj2EEC1Ev+0x14>
    }
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3714      	adds	r7, #20
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr

08000c38 <_ZN14CircularBufferIhLt128EEC1Ev>:

template <class T, uint16_t N>
class CircularBuffer {
public:
    // Constructor: initialize indices and clear memory
    CircularBuffer() : _in_pos(0), _out_pos(0), _stored(0) {
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	2200      	movs	r2, #0
 8000c44:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	2200      	movs	r2, #0
 8000c54:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
        memset(_buffer, 0, sizeof(_buffer));
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	2280      	movs	r2, #128	@ 0x80
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f004 f874 	bl	8004d4c <memset>
    }
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	4618      	mov	r0, r3
 8000c68:	3708      	adds	r7, #8
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}

08000c6e <_ZN3ISRI6UartITLj2EE3addEPS0_>:
    bool add(T* obj) {
 8000c6e:	b480      	push	{r7}
 8000c70:	b085      	sub	sp, #20
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	6078      	str	r0, [r7, #4]
 8000c76:	6039      	str	r1, [r7, #0]
        if (obj == nullptr) return false;
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d101      	bne.n	8000c82 <_ZN3ISRI6UartITLj2EE3addEPS0_+0x14>
 8000c7e:	2300      	movs	r3, #0
 8000c80:	e023      	b.n	8000cca <_ZN3ISRI6UartITLj2EE3addEPS0_+0x5c>
        for (size_t i = 0; i < count_; ++i) {
 8000c82:	2300      	movs	r3, #0
 8000c84:	60fb      	str	r3, [r7, #12]
 8000c86:	e00b      	b.n	8000ca0 <_ZN3ISRI6UartITLj2EE3addEPS0_+0x32>
            if (list_[i] == obj) {
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	68fa      	ldr	r2, [r7, #12]
 8000c8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c90:	683a      	ldr	r2, [r7, #0]
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d101      	bne.n	8000c9a <_ZN3ISRI6UartITLj2EE3addEPS0_+0x2c>
                return true;  // already in list
 8000c96:	2301      	movs	r3, #1
 8000c98:	e017      	b.n	8000cca <_ZN3ISRI6UartITLj2EE3addEPS0_+0x5c>
        for (size_t i = 0; i < count_; ++i) {
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	689b      	ldr	r3, [r3, #8]
 8000ca4:	68fa      	ldr	r2, [r7, #12]
 8000ca6:	429a      	cmp	r2, r3
 8000ca8:	d3ee      	bcc.n	8000c88 <_ZN3ISRI6UartITLj2EE3addEPS0_+0x1a>
        if (count_ >= MAX) {
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	689b      	ldr	r3, [r3, #8]
 8000cae:	2b01      	cmp	r3, #1
 8000cb0:	d901      	bls.n	8000cb6 <_ZN3ISRI6UartITLj2EE3addEPS0_+0x48>
            return false; // list full
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e009      	b.n	8000cca <_ZN3ISRI6UartITLj2EE3addEPS0_+0x5c>
        list_[count_++] = obj;
 8000cb6:	6839      	ldr	r1, [r7, #0]
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	689b      	ldr	r3, [r3, #8]
 8000cbc:	1c58      	adds	r0, r3, #1
 8000cbe:	687a      	ldr	r2, [r7, #4]
 8000cc0:	6090      	str	r0, [r2, #8]
 8000cc2:	687a      	ldr	r2, [r7, #4]
 8000cc4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return true;
 8000cc8:	2301      	movs	r3, #1
    }
 8000cca:	4618      	mov	r0, r3
 8000ccc:	3714      	adds	r7, #20
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr

08000cd6 <_ZNK3ISRI6UartITLj2EE4sizeEv>:
    size_t size() const { return count_; }
 8000cd6:	b480      	push	{r7}
 8000cd8:	b083      	sub	sp, #12
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	6078      	str	r0, [r7, #4]
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	689b      	ldr	r3, [r3, #8]
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	370c      	adds	r7, #12
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr

08000cee <_ZNK3ISRI6UartITLj2EE3getEj>:
    T* get(size_t index) const {
 8000cee:	b480      	push	{r7}
 8000cf0:	b083      	sub	sp, #12
 8000cf2:	af00      	add	r7, sp, #0
 8000cf4:	6078      	str	r0, [r7, #4]
 8000cf6:	6039      	str	r1, [r7, #0]
        if (index >= count_) return nullptr;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	689b      	ldr	r3, [r3, #8]
 8000cfc:	683a      	ldr	r2, [r7, #0]
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	d301      	bcc.n	8000d06 <_ZNK3ISRI6UartITLj2EE3getEj+0x18>
 8000d02:	2300      	movs	r3, #0
 8000d04:	e003      	b.n	8000d0e <_ZNK3ISRI6UartITLj2EE3getEj+0x20>
        return list_[index];
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	683a      	ldr	r2, [r7, #0]
 8000d0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    }
 8000d0e:	4618      	mov	r0, r3
 8000d10:	370c      	adds	r7, #12
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr

08000d1a <_ZN14CircularBufferIhLt128EE4pullEPht>:
            }
        }
    }

    // Read up to "size" elements from the buffer
    uint16_t pull(T *data, uint16_t size) {
 8000d1a:	b480      	push	{r7}
 8000d1c:	b087      	sub	sp, #28
 8000d1e:	af00      	add	r7, sp, #0
 8000d20:	60f8      	str	r0, [r7, #12]
 8000d22:	60b9      	str	r1, [r7, #8]
 8000d24:	4613      	mov	r3, r2
 8000d26:	80fb      	strh	r3, [r7, #6]
        uint16_t read_size = 0;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	82fb      	strh	r3, [r7, #22]
        for (uint16_t i = 0; i < size; i++) {
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	82bb      	strh	r3, [r7, #20]
 8000d30:	e02a      	b.n	8000d88 <_ZN14CircularBufferIhLt128EE4pullEPht+0x6e>
            if (_stored == 0) break;           // no more data
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	f8b3 3084 	ldrh.w	r3, [r3, #132]	@ 0x84
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d02a      	beq.n	8000d92 <_ZN14CircularBufferIhLt128EE4pullEPht+0x78>
            data[i] = _buffer[_out_pos++];     // read element
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 8000d42:	1c5a      	adds	r2, r3, #1
 8000d44:	b291      	uxth	r1, r2
 8000d46:	68fa      	ldr	r2, [r7, #12]
 8000d48:	f8a2 1082 	strh.w	r1, [r2, #130]	@ 0x82
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	8abb      	ldrh	r3, [r7, #20]
 8000d50:	68ba      	ldr	r2, [r7, #8]
 8000d52:	4413      	add	r3, r2
 8000d54:	68fa      	ldr	r2, [r7, #12]
 8000d56:	5c52      	ldrb	r2, [r2, r1]
 8000d58:	701a      	strb	r2, [r3, #0]
            if (_out_pos >= N) _out_pos = 0;   // wrap-around
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 8000d60:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d62:	d903      	bls.n	8000d6c <_ZN14CircularBufferIhLt128EE4pullEPht+0x52>
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	2200      	movs	r2, #0
 8000d68:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
            _stored--;                         // decrease stored count
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	f8b3 3084 	ldrh.w	r3, [r3, #132]	@ 0x84
 8000d72:	3b01      	subs	r3, #1
 8000d74:	b29a      	uxth	r2, r3
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
            read_size++;
 8000d7c:	8afb      	ldrh	r3, [r7, #22]
 8000d7e:	3301      	adds	r3, #1
 8000d80:	82fb      	strh	r3, [r7, #22]
        for (uint16_t i = 0; i < size; i++) {
 8000d82:	8abb      	ldrh	r3, [r7, #20]
 8000d84:	3301      	adds	r3, #1
 8000d86:	82bb      	strh	r3, [r7, #20]
 8000d88:	8aba      	ldrh	r2, [r7, #20]
 8000d8a:	88fb      	ldrh	r3, [r7, #6]
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	d3d0      	bcc.n	8000d32 <_ZN14CircularBufferIhLt128EE4pullEPht+0x18>
 8000d90:	e000      	b.n	8000d94 <_ZN14CircularBufferIhLt128EE4pullEPht+0x7a>
            if (_stored == 0) break;           // no more data
 8000d92:	bf00      	nop
        }
        return read_size;
 8000d94:	8afb      	ldrh	r3, [r7, #22]
    }
 8000d96:	4618      	mov	r0, r3
 8000d98:	371c      	adds	r7, #28
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr

08000da2 <_ZN14CircularBufferIhLt128EE3putEPKht>:
    void put(const T *data, uint16_t size) {
 8000da2:	b480      	push	{r7}
 8000da4:	b087      	sub	sp, #28
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	60f8      	str	r0, [r7, #12]
 8000daa:	60b9      	str	r1, [r7, #8]
 8000dac:	4613      	mov	r3, r2
 8000dae:	80fb      	strh	r3, [r7, #6]
        for (uint16_t i = 0; i < size; i++) {
 8000db0:	2300      	movs	r3, #0
 8000db2:	82fb      	strh	r3, [r7, #22]
 8000db4:	e039      	b.n	8000e2a <_ZN14CircularBufferIhLt128EE3putEPKht+0x88>
            _buffer[_in_pos++] = data[i];      // write data
 8000db6:	8afb      	ldrh	r3, [r7, #22]
 8000db8:	68ba      	ldr	r2, [r7, #8]
 8000dba:	4413      	add	r3, r2
 8000dbc:	7819      	ldrb	r1, [r3, #0]
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8000dc4:	1c5a      	adds	r2, r3, #1
 8000dc6:	b290      	uxth	r0, r2
 8000dc8:	68fa      	ldr	r2, [r7, #12]
 8000dca:	f8a2 0080 	strh.w	r0, [r2, #128]	@ 0x80
 8000dce:	461a      	mov	r2, r3
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	5499      	strb	r1, [r3, r2]
            if (_in_pos >= N) _in_pos = 0;     // wrap-around
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8000dda:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ddc:	d903      	bls.n	8000de6 <_ZN14CircularBufferIhLt128EE3putEPKht+0x44>
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	2200      	movs	r2, #0
 8000de2:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
            if (_stored < N) {
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	f8b3 3084 	ldrh.w	r3, [r3, #132]	@ 0x84
 8000dec:	2b7f      	cmp	r3, #127	@ 0x7f
 8000dee:	d808      	bhi.n	8000e02 <_ZN14CircularBufferIhLt128EE3putEPKht+0x60>
                _stored++;                     // increment count
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	f8b3 3084 	ldrh.w	r3, [r3, #132]	@ 0x84
 8000df6:	3301      	adds	r3, #1
 8000df8:	b29a      	uxth	r2, r3
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
 8000e00:	e010      	b.n	8000e24 <_ZN14CircularBufferIhLt128EE3putEPKht+0x82>
                _out_pos++;
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 8000e08:	3301      	adds	r3, #1
 8000e0a:	b29a      	uxth	r2, r3
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
                if (_out_pos >= N) _out_pos = 0;
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 8000e18:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e1a:	d903      	bls.n	8000e24 <_ZN14CircularBufferIhLt128EE3putEPKht+0x82>
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	2200      	movs	r2, #0
 8000e20:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
        for (uint16_t i = 0; i < size; i++) {
 8000e24:	8afb      	ldrh	r3, [r7, #22]
 8000e26:	3301      	adds	r3, #1
 8000e28:	82fb      	strh	r3, [r7, #22]
 8000e2a:	8afa      	ldrh	r2, [r7, #22]
 8000e2c:	88fb      	ldrh	r3, [r7, #6]
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d3c1      	bcc.n	8000db6 <_ZN14CircularBufferIhLt128EE3putEPKht+0x14>
    }
 8000e32:	bf00      	nop
 8000e34:	bf00      	nop
 8000e36:	371c      	adds	r7, #28
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr

08000e40 <_Z41__static_initialization_and_destruction_0v>:
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
ISR<UartIT, UART_ISR_MAX> UartIT::ISR_LIST;
 8000e44:	4802      	ldr	r0, [pc, #8]	@ (8000e50 <_Z41__static_initialization_and_destruction_0v+0x10>)
 8000e46:	f7ff fedb 	bl	8000c00 <_ZN3ISRI6UartITLj2EEC1Ev>
}
 8000e4a:	bf00      	nop
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	200000a4 	.word	0x200000a4

08000e54 <_GLOBAL__sub_I__ZN8UartBase6isInitE>:
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	f7ff fff2 	bl	8000e40 <_Z41__static_initialization_and_destruction_0v>
 8000e5c:	bd80      	pop	{r7, pc}
	...

08000e60 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b088      	sub	sp, #32
 8000e64:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e66:	f107 030c 	add.w	r3, r7, #12
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	601a      	str	r2, [r3, #0]
 8000e6e:	605a      	str	r2, [r3, #4]
 8000e70:	609a      	str	r2, [r3, #8]
 8000e72:	60da      	str	r2, [r3, #12]
 8000e74:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e76:	4b29      	ldr	r3, [pc, #164]	@ (8000f1c <MX_GPIO_Init+0xbc>)
 8000e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e7a:	4a28      	ldr	r2, [pc, #160]	@ (8000f1c <MX_GPIO_Init+0xbc>)
 8000e7c:	f043 0304 	orr.w	r3, r3, #4
 8000e80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e82:	4b26      	ldr	r3, [pc, #152]	@ (8000f1c <MX_GPIO_Init+0xbc>)
 8000e84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e86:	f003 0304 	and.w	r3, r3, #4
 8000e8a:	60bb      	str	r3, [r7, #8]
 8000e8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e8e:	4b23      	ldr	r3, [pc, #140]	@ (8000f1c <MX_GPIO_Init+0xbc>)
 8000e90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e92:	4a22      	ldr	r2, [pc, #136]	@ (8000f1c <MX_GPIO_Init+0xbc>)
 8000e94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e9a:	4b20      	ldr	r3, [pc, #128]	@ (8000f1c <MX_GPIO_Init+0xbc>)
 8000e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ea2:	607b      	str	r3, [r7, #4]
 8000ea4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ea6:	4b1d      	ldr	r3, [pc, #116]	@ (8000f1c <MX_GPIO_Init+0xbc>)
 8000ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eaa:	4a1c      	ldr	r2, [pc, #112]	@ (8000f1c <MX_GPIO_Init+0xbc>)
 8000eac:	f043 0301 	orr.w	r3, r3, #1
 8000eb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eb2:	4b1a      	ldr	r3, [pc, #104]	@ (8000f1c <MX_GPIO_Init+0xbc>)
 8000eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eb6:	f003 0301 	and.w	r3, r3, #1
 8000eba:	603b      	str	r3, [r7, #0]
 8000ebc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ON_BOARD_GPIO_Port, LED_ON_BOARD_Pin, GPIO_PIN_SET);
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	2120      	movs	r1, #32
 8000ec2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ec6:	f000 fe95 	bl	8001bf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000eca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ece:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ed0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ed4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eda:	f107 030c 	add.w	r3, r7, #12
 8000ede:	4619      	mov	r1, r3
 8000ee0:	480f      	ldr	r0, [pc, #60]	@ (8000f20 <MX_GPIO_Init+0xc0>)
 8000ee2:	f000 fcdd 	bl	80018a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_ON_BOARD_Pin */
  GPIO_InitStruct.Pin = LED_ON_BOARD_Pin;
 8000ee6:	2320      	movs	r3, #32
 8000ee8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eea:	2301      	movs	r3, #1
 8000eec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_ON_BOARD_GPIO_Port, &GPIO_InitStruct);
 8000ef6:	f107 030c 	add.w	r3, r7, #12
 8000efa:	4619      	mov	r1, r3
 8000efc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f00:	f000 fcce 	bl	80018a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000f04:	2200      	movs	r2, #0
 8000f06:	2100      	movs	r1, #0
 8000f08:	2028      	movs	r0, #40	@ 0x28
 8000f0a:	f000 fc14 	bl	8001736 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f0e:	2028      	movs	r0, #40	@ 0x28
 8000f10:	f000 fc2d 	bl	800176e <HAL_NVIC_EnableIRQ>

}
 8000f14:	bf00      	nop
 8000f16:	3720      	adds	r7, #32
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	40021000 	.word	0x40021000
 8000f20:	48000800 	.word	0x48000800

08000f24 <_Z14blueB_callbackv>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
volatile uint32_t blueB_latch= 0;
void blueB_callback(){
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
	blueB_latch++;
 8000f28:	4b04      	ldr	r3, [pc, #16]	@ (8000f3c <_Z14blueB_callbackv+0x18>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	4a03      	ldr	r2, [pc, #12]	@ (8000f3c <_Z14blueB_callbackv+0x18>)
 8000f30:	6013      	str	r3, [r2, #0]
}
 8000f32:	bf00      	nop
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr
 8000f3c:	200000b0 	.word	0x200000b0

08000f40 <main>:
  * @brief  The application entry point.
  * @retval int
  */

extern "C" int main(void)
{
 8000f40:	b5b0      	push	{r4, r5, r7, lr}
 8000f42:	b0ce      	sub	sp, #312	@ 0x138
 8000f44:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f46:	f000 fa82 	bl	800144e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f4a:	f000 f897 	bl	800107c <_Z18SystemClock_Configv>


//  Button buttonBlue(blueButton_GPIO_Port, blueButton_Pin);

  // ld2 using interrupt from Button blue
  Led ld2(LED_ON_BOARD_GPIO_Port, LED_ON_BOARD_Pin);
 8000f4e:	f507 7092 	add.w	r0, r7, #292	@ 0x124
 8000f52:	2300      	movs	r3, #0
 8000f54:	2220      	movs	r2, #32
 8000f56:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 8000f5a:	f7ff fb4b 	bl	80005f4 <_ZN3LedC1EP12GPIO_TypeDeft13GPIO_PinState>
  ButtonISR ButtonBlue(GPIOC, GPIO_PIN_13);
 8000f5e:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8000f62:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f66:	493f      	ldr	r1, [pc, #252]	@ (8001064 <main+0x124>)
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f7ff fb87 	bl	800067c <_ZN9ButtonISRC1EP12GPIO_TypeDeft>
  ButtonBlue.set_isr_cb(blueB_callback);
 8000f6e:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8000f72:	493d      	ldr	r1, [pc, #244]	@ (8001068 <main+0x128>)
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff fbc9 	bl	800070c <_ZN9ButtonISR10set_isr_cbEPFvvE>
  uint32_t blueB_state= 0;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134

  // Uart2
//  UartBase uart2(USART2, &huart2);
  UartIT uartIt2(USART2, &huart2);
 8000f80:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000f84:	4a39      	ldr	r2, [pc, #228]	@ (800106c <main+0x12c>)
 8000f86:	493a      	ldr	r1, [pc, #232]	@ (8001070 <main+0x130>)
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f7ff fd2f 	bl	80009ec <_ZN6UartITC1EP13USART_TypeDefP20__UART_HandleTypeDef>
  uint8_t c[64]= "Pragram start\n\r";
 8000f8e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000f92:	f5a3 759a 	sub.w	r5, r3, #308	@ 0x134
 8000f96:	4b37      	ldr	r3, [pc, #220]	@ (8001074 <main+0x134>)
 8000f98:	462c      	mov	r4, r5
 8000f9a:	6818      	ldr	r0, [r3, #0]
 8000f9c:	6859      	ldr	r1, [r3, #4]
 8000f9e:	689a      	ldr	r2, [r3, #8]
 8000fa0:	68db      	ldr	r3, [r3, #12]
 8000fa2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fa4:	f105 0310 	add.w	r3, r5, #16
 8000fa8:	2230      	movs	r2, #48	@ 0x30
 8000faa:	2100      	movs	r1, #0
 8000fac:	4618      	mov	r0, r3
 8000fae:	f003 fecd 	bl	8004d4c <memset>
  uartIt2.write(c, strlen((char*)c));
 8000fb2:	1d3b      	adds	r3, r7, #4
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff f907 	bl	80001c8 <strlen>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	b29a      	uxth	r2, r3
 8000fbe:	1d39      	adds	r1, r7, #4
 8000fc0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f7ff fda9 	bl	8000b1c <_ZN6UartIT5writeEPht>
  memset(c,0,sizeof(c));
 8000fca:	1d3b      	adds	r3, r7, #4
 8000fcc:	2240      	movs	r2, #64	@ 0x40
 8000fce:	2100      	movs	r1, #0
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f003 febb 	bl	8004d4c <memset>
  uartIt2.start_read();
 8000fd6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff fdd1 	bl	8000b82 <_ZN6UartIT10start_readEv>

	  // toggle the ld2 using blue Button
//	  ld2.write(buttonBlue.readButtonState());

	  // toggle the ld2 using Interrupt from blue Button
	  if(blueB_state != blueB_latch){
 8000fe0:	4b25      	ldr	r3, [pc, #148]	@ (8001078 <main+0x138>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	bf14      	ite	ne
 8000fec:	2301      	movne	r3, #1
 8000fee:	2300      	moveq	r3, #0
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d00c      	beq.n	8001010 <main+0xd0>
		  HAL_Delay(500);
 8000ff6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ffa:	f000 fa9d 	bl	8001538 <HAL_Delay>

		  blueB_state = blueB_latch;
 8000ffe:	4b1e      	ldr	r3, [pc, #120]	@ (8001078 <main+0x138>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
		  ld2.toggle();
 8001006:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff fb0e 	bl	800062c <_ZNK3Led6toggleEv>
	  }


	  // Uart2
	  uint16_t len= uartIt2.read(c, sizeof(c));
 8001010:	1d39      	adds	r1, r7, #4
 8001012:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001016:	2240      	movs	r2, #64	@ 0x40
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff fd9f 	bl	8000b5c <_ZN6UartIT4readEPht>
 800101e:	4603      	mov	r3, r0
 8001020:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132

	  if(len>0){
 8001024:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8001028:	2b00      	cmp	r3, #0
 800102a:	d013      	beq.n	8001054 <main+0x114>
		  while(!uartIt2.is_tx_done());
 800102c:	bf00      	nop
 800102e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff fdd8 	bl	8000be8 <_ZN6UartIT10is_tx_doneEv>
 8001038:	4603      	mov	r3, r0
 800103a:	f083 0301 	eor.w	r3, r3, #1
 800103e:	b2db      	uxtb	r3, r3
 8001040:	2b00      	cmp	r3, #0
 8001042:	d1f4      	bne.n	800102e <main+0xee>
		  uartIt2.write(c, len);
 8001044:	f8b7 2132 	ldrh.w	r2, [r7, #306]	@ 0x132
 8001048:	1d39      	adds	r1, r7, #4
 800104a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800104e:	4618      	mov	r0, r3
 8001050:	f7ff fd64 	bl	8000b1c <_ZN6UartIT5writeEPht>
	  }
	  memset(c,0,sizeof(c));
 8001054:	1d3b      	adds	r3, r7, #4
 8001056:	2240      	movs	r2, #64	@ 0x40
 8001058:	2100      	movs	r1, #0
 800105a:	4618      	mov	r0, r3
 800105c:	f003 fe76 	bl	8004d4c <memset>

    /* USER CODE BEGIN 3 */
  }
 8001060:	e7be      	b.n	8000fe0 <main+0xa0>
 8001062:	bf00      	nop
 8001064:	48000800 	.word	0x48000800
 8001068:	08000f25 	.word	0x08000f25
 800106c:	2000016c 	.word	0x2000016c
 8001070:	40004400 	.word	0x40004400
 8001074:	08004e54 	.word	0x08004e54
 8001078:	200000b0 	.word	0x200000b0

0800107c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b096      	sub	sp, #88	@ 0x58
 8001080:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001082:	f107 0314 	add.w	r3, r7, #20
 8001086:	2244      	movs	r2, #68	@ 0x44
 8001088:	2100      	movs	r1, #0
 800108a:	4618      	mov	r0, r3
 800108c:	f003 fe5e 	bl	8004d4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001090:	463b      	mov	r3, r7
 8001092:	2200      	movs	r2, #0
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	605a      	str	r2, [r3, #4]
 8001098:	609a      	str	r2, [r3, #8]
 800109a:	60da      	str	r2, [r3, #12]
 800109c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800109e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80010a2:	f000 fdff 	bl	8001ca4 <HAL_PWREx_ControlVoltageScaling>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	bf14      	ite	ne
 80010ac:	2301      	movne	r3, #1
 80010ae:	2300      	moveq	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 80010b6:	f000 f836 	bl	8001126 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80010ba:	2310      	movs	r3, #16
 80010bc:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80010be:	2301      	movs	r3, #1
 80010c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80010c6:	2360      	movs	r3, #96	@ 0x60
 80010c8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80010ca:	2300      	movs	r3, #0
 80010cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010ce:	f107 0314 	add.w	r3, r7, #20
 80010d2:	4618      	mov	r0, r3
 80010d4:	f000 fe3c 	bl	8001d50 <HAL_RCC_OscConfig>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	bf14      	ite	ne
 80010de:	2301      	movne	r3, #1
 80010e0:	2300      	moveq	r3, #0
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 80010e8:	f000 f81d 	bl	8001126 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ec:	230f      	movs	r3, #15
 80010ee:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80010f0:	2300      	movs	r3, #0
 80010f2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010f4:	2300      	movs	r3, #0
 80010f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010f8:	2300      	movs	r3, #0
 80010fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010fc:	2300      	movs	r3, #0
 80010fe:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001100:	463b      	mov	r3, r7
 8001102:	2100      	movs	r1, #0
 8001104:	4618      	mov	r0, r3
 8001106:	f001 f9ff 	bl	8002508 <HAL_RCC_ClockConfig>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	bf14      	ite	ne
 8001110:	2301      	movne	r3, #1
 8001112:	2300      	moveq	r3, #0
 8001114:	b2db      	uxtb	r3, r3
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 800111a:	f000 f804 	bl	8001126 <Error_Handler>
  }
}
 800111e:	bf00      	nop
 8001120:	3758      	adds	r7, #88	@ 0x58
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001126:	b480      	push	{r7}
 8001128:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800112a:	b672      	cpsid	i
}
 800112c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800112e:	bf00      	nop
 8001130:	e7fd      	b.n	800112e <Error_Handler+0x8>
	...

08001134 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800113a:	4b0f      	ldr	r3, [pc, #60]	@ (8001178 <HAL_MspInit+0x44>)
 800113c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800113e:	4a0e      	ldr	r2, [pc, #56]	@ (8001178 <HAL_MspInit+0x44>)
 8001140:	f043 0301 	orr.w	r3, r3, #1
 8001144:	6613      	str	r3, [r2, #96]	@ 0x60
 8001146:	4b0c      	ldr	r3, [pc, #48]	@ (8001178 <HAL_MspInit+0x44>)
 8001148:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800114a:	f003 0301 	and.w	r3, r3, #1
 800114e:	607b      	str	r3, [r7, #4]
 8001150:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001152:	4b09      	ldr	r3, [pc, #36]	@ (8001178 <HAL_MspInit+0x44>)
 8001154:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001156:	4a08      	ldr	r2, [pc, #32]	@ (8001178 <HAL_MspInit+0x44>)
 8001158:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800115c:	6593      	str	r3, [r2, #88]	@ 0x58
 800115e:	4b06      	ldr	r3, [pc, #24]	@ (8001178 <HAL_MspInit+0x44>)
 8001160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001162:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001166:	603b      	str	r3, [r7, #0]
 8001168:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800116a:	bf00      	nop
 800116c:	370c      	adds	r7, #12
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	40021000 	.word	0x40021000

0800117c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001180:	bf00      	nop
 8001182:	e7fd      	b.n	8001180 <NMI_Handler+0x4>

08001184 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001188:	bf00      	nop
 800118a:	e7fd      	b.n	8001188 <HardFault_Handler+0x4>

0800118c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001190:	bf00      	nop
 8001192:	e7fd      	b.n	8001190 <MemManage_Handler+0x4>

08001194 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001198:	bf00      	nop
 800119a:	e7fd      	b.n	8001198 <BusFault_Handler+0x4>

0800119c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011a0:	bf00      	nop
 80011a2:	e7fd      	b.n	80011a0 <UsageFault_Handler+0x4>

080011a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011a8:	bf00      	nop
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr

080011b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011b2:	b480      	push	{r7}
 80011b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011b6:	bf00      	nop
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011c4:	bf00      	nop
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr

080011ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011d2:	f000 f991 	bl	80014f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011d6:	bf00      	nop
 80011d8:	bd80      	pop	{r7, pc}
	...

080011dc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80011e0:	4802      	ldr	r0, [pc, #8]	@ (80011ec <USART1_IRQHandler+0x10>)
 80011e2:	f002 f92d 	bl	8003440 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80011e6:	bf00      	nop
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	200000b4 	.word	0x200000b4

080011f0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80011f4:	4802      	ldr	r0, [pc, #8]	@ (8001200 <USART2_IRQHandler+0x10>)
 80011f6:	f002 f923 	bl	8003440 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80011fa:	bf00      	nop
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	2000016c 	.word	0x2000016c

08001204 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001208:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800120c:	f000 fd24 	bl	8001c58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001210:	bf00      	nop
 8001212:	bd80      	pop	{r7, pc}

08001214 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001218:	4b06      	ldr	r3, [pc, #24]	@ (8001234 <SystemInit+0x20>)
 800121a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800121e:	4a05      	ldr	r2, [pc, #20]	@ (8001234 <SystemInit+0x20>)
 8001220:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001224:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	e000ed00 	.word	0xe000ed00

08001238 <MX_USART2_UART_Init>:

}
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800123c:	4b14      	ldr	r3, [pc, #80]	@ (8001290 <MX_USART2_UART_Init+0x58>)
 800123e:	4a15      	ldr	r2, [pc, #84]	@ (8001294 <MX_USART2_UART_Init+0x5c>)
 8001240:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001242:	4b13      	ldr	r3, [pc, #76]	@ (8001290 <MX_USART2_UART_Init+0x58>)
 8001244:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001248:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800124a:	4b11      	ldr	r3, [pc, #68]	@ (8001290 <MX_USART2_UART_Init+0x58>)
 800124c:	2200      	movs	r2, #0
 800124e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001250:	4b0f      	ldr	r3, [pc, #60]	@ (8001290 <MX_USART2_UART_Init+0x58>)
 8001252:	2200      	movs	r2, #0
 8001254:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001256:	4b0e      	ldr	r3, [pc, #56]	@ (8001290 <MX_USART2_UART_Init+0x58>)
 8001258:	2200      	movs	r2, #0
 800125a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800125c:	4b0c      	ldr	r3, [pc, #48]	@ (8001290 <MX_USART2_UART_Init+0x58>)
 800125e:	220c      	movs	r2, #12
 8001260:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001262:	4b0b      	ldr	r3, [pc, #44]	@ (8001290 <MX_USART2_UART_Init+0x58>)
 8001264:	2200      	movs	r2, #0
 8001266:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001268:	4b09      	ldr	r3, [pc, #36]	@ (8001290 <MX_USART2_UART_Init+0x58>)
 800126a:	2200      	movs	r2, #0
 800126c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800126e:	4b08      	ldr	r3, [pc, #32]	@ (8001290 <MX_USART2_UART_Init+0x58>)
 8001270:	2200      	movs	r2, #0
 8001272:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001274:	4b06      	ldr	r3, [pc, #24]	@ (8001290 <MX_USART2_UART_Init+0x58>)
 8001276:	2200      	movs	r2, #0
 8001278:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800127a:	4805      	ldr	r0, [pc, #20]	@ (8001290 <MX_USART2_UART_Init+0x58>)
 800127c:	f002 f824 	bl	80032c8 <HAL_UART_Init>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001286:	f7ff ff4e 	bl	8001126 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800128a:	bf00      	nop
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	2000016c 	.word	0x2000016c
 8001294:	40004400 	.word	0x40004400

08001298 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b0ae      	sub	sp, #184	@ 0xb8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80012a4:	2200      	movs	r2, #0
 80012a6:	601a      	str	r2, [r3, #0]
 80012a8:	605a      	str	r2, [r3, #4]
 80012aa:	609a      	str	r2, [r3, #8]
 80012ac:	60da      	str	r2, [r3, #12]
 80012ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012b0:	f107 031c 	add.w	r3, r7, #28
 80012b4:	2288      	movs	r2, #136	@ 0x88
 80012b6:	2100      	movs	r1, #0
 80012b8:	4618      	mov	r0, r3
 80012ba:	f003 fd47 	bl	8004d4c <memset>
  if(uartHandle->Instance==USART1)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4a4b      	ldr	r2, [pc, #300]	@ (80013f0 <HAL_UART_MspInit+0x158>)
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d145      	bne.n	8001354 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80012c8:	2301      	movs	r3, #1
 80012ca:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80012cc:	2300      	movs	r3, #0
 80012ce:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012d0:	f107 031c 	add.w	r3, r7, #28
 80012d4:	4618      	mov	r0, r3
 80012d6:	f001 fb3b 	bl	8002950 <HAL_RCCEx_PeriphCLKConfig>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80012e0:	f7ff ff21 	bl	8001126 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80012e4:	4b43      	ldr	r3, [pc, #268]	@ (80013f4 <HAL_UART_MspInit+0x15c>)
 80012e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012e8:	4a42      	ldr	r2, [pc, #264]	@ (80013f4 <HAL_UART_MspInit+0x15c>)
 80012ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012ee:	6613      	str	r3, [r2, #96]	@ 0x60
 80012f0:	4b40      	ldr	r3, [pc, #256]	@ (80013f4 <HAL_UART_MspInit+0x15c>)
 80012f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012f8:	61bb      	str	r3, [r7, #24]
 80012fa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fc:	4b3d      	ldr	r3, [pc, #244]	@ (80013f4 <HAL_UART_MspInit+0x15c>)
 80012fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001300:	4a3c      	ldr	r2, [pc, #240]	@ (80013f4 <HAL_UART_MspInit+0x15c>)
 8001302:	f043 0301 	orr.w	r3, r3, #1
 8001306:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001308:	4b3a      	ldr	r3, [pc, #232]	@ (80013f4 <HAL_UART_MspInit+0x15c>)
 800130a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800130c:	f003 0301 	and.w	r3, r3, #1
 8001310:	617b      	str	r3, [r7, #20]
 8001312:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001314:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001318:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131c:	2302      	movs	r3, #2
 800131e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001322:	2300      	movs	r3, #0
 8001324:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001328:	2303      	movs	r3, #3
 800132a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800132e:	2307      	movs	r3, #7
 8001330:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001334:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001338:	4619      	mov	r1, r3
 800133a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800133e:	f000 faaf 	bl	80018a0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001342:	2200      	movs	r2, #0
 8001344:	2100      	movs	r1, #0
 8001346:	2025      	movs	r0, #37	@ 0x25
 8001348:	f000 f9f5 	bl	8001736 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800134c:	2025      	movs	r0, #37	@ 0x25
 800134e:	f000 fa0e 	bl	800176e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001352:	e048      	b.n	80013e6 <HAL_UART_MspInit+0x14e>
  else if(uartHandle->Instance==USART2)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a27      	ldr	r2, [pc, #156]	@ (80013f8 <HAL_UART_MspInit+0x160>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d143      	bne.n	80013e6 <HAL_UART_MspInit+0x14e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800135e:	2302      	movs	r3, #2
 8001360:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001362:	2300      	movs	r3, #0
 8001364:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001366:	f107 031c 	add.w	r3, r7, #28
 800136a:	4618      	mov	r0, r3
 800136c:	f001 faf0 	bl	8002950 <HAL_RCCEx_PeriphCLKConfig>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <HAL_UART_MspInit+0xe2>
      Error_Handler();
 8001376:	f7ff fed6 	bl	8001126 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800137a:	4b1e      	ldr	r3, [pc, #120]	@ (80013f4 <HAL_UART_MspInit+0x15c>)
 800137c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800137e:	4a1d      	ldr	r2, [pc, #116]	@ (80013f4 <HAL_UART_MspInit+0x15c>)
 8001380:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001384:	6593      	str	r3, [r2, #88]	@ 0x58
 8001386:	4b1b      	ldr	r3, [pc, #108]	@ (80013f4 <HAL_UART_MspInit+0x15c>)
 8001388:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800138a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800138e:	613b      	str	r3, [r7, #16]
 8001390:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001392:	4b18      	ldr	r3, [pc, #96]	@ (80013f4 <HAL_UART_MspInit+0x15c>)
 8001394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001396:	4a17      	ldr	r2, [pc, #92]	@ (80013f4 <HAL_UART_MspInit+0x15c>)
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800139e:	4b15      	ldr	r3, [pc, #84]	@ (80013f4 <HAL_UART_MspInit+0x15c>)
 80013a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80013aa:	230c      	movs	r3, #12
 80013ac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b0:	2302      	movs	r3, #2
 80013b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b6:	2300      	movs	r3, #0
 80013b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013bc:	2303      	movs	r3, #3
 80013be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013c2:	2307      	movs	r3, #7
 80013c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80013cc:	4619      	mov	r1, r3
 80013ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013d2:	f000 fa65 	bl	80018a0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80013d6:	2200      	movs	r2, #0
 80013d8:	2100      	movs	r1, #0
 80013da:	2026      	movs	r0, #38	@ 0x26
 80013dc:	f000 f9ab 	bl	8001736 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80013e0:	2026      	movs	r0, #38	@ 0x26
 80013e2:	f000 f9c4 	bl	800176e <HAL_NVIC_EnableIRQ>
}
 80013e6:	bf00      	nop
 80013e8:	37b8      	adds	r7, #184	@ 0xb8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40013800 	.word	0x40013800
 80013f4:	40021000 	.word	0x40021000
 80013f8:	40004400 	.word	0x40004400

080013fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80013fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001434 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001400:	f7ff ff08 	bl	8001214 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001404:	480c      	ldr	r0, [pc, #48]	@ (8001438 <LoopForever+0x6>)
  ldr r1, =_edata
 8001406:	490d      	ldr	r1, [pc, #52]	@ (800143c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001408:	4a0d      	ldr	r2, [pc, #52]	@ (8001440 <LoopForever+0xe>)
  movs r3, #0
 800140a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800140c:	e002      	b.n	8001414 <LoopCopyDataInit>

0800140e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800140e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001410:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001412:	3304      	adds	r3, #4

08001414 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001414:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001416:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001418:	d3f9      	bcc.n	800140e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800141a:	4a0a      	ldr	r2, [pc, #40]	@ (8001444 <LoopForever+0x12>)
  ldr r4, =_ebss
 800141c:	4c0a      	ldr	r4, [pc, #40]	@ (8001448 <LoopForever+0x16>)
  movs r3, #0
 800141e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001420:	e001      	b.n	8001426 <LoopFillZerobss>

08001422 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001422:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001424:	3204      	adds	r2, #4

08001426 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001426:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001428:	d3fb      	bcc.n	8001422 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800142a:	f003 fc97 	bl	8004d5c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800142e:	f7ff fd87 	bl	8000f40 <main>

08001432 <LoopForever>:

LoopForever:
    b LoopForever
 8001432:	e7fe      	b.n	8001432 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001434:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001438:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800143c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001440:	08004f04 	.word	0x08004f04
  ldr r2, =_sbss
 8001444:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001448:	20000368 	.word	0x20000368

0800144c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800144c:	e7fe      	b.n	800144c <ADC1_2_IRQHandler>

0800144e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800144e:	b580      	push	{r7, lr}
 8001450:	b082      	sub	sp, #8
 8001452:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001454:	2300      	movs	r3, #0
 8001456:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001458:	2003      	movs	r0, #3
 800145a:	f000 f961 	bl	8001720 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800145e:	200f      	movs	r0, #15
 8001460:	f000 f80e 	bl	8001480 <HAL_InitTick>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d002      	beq.n	8001470 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	71fb      	strb	r3, [r7, #7]
 800146e:	e001      	b.n	8001474 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001470:	f7ff fe60 	bl	8001134 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001474:	79fb      	ldrb	r3, [r7, #7]
}
 8001476:	4618      	mov	r0, r3
 8001478:	3708      	adds	r7, #8
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
	...

08001480 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b084      	sub	sp, #16
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001488:	2300      	movs	r3, #0
 800148a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800148c:	4b17      	ldr	r3, [pc, #92]	@ (80014ec <HAL_InitTick+0x6c>)
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d023      	beq.n	80014dc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001494:	4b16      	ldr	r3, [pc, #88]	@ (80014f0 <HAL_InitTick+0x70>)
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	4b14      	ldr	r3, [pc, #80]	@ (80014ec <HAL_InitTick+0x6c>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	4619      	mov	r1, r3
 800149e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80014a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80014aa:	4618      	mov	r0, r3
 80014ac:	f000 f96d 	bl	800178a <HAL_SYSTICK_Config>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d10f      	bne.n	80014d6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2b0f      	cmp	r3, #15
 80014ba:	d809      	bhi.n	80014d0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014bc:	2200      	movs	r2, #0
 80014be:	6879      	ldr	r1, [r7, #4]
 80014c0:	f04f 30ff 	mov.w	r0, #4294967295
 80014c4:	f000 f937 	bl	8001736 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014c8:	4a0a      	ldr	r2, [pc, #40]	@ (80014f4 <HAL_InitTick+0x74>)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6013      	str	r3, [r2, #0]
 80014ce:	e007      	b.n	80014e0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80014d0:	2301      	movs	r3, #1
 80014d2:	73fb      	strb	r3, [r7, #15]
 80014d4:	e004      	b.n	80014e0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80014d6:	2301      	movs	r3, #1
 80014d8:	73fb      	strb	r3, [r7, #15]
 80014da:	e001      	b.n	80014e0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80014dc:	2301      	movs	r3, #1
 80014de:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80014e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3710      	adds	r7, #16
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	20000008 	.word	0x20000008
 80014f0:	20000000 	.word	0x20000000
 80014f4:	20000004 	.word	0x20000004

080014f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014fc:	4b06      	ldr	r3, [pc, #24]	@ (8001518 <HAL_IncTick+0x20>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	461a      	mov	r2, r3
 8001502:	4b06      	ldr	r3, [pc, #24]	@ (800151c <HAL_IncTick+0x24>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4413      	add	r3, r2
 8001508:	4a04      	ldr	r2, [pc, #16]	@ (800151c <HAL_IncTick+0x24>)
 800150a:	6013      	str	r3, [r2, #0]
}
 800150c:	bf00      	nop
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	20000008 	.word	0x20000008
 800151c:	20000224 	.word	0x20000224

08001520 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  return uwTick;
 8001524:	4b03      	ldr	r3, [pc, #12]	@ (8001534 <HAL_GetTick+0x14>)
 8001526:	681b      	ldr	r3, [r3, #0]
}
 8001528:	4618      	mov	r0, r3
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	20000224 	.word	0x20000224

08001538 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b084      	sub	sp, #16
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001540:	f7ff ffee 	bl	8001520 <HAL_GetTick>
 8001544:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001550:	d005      	beq.n	800155e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001552:	4b0a      	ldr	r3, [pc, #40]	@ (800157c <HAL_Delay+0x44>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	461a      	mov	r2, r3
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	4413      	add	r3, r2
 800155c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800155e:	bf00      	nop
 8001560:	f7ff ffde 	bl	8001520 <HAL_GetTick>
 8001564:	4602      	mov	r2, r0
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	68fa      	ldr	r2, [r7, #12]
 800156c:	429a      	cmp	r2, r3
 800156e:	d8f7      	bhi.n	8001560 <HAL_Delay+0x28>
  {
  }
}
 8001570:	bf00      	nop
 8001572:	bf00      	nop
 8001574:	3710      	adds	r7, #16
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	20000008 	.word	0x20000008

08001580 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001580:	b480      	push	{r7}
 8001582:	b085      	sub	sp, #20
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	f003 0307 	and.w	r3, r3, #7
 800158e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001590:	4b0c      	ldr	r3, [pc, #48]	@ (80015c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001596:	68ba      	ldr	r2, [r7, #8]
 8001598:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800159c:	4013      	ands	r3, r2
 800159e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015b2:	4a04      	ldr	r2, [pc, #16]	@ (80015c4 <__NVIC_SetPriorityGrouping+0x44>)
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	60d3      	str	r3, [r2, #12]
}
 80015b8:	bf00      	nop
 80015ba:	3714      	adds	r7, #20
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr
 80015c4:	e000ed00 	.word	0xe000ed00

080015c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015cc:	4b04      	ldr	r3, [pc, #16]	@ (80015e0 <__NVIC_GetPriorityGrouping+0x18>)
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	0a1b      	lsrs	r3, r3, #8
 80015d2:	f003 0307 	and.w	r3, r3, #7
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	46bd      	mov	sp, r7
 80015da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015de:	4770      	bx	lr
 80015e0:	e000ed00 	.word	0xe000ed00

080015e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	db0b      	blt.n	800160e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015f6:	79fb      	ldrb	r3, [r7, #7]
 80015f8:	f003 021f 	and.w	r2, r3, #31
 80015fc:	4907      	ldr	r1, [pc, #28]	@ (800161c <__NVIC_EnableIRQ+0x38>)
 80015fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001602:	095b      	lsrs	r3, r3, #5
 8001604:	2001      	movs	r0, #1
 8001606:	fa00 f202 	lsl.w	r2, r0, r2
 800160a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800160e:	bf00      	nop
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	e000e100 	.word	0xe000e100

08001620 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	4603      	mov	r3, r0
 8001628:	6039      	str	r1, [r7, #0]
 800162a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800162c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001630:	2b00      	cmp	r3, #0
 8001632:	db0a      	blt.n	800164a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	b2da      	uxtb	r2, r3
 8001638:	490c      	ldr	r1, [pc, #48]	@ (800166c <__NVIC_SetPriority+0x4c>)
 800163a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800163e:	0112      	lsls	r2, r2, #4
 8001640:	b2d2      	uxtb	r2, r2
 8001642:	440b      	add	r3, r1
 8001644:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001648:	e00a      	b.n	8001660 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	b2da      	uxtb	r2, r3
 800164e:	4908      	ldr	r1, [pc, #32]	@ (8001670 <__NVIC_SetPriority+0x50>)
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	f003 030f 	and.w	r3, r3, #15
 8001656:	3b04      	subs	r3, #4
 8001658:	0112      	lsls	r2, r2, #4
 800165a:	b2d2      	uxtb	r2, r2
 800165c:	440b      	add	r3, r1
 800165e:	761a      	strb	r2, [r3, #24]
}
 8001660:	bf00      	nop
 8001662:	370c      	adds	r7, #12
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr
 800166c:	e000e100 	.word	0xe000e100
 8001670:	e000ed00 	.word	0xe000ed00

08001674 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001674:	b480      	push	{r7}
 8001676:	b089      	sub	sp, #36	@ 0x24
 8001678:	af00      	add	r7, sp, #0
 800167a:	60f8      	str	r0, [r7, #12]
 800167c:	60b9      	str	r1, [r7, #8]
 800167e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	f003 0307 	and.w	r3, r3, #7
 8001686:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001688:	69fb      	ldr	r3, [r7, #28]
 800168a:	f1c3 0307 	rsb	r3, r3, #7
 800168e:	2b04      	cmp	r3, #4
 8001690:	bf28      	it	cs
 8001692:	2304      	movcs	r3, #4
 8001694:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	3304      	adds	r3, #4
 800169a:	2b06      	cmp	r3, #6
 800169c:	d902      	bls.n	80016a4 <NVIC_EncodePriority+0x30>
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	3b03      	subs	r3, #3
 80016a2:	e000      	b.n	80016a6 <NVIC_EncodePriority+0x32>
 80016a4:	2300      	movs	r3, #0
 80016a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016a8:	f04f 32ff 	mov.w	r2, #4294967295
 80016ac:	69bb      	ldr	r3, [r7, #24]
 80016ae:	fa02 f303 	lsl.w	r3, r2, r3
 80016b2:	43da      	mvns	r2, r3
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	401a      	ands	r2, r3
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016bc:	f04f 31ff 	mov.w	r1, #4294967295
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	fa01 f303 	lsl.w	r3, r1, r3
 80016c6:	43d9      	mvns	r1, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016cc:	4313      	orrs	r3, r2
         );
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3724      	adds	r7, #36	@ 0x24
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr
	...

080016dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	3b01      	subs	r3, #1
 80016e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016ec:	d301      	bcc.n	80016f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016ee:	2301      	movs	r3, #1
 80016f0:	e00f      	b.n	8001712 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016f2:	4a0a      	ldr	r2, [pc, #40]	@ (800171c <SysTick_Config+0x40>)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	3b01      	subs	r3, #1
 80016f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016fa:	210f      	movs	r1, #15
 80016fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001700:	f7ff ff8e 	bl	8001620 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001704:	4b05      	ldr	r3, [pc, #20]	@ (800171c <SysTick_Config+0x40>)
 8001706:	2200      	movs	r2, #0
 8001708:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800170a:	4b04      	ldr	r3, [pc, #16]	@ (800171c <SysTick_Config+0x40>)
 800170c:	2207      	movs	r2, #7
 800170e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	e000e010 	.word	0xe000e010

08001720 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	f7ff ff29 	bl	8001580 <__NVIC_SetPriorityGrouping>
}
 800172e:	bf00      	nop
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}

08001736 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001736:	b580      	push	{r7, lr}
 8001738:	b086      	sub	sp, #24
 800173a:	af00      	add	r7, sp, #0
 800173c:	4603      	mov	r3, r0
 800173e:	60b9      	str	r1, [r7, #8]
 8001740:	607a      	str	r2, [r7, #4]
 8001742:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001744:	2300      	movs	r3, #0
 8001746:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001748:	f7ff ff3e 	bl	80015c8 <__NVIC_GetPriorityGrouping>
 800174c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800174e:	687a      	ldr	r2, [r7, #4]
 8001750:	68b9      	ldr	r1, [r7, #8]
 8001752:	6978      	ldr	r0, [r7, #20]
 8001754:	f7ff ff8e 	bl	8001674 <NVIC_EncodePriority>
 8001758:	4602      	mov	r2, r0
 800175a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800175e:	4611      	mov	r1, r2
 8001760:	4618      	mov	r0, r3
 8001762:	f7ff ff5d 	bl	8001620 <__NVIC_SetPriority>
}
 8001766:	bf00      	nop
 8001768:	3718      	adds	r7, #24
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}

0800176e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	b082      	sub	sp, #8
 8001772:	af00      	add	r7, sp, #0
 8001774:	4603      	mov	r3, r0
 8001776:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001778:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800177c:	4618      	mov	r0, r3
 800177e:	f7ff ff31 	bl	80015e4 <__NVIC_EnableIRQ>
}
 8001782:	bf00      	nop
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}

0800178a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800178a:	b580      	push	{r7, lr}
 800178c:	b082      	sub	sp, #8
 800178e:	af00      	add	r7, sp, #0
 8001790:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	f7ff ffa2 	bl	80016dc <SysTick_Config>
 8001798:	4603      	mov	r3, r0
}
 800179a:	4618      	mov	r0, r3
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80017a2:	b480      	push	{r7}
 80017a4:	b085      	sub	sp, #20
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017aa:	2300      	movs	r3, #0
 80017ac:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d008      	beq.n	80017cc <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2204      	movs	r2, #4
 80017be:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2200      	movs	r2, #0
 80017c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e022      	b.n	8001812 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f022 020e 	bic.w	r2, r2, #14
 80017da:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f022 0201 	bic.w	r2, r2, #1
 80017ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017f0:	f003 021c 	and.w	r2, r3, #28
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f8:	2101      	movs	r1, #1
 80017fa:	fa01 f202 	lsl.w	r2, r1, r2
 80017fe:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2201      	movs	r2, #1
 8001804:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2200      	movs	r2, #0
 800180c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001810:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001812:	4618      	mov	r0, r3
 8001814:	3714      	adds	r7, #20
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr

0800181e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800181e:	b580      	push	{r7, lr}
 8001820:	b084      	sub	sp, #16
 8001822:	af00      	add	r7, sp, #0
 8001824:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001826:	2300      	movs	r3, #0
 8001828:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001830:	b2db      	uxtb	r3, r3
 8001832:	2b02      	cmp	r3, #2
 8001834:	d005      	beq.n	8001842 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2204      	movs	r2, #4
 800183a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	73fb      	strb	r3, [r7, #15]
 8001840:	e029      	b.n	8001896 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f022 020e 	bic.w	r2, r2, #14
 8001850:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f022 0201 	bic.w	r2, r2, #1
 8001860:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001866:	f003 021c 	and.w	r2, r3, #28
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800186e:	2101      	movs	r1, #1
 8001870:	fa01 f202 	lsl.w	r2, r1, r2
 8001874:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2201      	movs	r2, #1
 800187a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2200      	movs	r2, #0
 8001882:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800188a:	2b00      	cmp	r3, #0
 800188c:	d003      	beq.n	8001896 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	4798      	blx	r3
    }
  }
  return status;
 8001896:	7bfb      	ldrb	r3, [r7, #15]
}
 8001898:	4618      	mov	r0, r3
 800189a:	3710      	adds	r7, #16
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}

080018a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b087      	sub	sp, #28
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018aa:	2300      	movs	r3, #0
 80018ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018ae:	e17f      	b.n	8001bb0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	2101      	movs	r1, #1
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	fa01 f303 	lsl.w	r3, r1, r3
 80018bc:	4013      	ands	r3, r2
 80018be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	f000 8171 	beq.w	8001baa <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	f003 0303 	and.w	r3, r3, #3
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d005      	beq.n	80018e0 <HAL_GPIO_Init+0x40>
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	f003 0303 	and.w	r3, r3, #3
 80018dc:	2b02      	cmp	r3, #2
 80018de:	d130      	bne.n	8001942 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	2203      	movs	r2, #3
 80018ec:	fa02 f303 	lsl.w	r3, r2, r3
 80018f0:	43db      	mvns	r3, r3
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	4013      	ands	r3, r2
 80018f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	68da      	ldr	r2, [r3, #12]
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	693a      	ldr	r2, [r7, #16]
 8001906:	4313      	orrs	r3, r2
 8001908:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	693a      	ldr	r2, [r7, #16]
 800190e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001916:	2201      	movs	r2, #1
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	fa02 f303 	lsl.w	r3, r2, r3
 800191e:	43db      	mvns	r3, r3
 8001920:	693a      	ldr	r2, [r7, #16]
 8001922:	4013      	ands	r3, r2
 8001924:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	091b      	lsrs	r3, r3, #4
 800192c:	f003 0201 	and.w	r2, r3, #1
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	fa02 f303 	lsl.w	r3, r2, r3
 8001936:	693a      	ldr	r2, [r7, #16]
 8001938:	4313      	orrs	r3, r2
 800193a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	693a      	ldr	r2, [r7, #16]
 8001940:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f003 0303 	and.w	r3, r3, #3
 800194a:	2b03      	cmp	r3, #3
 800194c:	d118      	bne.n	8001980 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001952:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001954:	2201      	movs	r2, #1
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	fa02 f303 	lsl.w	r3, r2, r3
 800195c:	43db      	mvns	r3, r3
 800195e:	693a      	ldr	r2, [r7, #16]
 8001960:	4013      	ands	r3, r2
 8001962:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	08db      	lsrs	r3, r3, #3
 800196a:	f003 0201 	and.w	r2, r3, #1
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	fa02 f303 	lsl.w	r3, r2, r3
 8001974:	693a      	ldr	r2, [r7, #16]
 8001976:	4313      	orrs	r3, r2
 8001978:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	693a      	ldr	r2, [r7, #16]
 800197e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	f003 0303 	and.w	r3, r3, #3
 8001988:	2b03      	cmp	r3, #3
 800198a:	d017      	beq.n	80019bc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	005b      	lsls	r3, r3, #1
 8001996:	2203      	movs	r2, #3
 8001998:	fa02 f303 	lsl.w	r3, r2, r3
 800199c:	43db      	mvns	r3, r3
 800199e:	693a      	ldr	r2, [r7, #16]
 80019a0:	4013      	ands	r3, r2
 80019a2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	689a      	ldr	r2, [r3, #8]
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	005b      	lsls	r3, r3, #1
 80019ac:	fa02 f303 	lsl.w	r3, r2, r3
 80019b0:	693a      	ldr	r2, [r7, #16]
 80019b2:	4313      	orrs	r3, r2
 80019b4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	693a      	ldr	r2, [r7, #16]
 80019ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f003 0303 	and.w	r3, r3, #3
 80019c4:	2b02      	cmp	r3, #2
 80019c6:	d123      	bne.n	8001a10 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	08da      	lsrs	r2, r3, #3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	3208      	adds	r2, #8
 80019d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	f003 0307 	and.w	r3, r3, #7
 80019dc:	009b      	lsls	r3, r3, #2
 80019de:	220f      	movs	r2, #15
 80019e0:	fa02 f303 	lsl.w	r3, r2, r3
 80019e4:	43db      	mvns	r3, r3
 80019e6:	693a      	ldr	r2, [r7, #16]
 80019e8:	4013      	ands	r3, r2
 80019ea:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	691a      	ldr	r2, [r3, #16]
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	f003 0307 	and.w	r3, r3, #7
 80019f6:	009b      	lsls	r3, r3, #2
 80019f8:	fa02 f303 	lsl.w	r3, r2, r3
 80019fc:	693a      	ldr	r2, [r7, #16]
 80019fe:	4313      	orrs	r3, r2
 8001a00:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	08da      	lsrs	r2, r3, #3
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	3208      	adds	r2, #8
 8001a0a:	6939      	ldr	r1, [r7, #16]
 8001a0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	005b      	lsls	r3, r3, #1
 8001a1a:	2203      	movs	r2, #3
 8001a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a20:	43db      	mvns	r3, r3
 8001a22:	693a      	ldr	r2, [r7, #16]
 8001a24:	4013      	ands	r3, r2
 8001a26:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f003 0203 	and.w	r2, r3, #3
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	005b      	lsls	r3, r3, #1
 8001a34:	fa02 f303 	lsl.w	r3, r2, r3
 8001a38:	693a      	ldr	r2, [r7, #16]
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	693a      	ldr	r2, [r7, #16]
 8001a42:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	f000 80ac 	beq.w	8001baa <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a52:	4b5f      	ldr	r3, [pc, #380]	@ (8001bd0 <HAL_GPIO_Init+0x330>)
 8001a54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a56:	4a5e      	ldr	r2, [pc, #376]	@ (8001bd0 <HAL_GPIO_Init+0x330>)
 8001a58:	f043 0301 	orr.w	r3, r3, #1
 8001a5c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a5e:	4b5c      	ldr	r3, [pc, #368]	@ (8001bd0 <HAL_GPIO_Init+0x330>)
 8001a60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a62:	f003 0301 	and.w	r3, r3, #1
 8001a66:	60bb      	str	r3, [r7, #8]
 8001a68:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a6a:	4a5a      	ldr	r2, [pc, #360]	@ (8001bd4 <HAL_GPIO_Init+0x334>)
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	089b      	lsrs	r3, r3, #2
 8001a70:	3302      	adds	r3, #2
 8001a72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a76:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	f003 0303 	and.w	r3, r3, #3
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	220f      	movs	r2, #15
 8001a82:	fa02 f303 	lsl.w	r3, r2, r3
 8001a86:	43db      	mvns	r3, r3
 8001a88:	693a      	ldr	r2, [r7, #16]
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001a94:	d025      	beq.n	8001ae2 <HAL_GPIO_Init+0x242>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4a4f      	ldr	r2, [pc, #316]	@ (8001bd8 <HAL_GPIO_Init+0x338>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d01f      	beq.n	8001ade <HAL_GPIO_Init+0x23e>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4a4e      	ldr	r2, [pc, #312]	@ (8001bdc <HAL_GPIO_Init+0x33c>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d019      	beq.n	8001ada <HAL_GPIO_Init+0x23a>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a4d      	ldr	r2, [pc, #308]	@ (8001be0 <HAL_GPIO_Init+0x340>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d013      	beq.n	8001ad6 <HAL_GPIO_Init+0x236>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a4c      	ldr	r2, [pc, #304]	@ (8001be4 <HAL_GPIO_Init+0x344>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d00d      	beq.n	8001ad2 <HAL_GPIO_Init+0x232>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	4a4b      	ldr	r2, [pc, #300]	@ (8001be8 <HAL_GPIO_Init+0x348>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d007      	beq.n	8001ace <HAL_GPIO_Init+0x22e>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4a4a      	ldr	r2, [pc, #296]	@ (8001bec <HAL_GPIO_Init+0x34c>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d101      	bne.n	8001aca <HAL_GPIO_Init+0x22a>
 8001ac6:	2306      	movs	r3, #6
 8001ac8:	e00c      	b.n	8001ae4 <HAL_GPIO_Init+0x244>
 8001aca:	2307      	movs	r3, #7
 8001acc:	e00a      	b.n	8001ae4 <HAL_GPIO_Init+0x244>
 8001ace:	2305      	movs	r3, #5
 8001ad0:	e008      	b.n	8001ae4 <HAL_GPIO_Init+0x244>
 8001ad2:	2304      	movs	r3, #4
 8001ad4:	e006      	b.n	8001ae4 <HAL_GPIO_Init+0x244>
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e004      	b.n	8001ae4 <HAL_GPIO_Init+0x244>
 8001ada:	2302      	movs	r3, #2
 8001adc:	e002      	b.n	8001ae4 <HAL_GPIO_Init+0x244>
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e000      	b.n	8001ae4 <HAL_GPIO_Init+0x244>
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	697a      	ldr	r2, [r7, #20]
 8001ae6:	f002 0203 	and.w	r2, r2, #3
 8001aea:	0092      	lsls	r2, r2, #2
 8001aec:	4093      	lsls	r3, r2
 8001aee:	693a      	ldr	r2, [r7, #16]
 8001af0:	4313      	orrs	r3, r2
 8001af2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001af4:	4937      	ldr	r1, [pc, #220]	@ (8001bd4 <HAL_GPIO_Init+0x334>)
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	089b      	lsrs	r3, r3, #2
 8001afa:	3302      	adds	r3, #2
 8001afc:	693a      	ldr	r2, [r7, #16]
 8001afe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b02:	4b3b      	ldr	r3, [pc, #236]	@ (8001bf0 <HAL_GPIO_Init+0x350>)
 8001b04:	689b      	ldr	r3, [r3, #8]
 8001b06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	43db      	mvns	r3, r3
 8001b0c:	693a      	ldr	r2, [r7, #16]
 8001b0e:	4013      	ands	r3, r2
 8001b10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d003      	beq.n	8001b26 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001b1e:	693a      	ldr	r2, [r7, #16]
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	4313      	orrs	r3, r2
 8001b24:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b26:	4a32      	ldr	r2, [pc, #200]	@ (8001bf0 <HAL_GPIO_Init+0x350>)
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b2c:	4b30      	ldr	r3, [pc, #192]	@ (8001bf0 <HAL_GPIO_Init+0x350>)
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	43db      	mvns	r3, r3
 8001b36:	693a      	ldr	r2, [r7, #16]
 8001b38:	4013      	ands	r3, r2
 8001b3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d003      	beq.n	8001b50 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001b48:	693a      	ldr	r2, [r7, #16]
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b50:	4a27      	ldr	r2, [pc, #156]	@ (8001bf0 <HAL_GPIO_Init+0x350>)
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001b56:	4b26      	ldr	r3, [pc, #152]	@ (8001bf0 <HAL_GPIO_Init+0x350>)
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	43db      	mvns	r3, r3
 8001b60:	693a      	ldr	r2, [r7, #16]
 8001b62:	4013      	ands	r3, r2
 8001b64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d003      	beq.n	8001b7a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001b72:	693a      	ldr	r2, [r7, #16]
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	4313      	orrs	r3, r2
 8001b78:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b7a:	4a1d      	ldr	r2, [pc, #116]	@ (8001bf0 <HAL_GPIO_Init+0x350>)
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001b80:	4b1b      	ldr	r3, [pc, #108]	@ (8001bf0 <HAL_GPIO_Init+0x350>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	43db      	mvns	r3, r3
 8001b8a:	693a      	ldr	r2, [r7, #16]
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d003      	beq.n	8001ba4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001b9c:	693a      	ldr	r2, [r7, #16]
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001ba4:	4a12      	ldr	r2, [pc, #72]	@ (8001bf0 <HAL_GPIO_Init+0x350>)
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	3301      	adds	r3, #1
 8001bae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	fa22 f303 	lsr.w	r3, r2, r3
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	f47f ae78 	bne.w	80018b0 <HAL_GPIO_Init+0x10>
  }
}
 8001bc0:	bf00      	nop
 8001bc2:	bf00      	nop
 8001bc4:	371c      	adds	r7, #28
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	40010000 	.word	0x40010000
 8001bd8:	48000400 	.word	0x48000400
 8001bdc:	48000800 	.word	0x48000800
 8001be0:	48000c00 	.word	0x48000c00
 8001be4:	48001000 	.word	0x48001000
 8001be8:	48001400 	.word	0x48001400
 8001bec:	48001800 	.word	0x48001800
 8001bf0:	40010400 	.word	0x40010400

08001bf4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	807b      	strh	r3, [r7, #2]
 8001c00:	4613      	mov	r3, r2
 8001c02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c04:	787b      	ldrb	r3, [r7, #1]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d003      	beq.n	8001c12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c0a:	887a      	ldrh	r2, [r7, #2]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c10:	e002      	b.n	8001c18 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c12:	887a      	ldrh	r2, [r7, #2]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c18:	bf00      	nop
 8001c1a:	370c      	adds	r7, #12
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr

08001c24 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b085      	sub	sp, #20
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	695b      	ldr	r3, [r3, #20]
 8001c34:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c36:	887a      	ldrh	r2, [r7, #2]
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	041a      	lsls	r2, r3, #16
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	43d9      	mvns	r1, r3
 8001c42:	887b      	ldrh	r3, [r7, #2]
 8001c44:	400b      	ands	r3, r1
 8001c46:	431a      	orrs	r2, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	619a      	str	r2, [r3, #24]
}
 8001c4c:	bf00      	nop
 8001c4e:	3714      	adds	r7, #20
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr

08001c58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	4603      	mov	r3, r0
 8001c60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001c62:	4b08      	ldr	r3, [pc, #32]	@ (8001c84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c64:	695a      	ldr	r2, [r3, #20]
 8001c66:	88fb      	ldrh	r3, [r7, #6]
 8001c68:	4013      	ands	r3, r2
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d006      	beq.n	8001c7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c6e:	4a05      	ldr	r2, [pc, #20]	@ (8001c84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c70:	88fb      	ldrh	r3, [r7, #6]
 8001c72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c74:	88fb      	ldrh	r3, [r7, #6]
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7fe fd9c 	bl	80007b4 <HAL_GPIO_EXTI_Callback>
  }
}
 8001c7c:	bf00      	nop
 8001c7e:	3708      	adds	r7, #8
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	40010400 	.word	0x40010400

08001c88 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001c8c:	4b04      	ldr	r3, [pc, #16]	@ (8001ca0 <HAL_PWREx_GetVoltageRange+0x18>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	40007000 	.word	0x40007000

08001ca4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b085      	sub	sp, #20
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001cb2:	d130      	bne.n	8001d16 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001cb4:	4b23      	ldr	r3, [pc, #140]	@ (8001d44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001cbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001cc0:	d038      	beq.n	8001d34 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cc2:	4b20      	ldr	r3, [pc, #128]	@ (8001d44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001cca:	4a1e      	ldr	r2, [pc, #120]	@ (8001d44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ccc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cd0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001cd2:	4b1d      	ldr	r3, [pc, #116]	@ (8001d48 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	2232      	movs	r2, #50	@ 0x32
 8001cd8:	fb02 f303 	mul.w	r3, r2, r3
 8001cdc:	4a1b      	ldr	r2, [pc, #108]	@ (8001d4c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001cde:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce2:	0c9b      	lsrs	r3, r3, #18
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ce8:	e002      	b.n	8001cf0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	3b01      	subs	r3, #1
 8001cee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001cf0:	4b14      	ldr	r3, [pc, #80]	@ (8001d44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cf2:	695b      	ldr	r3, [r3, #20]
 8001cf4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cf8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cfc:	d102      	bne.n	8001d04 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d1f2      	bne.n	8001cea <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d04:	4b0f      	ldr	r3, [pc, #60]	@ (8001d44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d06:	695b      	ldr	r3, [r3, #20]
 8001d08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d10:	d110      	bne.n	8001d34 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001d12:	2303      	movs	r3, #3
 8001d14:	e00f      	b.n	8001d36 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001d16:	4b0b      	ldr	r3, [pc, #44]	@ (8001d44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001d1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d22:	d007      	beq.n	8001d34 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001d24:	4b07      	ldr	r3, [pc, #28]	@ (8001d44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d2c:	4a05      	ldr	r2, [pc, #20]	@ (8001d44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d32:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001d34:	2300      	movs	r3, #0
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3714      	adds	r7, #20
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	40007000 	.word	0x40007000
 8001d48:	20000000 	.word	0x20000000
 8001d4c:	431bde83 	.word	0x431bde83

08001d50 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b088      	sub	sp, #32
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d101      	bne.n	8001d62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e3ca      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d62:	4b97      	ldr	r3, [pc, #604]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	f003 030c 	and.w	r3, r3, #12
 8001d6a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d6c:	4b94      	ldr	r3, [pc, #592]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	f003 0303 	and.w	r3, r3, #3
 8001d74:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0310 	and.w	r3, r3, #16
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	f000 80e4 	beq.w	8001f4c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d007      	beq.n	8001d9a <HAL_RCC_OscConfig+0x4a>
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	2b0c      	cmp	r3, #12
 8001d8e:	f040 808b 	bne.w	8001ea8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	f040 8087 	bne.w	8001ea8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d9a:	4b89      	ldr	r3, [pc, #548]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0302 	and.w	r3, r3, #2
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d005      	beq.n	8001db2 <HAL_RCC_OscConfig+0x62>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	699b      	ldr	r3, [r3, #24]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d101      	bne.n	8001db2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e3a2      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6a1a      	ldr	r2, [r3, #32]
 8001db6:	4b82      	ldr	r3, [pc, #520]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0308 	and.w	r3, r3, #8
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d004      	beq.n	8001dcc <HAL_RCC_OscConfig+0x7c>
 8001dc2:	4b7f      	ldr	r3, [pc, #508]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001dca:	e005      	b.n	8001dd8 <HAL_RCC_OscConfig+0x88>
 8001dcc:	4b7c      	ldr	r3, [pc, #496]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001dce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001dd2:	091b      	lsrs	r3, r3, #4
 8001dd4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d223      	bcs.n	8001e24 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6a1b      	ldr	r3, [r3, #32]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f000 fd55 	bl	8002890 <RCC_SetFlashLatencyFromMSIRange>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	e383      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001df0:	4b73      	ldr	r3, [pc, #460]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a72      	ldr	r2, [pc, #456]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001df6:	f043 0308 	orr.w	r3, r3, #8
 8001dfa:	6013      	str	r3, [r2, #0]
 8001dfc:	4b70      	ldr	r3, [pc, #448]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6a1b      	ldr	r3, [r3, #32]
 8001e08:	496d      	ldr	r1, [pc, #436]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e0e:	4b6c      	ldr	r3, [pc, #432]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	69db      	ldr	r3, [r3, #28]
 8001e1a:	021b      	lsls	r3, r3, #8
 8001e1c:	4968      	ldr	r1, [pc, #416]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	604b      	str	r3, [r1, #4]
 8001e22:	e025      	b.n	8001e70 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e24:	4b66      	ldr	r3, [pc, #408]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a65      	ldr	r2, [pc, #404]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001e2a:	f043 0308 	orr.w	r3, r3, #8
 8001e2e:	6013      	str	r3, [r2, #0]
 8001e30:	4b63      	ldr	r3, [pc, #396]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6a1b      	ldr	r3, [r3, #32]
 8001e3c:	4960      	ldr	r1, [pc, #384]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e42:	4b5f      	ldr	r3, [pc, #380]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	69db      	ldr	r3, [r3, #28]
 8001e4e:	021b      	lsls	r3, r3, #8
 8001e50:	495b      	ldr	r1, [pc, #364]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001e52:	4313      	orrs	r3, r2
 8001e54:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e56:	69bb      	ldr	r3, [r7, #24]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d109      	bne.n	8001e70 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6a1b      	ldr	r3, [r3, #32]
 8001e60:	4618      	mov	r0, r3
 8001e62:	f000 fd15 	bl	8002890 <RCC_SetFlashLatencyFromMSIRange>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	e343      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e70:	f000 fc4a 	bl	8002708 <HAL_RCC_GetSysClockFreq>
 8001e74:	4602      	mov	r2, r0
 8001e76:	4b52      	ldr	r3, [pc, #328]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001e78:	689b      	ldr	r3, [r3, #8]
 8001e7a:	091b      	lsrs	r3, r3, #4
 8001e7c:	f003 030f 	and.w	r3, r3, #15
 8001e80:	4950      	ldr	r1, [pc, #320]	@ (8001fc4 <HAL_RCC_OscConfig+0x274>)
 8001e82:	5ccb      	ldrb	r3, [r1, r3]
 8001e84:	f003 031f 	and.w	r3, r3, #31
 8001e88:	fa22 f303 	lsr.w	r3, r2, r3
 8001e8c:	4a4e      	ldr	r2, [pc, #312]	@ (8001fc8 <HAL_RCC_OscConfig+0x278>)
 8001e8e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001e90:	4b4e      	ldr	r3, [pc, #312]	@ (8001fcc <HAL_RCC_OscConfig+0x27c>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7ff faf3 	bl	8001480 <HAL_InitTick>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001e9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d052      	beq.n	8001f4a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001ea4:	7bfb      	ldrb	r3, [r7, #15]
 8001ea6:	e327      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	699b      	ldr	r3, [r3, #24]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d032      	beq.n	8001f16 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001eb0:	4b43      	ldr	r3, [pc, #268]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a42      	ldr	r2, [pc, #264]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001eb6:	f043 0301 	orr.w	r3, r3, #1
 8001eba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001ebc:	f7ff fb30 	bl	8001520 <HAL_GetTick>
 8001ec0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001ec2:	e008      	b.n	8001ed6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ec4:	f7ff fb2c 	bl	8001520 <HAL_GetTick>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	2b02      	cmp	r3, #2
 8001ed0:	d901      	bls.n	8001ed6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	e310      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001ed6:	4b3a      	ldr	r3, [pc, #232]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0302 	and.w	r3, r3, #2
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d0f0      	beq.n	8001ec4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ee2:	4b37      	ldr	r3, [pc, #220]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a36      	ldr	r2, [pc, #216]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001ee8:	f043 0308 	orr.w	r3, r3, #8
 8001eec:	6013      	str	r3, [r2, #0]
 8001eee:	4b34      	ldr	r3, [pc, #208]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6a1b      	ldr	r3, [r3, #32]
 8001efa:	4931      	ldr	r1, [pc, #196]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001efc:	4313      	orrs	r3, r2
 8001efe:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f00:	4b2f      	ldr	r3, [pc, #188]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	69db      	ldr	r3, [r3, #28]
 8001f0c:	021b      	lsls	r3, r3, #8
 8001f0e:	492c      	ldr	r1, [pc, #176]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001f10:	4313      	orrs	r3, r2
 8001f12:	604b      	str	r3, [r1, #4]
 8001f14:	e01a      	b.n	8001f4c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001f16:	4b2a      	ldr	r3, [pc, #168]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a29      	ldr	r2, [pc, #164]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001f1c:	f023 0301 	bic.w	r3, r3, #1
 8001f20:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f22:	f7ff fafd 	bl	8001520 <HAL_GetTick>
 8001f26:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001f28:	e008      	b.n	8001f3c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f2a:	f7ff faf9 	bl	8001520 <HAL_GetTick>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	2b02      	cmp	r3, #2
 8001f36:	d901      	bls.n	8001f3c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001f38:	2303      	movs	r3, #3
 8001f3a:	e2dd      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001f3c:	4b20      	ldr	r3, [pc, #128]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 0302 	and.w	r3, r3, #2
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d1f0      	bne.n	8001f2a <HAL_RCC_OscConfig+0x1da>
 8001f48:	e000      	b.n	8001f4c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f4a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 0301 	and.w	r3, r3, #1
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d074      	beq.n	8002042 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001f58:	69bb      	ldr	r3, [r7, #24]
 8001f5a:	2b08      	cmp	r3, #8
 8001f5c:	d005      	beq.n	8001f6a <HAL_RCC_OscConfig+0x21a>
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	2b0c      	cmp	r3, #12
 8001f62:	d10e      	bne.n	8001f82 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	2b03      	cmp	r3, #3
 8001f68:	d10b      	bne.n	8001f82 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f6a:	4b15      	ldr	r3, [pc, #84]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d064      	beq.n	8002040 <HAL_RCC_OscConfig+0x2f0>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d160      	bne.n	8002040 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e2ba      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f8a:	d106      	bne.n	8001f9a <HAL_RCC_OscConfig+0x24a>
 8001f8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a0b      	ldr	r2, [pc, #44]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001f92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f96:	6013      	str	r3, [r2, #0]
 8001f98:	e026      	b.n	8001fe8 <HAL_RCC_OscConfig+0x298>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001fa2:	d115      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x280>
 8001fa4:	4b06      	ldr	r3, [pc, #24]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a05      	ldr	r2, [pc, #20]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001faa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001fae:	6013      	str	r3, [r2, #0]
 8001fb0:	4b03      	ldr	r3, [pc, #12]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a02      	ldr	r2, [pc, #8]	@ (8001fc0 <HAL_RCC_OscConfig+0x270>)
 8001fb6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fba:	6013      	str	r3, [r2, #0]
 8001fbc:	e014      	b.n	8001fe8 <HAL_RCC_OscConfig+0x298>
 8001fbe:	bf00      	nop
 8001fc0:	40021000 	.word	0x40021000
 8001fc4:	08004ea4 	.word	0x08004ea4
 8001fc8:	20000000 	.word	0x20000000
 8001fcc:	20000004 	.word	0x20000004
 8001fd0:	4ba0      	ldr	r3, [pc, #640]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a9f      	ldr	r2, [pc, #636]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 8001fd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fda:	6013      	str	r3, [r2, #0]
 8001fdc:	4b9d      	ldr	r3, [pc, #628]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a9c      	ldr	r2, [pc, #624]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 8001fe2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fe6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d013      	beq.n	8002018 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ff0:	f7ff fa96 	bl	8001520 <HAL_GetTick>
 8001ff4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ff6:	e008      	b.n	800200a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ff8:	f7ff fa92 	bl	8001520 <HAL_GetTick>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	2b64      	cmp	r3, #100	@ 0x64
 8002004:	d901      	bls.n	800200a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e276      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800200a:	4b92      	ldr	r3, [pc, #584]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002012:	2b00      	cmp	r3, #0
 8002014:	d0f0      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x2a8>
 8002016:	e014      	b.n	8002042 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002018:	f7ff fa82 	bl	8001520 <HAL_GetTick>
 800201c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800201e:	e008      	b.n	8002032 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002020:	f7ff fa7e 	bl	8001520 <HAL_GetTick>
 8002024:	4602      	mov	r2, r0
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	1ad3      	subs	r3, r2, r3
 800202a:	2b64      	cmp	r3, #100	@ 0x64
 800202c:	d901      	bls.n	8002032 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800202e:	2303      	movs	r3, #3
 8002030:	e262      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002032:	4b88      	ldr	r3, [pc, #544]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800203a:	2b00      	cmp	r3, #0
 800203c:	d1f0      	bne.n	8002020 <HAL_RCC_OscConfig+0x2d0>
 800203e:	e000      	b.n	8002042 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002040:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0302 	and.w	r3, r3, #2
 800204a:	2b00      	cmp	r3, #0
 800204c:	d060      	beq.n	8002110 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800204e:	69bb      	ldr	r3, [r7, #24]
 8002050:	2b04      	cmp	r3, #4
 8002052:	d005      	beq.n	8002060 <HAL_RCC_OscConfig+0x310>
 8002054:	69bb      	ldr	r3, [r7, #24]
 8002056:	2b0c      	cmp	r3, #12
 8002058:	d119      	bne.n	800208e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	2b02      	cmp	r3, #2
 800205e:	d116      	bne.n	800208e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002060:	4b7c      	ldr	r3, [pc, #496]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002068:	2b00      	cmp	r3, #0
 800206a:	d005      	beq.n	8002078 <HAL_RCC_OscConfig+0x328>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d101      	bne.n	8002078 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e23f      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002078:	4b76      	ldr	r3, [pc, #472]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	691b      	ldr	r3, [r3, #16]
 8002084:	061b      	lsls	r3, r3, #24
 8002086:	4973      	ldr	r1, [pc, #460]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 8002088:	4313      	orrs	r3, r2
 800208a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800208c:	e040      	b.n	8002110 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	68db      	ldr	r3, [r3, #12]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d023      	beq.n	80020de <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002096:	4b6f      	ldr	r3, [pc, #444]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a6e      	ldr	r2, [pc, #440]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 800209c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020a2:	f7ff fa3d 	bl	8001520 <HAL_GetTick>
 80020a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020a8:	e008      	b.n	80020bc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020aa:	f7ff fa39 	bl	8001520 <HAL_GetTick>
 80020ae:	4602      	mov	r2, r0
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	1ad3      	subs	r3, r2, r3
 80020b4:	2b02      	cmp	r3, #2
 80020b6:	d901      	bls.n	80020bc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80020b8:	2303      	movs	r3, #3
 80020ba:	e21d      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020bc:	4b65      	ldr	r3, [pc, #404]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d0f0      	beq.n	80020aa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020c8:	4b62      	ldr	r3, [pc, #392]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	691b      	ldr	r3, [r3, #16]
 80020d4:	061b      	lsls	r3, r3, #24
 80020d6:	495f      	ldr	r1, [pc, #380]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 80020d8:	4313      	orrs	r3, r2
 80020da:	604b      	str	r3, [r1, #4]
 80020dc:	e018      	b.n	8002110 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020de:	4b5d      	ldr	r3, [pc, #372]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a5c      	ldr	r2, [pc, #368]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 80020e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80020e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020ea:	f7ff fa19 	bl	8001520 <HAL_GetTick>
 80020ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020f0:	e008      	b.n	8002104 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020f2:	f7ff fa15 	bl	8001520 <HAL_GetTick>
 80020f6:	4602      	mov	r2, r0
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	2b02      	cmp	r3, #2
 80020fe:	d901      	bls.n	8002104 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002100:	2303      	movs	r3, #3
 8002102:	e1f9      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002104:	4b53      	ldr	r3, [pc, #332]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800210c:	2b00      	cmp	r3, #0
 800210e:	d1f0      	bne.n	80020f2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0308 	and.w	r3, r3, #8
 8002118:	2b00      	cmp	r3, #0
 800211a:	d03c      	beq.n	8002196 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	695b      	ldr	r3, [r3, #20]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d01c      	beq.n	800215e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002124:	4b4b      	ldr	r3, [pc, #300]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 8002126:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800212a:	4a4a      	ldr	r2, [pc, #296]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 800212c:	f043 0301 	orr.w	r3, r3, #1
 8002130:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002134:	f7ff f9f4 	bl	8001520 <HAL_GetTick>
 8002138:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800213a:	e008      	b.n	800214e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800213c:	f7ff f9f0 	bl	8001520 <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	2b02      	cmp	r3, #2
 8002148:	d901      	bls.n	800214e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e1d4      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800214e:	4b41      	ldr	r3, [pc, #260]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 8002150:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002154:	f003 0302 	and.w	r3, r3, #2
 8002158:	2b00      	cmp	r3, #0
 800215a:	d0ef      	beq.n	800213c <HAL_RCC_OscConfig+0x3ec>
 800215c:	e01b      	b.n	8002196 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800215e:	4b3d      	ldr	r3, [pc, #244]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 8002160:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002164:	4a3b      	ldr	r2, [pc, #236]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 8002166:	f023 0301 	bic.w	r3, r3, #1
 800216a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800216e:	f7ff f9d7 	bl	8001520 <HAL_GetTick>
 8002172:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002174:	e008      	b.n	8002188 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002176:	f7ff f9d3 	bl	8001520 <HAL_GetTick>
 800217a:	4602      	mov	r2, r0
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	1ad3      	subs	r3, r2, r3
 8002180:	2b02      	cmp	r3, #2
 8002182:	d901      	bls.n	8002188 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002184:	2303      	movs	r3, #3
 8002186:	e1b7      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002188:	4b32      	ldr	r3, [pc, #200]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 800218a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800218e:	f003 0302 	and.w	r3, r3, #2
 8002192:	2b00      	cmp	r3, #0
 8002194:	d1ef      	bne.n	8002176 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 0304 	and.w	r3, r3, #4
 800219e:	2b00      	cmp	r3, #0
 80021a0:	f000 80a6 	beq.w	80022f0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021a4:	2300      	movs	r3, #0
 80021a6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80021a8:	4b2a      	ldr	r3, [pc, #168]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 80021aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d10d      	bne.n	80021d0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021b4:	4b27      	ldr	r3, [pc, #156]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 80021b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021b8:	4a26      	ldr	r2, [pc, #152]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 80021ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021be:	6593      	str	r3, [r2, #88]	@ 0x58
 80021c0:	4b24      	ldr	r3, [pc, #144]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 80021c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021c8:	60bb      	str	r3, [r7, #8]
 80021ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021cc:	2301      	movs	r3, #1
 80021ce:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021d0:	4b21      	ldr	r3, [pc, #132]	@ (8002258 <HAL_RCC_OscConfig+0x508>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d118      	bne.n	800220e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021dc:	4b1e      	ldr	r3, [pc, #120]	@ (8002258 <HAL_RCC_OscConfig+0x508>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a1d      	ldr	r2, [pc, #116]	@ (8002258 <HAL_RCC_OscConfig+0x508>)
 80021e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021e8:	f7ff f99a 	bl	8001520 <HAL_GetTick>
 80021ec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021ee:	e008      	b.n	8002202 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021f0:	f7ff f996 	bl	8001520 <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	2b02      	cmp	r3, #2
 80021fc:	d901      	bls.n	8002202 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80021fe:	2303      	movs	r3, #3
 8002200:	e17a      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002202:	4b15      	ldr	r3, [pc, #84]	@ (8002258 <HAL_RCC_OscConfig+0x508>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800220a:	2b00      	cmp	r3, #0
 800220c:	d0f0      	beq.n	80021f0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	2b01      	cmp	r3, #1
 8002214:	d108      	bne.n	8002228 <HAL_RCC_OscConfig+0x4d8>
 8002216:	4b0f      	ldr	r3, [pc, #60]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 8002218:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800221c:	4a0d      	ldr	r2, [pc, #52]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 800221e:	f043 0301 	orr.w	r3, r3, #1
 8002222:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002226:	e029      	b.n	800227c <HAL_RCC_OscConfig+0x52c>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	2b05      	cmp	r3, #5
 800222e:	d115      	bne.n	800225c <HAL_RCC_OscConfig+0x50c>
 8002230:	4b08      	ldr	r3, [pc, #32]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 8002232:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002236:	4a07      	ldr	r2, [pc, #28]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 8002238:	f043 0304 	orr.w	r3, r3, #4
 800223c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002240:	4b04      	ldr	r3, [pc, #16]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 8002242:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002246:	4a03      	ldr	r2, [pc, #12]	@ (8002254 <HAL_RCC_OscConfig+0x504>)
 8002248:	f043 0301 	orr.w	r3, r3, #1
 800224c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002250:	e014      	b.n	800227c <HAL_RCC_OscConfig+0x52c>
 8002252:	bf00      	nop
 8002254:	40021000 	.word	0x40021000
 8002258:	40007000 	.word	0x40007000
 800225c:	4b9c      	ldr	r3, [pc, #624]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 800225e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002262:	4a9b      	ldr	r2, [pc, #620]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 8002264:	f023 0301 	bic.w	r3, r3, #1
 8002268:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800226c:	4b98      	ldr	r3, [pc, #608]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 800226e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002272:	4a97      	ldr	r2, [pc, #604]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 8002274:	f023 0304 	bic.w	r3, r3, #4
 8002278:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d016      	beq.n	80022b2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002284:	f7ff f94c 	bl	8001520 <HAL_GetTick>
 8002288:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800228a:	e00a      	b.n	80022a2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800228c:	f7ff f948 	bl	8001520 <HAL_GetTick>
 8002290:	4602      	mov	r2, r0
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	f241 3288 	movw	r2, #5000	@ 0x1388
 800229a:	4293      	cmp	r3, r2
 800229c:	d901      	bls.n	80022a2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e12a      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022a2:	4b8b      	ldr	r3, [pc, #556]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 80022a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022a8:	f003 0302 	and.w	r3, r3, #2
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d0ed      	beq.n	800228c <HAL_RCC_OscConfig+0x53c>
 80022b0:	e015      	b.n	80022de <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022b2:	f7ff f935 	bl	8001520 <HAL_GetTick>
 80022b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80022b8:	e00a      	b.n	80022d0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022ba:	f7ff f931 	bl	8001520 <HAL_GetTick>
 80022be:	4602      	mov	r2, r0
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	1ad3      	subs	r3, r2, r3
 80022c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d901      	bls.n	80022d0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80022cc:	2303      	movs	r3, #3
 80022ce:	e113      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80022d0:	4b7f      	ldr	r3, [pc, #508]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 80022d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022d6:	f003 0302 	and.w	r3, r3, #2
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d1ed      	bne.n	80022ba <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80022de:	7ffb      	ldrb	r3, [r7, #31]
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d105      	bne.n	80022f0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022e4:	4b7a      	ldr	r3, [pc, #488]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 80022e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022e8:	4a79      	ldr	r2, [pc, #484]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 80022ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80022ee:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	f000 80fe 	beq.w	80024f6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022fe:	2b02      	cmp	r3, #2
 8002300:	f040 80d0 	bne.w	80024a4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002304:	4b72      	ldr	r3, [pc, #456]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	f003 0203 	and.w	r2, r3, #3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002314:	429a      	cmp	r2, r3
 8002316:	d130      	bne.n	800237a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002322:	3b01      	subs	r3, #1
 8002324:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002326:	429a      	cmp	r2, r3
 8002328:	d127      	bne.n	800237a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002334:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002336:	429a      	cmp	r2, r3
 8002338:	d11f      	bne.n	800237a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002340:	687a      	ldr	r2, [r7, #4]
 8002342:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002344:	2a07      	cmp	r2, #7
 8002346:	bf14      	ite	ne
 8002348:	2201      	movne	r2, #1
 800234a:	2200      	moveq	r2, #0
 800234c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800234e:	4293      	cmp	r3, r2
 8002350:	d113      	bne.n	800237a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800235c:	085b      	lsrs	r3, r3, #1
 800235e:	3b01      	subs	r3, #1
 8002360:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002362:	429a      	cmp	r2, r3
 8002364:	d109      	bne.n	800237a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002370:	085b      	lsrs	r3, r3, #1
 8002372:	3b01      	subs	r3, #1
 8002374:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002376:	429a      	cmp	r2, r3
 8002378:	d06e      	beq.n	8002458 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	2b0c      	cmp	r3, #12
 800237e:	d069      	beq.n	8002454 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002380:	4b53      	ldr	r3, [pc, #332]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002388:	2b00      	cmp	r3, #0
 800238a:	d105      	bne.n	8002398 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800238c:	4b50      	ldr	r3, [pc, #320]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e0ad      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800239c:	4b4c      	ldr	r3, [pc, #304]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a4b      	ldr	r2, [pc, #300]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 80023a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80023a6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80023a8:	f7ff f8ba 	bl	8001520 <HAL_GetTick>
 80023ac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023ae:	e008      	b.n	80023c2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023b0:	f7ff f8b6 	bl	8001520 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d901      	bls.n	80023c2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e09a      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023c2:	4b43      	ldr	r3, [pc, #268]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d1f0      	bne.n	80023b0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023ce:	4b40      	ldr	r3, [pc, #256]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 80023d0:	68da      	ldr	r2, [r3, #12]
 80023d2:	4b40      	ldr	r3, [pc, #256]	@ (80024d4 <HAL_RCC_OscConfig+0x784>)
 80023d4:	4013      	ands	r3, r2
 80023d6:	687a      	ldr	r2, [r7, #4]
 80023d8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80023de:	3a01      	subs	r2, #1
 80023e0:	0112      	lsls	r2, r2, #4
 80023e2:	4311      	orrs	r1, r2
 80023e4:	687a      	ldr	r2, [r7, #4]
 80023e6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80023e8:	0212      	lsls	r2, r2, #8
 80023ea:	4311      	orrs	r1, r2
 80023ec:	687a      	ldr	r2, [r7, #4]
 80023ee:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80023f0:	0852      	lsrs	r2, r2, #1
 80023f2:	3a01      	subs	r2, #1
 80023f4:	0552      	lsls	r2, r2, #21
 80023f6:	4311      	orrs	r1, r2
 80023f8:	687a      	ldr	r2, [r7, #4]
 80023fa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80023fc:	0852      	lsrs	r2, r2, #1
 80023fe:	3a01      	subs	r2, #1
 8002400:	0652      	lsls	r2, r2, #25
 8002402:	4311      	orrs	r1, r2
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002408:	0912      	lsrs	r2, r2, #4
 800240a:	0452      	lsls	r2, r2, #17
 800240c:	430a      	orrs	r2, r1
 800240e:	4930      	ldr	r1, [pc, #192]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 8002410:	4313      	orrs	r3, r2
 8002412:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002414:	4b2e      	ldr	r3, [pc, #184]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a2d      	ldr	r2, [pc, #180]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 800241a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800241e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002420:	4b2b      	ldr	r3, [pc, #172]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	4a2a      	ldr	r2, [pc, #168]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 8002426:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800242a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800242c:	f7ff f878 	bl	8001520 <HAL_GetTick>
 8002430:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002432:	e008      	b.n	8002446 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002434:	f7ff f874 	bl	8001520 <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	2b02      	cmp	r3, #2
 8002440:	d901      	bls.n	8002446 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e058      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002446:	4b22      	ldr	r3, [pc, #136]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d0f0      	beq.n	8002434 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002452:	e050      	b.n	80024f6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e04f      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002458:	4b1d      	ldr	r3, [pc, #116]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002460:	2b00      	cmp	r3, #0
 8002462:	d148      	bne.n	80024f6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002464:	4b1a      	ldr	r3, [pc, #104]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a19      	ldr	r2, [pc, #100]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 800246a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800246e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002470:	4b17      	ldr	r3, [pc, #92]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	4a16      	ldr	r2, [pc, #88]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 8002476:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800247a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800247c:	f7ff f850 	bl	8001520 <HAL_GetTick>
 8002480:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002482:	e008      	b.n	8002496 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002484:	f7ff f84c 	bl	8001520 <HAL_GetTick>
 8002488:	4602      	mov	r2, r0
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	2b02      	cmp	r3, #2
 8002490:	d901      	bls.n	8002496 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002492:	2303      	movs	r3, #3
 8002494:	e030      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002496:	4b0e      	ldr	r3, [pc, #56]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d0f0      	beq.n	8002484 <HAL_RCC_OscConfig+0x734>
 80024a2:	e028      	b.n	80024f6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80024a4:	69bb      	ldr	r3, [r7, #24]
 80024a6:	2b0c      	cmp	r3, #12
 80024a8:	d023      	beq.n	80024f2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024aa:	4b09      	ldr	r3, [pc, #36]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a08      	ldr	r2, [pc, #32]	@ (80024d0 <HAL_RCC_OscConfig+0x780>)
 80024b0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80024b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024b6:	f7ff f833 	bl	8001520 <HAL_GetTick>
 80024ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024bc:	e00c      	b.n	80024d8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024be:	f7ff f82f 	bl	8001520 <HAL_GetTick>
 80024c2:	4602      	mov	r2, r0
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	1ad3      	subs	r3, r2, r3
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d905      	bls.n	80024d8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80024cc:	2303      	movs	r3, #3
 80024ce:	e013      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
 80024d0:	40021000 	.word	0x40021000
 80024d4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024d8:	4b09      	ldr	r3, [pc, #36]	@ (8002500 <HAL_RCC_OscConfig+0x7b0>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d1ec      	bne.n	80024be <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80024e4:	4b06      	ldr	r3, [pc, #24]	@ (8002500 <HAL_RCC_OscConfig+0x7b0>)
 80024e6:	68da      	ldr	r2, [r3, #12]
 80024e8:	4905      	ldr	r1, [pc, #20]	@ (8002500 <HAL_RCC_OscConfig+0x7b0>)
 80024ea:	4b06      	ldr	r3, [pc, #24]	@ (8002504 <HAL_RCC_OscConfig+0x7b4>)
 80024ec:	4013      	ands	r3, r2
 80024ee:	60cb      	str	r3, [r1, #12]
 80024f0:	e001      	b.n	80024f6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e000      	b.n	80024f8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80024f6:	2300      	movs	r3, #0
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3720      	adds	r7, #32
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	40021000 	.word	0x40021000
 8002504:	feeefffc 	.word	0xfeeefffc

08002508 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d101      	bne.n	800251c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	e0e7      	b.n	80026ec <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800251c:	4b75      	ldr	r3, [pc, #468]	@ (80026f4 <HAL_RCC_ClockConfig+0x1ec>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f003 0307 	and.w	r3, r3, #7
 8002524:	683a      	ldr	r2, [r7, #0]
 8002526:	429a      	cmp	r2, r3
 8002528:	d910      	bls.n	800254c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800252a:	4b72      	ldr	r3, [pc, #456]	@ (80026f4 <HAL_RCC_ClockConfig+0x1ec>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f023 0207 	bic.w	r2, r3, #7
 8002532:	4970      	ldr	r1, [pc, #448]	@ (80026f4 <HAL_RCC_ClockConfig+0x1ec>)
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	4313      	orrs	r3, r2
 8002538:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800253a:	4b6e      	ldr	r3, [pc, #440]	@ (80026f4 <HAL_RCC_ClockConfig+0x1ec>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 0307 	and.w	r3, r3, #7
 8002542:	683a      	ldr	r2, [r7, #0]
 8002544:	429a      	cmp	r2, r3
 8002546:	d001      	beq.n	800254c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	e0cf      	b.n	80026ec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f003 0302 	and.w	r3, r3, #2
 8002554:	2b00      	cmp	r3, #0
 8002556:	d010      	beq.n	800257a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	689a      	ldr	r2, [r3, #8]
 800255c:	4b66      	ldr	r3, [pc, #408]	@ (80026f8 <HAL_RCC_ClockConfig+0x1f0>)
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002564:	429a      	cmp	r2, r3
 8002566:	d908      	bls.n	800257a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002568:	4b63      	ldr	r3, [pc, #396]	@ (80026f8 <HAL_RCC_ClockConfig+0x1f0>)
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	4960      	ldr	r1, [pc, #384]	@ (80026f8 <HAL_RCC_ClockConfig+0x1f0>)
 8002576:	4313      	orrs	r3, r2
 8002578:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0301 	and.w	r3, r3, #1
 8002582:	2b00      	cmp	r3, #0
 8002584:	d04c      	beq.n	8002620 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	2b03      	cmp	r3, #3
 800258c:	d107      	bne.n	800259e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800258e:	4b5a      	ldr	r3, [pc, #360]	@ (80026f8 <HAL_RCC_ClockConfig+0x1f0>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002596:	2b00      	cmp	r3, #0
 8002598:	d121      	bne.n	80025de <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e0a6      	b.n	80026ec <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	2b02      	cmp	r3, #2
 80025a4:	d107      	bne.n	80025b6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025a6:	4b54      	ldr	r3, [pc, #336]	@ (80026f8 <HAL_RCC_ClockConfig+0x1f0>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d115      	bne.n	80025de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e09a      	b.n	80026ec <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d107      	bne.n	80025ce <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80025be:	4b4e      	ldr	r3, [pc, #312]	@ (80026f8 <HAL_RCC_ClockConfig+0x1f0>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 0302 	and.w	r3, r3, #2
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d109      	bne.n	80025de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e08e      	b.n	80026ec <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025ce:	4b4a      	ldr	r3, [pc, #296]	@ (80026f8 <HAL_RCC_ClockConfig+0x1f0>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d101      	bne.n	80025de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e086      	b.n	80026ec <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80025de:	4b46      	ldr	r3, [pc, #280]	@ (80026f8 <HAL_RCC_ClockConfig+0x1f0>)
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	f023 0203 	bic.w	r2, r3, #3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	4943      	ldr	r1, [pc, #268]	@ (80026f8 <HAL_RCC_ClockConfig+0x1f0>)
 80025ec:	4313      	orrs	r3, r2
 80025ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025f0:	f7fe ff96 	bl	8001520 <HAL_GetTick>
 80025f4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025f6:	e00a      	b.n	800260e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025f8:	f7fe ff92 	bl	8001520 <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002606:	4293      	cmp	r3, r2
 8002608:	d901      	bls.n	800260e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e06e      	b.n	80026ec <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800260e:	4b3a      	ldr	r3, [pc, #232]	@ (80026f8 <HAL_RCC_ClockConfig+0x1f0>)
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f003 020c 	and.w	r2, r3, #12
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	429a      	cmp	r2, r3
 800261e:	d1eb      	bne.n	80025f8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0302 	and.w	r3, r3, #2
 8002628:	2b00      	cmp	r3, #0
 800262a:	d010      	beq.n	800264e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	689a      	ldr	r2, [r3, #8]
 8002630:	4b31      	ldr	r3, [pc, #196]	@ (80026f8 <HAL_RCC_ClockConfig+0x1f0>)
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002638:	429a      	cmp	r2, r3
 800263a:	d208      	bcs.n	800264e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800263c:	4b2e      	ldr	r3, [pc, #184]	@ (80026f8 <HAL_RCC_ClockConfig+0x1f0>)
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	492b      	ldr	r1, [pc, #172]	@ (80026f8 <HAL_RCC_ClockConfig+0x1f0>)
 800264a:	4313      	orrs	r3, r2
 800264c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800264e:	4b29      	ldr	r3, [pc, #164]	@ (80026f4 <HAL_RCC_ClockConfig+0x1ec>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 0307 	and.w	r3, r3, #7
 8002656:	683a      	ldr	r2, [r7, #0]
 8002658:	429a      	cmp	r2, r3
 800265a:	d210      	bcs.n	800267e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800265c:	4b25      	ldr	r3, [pc, #148]	@ (80026f4 <HAL_RCC_ClockConfig+0x1ec>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f023 0207 	bic.w	r2, r3, #7
 8002664:	4923      	ldr	r1, [pc, #140]	@ (80026f4 <HAL_RCC_ClockConfig+0x1ec>)
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	4313      	orrs	r3, r2
 800266a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800266c:	4b21      	ldr	r3, [pc, #132]	@ (80026f4 <HAL_RCC_ClockConfig+0x1ec>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 0307 	and.w	r3, r3, #7
 8002674:	683a      	ldr	r2, [r7, #0]
 8002676:	429a      	cmp	r2, r3
 8002678:	d001      	beq.n	800267e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e036      	b.n	80026ec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 0304 	and.w	r3, r3, #4
 8002686:	2b00      	cmp	r3, #0
 8002688:	d008      	beq.n	800269c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800268a:	4b1b      	ldr	r3, [pc, #108]	@ (80026f8 <HAL_RCC_ClockConfig+0x1f0>)
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	68db      	ldr	r3, [r3, #12]
 8002696:	4918      	ldr	r1, [pc, #96]	@ (80026f8 <HAL_RCC_ClockConfig+0x1f0>)
 8002698:	4313      	orrs	r3, r2
 800269a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0308 	and.w	r3, r3, #8
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d009      	beq.n	80026bc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026a8:	4b13      	ldr	r3, [pc, #76]	@ (80026f8 <HAL_RCC_ClockConfig+0x1f0>)
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	691b      	ldr	r3, [r3, #16]
 80026b4:	00db      	lsls	r3, r3, #3
 80026b6:	4910      	ldr	r1, [pc, #64]	@ (80026f8 <HAL_RCC_ClockConfig+0x1f0>)
 80026b8:	4313      	orrs	r3, r2
 80026ba:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80026bc:	f000 f824 	bl	8002708 <HAL_RCC_GetSysClockFreq>
 80026c0:	4602      	mov	r2, r0
 80026c2:	4b0d      	ldr	r3, [pc, #52]	@ (80026f8 <HAL_RCC_ClockConfig+0x1f0>)
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	091b      	lsrs	r3, r3, #4
 80026c8:	f003 030f 	and.w	r3, r3, #15
 80026cc:	490b      	ldr	r1, [pc, #44]	@ (80026fc <HAL_RCC_ClockConfig+0x1f4>)
 80026ce:	5ccb      	ldrb	r3, [r1, r3]
 80026d0:	f003 031f 	and.w	r3, r3, #31
 80026d4:	fa22 f303 	lsr.w	r3, r2, r3
 80026d8:	4a09      	ldr	r2, [pc, #36]	@ (8002700 <HAL_RCC_ClockConfig+0x1f8>)
 80026da:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80026dc:	4b09      	ldr	r3, [pc, #36]	@ (8002704 <HAL_RCC_ClockConfig+0x1fc>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7fe fecd 	bl	8001480 <HAL_InitTick>
 80026e6:	4603      	mov	r3, r0
 80026e8:	72fb      	strb	r3, [r7, #11]

  return status;
 80026ea:	7afb      	ldrb	r3, [r7, #11]
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3710      	adds	r7, #16
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	40022000 	.word	0x40022000
 80026f8:	40021000 	.word	0x40021000
 80026fc:	08004ea4 	.word	0x08004ea4
 8002700:	20000000 	.word	0x20000000
 8002704:	20000004 	.word	0x20000004

08002708 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002708:	b480      	push	{r7}
 800270a:	b089      	sub	sp, #36	@ 0x24
 800270c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800270e:	2300      	movs	r3, #0
 8002710:	61fb      	str	r3, [r7, #28]
 8002712:	2300      	movs	r3, #0
 8002714:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002716:	4b3e      	ldr	r3, [pc, #248]	@ (8002810 <HAL_RCC_GetSysClockFreq+0x108>)
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	f003 030c 	and.w	r3, r3, #12
 800271e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002720:	4b3b      	ldr	r3, [pc, #236]	@ (8002810 <HAL_RCC_GetSysClockFreq+0x108>)
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	f003 0303 	and.w	r3, r3, #3
 8002728:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d005      	beq.n	800273c <HAL_RCC_GetSysClockFreq+0x34>
 8002730:	693b      	ldr	r3, [r7, #16]
 8002732:	2b0c      	cmp	r3, #12
 8002734:	d121      	bne.n	800277a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2b01      	cmp	r3, #1
 800273a:	d11e      	bne.n	800277a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800273c:	4b34      	ldr	r3, [pc, #208]	@ (8002810 <HAL_RCC_GetSysClockFreq+0x108>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 0308 	and.w	r3, r3, #8
 8002744:	2b00      	cmp	r3, #0
 8002746:	d107      	bne.n	8002758 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002748:	4b31      	ldr	r3, [pc, #196]	@ (8002810 <HAL_RCC_GetSysClockFreq+0x108>)
 800274a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800274e:	0a1b      	lsrs	r3, r3, #8
 8002750:	f003 030f 	and.w	r3, r3, #15
 8002754:	61fb      	str	r3, [r7, #28]
 8002756:	e005      	b.n	8002764 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002758:	4b2d      	ldr	r3, [pc, #180]	@ (8002810 <HAL_RCC_GetSysClockFreq+0x108>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	091b      	lsrs	r3, r3, #4
 800275e:	f003 030f 	and.w	r3, r3, #15
 8002762:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002764:	4a2b      	ldr	r2, [pc, #172]	@ (8002814 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800276c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d10d      	bne.n	8002790 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002774:	69fb      	ldr	r3, [r7, #28]
 8002776:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002778:	e00a      	b.n	8002790 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	2b04      	cmp	r3, #4
 800277e:	d102      	bne.n	8002786 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002780:	4b25      	ldr	r3, [pc, #148]	@ (8002818 <HAL_RCC_GetSysClockFreq+0x110>)
 8002782:	61bb      	str	r3, [r7, #24]
 8002784:	e004      	b.n	8002790 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	2b08      	cmp	r3, #8
 800278a:	d101      	bne.n	8002790 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800278c:	4b23      	ldr	r3, [pc, #140]	@ (800281c <HAL_RCC_GetSysClockFreq+0x114>)
 800278e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	2b0c      	cmp	r3, #12
 8002794:	d134      	bne.n	8002800 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002796:	4b1e      	ldr	r3, [pc, #120]	@ (8002810 <HAL_RCC_GetSysClockFreq+0x108>)
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	f003 0303 	and.w	r3, r3, #3
 800279e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d003      	beq.n	80027ae <HAL_RCC_GetSysClockFreq+0xa6>
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	2b03      	cmp	r3, #3
 80027aa:	d003      	beq.n	80027b4 <HAL_RCC_GetSysClockFreq+0xac>
 80027ac:	e005      	b.n	80027ba <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80027ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002818 <HAL_RCC_GetSysClockFreq+0x110>)
 80027b0:	617b      	str	r3, [r7, #20]
      break;
 80027b2:	e005      	b.n	80027c0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80027b4:	4b19      	ldr	r3, [pc, #100]	@ (800281c <HAL_RCC_GetSysClockFreq+0x114>)
 80027b6:	617b      	str	r3, [r7, #20]
      break;
 80027b8:	e002      	b.n	80027c0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	617b      	str	r3, [r7, #20]
      break;
 80027be:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80027c0:	4b13      	ldr	r3, [pc, #76]	@ (8002810 <HAL_RCC_GetSysClockFreq+0x108>)
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	091b      	lsrs	r3, r3, #4
 80027c6:	f003 0307 	and.w	r3, r3, #7
 80027ca:	3301      	adds	r3, #1
 80027cc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80027ce:	4b10      	ldr	r3, [pc, #64]	@ (8002810 <HAL_RCC_GetSysClockFreq+0x108>)
 80027d0:	68db      	ldr	r3, [r3, #12]
 80027d2:	0a1b      	lsrs	r3, r3, #8
 80027d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80027d8:	697a      	ldr	r2, [r7, #20]
 80027da:	fb03 f202 	mul.w	r2, r3, r2
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80027e4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80027e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002810 <HAL_RCC_GetSysClockFreq+0x108>)
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	0e5b      	lsrs	r3, r3, #25
 80027ec:	f003 0303 	and.w	r3, r3, #3
 80027f0:	3301      	adds	r3, #1
 80027f2:	005b      	lsls	r3, r3, #1
 80027f4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80027f6:	697a      	ldr	r2, [r7, #20]
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80027fe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002800:	69bb      	ldr	r3, [r7, #24]
}
 8002802:	4618      	mov	r0, r3
 8002804:	3724      	adds	r7, #36	@ 0x24
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	40021000 	.word	0x40021000
 8002814:	08004ebc 	.word	0x08004ebc
 8002818:	00f42400 	.word	0x00f42400
 800281c:	007a1200 	.word	0x007a1200

08002820 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002824:	4b03      	ldr	r3, [pc, #12]	@ (8002834 <HAL_RCC_GetHCLKFreq+0x14>)
 8002826:	681b      	ldr	r3, [r3, #0]
}
 8002828:	4618      	mov	r0, r3
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	20000000 	.word	0x20000000

08002838 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800283c:	f7ff fff0 	bl	8002820 <HAL_RCC_GetHCLKFreq>
 8002840:	4602      	mov	r2, r0
 8002842:	4b06      	ldr	r3, [pc, #24]	@ (800285c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	0a1b      	lsrs	r3, r3, #8
 8002848:	f003 0307 	and.w	r3, r3, #7
 800284c:	4904      	ldr	r1, [pc, #16]	@ (8002860 <HAL_RCC_GetPCLK1Freq+0x28>)
 800284e:	5ccb      	ldrb	r3, [r1, r3]
 8002850:	f003 031f 	and.w	r3, r3, #31
 8002854:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002858:	4618      	mov	r0, r3
 800285a:	bd80      	pop	{r7, pc}
 800285c:	40021000 	.word	0x40021000
 8002860:	08004eb4 	.word	0x08004eb4

08002864 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002868:	f7ff ffda 	bl	8002820 <HAL_RCC_GetHCLKFreq>
 800286c:	4602      	mov	r2, r0
 800286e:	4b06      	ldr	r3, [pc, #24]	@ (8002888 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	0adb      	lsrs	r3, r3, #11
 8002874:	f003 0307 	and.w	r3, r3, #7
 8002878:	4904      	ldr	r1, [pc, #16]	@ (800288c <HAL_RCC_GetPCLK2Freq+0x28>)
 800287a:	5ccb      	ldrb	r3, [r1, r3]
 800287c:	f003 031f 	and.w	r3, r3, #31
 8002880:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002884:	4618      	mov	r0, r3
 8002886:	bd80      	pop	{r7, pc}
 8002888:	40021000 	.word	0x40021000
 800288c:	08004eb4 	.word	0x08004eb4

08002890 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b086      	sub	sp, #24
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002898:	2300      	movs	r3, #0
 800289a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800289c:	4b2a      	ldr	r3, [pc, #168]	@ (8002948 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800289e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d003      	beq.n	80028b0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80028a8:	f7ff f9ee 	bl	8001c88 <HAL_PWREx_GetVoltageRange>
 80028ac:	6178      	str	r0, [r7, #20]
 80028ae:	e014      	b.n	80028da <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80028b0:	4b25      	ldr	r3, [pc, #148]	@ (8002948 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028b4:	4a24      	ldr	r2, [pc, #144]	@ (8002948 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80028bc:	4b22      	ldr	r3, [pc, #136]	@ (8002948 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028c4:	60fb      	str	r3, [r7, #12]
 80028c6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80028c8:	f7ff f9de 	bl	8001c88 <HAL_PWREx_GetVoltageRange>
 80028cc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80028ce:	4b1e      	ldr	r3, [pc, #120]	@ (8002948 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d2:	4a1d      	ldr	r2, [pc, #116]	@ (8002948 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028d8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028e0:	d10b      	bne.n	80028fa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2b80      	cmp	r3, #128	@ 0x80
 80028e6:	d919      	bls.n	800291c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2ba0      	cmp	r3, #160	@ 0xa0
 80028ec:	d902      	bls.n	80028f4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028ee:	2302      	movs	r3, #2
 80028f0:	613b      	str	r3, [r7, #16]
 80028f2:	e013      	b.n	800291c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028f4:	2301      	movs	r3, #1
 80028f6:	613b      	str	r3, [r7, #16]
 80028f8:	e010      	b.n	800291c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2b80      	cmp	r3, #128	@ 0x80
 80028fe:	d902      	bls.n	8002906 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002900:	2303      	movs	r3, #3
 8002902:	613b      	str	r3, [r7, #16]
 8002904:	e00a      	b.n	800291c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2b80      	cmp	r3, #128	@ 0x80
 800290a:	d102      	bne.n	8002912 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800290c:	2302      	movs	r3, #2
 800290e:	613b      	str	r3, [r7, #16]
 8002910:	e004      	b.n	800291c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2b70      	cmp	r3, #112	@ 0x70
 8002916:	d101      	bne.n	800291c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002918:	2301      	movs	r3, #1
 800291a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800291c:	4b0b      	ldr	r3, [pc, #44]	@ (800294c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f023 0207 	bic.w	r2, r3, #7
 8002924:	4909      	ldr	r1, [pc, #36]	@ (800294c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	4313      	orrs	r3, r2
 800292a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800292c:	4b07      	ldr	r3, [pc, #28]	@ (800294c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0307 	and.w	r3, r3, #7
 8002934:	693a      	ldr	r2, [r7, #16]
 8002936:	429a      	cmp	r2, r3
 8002938:	d001      	beq.n	800293e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e000      	b.n	8002940 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800293e:	2300      	movs	r3, #0
}
 8002940:	4618      	mov	r0, r3
 8002942:	3718      	adds	r7, #24
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}
 8002948:	40021000 	.word	0x40021000
 800294c:	40022000 	.word	0x40022000

08002950 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b086      	sub	sp, #24
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002958:	2300      	movs	r3, #0
 800295a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800295c:	2300      	movs	r3, #0
 800295e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002968:	2b00      	cmp	r3, #0
 800296a:	d041      	beq.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002970:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002974:	d02a      	beq.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002976:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800297a:	d824      	bhi.n	80029c6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800297c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002980:	d008      	beq.n	8002994 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002982:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002986:	d81e      	bhi.n	80029c6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002988:	2b00      	cmp	r3, #0
 800298a:	d00a      	beq.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800298c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002990:	d010      	beq.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002992:	e018      	b.n	80029c6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002994:	4b86      	ldr	r3, [pc, #536]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	4a85      	ldr	r2, [pc, #532]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800299a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800299e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80029a0:	e015      	b.n	80029ce <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	3304      	adds	r3, #4
 80029a6:	2100      	movs	r1, #0
 80029a8:	4618      	mov	r0, r3
 80029aa:	f000 fabb 	bl	8002f24 <RCCEx_PLLSAI1_Config>
 80029ae:	4603      	mov	r3, r0
 80029b0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80029b2:	e00c      	b.n	80029ce <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	3320      	adds	r3, #32
 80029b8:	2100      	movs	r1, #0
 80029ba:	4618      	mov	r0, r3
 80029bc:	f000 fba6 	bl	800310c <RCCEx_PLLSAI2_Config>
 80029c0:	4603      	mov	r3, r0
 80029c2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80029c4:	e003      	b.n	80029ce <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	74fb      	strb	r3, [r7, #19]
      break;
 80029ca:	e000      	b.n	80029ce <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80029cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80029ce:	7cfb      	ldrb	r3, [r7, #19]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d10b      	bne.n	80029ec <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80029d4:	4b76      	ldr	r3, [pc, #472]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029da:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80029e2:	4973      	ldr	r1, [pc, #460]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029e4:	4313      	orrs	r3, r2
 80029e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80029ea:	e001      	b.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029ec:	7cfb      	ldrb	r3, [r7, #19]
 80029ee:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d041      	beq.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002a00:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002a04:	d02a      	beq.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002a06:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002a0a:	d824      	bhi.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002a0c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002a10:	d008      	beq.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002a12:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002a16:	d81e      	bhi.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d00a      	beq.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002a1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a20:	d010      	beq.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002a22:	e018      	b.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002a24:	4b62      	ldr	r3, [pc, #392]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	4a61      	ldr	r2, [pc, #388]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a2e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002a30:	e015      	b.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	3304      	adds	r3, #4
 8002a36:	2100      	movs	r1, #0
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f000 fa73 	bl	8002f24 <RCCEx_PLLSAI1_Config>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002a42:	e00c      	b.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	3320      	adds	r3, #32
 8002a48:	2100      	movs	r1, #0
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f000 fb5e 	bl	800310c <RCCEx_PLLSAI2_Config>
 8002a50:	4603      	mov	r3, r0
 8002a52:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002a54:	e003      	b.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	74fb      	strb	r3, [r7, #19]
      break;
 8002a5a:	e000      	b.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002a5c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a5e:	7cfb      	ldrb	r3, [r7, #19]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d10b      	bne.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002a64:	4b52      	ldr	r3, [pc, #328]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a6a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002a72:	494f      	ldr	r1, [pc, #316]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a74:	4313      	orrs	r3, r2
 8002a76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002a7a:	e001      	b.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a7c:	7cfb      	ldrb	r3, [r7, #19]
 8002a7e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	f000 80a0 	beq.w	8002bce <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002a92:	4b47      	ldr	r3, [pc, #284]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d101      	bne.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e000      	b.n	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d00d      	beq.n	8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002aa8:	4b41      	ldr	r3, [pc, #260]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002aaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aac:	4a40      	ldr	r2, [pc, #256]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002aae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ab2:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ab4:	4b3e      	ldr	r3, [pc, #248]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ab8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002abc:	60bb      	str	r3, [r7, #8]
 8002abe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ac4:	4b3b      	ldr	r3, [pc, #236]	@ (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a3a      	ldr	r2, [pc, #232]	@ (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002aca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ace:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002ad0:	f7fe fd26 	bl	8001520 <HAL_GetTick>
 8002ad4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002ad6:	e009      	b.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ad8:	f7fe fd22 	bl	8001520 <HAL_GetTick>
 8002adc:	4602      	mov	r2, r0
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d902      	bls.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	74fb      	strb	r3, [r7, #19]
        break;
 8002aea:	e005      	b.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002aec:	4b31      	ldr	r3, [pc, #196]	@ (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d0ef      	beq.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002af8:	7cfb      	ldrb	r3, [r7, #19]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d15c      	bne.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002afe:	4b2c      	ldr	r3, [pc, #176]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b04:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b08:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d01f      	beq.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b16:	697a      	ldr	r2, [r7, #20]
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d019      	beq.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002b1c:	4b24      	ldr	r3, [pc, #144]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b26:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002b28:	4b21      	ldr	r3, [pc, #132]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b2e:	4a20      	ldr	r2, [pc, #128]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002b38:	4b1d      	ldr	r3, [pc, #116]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b3e:	4a1c      	ldr	r2, [pc, #112]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002b48:	4a19      	ldr	r2, [pc, #100]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	f003 0301 	and.w	r3, r3, #1
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d016      	beq.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b5a:	f7fe fce1 	bl	8001520 <HAL_GetTick>
 8002b5e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b60:	e00b      	b.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b62:	f7fe fcdd 	bl	8001520 <HAL_GetTick>
 8002b66:	4602      	mov	r2, r0
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d902      	bls.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002b74:	2303      	movs	r3, #3
 8002b76:	74fb      	strb	r3, [r7, #19]
            break;
 8002b78:	e006      	b.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b80:	f003 0302 	and.w	r3, r3, #2
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d0ec      	beq.n	8002b62 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002b88:	7cfb      	ldrb	r3, [r7, #19]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d10c      	bne.n	8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b8e:	4b08      	ldr	r3, [pc, #32]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b94:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b9e:	4904      	ldr	r1, [pc, #16]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002ba6:	e009      	b.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002ba8:	7cfb      	ldrb	r3, [r7, #19]
 8002baa:	74bb      	strb	r3, [r7, #18]
 8002bac:	e006      	b.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002bae:	bf00      	nop
 8002bb0:	40021000 	.word	0x40021000
 8002bb4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bb8:	7cfb      	ldrb	r3, [r7, #19]
 8002bba:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bbc:	7c7b      	ldrb	r3, [r7, #17]
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d105      	bne.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bc2:	4b9e      	ldr	r3, [pc, #632]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bc6:	4a9d      	ldr	r2, [pc, #628]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bc8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bcc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0301 	and.w	r3, r3, #1
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d00a      	beq.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002bda:	4b98      	ldr	r3, [pc, #608]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002be0:	f023 0203 	bic.w	r2, r3, #3
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002be8:	4994      	ldr	r1, [pc, #592]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bea:	4313      	orrs	r3, r2
 8002bec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0302 	and.w	r3, r3, #2
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d00a      	beq.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002bfc:	4b8f      	ldr	r3, [pc, #572]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c02:	f023 020c 	bic.w	r2, r3, #12
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c0a:	498c      	ldr	r1, [pc, #560]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0304 	and.w	r3, r3, #4
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d00a      	beq.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002c1e:	4b87      	ldr	r3, [pc, #540]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c24:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c2c:	4983      	ldr	r1, [pc, #524]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0308 	and.w	r3, r3, #8
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d00a      	beq.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002c40:	4b7e      	ldr	r3, [pc, #504]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c46:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c4e:	497b      	ldr	r1, [pc, #492]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c50:	4313      	orrs	r3, r2
 8002c52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 0310 	and.w	r3, r3, #16
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d00a      	beq.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002c62:	4b76      	ldr	r3, [pc, #472]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c68:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c70:	4972      	ldr	r1, [pc, #456]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c72:	4313      	orrs	r3, r2
 8002c74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0320 	and.w	r3, r3, #32
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d00a      	beq.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c84:	4b6d      	ldr	r3, [pc, #436]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c8a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c92:	496a      	ldr	r1, [pc, #424]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c94:	4313      	orrs	r3, r2
 8002c96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d00a      	beq.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002ca6:	4b65      	ldr	r3, [pc, #404]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ca8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cac:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cb4:	4961      	ldr	r1, [pc, #388]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d00a      	beq.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002cc8:	4b5c      	ldr	r3, [pc, #368]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cd6:	4959      	ldr	r1, [pc, #356]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d00a      	beq.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002cea:	4b54      	ldr	r3, [pc, #336]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cf0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cf8:	4950      	ldr	r1, [pc, #320]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d00a      	beq.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d0c:	4b4b      	ldr	r3, [pc, #300]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d12:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d1a:	4948      	ldr	r1, [pc, #288]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d00a      	beq.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d2e:	4b43      	ldr	r3, [pc, #268]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d34:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d3c:	493f      	ldr	r1, [pc, #252]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d028      	beq.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d50:	4b3a      	ldr	r3, [pc, #232]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d56:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d5e:	4937      	ldr	r1, [pc, #220]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d60:	4313      	orrs	r3, r2
 8002d62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d6e:	d106      	bne.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d70:	4b32      	ldr	r3, [pc, #200]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	4a31      	ldr	r2, [pc, #196]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d7a:	60d3      	str	r3, [r2, #12]
 8002d7c:	e011      	b.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d82:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d86:	d10c      	bne.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	3304      	adds	r3, #4
 8002d8c:	2101      	movs	r1, #1
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f000 f8c8 	bl	8002f24 <RCCEx_PLLSAI1_Config>
 8002d94:	4603      	mov	r3, r0
 8002d96:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002d98:	7cfb      	ldrb	r3, [r7, #19]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002d9e:	7cfb      	ldrb	r3, [r7, #19]
 8002da0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d028      	beq.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002dae:	4b23      	ldr	r3, [pc, #140]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002db4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dbc:	491f      	ldr	r1, [pc, #124]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dc8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002dcc:	d106      	bne.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002dce:	4b1b      	ldr	r3, [pc, #108]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	4a1a      	ldr	r2, [pc, #104]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dd4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002dd8:	60d3      	str	r3, [r2, #12]
 8002dda:	e011      	b.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002de0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002de4:	d10c      	bne.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	3304      	adds	r3, #4
 8002dea:	2101      	movs	r1, #1
 8002dec:	4618      	mov	r0, r3
 8002dee:	f000 f899 	bl	8002f24 <RCCEx_PLLSAI1_Config>
 8002df2:	4603      	mov	r3, r0
 8002df4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002df6:	7cfb      	ldrb	r3, [r7, #19]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d001      	beq.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002dfc:	7cfb      	ldrb	r3, [r7, #19]
 8002dfe:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d02b      	beq.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002e0c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e12:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e1a:	4908      	ldr	r1, [pc, #32]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e26:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002e2a:	d109      	bne.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e2c:	4b03      	ldr	r3, [pc, #12]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	4a02      	ldr	r2, [pc, #8]	@ (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e36:	60d3      	str	r3, [r2, #12]
 8002e38:	e014      	b.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002e3a:	bf00      	nop
 8002e3c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e44:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002e48:	d10c      	bne.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	3304      	adds	r3, #4
 8002e4e:	2101      	movs	r1, #1
 8002e50:	4618      	mov	r0, r3
 8002e52:	f000 f867 	bl	8002f24 <RCCEx_PLLSAI1_Config>
 8002e56:	4603      	mov	r3, r0
 8002e58:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e5a:	7cfb      	ldrb	r3, [r7, #19]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d001      	beq.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002e60:	7cfb      	ldrb	r3, [r7, #19]
 8002e62:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d02f      	beq.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e70:	4b2b      	ldr	r3, [pc, #172]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e76:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e7e:	4928      	ldr	r1, [pc, #160]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e80:	4313      	orrs	r3, r2
 8002e82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e8e:	d10d      	bne.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	3304      	adds	r3, #4
 8002e94:	2102      	movs	r1, #2
 8002e96:	4618      	mov	r0, r3
 8002e98:	f000 f844 	bl	8002f24 <RCCEx_PLLSAI1_Config>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ea0:	7cfb      	ldrb	r3, [r7, #19]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d014      	beq.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002ea6:	7cfb      	ldrb	r3, [r7, #19]
 8002ea8:	74bb      	strb	r3, [r7, #18]
 8002eaa:	e011      	b.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002eb0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002eb4:	d10c      	bne.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	3320      	adds	r3, #32
 8002eba:	2102      	movs	r1, #2
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f000 f925 	bl	800310c <RCCEx_PLLSAI2_Config>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ec6:	7cfb      	ldrb	r3, [r7, #19]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d001      	beq.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002ecc:	7cfb      	ldrb	r3, [r7, #19]
 8002ece:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d00a      	beq.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002edc:	4b10      	ldr	r3, [pc, #64]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ee2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002eea:	490d      	ldr	r1, [pc, #52]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002eec:	4313      	orrs	r3, r2
 8002eee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d00b      	beq.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002efe:	4b08      	ldr	r3, [pc, #32]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002f00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f04:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f0e:	4904      	ldr	r1, [pc, #16]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002f16:	7cbb      	ldrb	r3, [r7, #18]
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	3718      	adds	r7, #24
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	40021000 	.word	0x40021000

08002f24 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
 8002f2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002f32:	4b75      	ldr	r3, [pc, #468]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	f003 0303 	and.w	r3, r3, #3
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d018      	beq.n	8002f70 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002f3e:	4b72      	ldr	r3, [pc, #456]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	f003 0203 	and.w	r2, r3, #3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d10d      	bne.n	8002f6a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
       ||
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d009      	beq.n	8002f6a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002f56:	4b6c      	ldr	r3, [pc, #432]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f58:	68db      	ldr	r3, [r3, #12]
 8002f5a:	091b      	lsrs	r3, r3, #4
 8002f5c:	f003 0307 	and.w	r3, r3, #7
 8002f60:	1c5a      	adds	r2, r3, #1
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	685b      	ldr	r3, [r3, #4]
       ||
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d047      	beq.n	8002ffa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	73fb      	strb	r3, [r7, #15]
 8002f6e:	e044      	b.n	8002ffa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2b03      	cmp	r3, #3
 8002f76:	d018      	beq.n	8002faa <RCCEx_PLLSAI1_Config+0x86>
 8002f78:	2b03      	cmp	r3, #3
 8002f7a:	d825      	bhi.n	8002fc8 <RCCEx_PLLSAI1_Config+0xa4>
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d002      	beq.n	8002f86 <RCCEx_PLLSAI1_Config+0x62>
 8002f80:	2b02      	cmp	r3, #2
 8002f82:	d009      	beq.n	8002f98 <RCCEx_PLLSAI1_Config+0x74>
 8002f84:	e020      	b.n	8002fc8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002f86:	4b60      	ldr	r3, [pc, #384]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0302 	and.w	r3, r3, #2
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d11d      	bne.n	8002fce <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f96:	e01a      	b.n	8002fce <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002f98:	4b5b      	ldr	r3, [pc, #364]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d116      	bne.n	8002fd2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fa8:	e013      	b.n	8002fd2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002faa:	4b57      	ldr	r3, [pc, #348]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d10f      	bne.n	8002fd6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002fb6:	4b54      	ldr	r3, [pc, #336]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d109      	bne.n	8002fd6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002fc6:	e006      	b.n	8002fd6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	73fb      	strb	r3, [r7, #15]
      break;
 8002fcc:	e004      	b.n	8002fd8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002fce:	bf00      	nop
 8002fd0:	e002      	b.n	8002fd8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002fd2:	bf00      	nop
 8002fd4:	e000      	b.n	8002fd8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002fd6:	bf00      	nop
    }

    if(status == HAL_OK)
 8002fd8:	7bfb      	ldrb	r3, [r7, #15]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d10d      	bne.n	8002ffa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002fde:	4b4a      	ldr	r3, [pc, #296]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fe0:	68db      	ldr	r3, [r3, #12]
 8002fe2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6819      	ldr	r1, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	3b01      	subs	r3, #1
 8002ff0:	011b      	lsls	r3, r3, #4
 8002ff2:	430b      	orrs	r3, r1
 8002ff4:	4944      	ldr	r1, [pc, #272]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002ffa:	7bfb      	ldrb	r3, [r7, #15]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d17d      	bne.n	80030fc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003000:	4b41      	ldr	r3, [pc, #260]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a40      	ldr	r2, [pc, #256]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003006:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800300a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800300c:	f7fe fa88 	bl	8001520 <HAL_GetTick>
 8003010:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003012:	e009      	b.n	8003028 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003014:	f7fe fa84 	bl	8001520 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	2b02      	cmp	r3, #2
 8003020:	d902      	bls.n	8003028 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	73fb      	strb	r3, [r7, #15]
        break;
 8003026:	e005      	b.n	8003034 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003028:	4b37      	ldr	r3, [pc, #220]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003030:	2b00      	cmp	r3, #0
 8003032:	d1ef      	bne.n	8003014 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003034:	7bfb      	ldrb	r3, [r7, #15]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d160      	bne.n	80030fc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d111      	bne.n	8003064 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003040:	4b31      	ldr	r3, [pc, #196]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003042:	691b      	ldr	r3, [r3, #16]
 8003044:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003048:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	6892      	ldr	r2, [r2, #8]
 8003050:	0211      	lsls	r1, r2, #8
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	68d2      	ldr	r2, [r2, #12]
 8003056:	0912      	lsrs	r2, r2, #4
 8003058:	0452      	lsls	r2, r2, #17
 800305a:	430a      	orrs	r2, r1
 800305c:	492a      	ldr	r1, [pc, #168]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 800305e:	4313      	orrs	r3, r2
 8003060:	610b      	str	r3, [r1, #16]
 8003062:	e027      	b.n	80030b4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	2b01      	cmp	r3, #1
 8003068:	d112      	bne.n	8003090 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800306a:	4b27      	ldr	r3, [pc, #156]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 800306c:	691b      	ldr	r3, [r3, #16]
 800306e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003072:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	6892      	ldr	r2, [r2, #8]
 800307a:	0211      	lsls	r1, r2, #8
 800307c:	687a      	ldr	r2, [r7, #4]
 800307e:	6912      	ldr	r2, [r2, #16]
 8003080:	0852      	lsrs	r2, r2, #1
 8003082:	3a01      	subs	r2, #1
 8003084:	0552      	lsls	r2, r2, #21
 8003086:	430a      	orrs	r2, r1
 8003088:	491f      	ldr	r1, [pc, #124]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 800308a:	4313      	orrs	r3, r2
 800308c:	610b      	str	r3, [r1, #16]
 800308e:	e011      	b.n	80030b4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003090:	4b1d      	ldr	r3, [pc, #116]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003098:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	6892      	ldr	r2, [r2, #8]
 80030a0:	0211      	lsls	r1, r2, #8
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	6952      	ldr	r2, [r2, #20]
 80030a6:	0852      	lsrs	r2, r2, #1
 80030a8:	3a01      	subs	r2, #1
 80030aa:	0652      	lsls	r2, r2, #25
 80030ac:	430a      	orrs	r2, r1
 80030ae:	4916      	ldr	r1, [pc, #88]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030b0:	4313      	orrs	r3, r2
 80030b2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80030b4:	4b14      	ldr	r3, [pc, #80]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a13      	ldr	r2, [pc, #76]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030ba:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80030be:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030c0:	f7fe fa2e 	bl	8001520 <HAL_GetTick>
 80030c4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80030c6:	e009      	b.n	80030dc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80030c8:	f7fe fa2a 	bl	8001520 <HAL_GetTick>
 80030cc:	4602      	mov	r2, r0
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	2b02      	cmp	r3, #2
 80030d4:	d902      	bls.n	80030dc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80030d6:	2303      	movs	r3, #3
 80030d8:	73fb      	strb	r3, [r7, #15]
          break;
 80030da:	e005      	b.n	80030e8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80030dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d0ef      	beq.n	80030c8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80030e8:	7bfb      	ldrb	r3, [r7, #15]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d106      	bne.n	80030fc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80030ee:	4b06      	ldr	r3, [pc, #24]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030f0:	691a      	ldr	r2, [r3, #16]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	699b      	ldr	r3, [r3, #24]
 80030f6:	4904      	ldr	r1, [pc, #16]	@ (8003108 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030f8:	4313      	orrs	r3, r2
 80030fa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80030fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80030fe:	4618      	mov	r0, r3
 8003100:	3710      	adds	r7, #16
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop
 8003108:	40021000 	.word	0x40021000

0800310c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003116:	2300      	movs	r3, #0
 8003118:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800311a:	4b6a      	ldr	r3, [pc, #424]	@ (80032c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	f003 0303 	and.w	r3, r3, #3
 8003122:	2b00      	cmp	r3, #0
 8003124:	d018      	beq.n	8003158 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003126:	4b67      	ldr	r3, [pc, #412]	@ (80032c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	f003 0203 	and.w	r2, r3, #3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	429a      	cmp	r2, r3
 8003134:	d10d      	bne.n	8003152 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
       ||
 800313a:	2b00      	cmp	r3, #0
 800313c:	d009      	beq.n	8003152 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800313e:	4b61      	ldr	r3, [pc, #388]	@ (80032c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	091b      	lsrs	r3, r3, #4
 8003144:	f003 0307 	and.w	r3, r3, #7
 8003148:	1c5a      	adds	r2, r3, #1
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	685b      	ldr	r3, [r3, #4]
       ||
 800314e:	429a      	cmp	r2, r3
 8003150:	d047      	beq.n	80031e2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	73fb      	strb	r3, [r7, #15]
 8003156:	e044      	b.n	80031e2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2b03      	cmp	r3, #3
 800315e:	d018      	beq.n	8003192 <RCCEx_PLLSAI2_Config+0x86>
 8003160:	2b03      	cmp	r3, #3
 8003162:	d825      	bhi.n	80031b0 <RCCEx_PLLSAI2_Config+0xa4>
 8003164:	2b01      	cmp	r3, #1
 8003166:	d002      	beq.n	800316e <RCCEx_PLLSAI2_Config+0x62>
 8003168:	2b02      	cmp	r3, #2
 800316a:	d009      	beq.n	8003180 <RCCEx_PLLSAI2_Config+0x74>
 800316c:	e020      	b.n	80031b0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800316e:	4b55      	ldr	r3, [pc, #340]	@ (80032c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0302 	and.w	r3, r3, #2
 8003176:	2b00      	cmp	r3, #0
 8003178:	d11d      	bne.n	80031b6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800317e:	e01a      	b.n	80031b6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003180:	4b50      	ldr	r3, [pc, #320]	@ (80032c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003188:	2b00      	cmp	r3, #0
 800318a:	d116      	bne.n	80031ba <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003190:	e013      	b.n	80031ba <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003192:	4b4c      	ldr	r3, [pc, #304]	@ (80032c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d10f      	bne.n	80031be <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800319e:	4b49      	ldr	r3, [pc, #292]	@ (80032c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d109      	bne.n	80031be <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80031ae:	e006      	b.n	80031be <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	73fb      	strb	r3, [r7, #15]
      break;
 80031b4:	e004      	b.n	80031c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80031b6:	bf00      	nop
 80031b8:	e002      	b.n	80031c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80031ba:	bf00      	nop
 80031bc:	e000      	b.n	80031c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80031be:	bf00      	nop
    }

    if(status == HAL_OK)
 80031c0:	7bfb      	ldrb	r3, [r7, #15]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d10d      	bne.n	80031e2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80031c6:	4b3f      	ldr	r3, [pc, #252]	@ (80032c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6819      	ldr	r1, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	3b01      	subs	r3, #1
 80031d8:	011b      	lsls	r3, r3, #4
 80031da:	430b      	orrs	r3, r1
 80031dc:	4939      	ldr	r1, [pc, #228]	@ (80032c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031de:	4313      	orrs	r3, r2
 80031e0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80031e2:	7bfb      	ldrb	r3, [r7, #15]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d167      	bne.n	80032b8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80031e8:	4b36      	ldr	r3, [pc, #216]	@ (80032c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a35      	ldr	r2, [pc, #212]	@ (80032c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031f4:	f7fe f994 	bl	8001520 <HAL_GetTick>
 80031f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80031fa:	e009      	b.n	8003210 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80031fc:	f7fe f990 	bl	8001520 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	2b02      	cmp	r3, #2
 8003208:	d902      	bls.n	8003210 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	73fb      	strb	r3, [r7, #15]
        break;
 800320e:	e005      	b.n	800321c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003210:	4b2c      	ldr	r3, [pc, #176]	@ (80032c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003218:	2b00      	cmp	r3, #0
 800321a:	d1ef      	bne.n	80031fc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800321c:	7bfb      	ldrb	r3, [r7, #15]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d14a      	bne.n	80032b8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d111      	bne.n	800324c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003228:	4b26      	ldr	r3, [pc, #152]	@ (80032c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800322a:	695b      	ldr	r3, [r3, #20]
 800322c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003230:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	6892      	ldr	r2, [r2, #8]
 8003238:	0211      	lsls	r1, r2, #8
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	68d2      	ldr	r2, [r2, #12]
 800323e:	0912      	lsrs	r2, r2, #4
 8003240:	0452      	lsls	r2, r2, #17
 8003242:	430a      	orrs	r2, r1
 8003244:	491f      	ldr	r1, [pc, #124]	@ (80032c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003246:	4313      	orrs	r3, r2
 8003248:	614b      	str	r3, [r1, #20]
 800324a:	e011      	b.n	8003270 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800324c:	4b1d      	ldr	r3, [pc, #116]	@ (80032c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800324e:	695b      	ldr	r3, [r3, #20]
 8003250:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003254:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	6892      	ldr	r2, [r2, #8]
 800325c:	0211      	lsls	r1, r2, #8
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	6912      	ldr	r2, [r2, #16]
 8003262:	0852      	lsrs	r2, r2, #1
 8003264:	3a01      	subs	r2, #1
 8003266:	0652      	lsls	r2, r2, #25
 8003268:	430a      	orrs	r2, r1
 800326a:	4916      	ldr	r1, [pc, #88]	@ (80032c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800326c:	4313      	orrs	r3, r2
 800326e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003270:	4b14      	ldr	r3, [pc, #80]	@ (80032c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a13      	ldr	r2, [pc, #76]	@ (80032c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003276:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800327a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800327c:	f7fe f950 	bl	8001520 <HAL_GetTick>
 8003280:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003282:	e009      	b.n	8003298 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003284:	f7fe f94c 	bl	8001520 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	2b02      	cmp	r3, #2
 8003290:	d902      	bls.n	8003298 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003292:	2303      	movs	r3, #3
 8003294:	73fb      	strb	r3, [r7, #15]
          break;
 8003296:	e005      	b.n	80032a4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003298:	4b0a      	ldr	r3, [pc, #40]	@ (80032c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d0ef      	beq.n	8003284 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80032a4:	7bfb      	ldrb	r3, [r7, #15]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d106      	bne.n	80032b8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80032aa:	4b06      	ldr	r3, [pc, #24]	@ (80032c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032ac:	695a      	ldr	r2, [r3, #20]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	695b      	ldr	r3, [r3, #20]
 80032b2:	4904      	ldr	r1, [pc, #16]	@ (80032c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032b4:	4313      	orrs	r3, r2
 80032b6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80032b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3710      	adds	r7, #16
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	40021000 	.word	0x40021000

080032c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d101      	bne.n	80032da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e04e      	b.n	8003378 <HAL_UART_Init+0xb0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d114      	bne.n	800330c <HAL_UART_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2200      	movs	r2, #0
 80032e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 fc18 	bl	8003b20 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d103      	bne.n	8003302 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4a20      	ldr	r2, [pc, #128]	@ (8003380 <HAL_UART_Init+0xb8>)
 80032fe:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003308:	6878      	ldr	r0, [r7, #4]
 800330a:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2224      	movs	r2, #36	@ 0x24
 8003310:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f022 0201 	bic.w	r2, r2, #1
 8003320:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003326:	2b00      	cmp	r3, #0
 8003328:	d002      	beq.n	8003330 <HAL_UART_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f000 fef6 	bl	800411c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	f000 fc3b 	bl	8003bac <UART_SetConfig>
 8003336:	4603      	mov	r3, r0
 8003338:	2b01      	cmp	r3, #1
 800333a:	d101      	bne.n	8003340 <HAL_UART_Init+0x78>
  {
    return HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	e01b      	b.n	8003378 <HAL_UART_Init+0xb0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	685a      	ldr	r2, [r3, #4]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800334e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	689a      	ldr	r2, [r3, #8]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800335e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f042 0201 	orr.w	r2, r2, #1
 800336e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	f000 ff75 	bl	8004260 <UART_CheckIdleState>
 8003376:	4603      	mov	r3, r0
}
 8003378:	4618      	mov	r0, r3
 800337a:	3708      	adds	r7, #8
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}
 8003380:	08001299 	.word	0x08001299

08003384 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003384:	b480      	push	{r7}
 8003386:	b08b      	sub	sp, #44	@ 0x2c
 8003388:	af00      	add	r7, sp, #0
 800338a:	60f8      	str	r0, [r7, #12]
 800338c:	60b9      	str	r1, [r7, #8]
 800338e:	4613      	mov	r3, r2
 8003390:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003396:	2b20      	cmp	r3, #32
 8003398:	d147      	bne.n	800342a <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d002      	beq.n	80033a6 <HAL_UART_Transmit_IT+0x22>
 80033a0:	88fb      	ldrh	r3, [r7, #6]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d101      	bne.n	80033aa <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e040      	b.n	800342c <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	68ba      	ldr	r2, [r7, #8]
 80033ae:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	88fa      	ldrh	r2, [r7, #6]
 80033b4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	88fa      	ldrh	r2, [r7, #6]
 80033bc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2200      	movs	r2, #0
 80033c4:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2200      	movs	r2, #0
 80033ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2221      	movs	r2, #33	@ 0x21
 80033d2:	67da      	str	r2, [r3, #124]	@ 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033dc:	d107      	bne.n	80033ee <HAL_UART_Transmit_IT+0x6a>
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	691b      	ldr	r3, [r3, #16]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d103      	bne.n	80033ee <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	4a13      	ldr	r2, [pc, #76]	@ (8003438 <HAL_UART_Transmit_IT+0xb4>)
 80033ea:	66da      	str	r2, [r3, #108]	@ 0x6c
 80033ec:	e002      	b.n	80033f4 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	4a12      	ldr	r2, [pc, #72]	@ (800343c <HAL_UART_Transmit_IT+0xb8>)
 80033f2:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	e853 3f00 	ldrex	r3, [r3]
 8003400:	613b      	str	r3, [r7, #16]
   return(result);
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003408:	627b      	str	r3, [r7, #36]	@ 0x24
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	461a      	mov	r2, r3
 8003410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003412:	623b      	str	r3, [r7, #32]
 8003414:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003416:	69f9      	ldr	r1, [r7, #28]
 8003418:	6a3a      	ldr	r2, [r7, #32]
 800341a:	e841 2300 	strex	r3, r2, [r1]
 800341e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d1e6      	bne.n	80033f4 <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8003426:	2300      	movs	r3, #0
 8003428:	e000      	b.n	800342c <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800342a:	2302      	movs	r3, #2
  }
}
 800342c:	4618      	mov	r0, r3
 800342e:	372c      	adds	r7, #44	@ 0x2c
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr
 8003438:	080047c7 	.word	0x080047c7
 800343c:	08004711 	.word	0x08004711

08003440 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b0ba      	sub	sp, #232	@ 0xe8
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	69db      	ldr	r3, [r3, #28]
 800344e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003466:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800346a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800346e:	4013      	ands	r3, r2
 8003470:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003474:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003478:	2b00      	cmp	r3, #0
 800347a:	d115      	bne.n	80034a8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800347c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003480:	f003 0320 	and.w	r3, r3, #32
 8003484:	2b00      	cmp	r3, #0
 8003486:	d00f      	beq.n	80034a8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003488:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800348c:	f003 0320 	and.w	r3, r3, #32
 8003490:	2b00      	cmp	r3, #0
 8003492:	d009      	beq.n	80034a8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003498:	2b00      	cmp	r3, #0
 800349a:	f000 82d8 	beq.w	8003a4e <HAL_UART_IRQHandler+0x60e>
      {
        huart->RxISR(huart);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	4798      	blx	r3
      }
      return;
 80034a6:	e2d2      	b.n	8003a4e <HAL_UART_IRQHandler+0x60e>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80034a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	f000 811d 	beq.w	80036ec <HAL_UART_IRQHandler+0x2ac>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80034b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80034b6:	f003 0301 	and.w	r3, r3, #1
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d106      	bne.n	80034cc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80034be:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80034c2:	4b88      	ldr	r3, [pc, #544]	@ (80036e4 <HAL_UART_IRQHandler+0x2a4>)
 80034c4:	4013      	ands	r3, r2
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	f000 8110 	beq.w	80036ec <HAL_UART_IRQHandler+0x2ac>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80034cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034d0:	f003 0301 	and.w	r3, r3, #1
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d011      	beq.n	80034fc <HAL_UART_IRQHandler+0xbc>
 80034d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80034dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d00b      	beq.n	80034fc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	2201      	movs	r2, #1
 80034ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034f2:	f043 0201 	orr.w	r2, r3, #1
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80034fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003500:	f003 0302 	and.w	r3, r3, #2
 8003504:	2b00      	cmp	r3, #0
 8003506:	d011      	beq.n	800352c <HAL_UART_IRQHandler+0xec>
 8003508:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800350c:	f003 0301 	and.w	r3, r3, #1
 8003510:	2b00      	cmp	r3, #0
 8003512:	d00b      	beq.n	800352c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	2202      	movs	r2, #2
 800351a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003522:	f043 0204 	orr.w	r2, r3, #4
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800352c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003530:	f003 0304 	and.w	r3, r3, #4
 8003534:	2b00      	cmp	r3, #0
 8003536:	d011      	beq.n	800355c <HAL_UART_IRQHandler+0x11c>
 8003538:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800353c:	f003 0301 	and.w	r3, r3, #1
 8003540:	2b00      	cmp	r3, #0
 8003542:	d00b      	beq.n	800355c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	2204      	movs	r2, #4
 800354a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003552:	f043 0202 	orr.w	r2, r3, #2
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800355c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003560:	f003 0308 	and.w	r3, r3, #8
 8003564:	2b00      	cmp	r3, #0
 8003566:	d017      	beq.n	8003598 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003568:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800356c:	f003 0320 	and.w	r3, r3, #32
 8003570:	2b00      	cmp	r3, #0
 8003572:	d105      	bne.n	8003580 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003574:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003578:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800357c:	2b00      	cmp	r3, #0
 800357e:	d00b      	beq.n	8003598 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	2208      	movs	r2, #8
 8003586:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800358e:	f043 0208 	orr.w	r2, r3, #8
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003598:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800359c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d012      	beq.n	80035ca <HAL_UART_IRQHandler+0x18a>
 80035a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035a8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d00c      	beq.n	80035ca <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80035b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035c0:	f043 0220 	orr.w	r2, r3, #32
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	f000 823e 	beq.w	8003a52 <HAL_UART_IRQHandler+0x612>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80035d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035da:	f003 0320 	and.w	r3, r3, #32
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d00d      	beq.n	80035fe <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80035e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035e6:	f003 0320 	and.w	r3, r3, #32
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d007      	beq.n	80035fe <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d003      	beq.n	80035fe <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003604:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003612:	2b40      	cmp	r3, #64	@ 0x40
 8003614:	d005      	beq.n	8003622 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003616:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800361a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800361e:	2b00      	cmp	r3, #0
 8003620:	d053      	beq.n	80036ca <HAL_UART_IRQHandler+0x28a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f000 fff8 	bl	8004618 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003632:	2b40      	cmp	r3, #64	@ 0x40
 8003634:	d143      	bne.n	80036be <HAL_UART_IRQHandler+0x27e>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	3308      	adds	r3, #8
 800363c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003640:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003644:	e853 3f00 	ldrex	r3, [r3]
 8003648:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800364c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003650:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003654:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	3308      	adds	r3, #8
 800365e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003662:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003666:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800366a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800366e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003672:	e841 2300 	strex	r3, r2, [r1]
 8003676:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800367a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d1d9      	bne.n	8003636 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003686:	2b00      	cmp	r3, #0
 8003688:	d013      	beq.n	80036b2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800368e:	4a16      	ldr	r2, [pc, #88]	@ (80036e8 <HAL_UART_IRQHandler+0x2a8>)
 8003690:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003696:	4618      	mov	r0, r3
 8003698:	f7fe f8c1 	bl	800181e <HAL_DMA_Abort_IT>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d01d      	beq.n	80036de <HAL_UART_IRQHandler+0x29e>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80036ac:	4610      	mov	r0, r2
 80036ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036b0:	e015      	b.n	80036de <HAL_UART_IRQHandler+0x29e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036bc:	e00f      	b.n	80036de <HAL_UART_IRQHandler+0x29e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036c8:	e009      	b.n	80036de <HAL_UART_IRQHandler+0x29e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80036dc:	e1b9      	b.n	8003a52 <HAL_UART_IRQHandler+0x612>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036de:	bf00      	nop
    return;
 80036e0:	e1b7      	b.n	8003a52 <HAL_UART_IRQHandler+0x612>
 80036e2:	bf00      	nop
 80036e4:	04000120 	.word	0x04000120
 80036e8:	080046e1 	.word	0x080046e1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	f040 8170 	bne.w	80039d6 <HAL_UART_IRQHandler+0x596>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80036f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036fa:	f003 0310 	and.w	r3, r3, #16
 80036fe:	2b00      	cmp	r3, #0
 8003700:	f000 8169 	beq.w	80039d6 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003704:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003708:	f003 0310 	and.w	r3, r3, #16
 800370c:	2b00      	cmp	r3, #0
 800370e:	f000 8162 	beq.w	80039d6 <HAL_UART_IRQHandler+0x596>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	2210      	movs	r2, #16
 8003718:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003724:	2b40      	cmp	r3, #64	@ 0x40
 8003726:	f040 80d8 	bne.w	80038da <HAL_UART_IRQHandler+0x49a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003736:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800373a:	2b00      	cmp	r3, #0
 800373c:	f000 80af 	beq.w	800389e <HAL_UART_IRQHandler+0x45e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003746:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800374a:	429a      	cmp	r2, r3
 800374c:	f080 80a7 	bcs.w	800389e <HAL_UART_IRQHandler+0x45e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003756:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0320 	and.w	r3, r3, #32
 8003766:	2b00      	cmp	r3, #0
 8003768:	f040 8086 	bne.w	8003878 <HAL_UART_IRQHandler+0x438>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003774:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003778:	e853 3f00 	ldrex	r3, [r3]
 800377c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003780:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003784:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003788:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	461a      	mov	r2, r3
 8003792:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003796:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800379a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800379e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80037a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80037a6:	e841 2300 	strex	r3, r2, [r1]
 80037aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80037ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d1da      	bne.n	800376c <HAL_UART_IRQHandler+0x32c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	3308      	adds	r3, #8
 80037bc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80037c0:	e853 3f00 	ldrex	r3, [r3]
 80037c4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80037c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80037c8:	f023 0301 	bic.w	r3, r3, #1
 80037cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	3308      	adds	r3, #8
 80037d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80037da:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80037de:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037e0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80037e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80037e6:	e841 2300 	strex	r3, r2, [r1]
 80037ea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80037ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d1e1      	bne.n	80037b6 <HAL_UART_IRQHandler+0x376>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	3308      	adds	r3, #8
 80037f8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80037fc:	e853 3f00 	ldrex	r3, [r3]
 8003800:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003802:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003804:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003808:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	3308      	adds	r3, #8
 8003812:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003816:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003818:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800381a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800381c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800381e:	e841 2300 	strex	r3, r2, [r1]
 8003822:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003824:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003826:	2b00      	cmp	r3, #0
 8003828:	d1e3      	bne.n	80037f2 <HAL_UART_IRQHandler+0x3b2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2220      	movs	r2, #32
 800382e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800383e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003840:	e853 3f00 	ldrex	r3, [r3]
 8003844:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003846:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003848:	f023 0310 	bic.w	r3, r3, #16
 800384c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	461a      	mov	r2, r3
 8003856:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800385a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800385c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800385e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003860:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003862:	e841 2300 	strex	r3, r2, [r1]
 8003866:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003868:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800386a:	2b00      	cmp	r3, #0
 800386c:	d1e4      	bne.n	8003838 <HAL_UART_IRQHandler+0x3f8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003872:	4618      	mov	r0, r3
 8003874:	f7fd ff95 	bl	80017a2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2202      	movs	r2, #2
 800387c:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003884:	687a      	ldr	r2, [r7, #4]
 8003886:	f8b2 1058 	ldrh.w	r1, [r2, #88]	@ 0x58
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	f8b2 205a 	ldrh.w	r2, [r2, #90]	@ 0x5a
 8003890:	b292      	uxth	r2, r2
 8003892:	1a8a      	subs	r2, r1, r2
 8003894:	b292      	uxth	r2, r2
 8003896:	4611      	mov	r1, r2
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800389c:	e0db      	b.n	8003a56 <HAL_UART_IRQHandler+0x616>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80038a4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80038a8:	429a      	cmp	r2, r3
 80038aa:	f040 80d4 	bne.w	8003a56 <HAL_UART_IRQHandler+0x616>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0320 	and.w	r3, r3, #32
 80038ba:	2b20      	cmp	r3, #32
 80038bc:	f040 80cb 	bne.w	8003a56 <HAL_UART_IRQHandler+0x616>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2202      	movs	r2, #2
 80038c4:	665a      	str	r2, [r3, #100]	@ 0x64
            huart->RxEventCallback(huart, huart->RxXferSize);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80038cc:	687a      	ldr	r2, [r7, #4]
 80038ce:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 80038d2:	4611      	mov	r1, r2
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	4798      	blx	r3
      return;
 80038d8:	e0bd      	b.n	8003a56 <HAL_UART_IRQHandler+0x616>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80038e6:	b29b      	uxth	r3, r3
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80038f4:	b29b      	uxth	r3, r3
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	f000 80af 	beq.w	8003a5a <HAL_UART_IRQHandler+0x61a>
          && (nb_rx_data > 0U))
 80038fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003900:	2b00      	cmp	r3, #0
 8003902:	f000 80aa 	beq.w	8003a5a <HAL_UART_IRQHandler+0x61a>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800390c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800390e:	e853 3f00 	ldrex	r3, [r3]
 8003912:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003914:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003916:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800391a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	461a      	mov	r2, r3
 8003924:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003928:	647b      	str	r3, [r7, #68]	@ 0x44
 800392a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800392c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800392e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003930:	e841 2300 	strex	r3, r2, [r1]
 8003934:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003936:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003938:	2b00      	cmp	r3, #0
 800393a:	d1e4      	bne.n	8003906 <HAL_UART_IRQHandler+0x4c6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	3308      	adds	r3, #8
 8003942:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003946:	e853 3f00 	ldrex	r3, [r3]
 800394a:	623b      	str	r3, [r7, #32]
   return(result);
 800394c:	6a3b      	ldr	r3, [r7, #32]
 800394e:	f023 0301 	bic.w	r3, r3, #1
 8003952:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	3308      	adds	r3, #8
 800395c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003960:	633a      	str	r2, [r7, #48]	@ 0x30
 8003962:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003964:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003966:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003968:	e841 2300 	strex	r3, r2, [r1]
 800396c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800396e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003970:	2b00      	cmp	r3, #0
 8003972:	d1e3      	bne.n	800393c <HAL_UART_IRQHandler+0x4fc>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2220      	movs	r2, #32
 8003978:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	e853 3f00 	ldrex	r3, [r3]
 8003994:	60fb      	str	r3, [r7, #12]
   return(result);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	f023 0310 	bic.w	r3, r3, #16
 800399c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	461a      	mov	r2, r3
 80039a6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80039aa:	61fb      	str	r3, [r7, #28]
 80039ac:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ae:	69b9      	ldr	r1, [r7, #24]
 80039b0:	69fa      	ldr	r2, [r7, #28]
 80039b2:	e841 2300 	strex	r3, r2, [r1]
 80039b6:	617b      	str	r3, [r7, #20]
   return(result);
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d1e4      	bne.n	8003988 <HAL_UART_IRQHandler+0x548>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2202      	movs	r2, #2
 80039c2:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80039ca:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 80039ce:	4611      	mov	r1, r2
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80039d4:	e041      	b.n	8003a5a <HAL_UART_IRQHandler+0x61a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80039d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d010      	beq.n	8003a04 <HAL_UART_IRQHandler+0x5c4>
 80039e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80039e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d00a      	beq.n	8003a04 <HAL_UART_IRQHandler+0x5c4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80039f6:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003a02:	e02d      	b.n	8003a60 <HAL_UART_IRQHandler+0x620>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003a04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d00e      	beq.n	8003a2e <HAL_UART_IRQHandler+0x5ee>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003a10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d008      	beq.n	8003a2e <HAL_UART_IRQHandler+0x5ee>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d01c      	beq.n	8003a5e <HAL_UART_IRQHandler+0x61e>
    {
      huart->TxISR(huart);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	4798      	blx	r3
    }
    return;
 8003a2c:	e017      	b.n	8003a5e <HAL_UART_IRQHandler+0x61e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003a2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d012      	beq.n	8003a60 <HAL_UART_IRQHandler+0x620>
 8003a3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d00c      	beq.n	8003a60 <HAL_UART_IRQHandler+0x620>
  {
    UART_EndTransmit_IT(huart);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f000 ff1d 	bl	8004886 <UART_EndTransmit_IT>
    return;
 8003a4c:	e008      	b.n	8003a60 <HAL_UART_IRQHandler+0x620>
      return;
 8003a4e:	bf00      	nop
 8003a50:	e006      	b.n	8003a60 <HAL_UART_IRQHandler+0x620>
    return;
 8003a52:	bf00      	nop
 8003a54:	e004      	b.n	8003a60 <HAL_UART_IRQHandler+0x620>
      return;
 8003a56:	bf00      	nop
 8003a58:	e002      	b.n	8003a60 <HAL_UART_IRQHandler+0x620>
      return;
 8003a5a:	bf00      	nop
 8003a5c:	e000      	b.n	8003a60 <HAL_UART_IRQHandler+0x620>
    return;
 8003a5e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003a60:	37e8      	adds	r7, #232	@ 0xe8
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	bf00      	nop

08003a68 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003a70:	bf00      	nop
 8003a72:	370c      	adds	r7, #12
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr

08003a7c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8003a84:	bf00      	nop
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr

08003a90 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003a98:	bf00      	nop
 8003a9a:	370c      	adds	r7, #12
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr

08003aa4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003aac:	bf00      	nop
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr

08003ab8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003ac0:	bf00      	nop
 8003ac2:	370c      	adds	r7, #12
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr

08003acc <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8003ad4:	bf00      	nop
 8003ad6:	370c      	adds	r7, #12
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr

08003ae0 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b083      	sub	sp, #12
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8003ae8:	bf00      	nop
 8003aea:	370c      	adds	r7, #12
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr

08003af4 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8003afc:	bf00      	nop
 8003afe:	370c      	adds	r7, #12
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr

08003b08 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
 8003b10:	460b      	mov	r3, r1
 8003b12:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003b14:	bf00      	nop
 8003b16:	370c      	adds	r7, #12
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr

08003b20 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	4a16      	ldr	r2, [pc, #88]	@ (8003b84 <UART_InitCallbacksToDefault+0x64>)
 8003b2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	4a15      	ldr	r2, [pc, #84]	@ (8003b88 <UART_InitCallbacksToDefault+0x68>)
 8003b34:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	4a14      	ldr	r2, [pc, #80]	@ (8003b8c <UART_InitCallbacksToDefault+0x6c>)
 8003b3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	4a13      	ldr	r2, [pc, #76]	@ (8003b90 <UART_InitCallbacksToDefault+0x70>)
 8003b44:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	4a12      	ldr	r2, [pc, #72]	@ (8003b94 <UART_InitCallbacksToDefault+0x74>)
 8003b4c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	4a11      	ldr	r2, [pc, #68]	@ (8003b98 <UART_InitCallbacksToDefault+0x78>)
 8003b54:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	4a10      	ldr	r2, [pc, #64]	@ (8003b9c <UART_InitCallbacksToDefault+0x7c>)
 8003b5c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	4a0f      	ldr	r2, [pc, #60]	@ (8003ba0 <UART_InitCallbacksToDefault+0x80>)
 8003b64:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	4a0e      	ldr	r2, [pc, #56]	@ (8003ba4 <UART_InitCallbacksToDefault+0x84>)
 8003b6c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
#if defined(USART_CR1_FIFOEN)
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
#endif /* USART_CR1_FIFOEN */
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	4a0d      	ldr	r2, [pc, #52]	@ (8003ba8 <UART_InitCallbacksToDefault+0x88>)
 8003b74:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

}
 8003b78:	bf00      	nop
 8003b7a:	370c      	adds	r7, #12
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr
 8003b84:	08003a7d 	.word	0x08003a7d
 8003b88:	08003a69 	.word	0x08003a69
 8003b8c:	08003aa5 	.word	0x08003aa5
 8003b90:	08003a91 	.word	0x08003a91
 8003b94:	08003ab9 	.word	0x08003ab9
 8003b98:	08003acd 	.word	0x08003acd
 8003b9c:	08003ae1 	.word	0x08003ae1
 8003ba0:	08003af5 	.word	0x08003af5
 8003ba4:	08004c69 	.word	0x08004c69
 8003ba8:	08003b09 	.word	0x08003b09

08003bac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003bac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bb0:	b08a      	sub	sp, #40	@ 0x28
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	689a      	ldr	r2, [r3, #8]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	691b      	ldr	r3, [r3, #16]
 8003bc4:	431a      	orrs	r2, r3
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	695b      	ldr	r3, [r3, #20]
 8003bca:	431a      	orrs	r2, r3
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	69db      	ldr	r3, [r3, #28]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	4ba4      	ldr	r3, [pc, #656]	@ (8003e6c <UART_SetConfig+0x2c0>)
 8003bdc:	4013      	ands	r3, r2
 8003bde:	68fa      	ldr	r2, [r7, #12]
 8003be0:	6812      	ldr	r2, [r2, #0]
 8003be2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003be4:	430b      	orrs	r3, r1
 8003be6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	68da      	ldr	r2, [r3, #12]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	699b      	ldr	r3, [r3, #24]
 8003c02:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a99      	ldr	r2, [pc, #612]	@ (8003e70 <UART_SetConfig+0x2c4>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d004      	beq.n	8003c18 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6a1b      	ldr	r3, [r3, #32]
 8003c12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c14:	4313      	orrs	r3, r2
 8003c16:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c28:	430a      	orrs	r2, r1
 8003c2a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a90      	ldr	r2, [pc, #576]	@ (8003e74 <UART_SetConfig+0x2c8>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d126      	bne.n	8003c84 <UART_SetConfig+0xd8>
 8003c36:	4b90      	ldr	r3, [pc, #576]	@ (8003e78 <UART_SetConfig+0x2cc>)
 8003c38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c3c:	f003 0303 	and.w	r3, r3, #3
 8003c40:	2b03      	cmp	r3, #3
 8003c42:	d81b      	bhi.n	8003c7c <UART_SetConfig+0xd0>
 8003c44:	a201      	add	r2, pc, #4	@ (adr r2, 8003c4c <UART_SetConfig+0xa0>)
 8003c46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c4a:	bf00      	nop
 8003c4c:	08003c5d 	.word	0x08003c5d
 8003c50:	08003c6d 	.word	0x08003c6d
 8003c54:	08003c65 	.word	0x08003c65
 8003c58:	08003c75 	.word	0x08003c75
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c62:	e116      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003c64:	2302      	movs	r3, #2
 8003c66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c6a:	e112      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003c6c:	2304      	movs	r3, #4
 8003c6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c72:	e10e      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003c74:	2308      	movs	r3, #8
 8003c76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c7a:	e10a      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003c7c:	2310      	movs	r3, #16
 8003c7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c82:	e106      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a7c      	ldr	r2, [pc, #496]	@ (8003e7c <UART_SetConfig+0x2d0>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d138      	bne.n	8003d00 <UART_SetConfig+0x154>
 8003c8e:	4b7a      	ldr	r3, [pc, #488]	@ (8003e78 <UART_SetConfig+0x2cc>)
 8003c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c94:	f003 030c 	and.w	r3, r3, #12
 8003c98:	2b0c      	cmp	r3, #12
 8003c9a:	d82d      	bhi.n	8003cf8 <UART_SetConfig+0x14c>
 8003c9c:	a201      	add	r2, pc, #4	@ (adr r2, 8003ca4 <UART_SetConfig+0xf8>)
 8003c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ca2:	bf00      	nop
 8003ca4:	08003cd9 	.word	0x08003cd9
 8003ca8:	08003cf9 	.word	0x08003cf9
 8003cac:	08003cf9 	.word	0x08003cf9
 8003cb0:	08003cf9 	.word	0x08003cf9
 8003cb4:	08003ce9 	.word	0x08003ce9
 8003cb8:	08003cf9 	.word	0x08003cf9
 8003cbc:	08003cf9 	.word	0x08003cf9
 8003cc0:	08003cf9 	.word	0x08003cf9
 8003cc4:	08003ce1 	.word	0x08003ce1
 8003cc8:	08003cf9 	.word	0x08003cf9
 8003ccc:	08003cf9 	.word	0x08003cf9
 8003cd0:	08003cf9 	.word	0x08003cf9
 8003cd4:	08003cf1 	.word	0x08003cf1
 8003cd8:	2300      	movs	r3, #0
 8003cda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cde:	e0d8      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003ce0:	2302      	movs	r3, #2
 8003ce2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ce6:	e0d4      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003ce8:	2304      	movs	r3, #4
 8003cea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cee:	e0d0      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003cf0:	2308      	movs	r3, #8
 8003cf2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cf6:	e0cc      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003cf8:	2310      	movs	r3, #16
 8003cfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cfe:	e0c8      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a5e      	ldr	r2, [pc, #376]	@ (8003e80 <UART_SetConfig+0x2d4>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d125      	bne.n	8003d56 <UART_SetConfig+0x1aa>
 8003d0a:	4b5b      	ldr	r3, [pc, #364]	@ (8003e78 <UART_SetConfig+0x2cc>)
 8003d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d10:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003d14:	2b30      	cmp	r3, #48	@ 0x30
 8003d16:	d016      	beq.n	8003d46 <UART_SetConfig+0x19a>
 8003d18:	2b30      	cmp	r3, #48	@ 0x30
 8003d1a:	d818      	bhi.n	8003d4e <UART_SetConfig+0x1a2>
 8003d1c:	2b20      	cmp	r3, #32
 8003d1e:	d00a      	beq.n	8003d36 <UART_SetConfig+0x18a>
 8003d20:	2b20      	cmp	r3, #32
 8003d22:	d814      	bhi.n	8003d4e <UART_SetConfig+0x1a2>
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d002      	beq.n	8003d2e <UART_SetConfig+0x182>
 8003d28:	2b10      	cmp	r3, #16
 8003d2a:	d008      	beq.n	8003d3e <UART_SetConfig+0x192>
 8003d2c:	e00f      	b.n	8003d4e <UART_SetConfig+0x1a2>
 8003d2e:	2300      	movs	r3, #0
 8003d30:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d34:	e0ad      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003d36:	2302      	movs	r3, #2
 8003d38:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d3c:	e0a9      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003d3e:	2304      	movs	r3, #4
 8003d40:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d44:	e0a5      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003d46:	2308      	movs	r3, #8
 8003d48:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d4c:	e0a1      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003d4e:	2310      	movs	r3, #16
 8003d50:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d54:	e09d      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a4a      	ldr	r2, [pc, #296]	@ (8003e84 <UART_SetConfig+0x2d8>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d125      	bne.n	8003dac <UART_SetConfig+0x200>
 8003d60:	4b45      	ldr	r3, [pc, #276]	@ (8003e78 <UART_SetConfig+0x2cc>)
 8003d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d66:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003d6a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003d6c:	d016      	beq.n	8003d9c <UART_SetConfig+0x1f0>
 8003d6e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003d70:	d818      	bhi.n	8003da4 <UART_SetConfig+0x1f8>
 8003d72:	2b80      	cmp	r3, #128	@ 0x80
 8003d74:	d00a      	beq.n	8003d8c <UART_SetConfig+0x1e0>
 8003d76:	2b80      	cmp	r3, #128	@ 0x80
 8003d78:	d814      	bhi.n	8003da4 <UART_SetConfig+0x1f8>
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d002      	beq.n	8003d84 <UART_SetConfig+0x1d8>
 8003d7e:	2b40      	cmp	r3, #64	@ 0x40
 8003d80:	d008      	beq.n	8003d94 <UART_SetConfig+0x1e8>
 8003d82:	e00f      	b.n	8003da4 <UART_SetConfig+0x1f8>
 8003d84:	2300      	movs	r3, #0
 8003d86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d8a:	e082      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003d8c:	2302      	movs	r3, #2
 8003d8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d92:	e07e      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003d94:	2304      	movs	r3, #4
 8003d96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d9a:	e07a      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003d9c:	2308      	movs	r3, #8
 8003d9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003da2:	e076      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003da4:	2310      	movs	r3, #16
 8003da6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003daa:	e072      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a35      	ldr	r2, [pc, #212]	@ (8003e88 <UART_SetConfig+0x2dc>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d12a      	bne.n	8003e0c <UART_SetConfig+0x260>
 8003db6:	4b30      	ldr	r3, [pc, #192]	@ (8003e78 <UART_SetConfig+0x2cc>)
 8003db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dbc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003dc0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003dc4:	d01a      	beq.n	8003dfc <UART_SetConfig+0x250>
 8003dc6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003dca:	d81b      	bhi.n	8003e04 <UART_SetConfig+0x258>
 8003dcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003dd0:	d00c      	beq.n	8003dec <UART_SetConfig+0x240>
 8003dd2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003dd6:	d815      	bhi.n	8003e04 <UART_SetConfig+0x258>
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d003      	beq.n	8003de4 <UART_SetConfig+0x238>
 8003ddc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003de0:	d008      	beq.n	8003df4 <UART_SetConfig+0x248>
 8003de2:	e00f      	b.n	8003e04 <UART_SetConfig+0x258>
 8003de4:	2300      	movs	r3, #0
 8003de6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dea:	e052      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003dec:	2302      	movs	r3, #2
 8003dee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003df2:	e04e      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003df4:	2304      	movs	r3, #4
 8003df6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dfa:	e04a      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003dfc:	2308      	movs	r3, #8
 8003dfe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e02:	e046      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003e04:	2310      	movs	r3, #16
 8003e06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e0a:	e042      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a17      	ldr	r2, [pc, #92]	@ (8003e70 <UART_SetConfig+0x2c4>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d13a      	bne.n	8003e8c <UART_SetConfig+0x2e0>
 8003e16:	4b18      	ldr	r3, [pc, #96]	@ (8003e78 <UART_SetConfig+0x2cc>)
 8003e18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e1c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003e20:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003e24:	d01a      	beq.n	8003e5c <UART_SetConfig+0x2b0>
 8003e26:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003e2a:	d81b      	bhi.n	8003e64 <UART_SetConfig+0x2b8>
 8003e2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e30:	d00c      	beq.n	8003e4c <UART_SetConfig+0x2a0>
 8003e32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e36:	d815      	bhi.n	8003e64 <UART_SetConfig+0x2b8>
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d003      	beq.n	8003e44 <UART_SetConfig+0x298>
 8003e3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e40:	d008      	beq.n	8003e54 <UART_SetConfig+0x2a8>
 8003e42:	e00f      	b.n	8003e64 <UART_SetConfig+0x2b8>
 8003e44:	2300      	movs	r3, #0
 8003e46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e4a:	e022      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003e4c:	2302      	movs	r3, #2
 8003e4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e52:	e01e      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003e54:	2304      	movs	r3, #4
 8003e56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e5a:	e01a      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003e5c:	2308      	movs	r3, #8
 8003e5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e62:	e016      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003e64:	2310      	movs	r3, #16
 8003e66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e6a:	e012      	b.n	8003e92 <UART_SetConfig+0x2e6>
 8003e6c:	efff69f3 	.word	0xefff69f3
 8003e70:	40008000 	.word	0x40008000
 8003e74:	40013800 	.word	0x40013800
 8003e78:	40021000 	.word	0x40021000
 8003e7c:	40004400 	.word	0x40004400
 8003e80:	40004800 	.word	0x40004800
 8003e84:	40004c00 	.word	0x40004c00
 8003e88:	40005000 	.word	0x40005000
 8003e8c:	2310      	movs	r3, #16
 8003e8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a9f      	ldr	r2, [pc, #636]	@ (8004114 <UART_SetConfig+0x568>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d17a      	bne.n	8003f92 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003e9c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003ea0:	2b08      	cmp	r3, #8
 8003ea2:	d824      	bhi.n	8003eee <UART_SetConfig+0x342>
 8003ea4:	a201      	add	r2, pc, #4	@ (adr r2, 8003eac <UART_SetConfig+0x300>)
 8003ea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eaa:	bf00      	nop
 8003eac:	08003ed1 	.word	0x08003ed1
 8003eb0:	08003eef 	.word	0x08003eef
 8003eb4:	08003ed9 	.word	0x08003ed9
 8003eb8:	08003eef 	.word	0x08003eef
 8003ebc:	08003edf 	.word	0x08003edf
 8003ec0:	08003eef 	.word	0x08003eef
 8003ec4:	08003eef 	.word	0x08003eef
 8003ec8:	08003eef 	.word	0x08003eef
 8003ecc:	08003ee7 	.word	0x08003ee7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ed0:	f7fe fcb2 	bl	8002838 <HAL_RCC_GetPCLK1Freq>
 8003ed4:	61f8      	str	r0, [r7, #28]
        break;
 8003ed6:	e010      	b.n	8003efa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ed8:	4b8f      	ldr	r3, [pc, #572]	@ (8004118 <UART_SetConfig+0x56c>)
 8003eda:	61fb      	str	r3, [r7, #28]
        break;
 8003edc:	e00d      	b.n	8003efa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ede:	f7fe fc13 	bl	8002708 <HAL_RCC_GetSysClockFreq>
 8003ee2:	61f8      	str	r0, [r7, #28]
        break;
 8003ee4:	e009      	b.n	8003efa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ee6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003eea:	61fb      	str	r3, [r7, #28]
        break;
 8003eec:	e005      	b.n	8003efa <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003ef8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003efa:	69fb      	ldr	r3, [r7, #28]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	f000 80fb 	beq.w	80040f8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	685a      	ldr	r2, [r3, #4]
 8003f06:	4613      	mov	r3, r2
 8003f08:	005b      	lsls	r3, r3, #1
 8003f0a:	4413      	add	r3, r2
 8003f0c:	69fa      	ldr	r2, [r7, #28]
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	d305      	bcc.n	8003f1e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003f18:	69fa      	ldr	r2, [r7, #28]
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	d903      	bls.n	8003f26 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003f24:	e0e8      	b.n	80040f8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003f26:	69fb      	ldr	r3, [r7, #28]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	461c      	mov	r4, r3
 8003f2c:	4615      	mov	r5, r2
 8003f2e:	f04f 0200 	mov.w	r2, #0
 8003f32:	f04f 0300 	mov.w	r3, #0
 8003f36:	022b      	lsls	r3, r5, #8
 8003f38:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003f3c:	0222      	lsls	r2, r4, #8
 8003f3e:	68f9      	ldr	r1, [r7, #12]
 8003f40:	6849      	ldr	r1, [r1, #4]
 8003f42:	0849      	lsrs	r1, r1, #1
 8003f44:	2000      	movs	r0, #0
 8003f46:	4688      	mov	r8, r1
 8003f48:	4681      	mov	r9, r0
 8003f4a:	eb12 0a08 	adds.w	sl, r2, r8
 8003f4e:	eb43 0b09 	adc.w	fp, r3, r9
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	2200      	movs	r2, #0
 8003f58:	603b      	str	r3, [r7, #0]
 8003f5a:	607a      	str	r2, [r7, #4]
 8003f5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f60:	4650      	mov	r0, sl
 8003f62:	4659      	mov	r1, fp
 8003f64:	f7fc f938 	bl	80001d8 <__aeabi_uldivmod>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	460b      	mov	r3, r1
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003f70:	69bb      	ldr	r3, [r7, #24]
 8003f72:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f76:	d308      	bcc.n	8003f8a <UART_SetConfig+0x3de>
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f7e:	d204      	bcs.n	8003f8a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	69ba      	ldr	r2, [r7, #24]
 8003f86:	60da      	str	r2, [r3, #12]
 8003f88:	e0b6      	b.n	80040f8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003f90:	e0b2      	b.n	80040f8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	69db      	ldr	r3, [r3, #28]
 8003f96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f9a:	d15e      	bne.n	800405a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003f9c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003fa0:	2b08      	cmp	r3, #8
 8003fa2:	d828      	bhi.n	8003ff6 <UART_SetConfig+0x44a>
 8003fa4:	a201      	add	r2, pc, #4	@ (adr r2, 8003fac <UART_SetConfig+0x400>)
 8003fa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003faa:	bf00      	nop
 8003fac:	08003fd1 	.word	0x08003fd1
 8003fb0:	08003fd9 	.word	0x08003fd9
 8003fb4:	08003fe1 	.word	0x08003fe1
 8003fb8:	08003ff7 	.word	0x08003ff7
 8003fbc:	08003fe7 	.word	0x08003fe7
 8003fc0:	08003ff7 	.word	0x08003ff7
 8003fc4:	08003ff7 	.word	0x08003ff7
 8003fc8:	08003ff7 	.word	0x08003ff7
 8003fcc:	08003fef 	.word	0x08003fef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fd0:	f7fe fc32 	bl	8002838 <HAL_RCC_GetPCLK1Freq>
 8003fd4:	61f8      	str	r0, [r7, #28]
        break;
 8003fd6:	e014      	b.n	8004002 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003fd8:	f7fe fc44 	bl	8002864 <HAL_RCC_GetPCLK2Freq>
 8003fdc:	61f8      	str	r0, [r7, #28]
        break;
 8003fde:	e010      	b.n	8004002 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fe0:	4b4d      	ldr	r3, [pc, #308]	@ (8004118 <UART_SetConfig+0x56c>)
 8003fe2:	61fb      	str	r3, [r7, #28]
        break;
 8003fe4:	e00d      	b.n	8004002 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fe6:	f7fe fb8f 	bl	8002708 <HAL_RCC_GetSysClockFreq>
 8003fea:	61f8      	str	r0, [r7, #28]
        break;
 8003fec:	e009      	b.n	8004002 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ff2:	61fb      	str	r3, [r7, #28]
        break;
 8003ff4:	e005      	b.n	8004002 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004000:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004002:	69fb      	ldr	r3, [r7, #28]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d077      	beq.n	80040f8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	005a      	lsls	r2, r3, #1
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	085b      	lsrs	r3, r3, #1
 8004012:	441a      	add	r2, r3
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	fbb2 f3f3 	udiv	r3, r2, r3
 800401c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800401e:	69bb      	ldr	r3, [r7, #24]
 8004020:	2b0f      	cmp	r3, #15
 8004022:	d916      	bls.n	8004052 <UART_SetConfig+0x4a6>
 8004024:	69bb      	ldr	r3, [r7, #24]
 8004026:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800402a:	d212      	bcs.n	8004052 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800402c:	69bb      	ldr	r3, [r7, #24]
 800402e:	b29b      	uxth	r3, r3
 8004030:	f023 030f 	bic.w	r3, r3, #15
 8004034:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004036:	69bb      	ldr	r3, [r7, #24]
 8004038:	085b      	lsrs	r3, r3, #1
 800403a:	b29b      	uxth	r3, r3
 800403c:	f003 0307 	and.w	r3, r3, #7
 8004040:	b29a      	uxth	r2, r3
 8004042:	8afb      	ldrh	r3, [r7, #22]
 8004044:	4313      	orrs	r3, r2
 8004046:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	8afa      	ldrh	r2, [r7, #22]
 800404e:	60da      	str	r2, [r3, #12]
 8004050:	e052      	b.n	80040f8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004058:	e04e      	b.n	80040f8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800405a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800405e:	2b08      	cmp	r3, #8
 8004060:	d827      	bhi.n	80040b2 <UART_SetConfig+0x506>
 8004062:	a201      	add	r2, pc, #4	@ (adr r2, 8004068 <UART_SetConfig+0x4bc>)
 8004064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004068:	0800408d 	.word	0x0800408d
 800406c:	08004095 	.word	0x08004095
 8004070:	0800409d 	.word	0x0800409d
 8004074:	080040b3 	.word	0x080040b3
 8004078:	080040a3 	.word	0x080040a3
 800407c:	080040b3 	.word	0x080040b3
 8004080:	080040b3 	.word	0x080040b3
 8004084:	080040b3 	.word	0x080040b3
 8004088:	080040ab 	.word	0x080040ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800408c:	f7fe fbd4 	bl	8002838 <HAL_RCC_GetPCLK1Freq>
 8004090:	61f8      	str	r0, [r7, #28]
        break;
 8004092:	e014      	b.n	80040be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004094:	f7fe fbe6 	bl	8002864 <HAL_RCC_GetPCLK2Freq>
 8004098:	61f8      	str	r0, [r7, #28]
        break;
 800409a:	e010      	b.n	80040be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800409c:	4b1e      	ldr	r3, [pc, #120]	@ (8004118 <UART_SetConfig+0x56c>)
 800409e:	61fb      	str	r3, [r7, #28]
        break;
 80040a0:	e00d      	b.n	80040be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040a2:	f7fe fb31 	bl	8002708 <HAL_RCC_GetSysClockFreq>
 80040a6:	61f8      	str	r0, [r7, #28]
        break;
 80040a8:	e009      	b.n	80040be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040ae:	61fb      	str	r3, [r7, #28]
        break;
 80040b0:	e005      	b.n	80040be <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80040b2:	2300      	movs	r3, #0
 80040b4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80040bc:	bf00      	nop
    }

    if (pclk != 0U)
 80040be:	69fb      	ldr	r3, [r7, #28]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d019      	beq.n	80040f8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	085a      	lsrs	r2, r3, #1
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	441a      	add	r2, r3
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80040d6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040d8:	69bb      	ldr	r3, [r7, #24]
 80040da:	2b0f      	cmp	r3, #15
 80040dc:	d909      	bls.n	80040f2 <UART_SetConfig+0x546>
 80040de:	69bb      	ldr	r3, [r7, #24]
 80040e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040e4:	d205      	bcs.n	80040f2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80040e6:	69bb      	ldr	r3, [r7, #24]
 80040e8:	b29a      	uxth	r2, r3
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	60da      	str	r2, [r3, #12]
 80040f0:	e002      	b.n	80040f8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2200      	movs	r2, #0
 80040fc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2200      	movs	r2, #0
 8004102:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004104:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004108:	4618      	mov	r0, r3
 800410a:	3728      	adds	r7, #40	@ 0x28
 800410c:	46bd      	mov	sp, r7
 800410e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004112:	bf00      	nop
 8004114:	40008000 	.word	0x40008000
 8004118:	00f42400 	.word	0x00f42400

0800411c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004128:	f003 0308 	and.w	r3, r3, #8
 800412c:	2b00      	cmp	r3, #0
 800412e:	d00a      	beq.n	8004146 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	430a      	orrs	r2, r1
 8004144:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800414a:	f003 0301 	and.w	r3, r3, #1
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00a      	beq.n	8004168 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	430a      	orrs	r2, r1
 8004166:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800416c:	f003 0302 	and.w	r3, r3, #2
 8004170:	2b00      	cmp	r3, #0
 8004172:	d00a      	beq.n	800418a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	430a      	orrs	r2, r1
 8004188:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800418e:	f003 0304 	and.w	r3, r3, #4
 8004192:	2b00      	cmp	r3, #0
 8004194:	d00a      	beq.n	80041ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	430a      	orrs	r2, r1
 80041aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b0:	f003 0310 	and.w	r3, r3, #16
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d00a      	beq.n	80041ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	430a      	orrs	r2, r1
 80041cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d2:	f003 0320 	and.w	r3, r3, #32
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d00a      	beq.n	80041f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	430a      	orrs	r2, r1
 80041ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d01a      	beq.n	8004232 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	430a      	orrs	r2, r1
 8004210:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004216:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800421a:	d10a      	bne.n	8004232 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	430a      	orrs	r2, r1
 8004230:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004236:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800423a:	2b00      	cmp	r3, #0
 800423c:	d00a      	beq.n	8004254 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	430a      	orrs	r2, r1
 8004252:	605a      	str	r2, [r3, #4]
  }
}
 8004254:	bf00      	nop
 8004256:	370c      	adds	r7, #12
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr

08004260 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b098      	sub	sp, #96	@ 0x60
 8004264:	af02      	add	r7, sp, #8
 8004266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2200      	movs	r2, #0
 800426c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004270:	f7fd f956 	bl	8001520 <HAL_GetTick>
 8004274:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 0308 	and.w	r3, r3, #8
 8004280:	2b08      	cmp	r3, #8
 8004282:	d12e      	bne.n	80042e2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004284:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004288:	9300      	str	r3, [sp, #0]
 800428a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800428c:	2200      	movs	r2, #0
 800428e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f000 f88c 	bl	80043b0 <UART_WaitOnFlagUntilTimeout>
 8004298:	4603      	mov	r3, r0
 800429a:	2b00      	cmp	r3, #0
 800429c:	d021      	beq.n	80042e2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042a6:	e853 3f00 	ldrex	r3, [r3]
 80042aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80042ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	461a      	mov	r2, r3
 80042ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80042bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80042be:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80042c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042c4:	e841 2300 	strex	r3, r2, [r1]
 80042c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80042ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d1e6      	bne.n	800429e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2220      	movs	r2, #32
 80042d4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2200      	movs	r2, #0
 80042da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	e062      	b.n	80043a8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f003 0304 	and.w	r3, r3, #4
 80042ec:	2b04      	cmp	r3, #4
 80042ee:	d149      	bne.n	8004384 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80042f4:	9300      	str	r3, [sp, #0]
 80042f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042f8:	2200      	movs	r2, #0
 80042fa:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f000 f856 	bl	80043b0 <UART_WaitOnFlagUntilTimeout>
 8004304:	4603      	mov	r3, r0
 8004306:	2b00      	cmp	r3, #0
 8004308:	d03c      	beq.n	8004384 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004312:	e853 3f00 	ldrex	r3, [r3]
 8004316:	623b      	str	r3, [r7, #32]
   return(result);
 8004318:	6a3b      	ldr	r3, [r7, #32]
 800431a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800431e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	461a      	mov	r2, r3
 8004326:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004328:	633b      	str	r3, [r7, #48]	@ 0x30
 800432a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800432c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800432e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004330:	e841 2300 	strex	r3, r2, [r1]
 8004334:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004338:	2b00      	cmp	r3, #0
 800433a:	d1e6      	bne.n	800430a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	3308      	adds	r3, #8
 8004342:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	e853 3f00 	ldrex	r3, [r3]
 800434a:	60fb      	str	r3, [r7, #12]
   return(result);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f023 0301 	bic.w	r3, r3, #1
 8004352:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	3308      	adds	r3, #8
 800435a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800435c:	61fa      	str	r2, [r7, #28]
 800435e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004360:	69b9      	ldr	r1, [r7, #24]
 8004362:	69fa      	ldr	r2, [r7, #28]
 8004364:	e841 2300 	strex	r3, r2, [r1]
 8004368:	617b      	str	r3, [r7, #20]
   return(result);
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d1e5      	bne.n	800433c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2220      	movs	r2, #32
 8004374:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004380:	2303      	movs	r3, #3
 8004382:	e011      	b.n	80043a8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2220      	movs	r2, #32
 8004388:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2220      	movs	r2, #32
 800438e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2200      	movs	r2, #0
 800439c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80043a6:	2300      	movs	r3, #0
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3758      	adds	r7, #88	@ 0x58
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	60f8      	str	r0, [r7, #12]
 80043b8:	60b9      	str	r1, [r7, #8]
 80043ba:	603b      	str	r3, [r7, #0]
 80043bc:	4613      	mov	r3, r2
 80043be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043c0:	e04f      	b.n	8004462 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043c8:	d04b      	beq.n	8004462 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043ca:	f7fd f8a9 	bl	8001520 <HAL_GetTick>
 80043ce:	4602      	mov	r2, r0
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	69ba      	ldr	r2, [r7, #24]
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d302      	bcc.n	80043e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80043da:	69bb      	ldr	r3, [r7, #24]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d101      	bne.n	80043e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80043e0:	2303      	movs	r3, #3
 80043e2:	e04e      	b.n	8004482 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0304 	and.w	r3, r3, #4
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d037      	beq.n	8004462 <UART_WaitOnFlagUntilTimeout+0xb2>
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	2b80      	cmp	r3, #128	@ 0x80
 80043f6:	d034      	beq.n	8004462 <UART_WaitOnFlagUntilTimeout+0xb2>
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	2b40      	cmp	r3, #64	@ 0x40
 80043fc:	d031      	beq.n	8004462 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	69db      	ldr	r3, [r3, #28]
 8004404:	f003 0308 	and.w	r3, r3, #8
 8004408:	2b08      	cmp	r3, #8
 800440a:	d110      	bne.n	800442e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	2208      	movs	r2, #8
 8004412:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004414:	68f8      	ldr	r0, [r7, #12]
 8004416:	f000 f8ff 	bl	8004618 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2208      	movs	r2, #8
 800441e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2200      	movs	r2, #0
 8004426:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	e029      	b.n	8004482 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	69db      	ldr	r3, [r3, #28]
 8004434:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004438:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800443c:	d111      	bne.n	8004462 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004446:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004448:	68f8      	ldr	r0, [r7, #12]
 800444a:	f000 f8e5 	bl	8004618 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2220      	movs	r2, #32
 8004452:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2200      	movs	r2, #0
 800445a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800445e:	2303      	movs	r3, #3
 8004460:	e00f      	b.n	8004482 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	69da      	ldr	r2, [r3, #28]
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	4013      	ands	r3, r2
 800446c:	68ba      	ldr	r2, [r7, #8]
 800446e:	429a      	cmp	r2, r3
 8004470:	bf0c      	ite	eq
 8004472:	2301      	moveq	r3, #1
 8004474:	2300      	movne	r3, #0
 8004476:	b2db      	uxtb	r3, r3
 8004478:	461a      	mov	r2, r3
 800447a:	79fb      	ldrb	r3, [r7, #7]
 800447c:	429a      	cmp	r2, r3
 800447e:	d0a0      	beq.n	80043c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004480:	2300      	movs	r3, #0
}
 8004482:	4618      	mov	r0, r3
 8004484:	3710      	adds	r7, #16
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}
	...

0800448c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800448c:	b480      	push	{r7}
 800448e:	b097      	sub	sp, #92	@ 0x5c
 8004490:	af00      	add	r7, sp, #0
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	4613      	mov	r3, r2
 8004498:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	68ba      	ldr	r2, [r7, #8]
 800449e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	88fa      	ldrh	r2, [r7, #6]
 80044a4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	88fa      	ldrh	r2, [r7, #6]
 80044ac:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2200      	movs	r2, #0
 80044b4:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044be:	d10e      	bne.n	80044de <UART_Start_Receive_IT+0x52>
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	691b      	ldr	r3, [r3, #16]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d105      	bne.n	80044d4 <UART_Start_Receive_IT+0x48>
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80044ce:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80044d2:	e02d      	b.n	8004530 <UART_Start_Receive_IT+0xa4>
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	22ff      	movs	r2, #255	@ 0xff
 80044d8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80044dc:	e028      	b.n	8004530 <UART_Start_Receive_IT+0xa4>
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d10d      	bne.n	8004502 <UART_Start_Receive_IT+0x76>
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	691b      	ldr	r3, [r3, #16]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d104      	bne.n	80044f8 <UART_Start_Receive_IT+0x6c>
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	22ff      	movs	r2, #255	@ 0xff
 80044f2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80044f6:	e01b      	b.n	8004530 <UART_Start_Receive_IT+0xa4>
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	227f      	movs	r2, #127	@ 0x7f
 80044fc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004500:	e016      	b.n	8004530 <UART_Start_Receive_IT+0xa4>
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800450a:	d10d      	bne.n	8004528 <UART_Start_Receive_IT+0x9c>
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	691b      	ldr	r3, [r3, #16]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d104      	bne.n	800451e <UART_Start_Receive_IT+0x92>
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	227f      	movs	r2, #127	@ 0x7f
 8004518:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800451c:	e008      	b.n	8004530 <UART_Start_Receive_IT+0xa4>
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	223f      	movs	r2, #63	@ 0x3f
 8004522:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004526:	e003      	b.n	8004530 <UART_Start_Receive_IT+0xa4>
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2200      	movs	r2, #0
 800452c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2200      	movs	r2, #0
 8004534:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2222      	movs	r2, #34	@ 0x22
 800453c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	3308      	adds	r3, #8
 8004546:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004548:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800454a:	e853 3f00 	ldrex	r3, [r3]
 800454e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004552:	f043 0301 	orr.w	r3, r3, #1
 8004556:	657b      	str	r3, [r7, #84]	@ 0x54
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	3308      	adds	r3, #8
 800455e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004560:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004562:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004564:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004566:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004568:	e841 2300 	strex	r3, r2, [r1]
 800456c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800456e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004570:	2b00      	cmp	r3, #0
 8004572:	d1e5      	bne.n	8004540 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800457c:	d107      	bne.n	800458e <UART_Start_Receive_IT+0x102>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	691b      	ldr	r3, [r3, #16]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d103      	bne.n	800458e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	4a21      	ldr	r2, [pc, #132]	@ (8004610 <UART_Start_Receive_IT+0x184>)
 800458a:	669a      	str	r2, [r3, #104]	@ 0x68
 800458c:	e002      	b.n	8004594 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	4a20      	ldr	r2, [pc, #128]	@ (8004614 <UART_Start_Receive_IT+0x188>)
 8004592:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	691b      	ldr	r3, [r3, #16]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d019      	beq.n	80045d0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045a4:	e853 3f00 	ldrex	r3, [r3]
 80045a8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80045aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ac:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80045b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	461a      	mov	r2, r3
 80045b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80045bc:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045be:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80045c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80045c2:	e841 2300 	strex	r3, r2, [r1]
 80045c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80045c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d1e6      	bne.n	800459c <UART_Start_Receive_IT+0x110>
 80045ce:	e018      	b.n	8004602 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	e853 3f00 	ldrex	r3, [r3]
 80045dc:	613b      	str	r3, [r7, #16]
   return(result);
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	f043 0320 	orr.w	r3, r3, #32
 80045e4:	653b      	str	r3, [r7, #80]	@ 0x50
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	461a      	mov	r2, r3
 80045ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80045ee:	623b      	str	r3, [r7, #32]
 80045f0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045f2:	69f9      	ldr	r1, [r7, #28]
 80045f4:	6a3a      	ldr	r2, [r7, #32]
 80045f6:	e841 2300 	strex	r3, r2, [r1]
 80045fa:	61bb      	str	r3, [r7, #24]
   return(result);
 80045fc:	69bb      	ldr	r3, [r7, #24]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d1e6      	bne.n	80045d0 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8004602:	2300      	movs	r3, #0
}
 8004604:	4618      	mov	r0, r3
 8004606:	375c      	adds	r7, #92	@ 0x5c
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr
 8004610:	08004aa5 	.word	0x08004aa5
 8004614:	080048e1 	.word	0x080048e1

08004618 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004618:	b480      	push	{r7}
 800461a:	b095      	sub	sp, #84	@ 0x54
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004628:	e853 3f00 	ldrex	r3, [r3]
 800462c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800462e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004630:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004634:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	461a      	mov	r2, r3
 800463c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800463e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004640:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004642:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004644:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004646:	e841 2300 	strex	r3, r2, [r1]
 800464a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800464c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800464e:	2b00      	cmp	r3, #0
 8004650:	d1e6      	bne.n	8004620 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	3308      	adds	r3, #8
 8004658:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800465a:	6a3b      	ldr	r3, [r7, #32]
 800465c:	e853 3f00 	ldrex	r3, [r3]
 8004660:	61fb      	str	r3, [r7, #28]
   return(result);
 8004662:	69fb      	ldr	r3, [r7, #28]
 8004664:	f023 0301 	bic.w	r3, r3, #1
 8004668:	64bb      	str	r3, [r7, #72]	@ 0x48
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	3308      	adds	r3, #8
 8004670:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004672:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004674:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004676:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004678:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800467a:	e841 2300 	strex	r3, r2, [r1]
 800467e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004682:	2b00      	cmp	r3, #0
 8004684:	d1e5      	bne.n	8004652 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800468a:	2b01      	cmp	r3, #1
 800468c:	d118      	bne.n	80046c0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	e853 3f00 	ldrex	r3, [r3]
 800469a:	60bb      	str	r3, [r7, #8]
   return(result);
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	f023 0310 	bic.w	r3, r3, #16
 80046a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	461a      	mov	r2, r3
 80046aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046ac:	61bb      	str	r3, [r7, #24]
 80046ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046b0:	6979      	ldr	r1, [r7, #20]
 80046b2:	69ba      	ldr	r2, [r7, #24]
 80046b4:	e841 2300 	strex	r3, r2, [r1]
 80046b8:	613b      	str	r3, [r7, #16]
   return(result);
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d1e6      	bne.n	800468e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2220      	movs	r2, #32
 80046c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2200      	movs	r2, #0
 80046cc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80046d4:	bf00      	nop
 80046d6:	3754      	adds	r7, #84	@ 0x54
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr

080046e0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2200      	movs	r2, #0
 80046fa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004704:	68f8      	ldr	r0, [r7, #12]
 8004706:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004708:	bf00      	nop
 800470a:	3710      	adds	r7, #16
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}

08004710 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004710:	b480      	push	{r7}
 8004712:	b08f      	sub	sp, #60	@ 0x3c
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800471c:	2b21      	cmp	r3, #33	@ 0x21
 800471e:	d14c      	bne.n	80047ba <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004726:	b29b      	uxth	r3, r3
 8004728:	2b00      	cmp	r3, #0
 800472a:	d132      	bne.n	8004792 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004732:	6a3b      	ldr	r3, [r7, #32]
 8004734:	e853 3f00 	ldrex	r3, [r3]
 8004738:	61fb      	str	r3, [r7, #28]
   return(result);
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004740:	637b      	str	r3, [r7, #52]	@ 0x34
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	461a      	mov	r2, r3
 8004748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800474a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800474c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800474e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004750:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004752:	e841 2300 	strex	r3, r2, [r1]
 8004756:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800475a:	2b00      	cmp	r3, #0
 800475c:	d1e6      	bne.n	800472c <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	e853 3f00 	ldrex	r3, [r3]
 800476a:	60bb      	str	r3, [r7, #8]
   return(result);
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004772:	633b      	str	r3, [r7, #48]	@ 0x30
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	461a      	mov	r2, r3
 800477a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800477c:	61bb      	str	r3, [r7, #24]
 800477e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004780:	6979      	ldr	r1, [r7, #20]
 8004782:	69ba      	ldr	r2, [r7, #24]
 8004784:	e841 2300 	strex	r3, r2, [r1]
 8004788:	613b      	str	r3, [r7, #16]
   return(result);
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d1e6      	bne.n	800475e <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8004790:	e013      	b.n	80047ba <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004796:	781a      	ldrb	r2, [r3, #0]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047a2:	1c5a      	adds	r2, r3, #1
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80047ae:	b29b      	uxth	r3, r3
 80047b0:	3b01      	subs	r3, #1
 80047b2:	b29a      	uxth	r2, r3
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 80047ba:	bf00      	nop
 80047bc:	373c      	adds	r7, #60	@ 0x3c
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr

080047c6 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80047c6:	b480      	push	{r7}
 80047c8:	b091      	sub	sp, #68	@ 0x44
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047d2:	2b21      	cmp	r3, #33	@ 0x21
 80047d4:	d151      	bne.n	800487a <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80047dc:	b29b      	uxth	r3, r3
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d132      	bne.n	8004848 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ea:	e853 3f00 	ldrex	r3, [r3]
 80047ee:	623b      	str	r3, [r7, #32]
   return(result);
 80047f0:	6a3b      	ldr	r3, [r7, #32]
 80047f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	461a      	mov	r2, r3
 80047fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004800:	633b      	str	r3, [r7, #48]	@ 0x30
 8004802:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004804:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004806:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004808:	e841 2300 	strex	r3, r2, [r1]
 800480c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800480e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004810:	2b00      	cmp	r3, #0
 8004812:	d1e6      	bne.n	80047e2 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	e853 3f00 	ldrex	r3, [r3]
 8004820:	60fb      	str	r3, [r7, #12]
   return(result);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004828:	637b      	str	r3, [r7, #52]	@ 0x34
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	461a      	mov	r2, r3
 8004830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004832:	61fb      	str	r3, [r7, #28]
 8004834:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004836:	69b9      	ldr	r1, [r7, #24]
 8004838:	69fa      	ldr	r2, [r7, #28]
 800483a:	e841 2300 	strex	r3, r2, [r1]
 800483e:	617b      	str	r3, [r7, #20]
   return(result);
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1e6      	bne.n	8004814 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8004846:	e018      	b.n	800487a <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800484c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800484e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004850:	881a      	ldrh	r2, [r3, #0]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800485a:	b292      	uxth	r2, r2
 800485c:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004862:	1c9a      	adds	r2, r3, #2
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800486e:	b29b      	uxth	r3, r3
 8004870:	3b01      	subs	r3, #1
 8004872:	b29a      	uxth	r2, r3
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 800487a:	bf00      	nop
 800487c:	3744      	adds	r7, #68	@ 0x44
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr

08004886 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004886:	b580      	push	{r7, lr}
 8004888:	b088      	sub	sp, #32
 800488a:	af00      	add	r7, sp, #0
 800488c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	e853 3f00 	ldrex	r3, [r3]
 800489a:	60bb      	str	r3, [r7, #8]
   return(result);
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048a2:	61fb      	str	r3, [r7, #28]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	461a      	mov	r2, r3
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	61bb      	str	r3, [r7, #24]
 80048ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048b0:	6979      	ldr	r1, [r7, #20]
 80048b2:	69ba      	ldr	r2, [r7, #24]
 80048b4:	e841 2300 	strex	r3, r2, [r1]
 80048b8:	613b      	str	r3, [r7, #16]
   return(result);
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d1e6      	bne.n	800488e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2220      	movs	r2, #32
 80048c4:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	66da      	str	r2, [r3, #108]	@ 0x6c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80048d6:	bf00      	nop
 80048d8:	3720      	adds	r7, #32
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}
	...

080048e0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b09c      	sub	sp, #112	@ 0x70
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80048ee:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80048f8:	2b22      	cmp	r3, #34	@ 0x22
 80048fa:	f040 80c2 	bne.w	8004a82 <UART_RxISR_8BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004904:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004908:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800490c:	b2d9      	uxtb	r1, r3
 800490e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004912:	b2da      	uxtb	r2, r3
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004918:	400a      	ands	r2, r1
 800491a:	b2d2      	uxtb	r2, r2
 800491c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004922:	1c5a      	adds	r2, r3, #1
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800492e:	b29b      	uxth	r3, r3
 8004930:	3b01      	subs	r3, #1
 8004932:	b29a      	uxth	r2, r3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004940:	b29b      	uxth	r3, r3
 8004942:	2b00      	cmp	r3, #0
 8004944:	f040 80a7 	bne.w	8004a96 <UART_RxISR_8BIT+0x1b6>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800494e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004950:	e853 3f00 	ldrex	r3, [r3]
 8004954:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004956:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004958:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800495c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	461a      	mov	r2, r3
 8004964:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004966:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004968:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800496a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800496c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800496e:	e841 2300 	strex	r3, r2, [r1]
 8004972:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004974:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004976:	2b00      	cmp	r3, #0
 8004978:	d1e6      	bne.n	8004948 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	3308      	adds	r3, #8
 8004980:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004984:	e853 3f00 	ldrex	r3, [r3]
 8004988:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800498a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800498c:	f023 0301 	bic.w	r3, r3, #1
 8004990:	667b      	str	r3, [r7, #100]	@ 0x64
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	3308      	adds	r3, #8
 8004998:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800499a:	647a      	str	r2, [r7, #68]	@ 0x44
 800499c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800499e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80049a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80049a2:	e841 2300 	strex	r3, r2, [r1]
 80049a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80049a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d1e5      	bne.n	800497a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2220      	movs	r2, #32
 80049b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2200      	movs	r2, #0
 80049ba:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a36      	ldr	r2, [pc, #216]	@ (8004aa0 <UART_RxISR_8BIT+0x1c0>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d01f      	beq.n	8004a0c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d018      	beq.n	8004a0c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e2:	e853 3f00 	ldrex	r3, [r3]
 80049e6:	623b      	str	r3, [r7, #32]
   return(result);
 80049e8:	6a3b      	ldr	r3, [r7, #32]
 80049ea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80049ee:	663b      	str	r3, [r7, #96]	@ 0x60
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	461a      	mov	r2, r3
 80049f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80049f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80049fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80049fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a00:	e841 2300 	strex	r3, r2, [r1]
 8004a04:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d1e6      	bne.n	80049da <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a10:	2b01      	cmp	r3, #1
 8004a12:	d130      	bne.n	8004a76 <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	e853 3f00 	ldrex	r3, [r3]
 8004a26:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f023 0310 	bic.w	r3, r3, #16
 8004a2e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	461a      	mov	r2, r3
 8004a36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004a38:	61fb      	str	r3, [r7, #28]
 8004a3a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a3c:	69b9      	ldr	r1, [r7, #24]
 8004a3e:	69fa      	ldr	r2, [r7, #28]
 8004a40:	e841 2300 	strex	r3, r2, [r1]
 8004a44:	617b      	str	r3, [r7, #20]
   return(result);
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d1e6      	bne.n	8004a1a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	69db      	ldr	r3, [r3, #28]
 8004a52:	f003 0310 	and.w	r3, r3, #16
 8004a56:	2b10      	cmp	r3, #16
 8004a58:	d103      	bne.n	8004a62 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2210      	movs	r2, #16
 8004a60:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004a68:	687a      	ldr	r2, [r7, #4]
 8004a6a:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 8004a6e:	4611      	mov	r1, r2
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004a74:	e00f      	b.n	8004a96 <UART_RxISR_8BIT+0x1b6>
        huart->RxCpltCallback(huart);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	4798      	blx	r3
}
 8004a80:	e009      	b.n	8004a96 <UART_RxISR_8BIT+0x1b6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	8b1b      	ldrh	r3, [r3, #24]
 8004a88:	b29a      	uxth	r2, r3
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f042 0208 	orr.w	r2, r2, #8
 8004a92:	b292      	uxth	r2, r2
 8004a94:	831a      	strh	r2, [r3, #24]
}
 8004a96:	bf00      	nop
 8004a98:	3770      	adds	r7, #112	@ 0x70
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	bf00      	nop
 8004aa0:	40008000 	.word	0x40008000

08004aa4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b09c      	sub	sp, #112	@ 0x70
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004ab2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004abc:	2b22      	cmp	r3, #34	@ 0x22
 8004abe:	f040 80c2 	bne.w	8004c46 <UART_RxISR_16BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004ac8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ad0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8004ad2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8004ad6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004ada:	4013      	ands	r3, r2
 8004adc:	b29a      	uxth	r2, r3
 8004ade:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004ae0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ae6:	1c9a      	adds	r2, r3, #2
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004af2:	b29b      	uxth	r3, r3
 8004af4:	3b01      	subs	r3, #1
 8004af6:	b29a      	uxth	r2, r3
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004b04:	b29b      	uxth	r3, r3
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	f040 80a7 	bne.w	8004c5a <UART_RxISR_16BIT+0x1b6>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b14:	e853 3f00 	ldrex	r3, [r3]
 8004b18:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004b1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b1c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b20:	667b      	str	r3, [r7, #100]	@ 0x64
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	461a      	mov	r2, r3
 8004b28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b2a:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b2c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b2e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004b30:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004b32:	e841 2300 	strex	r3, r2, [r1]
 8004b36:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004b38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d1e6      	bne.n	8004b0c <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	3308      	adds	r3, #8
 8004b44:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b48:	e853 3f00 	ldrex	r3, [r3]
 8004b4c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b50:	f023 0301 	bic.w	r3, r3, #1
 8004b54:	663b      	str	r3, [r7, #96]	@ 0x60
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	3308      	adds	r3, #8
 8004b5c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004b5e:	643a      	str	r2, [r7, #64]	@ 0x40
 8004b60:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b62:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004b64:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004b66:	e841 2300 	strex	r3, r2, [r1]
 8004b6a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004b6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d1e5      	bne.n	8004b3e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2220      	movs	r2, #32
 8004b76:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a36      	ldr	r2, [pc, #216]	@ (8004c64 <UART_RxISR_16BIT+0x1c0>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d01f      	beq.n	8004bd0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d018      	beq.n	8004bd0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ba4:	6a3b      	ldr	r3, [r7, #32]
 8004ba6:	e853 3f00 	ldrex	r3, [r3]
 8004baa:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bac:	69fb      	ldr	r3, [r7, #28]
 8004bae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004bb2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	461a      	mov	r2, r3
 8004bba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004bbe:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bc0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004bc2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004bc4:	e841 2300 	strex	r3, r2, [r1]
 8004bc8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d1e6      	bne.n	8004b9e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d130      	bne.n	8004c3a <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	e853 3f00 	ldrex	r3, [r3]
 8004bea:	60bb      	str	r3, [r7, #8]
   return(result);
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	f023 0310 	bic.w	r3, r3, #16
 8004bf2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004bfc:	61bb      	str	r3, [r7, #24]
 8004bfe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c00:	6979      	ldr	r1, [r7, #20]
 8004c02:	69ba      	ldr	r2, [r7, #24]
 8004c04:	e841 2300 	strex	r3, r2, [r1]
 8004c08:	613b      	str	r3, [r7, #16]
   return(result);
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d1e6      	bne.n	8004bde <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	69db      	ldr	r3, [r3, #28]
 8004c16:	f003 0310 	and.w	r3, r3, #16
 8004c1a:	2b10      	cmp	r3, #16
 8004c1c:	d103      	bne.n	8004c26 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	2210      	movs	r2, #16
 8004c24:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004c2c:	687a      	ldr	r2, [r7, #4]
 8004c2e:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 8004c32:	4611      	mov	r1, r2
 8004c34:	6878      	ldr	r0, [r7, #4]
 8004c36:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004c38:	e00f      	b.n	8004c5a <UART_RxISR_16BIT+0x1b6>
        huart->RxCpltCallback(huart);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	4798      	blx	r3
}
 8004c44:	e009      	b.n	8004c5a <UART_RxISR_16BIT+0x1b6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	8b1b      	ldrh	r3, [r3, #24]
 8004c4c:	b29a      	uxth	r2, r3
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f042 0208 	orr.w	r2, r2, #8
 8004c56:	b292      	uxth	r2, r2
 8004c58:	831a      	strh	r2, [r3, #24]
}
 8004c5a:	bf00      	nop
 8004c5c:	3770      	adds	r7, #112	@ 0x70
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	bf00      	nop
 8004c64:	40008000 	.word	0x40008000

08004c68 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b083      	sub	sp, #12
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004c70:	bf00      	nop
 8004c72:	370c      	adds	r7, #12
 8004c74:	46bd      	mov	sp, r7
 8004c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7a:	4770      	bx	lr

08004c7c <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b08c      	sub	sp, #48	@ 0x30
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	60f8      	str	r0, [r7, #12]
 8004c84:	60b9      	str	r1, [r7, #8]
 8004c86:	4613      	mov	r3, r2
 8004c88:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c96:	2b20      	cmp	r3, #32
 8004c98:	d13b      	bne.n	8004d12 <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d002      	beq.n	8004ca6 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 8004ca0:	88fb      	ldrh	r3, [r7, #6]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d101      	bne.n	8004caa <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e034      	b.n	8004d14 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2201      	movs	r2, #1
 8004cae:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	665a      	str	r2, [r3, #100]	@ 0x64

    (void)UART_Start_Receive_IT(huart, pData, Size);
 8004cb6:	88fb      	ldrh	r3, [r7, #6]
 8004cb8:	461a      	mov	r2, r3
 8004cba:	68b9      	ldr	r1, [r7, #8]
 8004cbc:	68f8      	ldr	r0, [r7, #12]
 8004cbe:	f7ff fbe5 	bl	800448c <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cc6:	2b01      	cmp	r3, #1
 8004cc8:	d11d      	bne.n	8004d06 <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	2210      	movs	r2, #16
 8004cd0:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cd8:	69bb      	ldr	r3, [r7, #24]
 8004cda:	e853 3f00 	ldrex	r3, [r3]
 8004cde:	617b      	str	r3, [r7, #20]
   return(result);
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	f043 0310 	orr.w	r3, r3, #16
 8004ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	461a      	mov	r2, r3
 8004cee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cf0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cf2:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cf4:	6a39      	ldr	r1, [r7, #32]
 8004cf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cf8:	e841 2300 	strex	r3, r2, [r1]
 8004cfc:	61fb      	str	r3, [r7, #28]
   return(result);
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d1e6      	bne.n	8004cd2 <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 8004d04:	e002      	b.n	8004d0c <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8004d0c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004d10:	e000      	b.n	8004d14 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 8004d12:	2302      	movs	r3, #2
  }
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	3730      	adds	r7, #48	@ 0x30
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}

08004d1c <_ZdlPvj>:
 8004d1c:	f000 b800 	b.w	8004d20 <_ZdlPv>

08004d20 <_ZdlPv>:
 8004d20:	f000 b800 	b.w	8004d24 <free>

08004d24 <free>:
 8004d24:	4b02      	ldr	r3, [pc, #8]	@ (8004d30 <free+0xc>)
 8004d26:	4601      	mov	r1, r0
 8004d28:	6818      	ldr	r0, [r3, #0]
 8004d2a:	f000 b83d 	b.w	8004da8 <_free_r>
 8004d2e:	bf00      	nop
 8004d30:	2000000c 	.word	0x2000000c

08004d34 <__malloc_lock>:
 8004d34:	4801      	ldr	r0, [pc, #4]	@ (8004d3c <__malloc_lock+0x8>)
 8004d36:	f000 b835 	b.w	8004da4 <__retarget_lock_acquire_recursive>
 8004d3a:	bf00      	nop
 8004d3c:	20000364 	.word	0x20000364

08004d40 <__malloc_unlock>:
 8004d40:	4801      	ldr	r0, [pc, #4]	@ (8004d48 <__malloc_unlock+0x8>)
 8004d42:	f000 b830 	b.w	8004da6 <__retarget_lock_release_recursive>
 8004d46:	bf00      	nop
 8004d48:	20000364 	.word	0x20000364

08004d4c <memset>:
 8004d4c:	4402      	add	r2, r0
 8004d4e:	4603      	mov	r3, r0
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d100      	bne.n	8004d56 <memset+0xa>
 8004d54:	4770      	bx	lr
 8004d56:	f803 1b01 	strb.w	r1, [r3], #1
 8004d5a:	e7f9      	b.n	8004d50 <memset+0x4>

08004d5c <__libc_init_array>:
 8004d5c:	b570      	push	{r4, r5, r6, lr}
 8004d5e:	4d0d      	ldr	r5, [pc, #52]	@ (8004d94 <__libc_init_array+0x38>)
 8004d60:	4c0d      	ldr	r4, [pc, #52]	@ (8004d98 <__libc_init_array+0x3c>)
 8004d62:	1b64      	subs	r4, r4, r5
 8004d64:	10a4      	asrs	r4, r4, #2
 8004d66:	2600      	movs	r6, #0
 8004d68:	42a6      	cmp	r6, r4
 8004d6a:	d109      	bne.n	8004d80 <__libc_init_array+0x24>
 8004d6c:	4d0b      	ldr	r5, [pc, #44]	@ (8004d9c <__libc_init_array+0x40>)
 8004d6e:	4c0c      	ldr	r4, [pc, #48]	@ (8004da0 <__libc_init_array+0x44>)
 8004d70:	f000 f864 	bl	8004e3c <_init>
 8004d74:	1b64      	subs	r4, r4, r5
 8004d76:	10a4      	asrs	r4, r4, #2
 8004d78:	2600      	movs	r6, #0
 8004d7a:	42a6      	cmp	r6, r4
 8004d7c:	d105      	bne.n	8004d8a <__libc_init_array+0x2e>
 8004d7e:	bd70      	pop	{r4, r5, r6, pc}
 8004d80:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d84:	4798      	blx	r3
 8004d86:	3601      	adds	r6, #1
 8004d88:	e7ee      	b.n	8004d68 <__libc_init_array+0xc>
 8004d8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d8e:	4798      	blx	r3
 8004d90:	3601      	adds	r6, #1
 8004d92:	e7f2      	b.n	8004d7a <__libc_init_array+0x1e>
 8004d94:	08004ef4 	.word	0x08004ef4
 8004d98:	08004ef4 	.word	0x08004ef4
 8004d9c:	08004ef4 	.word	0x08004ef4
 8004da0:	08004f00 	.word	0x08004f00

08004da4 <__retarget_lock_acquire_recursive>:
 8004da4:	4770      	bx	lr

08004da6 <__retarget_lock_release_recursive>:
 8004da6:	4770      	bx	lr

08004da8 <_free_r>:
 8004da8:	b538      	push	{r3, r4, r5, lr}
 8004daa:	4605      	mov	r5, r0
 8004dac:	2900      	cmp	r1, #0
 8004dae:	d041      	beq.n	8004e34 <_free_r+0x8c>
 8004db0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004db4:	1f0c      	subs	r4, r1, #4
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	bfb8      	it	lt
 8004dba:	18e4      	addlt	r4, r4, r3
 8004dbc:	f7ff ffba 	bl	8004d34 <__malloc_lock>
 8004dc0:	4a1d      	ldr	r2, [pc, #116]	@ (8004e38 <_free_r+0x90>)
 8004dc2:	6813      	ldr	r3, [r2, #0]
 8004dc4:	b933      	cbnz	r3, 8004dd4 <_free_r+0x2c>
 8004dc6:	6063      	str	r3, [r4, #4]
 8004dc8:	6014      	str	r4, [r2, #0]
 8004dca:	4628      	mov	r0, r5
 8004dcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004dd0:	f7ff bfb6 	b.w	8004d40 <__malloc_unlock>
 8004dd4:	42a3      	cmp	r3, r4
 8004dd6:	d908      	bls.n	8004dea <_free_r+0x42>
 8004dd8:	6820      	ldr	r0, [r4, #0]
 8004dda:	1821      	adds	r1, r4, r0
 8004ddc:	428b      	cmp	r3, r1
 8004dde:	bf01      	itttt	eq
 8004de0:	6819      	ldreq	r1, [r3, #0]
 8004de2:	685b      	ldreq	r3, [r3, #4]
 8004de4:	1809      	addeq	r1, r1, r0
 8004de6:	6021      	streq	r1, [r4, #0]
 8004de8:	e7ed      	b.n	8004dc6 <_free_r+0x1e>
 8004dea:	461a      	mov	r2, r3
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	b10b      	cbz	r3, 8004df4 <_free_r+0x4c>
 8004df0:	42a3      	cmp	r3, r4
 8004df2:	d9fa      	bls.n	8004dea <_free_r+0x42>
 8004df4:	6811      	ldr	r1, [r2, #0]
 8004df6:	1850      	adds	r0, r2, r1
 8004df8:	42a0      	cmp	r0, r4
 8004dfa:	d10b      	bne.n	8004e14 <_free_r+0x6c>
 8004dfc:	6820      	ldr	r0, [r4, #0]
 8004dfe:	4401      	add	r1, r0
 8004e00:	1850      	adds	r0, r2, r1
 8004e02:	4283      	cmp	r3, r0
 8004e04:	6011      	str	r1, [r2, #0]
 8004e06:	d1e0      	bne.n	8004dca <_free_r+0x22>
 8004e08:	6818      	ldr	r0, [r3, #0]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	6053      	str	r3, [r2, #4]
 8004e0e:	4408      	add	r0, r1
 8004e10:	6010      	str	r0, [r2, #0]
 8004e12:	e7da      	b.n	8004dca <_free_r+0x22>
 8004e14:	d902      	bls.n	8004e1c <_free_r+0x74>
 8004e16:	230c      	movs	r3, #12
 8004e18:	602b      	str	r3, [r5, #0]
 8004e1a:	e7d6      	b.n	8004dca <_free_r+0x22>
 8004e1c:	6820      	ldr	r0, [r4, #0]
 8004e1e:	1821      	adds	r1, r4, r0
 8004e20:	428b      	cmp	r3, r1
 8004e22:	bf04      	itt	eq
 8004e24:	6819      	ldreq	r1, [r3, #0]
 8004e26:	685b      	ldreq	r3, [r3, #4]
 8004e28:	6063      	str	r3, [r4, #4]
 8004e2a:	bf04      	itt	eq
 8004e2c:	1809      	addeq	r1, r1, r0
 8004e2e:	6021      	streq	r1, [r4, #0]
 8004e30:	6054      	str	r4, [r2, #4]
 8004e32:	e7ca      	b.n	8004dca <_free_r+0x22>
 8004e34:	bd38      	pop	{r3, r4, r5, pc}
 8004e36:	bf00      	nop
 8004e38:	20000228 	.word	0x20000228

08004e3c <_init>:
 8004e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e3e:	bf00      	nop
 8004e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e42:	bc08      	pop	{r3}
 8004e44:	469e      	mov	lr, r3
 8004e46:	4770      	bx	lr

08004e48 <_fini>:
 8004e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e4a:	bf00      	nop
 8004e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e4e:	bc08      	pop	{r3}
 8004e50:	469e      	mov	lr, r3
 8004e52:	4770      	bx	lr
