
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.239854                       # Number of seconds simulated
sim_ticks                                239854412500                       # Number of ticks simulated
final_tick                               239854412500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  52184                       # Simulator instruction rate (inst/s)
host_op_rate                                    89441                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33130494                       # Simulator tick rate (ticks/s)
host_mem_usage                                5012144                       # Number of bytes of host memory used
host_seconds                                  7239.69                       # Real time elapsed on the host
sim_insts                                   377792299                       # Number of instructions simulated
sim_ops                                     647522944                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 239854412500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          171712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        16264256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16435968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       171712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        171712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8660032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8660032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           254129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              256812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        135313                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135313                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             715901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           67808867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              68524768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        715901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           715901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        36105369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             36105369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        36105369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            715901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          67808867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            104630137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      256812                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135313                       # Number of write requests accepted
system.mem_ctrls.readBursts                    256812                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135313                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16422784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8654720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16435968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8660032                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    206                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    65                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9654                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  239854328000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                256812                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135313                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  214042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       114881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.285565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.427098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.553412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        66160     57.59%     57.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21149     18.41%     76.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7011      6.10%     82.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4103      3.57%     85.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3290      2.86%     88.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2241      1.95%     90.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1735      1.51%     92.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1682      1.46%     93.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7510      6.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       114881                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8240                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.115534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.831789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    362.365273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         8234     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            5      0.06%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8240                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.411408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.390550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.851901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6579     79.84%     79.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              179      2.17%     82.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1248     15.15%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              223      2.71%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.12%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8240                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   6839177000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             11650539500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1283030000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26652.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45402.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        68.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     68.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.78                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   177423                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   99527                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.59                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     611678.24                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                399468720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                212318865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               819993300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              323347680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         9089296320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4237703760                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            363023520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     28269650460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     12050077920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      33575246160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            89344176735                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            372.493363                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         229607001000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    537426500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3854900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 136231548000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  31380374000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5855036750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  61995127250                       # Time in different power states
system.mem_ctrls_1.actEnergy                420817320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                223654530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1012173540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              382552920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         9077618160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4585696740                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            347873280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     29105012820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     11578578240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      33144479040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            89881468260                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            374.733437                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         228885421750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    464189000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3848688000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 134906102500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  30152443250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6655812500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  63827177250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 239854412500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               135862134                       # Number of BP lookups
system.cpu.branchPred.condPredicted         135862134                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8762471                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            105750361                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6836706                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              93834                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups       105750361                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           81428297                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         24322064                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2614848                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 239854412500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    92185376                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    28532166                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        162067                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        502681                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 239854412500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 239854412500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    89203103                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           833                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    43                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    239854412500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        479708826                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           92914908                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      828337981                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   135862134                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           88265003                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     377856168                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                17526562                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  721                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5178                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          130                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  89202444                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1708979                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          479540393                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.869980                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.392194                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                237178179     49.46%     49.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 16105352      3.36%     52.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 36567012      7.63%     60.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 19488132      4.06%     64.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  8338535      1.74%     66.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 16484474      3.44%     69.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 16990078      3.54%     73.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 16258439      3.39%     76.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                112130192     23.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            479540393                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.283218                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.726752                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 67070870                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             223083048                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 135078804                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              45544390                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8763281                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             1256468931                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8763281                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 86236894                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               103437138                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4336                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 157733111                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             123365633                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1215404278                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                524421                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               82355843                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               20598368                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               14209140                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          1677627860                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2861062650                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1667905157                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         127010800                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             892257344                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                785370516                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                180                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            190                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 225908459                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            134963637                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            45082199                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           7579678                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1649655                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 1148634127                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1003                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                1004976266                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          37600750                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       501112185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    842023681                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            888                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     479540393                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.095707                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.202261                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           162578174     33.90%     33.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            81347733     16.96%     50.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            69028322     14.39%     65.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            44917778      9.37%     74.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            39874687      8.32%     82.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            31243398      6.52%     89.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            27679167      5.77%     95.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            13941257      2.91%     98.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             8929877      1.86%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       479540393                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5477279     49.86%     49.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     49.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     49.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 13087      0.12%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     49.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2698948     24.57%     74.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3341      0.03%     74.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           2780406     25.31%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            12436      0.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          12346317      1.23%      1.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             740315542     73.66%     74.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18694      0.00%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                279888      0.03%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            37956128      3.78%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  30      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            153577792     15.28%     93.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            26182316      2.61%     96.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        31362726      3.12%     99.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2936833      0.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1004976266                       # Type of FU issued
system.cpu.iq.rate                           2.094971                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    10985497                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010931                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2381330530                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1556361421                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    816768431                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           156748642                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           93386163                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     72286166                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              924107389                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                79508057                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                1042577016                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads           733246                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads            0                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     47872363                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          269                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     24687576                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1180                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       3381749                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8763281                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                75064534                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               9823208                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          1148635130                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            386324                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             134963637                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             45082199                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                400                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 449221                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               9012692                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            269                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3991944                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      5709744                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              9701688                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             892473828                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              90466808                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          20304632                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    118991334                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 79434451                       # Number of branches executed
system.cpu.iew.exec_stores                   28524526                       # Number of stores executed
system.cpu.iew.exec_rate                     1.860449                       # Inst execution rate
system.cpu.iew.wb_sent                      889099196                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     889054597                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 706182075                       # num instructions producing a value
system.cpu.iew.wb_consumers                1100392686                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.853321                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.641755                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       501120621                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             115                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           8763052                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                228                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts            0                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples    410815534                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.576189                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.275906                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    186451896     45.39%     45.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     86992748     21.18%     66.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     54465485     13.26%     79.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     26448659      6.44%     86.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      8270537      2.01%     88.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     13253976      3.23%     91.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2328107      0.57%     92.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1900429      0.46%     92.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     30703697      7.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    410815534                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            377792299                       # Number of instructions committed
system.cpu.commit.committedOps              647522944                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      107485897                       # Number of memory references committed
system.cpu.commit.loads                      87091274                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.branches                   61484495                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   71490999                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 601731991                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3778697                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      5157881      0.80%      0.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        497156414     76.78%     77.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           18355      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           263428      0.04%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       37440969      5.78%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        60079592      9.28%     92.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       17460797      2.70%     95.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead     27011682      4.17%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2933826      0.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         647522944                       # Class of committed instruction
system.cpu.commit.bw_lim_events              30703697                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1528755402                       # The number of ROB reads
system.cpu.rob.rob_writes                  2366301394                       # The number of ROB writes
system.cpu.timesIdled                            1449                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          168433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   377792299                       # Number of Instructions Simulated
system.cpu.committedOps                     647522944                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.269769                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.269769                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.787545                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.787545                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               1052866654                       # number of integer regfile reads
system.cpu.int_regfile_writes               700701526                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 108907994                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 69348953                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 393169046                       # number of cc regfile reads
system.cpu.cc_regfile_writes                417634929                       # number of cc regfile writes
system.cpu.misc_regfile_reads               300992957                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 239854412500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           4730127                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1020.493398                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            92437497                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4730127                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.542286                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1020.493398                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996576                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996576                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          933                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         221526295                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        221526295                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 239854412500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     72494880                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        72494880                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     19960332                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19960332                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      92455212                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         92455212                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     92455212                       # number of overall hits
system.cpu.dcache.overall_hits::total        92455212                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     15500814                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      15500814                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       441546                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       441546                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     15942360                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15942360                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     15942360                       # number of overall misses
system.cpu.dcache.overall_misses::total      15942360                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 215267967500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 215267967500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  15454526748                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15454526748                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 230722494248                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 230722494248                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 230722494248                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 230722494248                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     87995694                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     87995694                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     20401878                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     20401878                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    108397572                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108397572                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    108397572                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108397572                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.176154                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.176154                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.021642                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021642                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.147073                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.147073                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.147073                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.147073                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13887.526649                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13887.526649                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35000.943838                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35000.943838                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14472.292324                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14472.292324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 14472.292324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14472.292324                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5447622                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           85                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            578541                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.416138                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           85                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3270457                       # number of writebacks
system.cpu.dcache.writebacks::total           3270457                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data     11211139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     11211139                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data     11211208                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     11211208                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data     11211208                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     11211208                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      4289675                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4289675                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       441477                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       441477                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      4731152                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4731152                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      4731152                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4731152                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  65095606500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  65095606500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  15011955249                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15011955249                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  80107561749                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  80107561749                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  80107561749                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  80107561749                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.048749                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048749                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.021639                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021639                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.043646                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.043646                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043646                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043646                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15174.950666                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15174.950666                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 34003.935084                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34003.935084                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16931.935763                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16931.935763                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16931.935763                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16931.935763                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 239854412500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 239854412500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 239854412500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3523                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.358279                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            77666813                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3523                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22045.646608                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.358279                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          323                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         178408916                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        178408916                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 239854412500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     89197462                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        89197462                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      89197462                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         89197462                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     89197462                       # number of overall hits
system.cpu.icache.overall_hits::total        89197462                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4978                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4978                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4978                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4978                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4978                       # number of overall misses
system.cpu.icache.overall_misses::total          4978                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    339471000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    339471000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    339471000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    339471000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    339471000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    339471000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     89202440                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     89202440                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     89202440                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     89202440                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     89202440                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     89202440                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68194.254721                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68194.254721                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68194.254721                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68194.254721                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68194.254721                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68194.254721                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1496                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                42                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.619048                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3523                       # number of writebacks
system.cpu.icache.writebacks::total              3523                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          941                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          941                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          941                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          941                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          941                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          941                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4037                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4037                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4037                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4037                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4037                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4037                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    281508500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    281508500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    281508500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    281508500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    281508500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    281508500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69732.103047                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69732.103047                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69732.103047                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69732.103047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69732.103047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69732.103047                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 239854412500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 239854412500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 239854412500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    225346                       # number of replacements
system.l2.tags.tagsinuse                 25163.056968                       # Cycle average of tags in use
system.l2.tags.total_refs                     1830223                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    225346                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.121835                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       77.957832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        825.737277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      24259.361859                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.025200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.740337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.767916                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32375                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  76008810                       # Number of tag accesses
system.l2.tags.data_accesses                 76008810                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 239854412500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3270457                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3270457                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3523                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3523                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             333324                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                333324                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1352                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1352                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        4143698                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4143698                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1352                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               4477022                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4478374                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1352                       # number of overall hits
system.l2.overall_hits::cpu.data              4477022                       # number of overall hits
system.l2.overall_hits::total                 4478374                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           108185                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              108185                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2684                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2684                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       145944                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          145944                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2684                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              254129                       # number of demand (read+write) misses
system.l2.demand_misses::total                 256813                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2684                       # number of overall misses
system.l2.overall_misses::cpu.data             254129                       # number of overall misses
system.l2.overall_misses::total                256813                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  10803563000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10803563000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    261119500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    261119500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  13720121500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13720121500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     261119500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   24523684500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24784804000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    261119500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  24523684500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24784804000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3270457                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3270457                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3523                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3523                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         441509                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            441509                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         4036                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4036                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      4289642                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4289642                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              4036                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           4731151                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4735187                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             4036                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          4731151                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4735187                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.245035                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.245035                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.665015                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.665015                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.034022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.034022                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.665015                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.053714                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.054235                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.665015                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.053714                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.054235                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 99861.930952                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99861.930952                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 97287.444113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97287.444113                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 94009.493367                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94009.493367                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 97287.444113                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 96500.928662                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96509.148680                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 97287.444113                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 96500.928662                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96509.148680                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               135313                       # number of writebacks
system.l2.writebacks::total                    135313                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       108185                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         108185                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2684                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2684                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       145944                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       145944                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2684                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         254129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            256813                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2684                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        254129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           256813                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9721713000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9721713000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    234289500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    234289500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  12260681500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12260681500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    234289500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  21982394500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22216684000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    234289500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  21982394500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22216684000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.245035                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.245035                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.665015                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.665015                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.034022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034022                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.665015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.053714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054235                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.665015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.053714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.054235                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 89861.930952                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89861.930952                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 87291.169896                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87291.169896                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 84009.493367                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84009.493367                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 87291.169896                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 86500.928662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86509.187619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 87291.169896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 86500.928662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86509.187619                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        480623                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       223811                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 239854412500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             148627                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       135313                       # Transaction distribution
system.membus.trans_dist::CleanEvict            88498                       # Transaction distribution
system.membus.trans_dist::ReadExReq            108185                       # Transaction distribution
system.membus.trans_dist::ReadExResp           108185                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        148627                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       737435                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       737435                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 737435                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25096000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25096000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25096000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            256812                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  256812    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              256812                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1082103000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1371069250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      9468839                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4733650                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1537                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1537                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 239854412500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4293678                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3405770                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3523                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1549703                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           441509                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          441509                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4037                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4289642                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14192431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14204026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       483712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    512102912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              512586624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          225347                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8660096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4960535                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000310                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017617                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4958995     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1540      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4960535                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8008399500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6055497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7096728996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
