{
  "Top": "min",
  "RtlTop": "min",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z007s",
    "Package": "clg225",
    "Speed": "-1"
  },
  "HlsSolution": {"Directives": [
      "inline sadSum {} {}",
      "unroll sadSum\/calOFLoop2 {{factor 1}} {}",
      "pipeline sad {} {}",
      "array_partition colSADSum\/colSADSumLoop {{partition positionBooleanCmd} {variable positionBooleanTextRequiredinput1} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition colSADSum\/colSADSumLoop {{partition positionBooleanCmd} {variable positionBooleanTextRequiredinput2} {complete positionBoolean0type} {dim 0}} {}",
      "unroll colSADSum\/colSADSumInnerLoop {} {}",
      "inline sad {{off positionBoolean1}} {}",
      "pipeline colSADSum {} {}",
      "inline colSADSum {{off positionBoolean1}} {}",
      "array_reshape blockSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredt1Block} {complete positionBoolean0type} {dim 1}} {}",
      "array_reshape blockSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredt2Block} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition colSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredt1Col} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition colSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredt2Col} {complete positionBoolean0type} {dim 0}} {}",
      "array_reshape blockSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredsumBlock} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition colSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredretVal} {complete positionBoolean0type} {dim 0}} {}",
      "interface blockSADSum {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredt2Block}} {}",
      "pipeline blockSADSum {} {}",
      "pipeline miniSADSum {} {}",
      "array_partition miniSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredt2Block} {complete positionBoolean0type} {dim 0}} {}",
      "interface blockSADSum {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredt1Block}} {}",
      "interface blockSADSum {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredt2Block}} {}",
      "array_partition miniSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredlocalSumReg} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition miniSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredt1Block} {complete positionBoolean0type} {dim 0}} {}",
      "allocation miniSADSum\/addLoop {{instances positionBooleanTextRequiredicmp} {limit 5} {operation positionBoolean0type}} {}",
      "array_partition min {{partition positionBooleanCmd} {variable positionBooleanTextRequiredinArr} {complete positionBoolean0type} {dim 0}} {}"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "8",
    "Uncertainty": "0.1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "min",
    "Version": "1.0",
    "DisplayName": "Min",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/src\/calcDataFlow.cpp"],
    "Vhdl": ["impl\/vhdl\/min.vhd"],
    "Verilog": ["impl\/verilog\/min.v"],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "inArr_0_V": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }}
    },
    "inArr_1_V": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }}
    },
    "inArr_2_V": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }}
    },
    "inArr_3_V": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }}
    },
    "inArr_4_V": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }}
    },
    "inArr_5_V": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }}
    },
    "inArr_6_V": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }}
    },
    "inArr_7_V": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }}
    },
    "outMin_V": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "inArr_0_V": {
      "dir": "in",
      "width": "16"
    },
    "inArr_1_V": {
      "dir": "in",
      "width": "16"
    },
    "inArr_2_V": {
      "dir": "in",
      "width": "16"
    },
    "inArr_3_V": {
      "dir": "in",
      "width": "16"
    },
    "inArr_4_V": {
      "dir": "in",
      "width": "16"
    },
    "inArr_5_V": {
      "dir": "in",
      "width": "16"
    },
    "inArr_6_V": {
      "dir": "in",
      "width": "16"
    },
    "inArr_7_V": {
      "dir": "in",
      "width": "16"
    },
    "outMin_V": {
      "dir": "out",
      "width": "16"
    },
    "outMin_V_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "inArr_0_V": {
      "interfaceRef": "inArr_0_V",
      "dir": "in",
      "dataWidth": "16",
      "handshakeRef": "ap_none"
    },
    "inArr_1_V": {
      "interfaceRef": "inArr_1_V",
      "dir": "in",
      "dataWidth": "16",
      "handshakeRef": "ap_none"
    },
    "inArr_2_V": {
      "interfaceRef": "inArr_2_V",
      "dir": "in",
      "dataWidth": "16",
      "handshakeRef": "ap_none"
    },
    "inArr_3_V": {
      "interfaceRef": "inArr_3_V",
      "dir": "in",
      "dataWidth": "16",
      "handshakeRef": "ap_none"
    },
    "inArr_4_V": {
      "interfaceRef": "inArr_4_V",
      "dir": "in",
      "dataWidth": "16",
      "handshakeRef": "ap_none"
    },
    "inArr_5_V": {
      "interfaceRef": "inArr_5_V",
      "dir": "in",
      "dataWidth": "16",
      "handshakeRef": "ap_none"
    },
    "inArr_6_V": {
      "interfaceRef": "inArr_6_V",
      "dir": "in",
      "dataWidth": "16",
      "handshakeRef": "ap_none"
    },
    "inArr_7_V": {
      "interfaceRef": "inArr_7_V",
      "dir": "in",
      "dataWidth": "16",
      "handshakeRef": "ap_none"
    },
    "outMin_V": {
      "interfaceRef": "outMin_V",
      "dir": "out",
      "dataWidth": "16",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "min"},
    "Metrics": {"min": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "5.21"
        },
        "Loops": [{
            "Name": "minLoop",
            "TripCount": "7",
            "Latency": "7",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "22",
          "LUT": "129",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-09-18 20:14:23 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
