5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (slist6.vcd) 2 -o (slist6.cdd) 2 -v (slist6.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 slist6.v 8 30 1 
2 1 0 0 0 0 2 1 1000 0 0 2 3 mem
2 2 0 0 0 0 2 29 1008 1 0 1 18 0 1 0 0 0 0
2 3 12 12 12 70008 5 45 100a 2 0 1 18 0 1 0 0 0 0
2 4 13 13 13 a000a 2 0 1004 0 0 32 48 0 0
2 5 13 13 13 6000b 2 23 100c 0 4 1 18 0 1 0 0 0 0 mem
2 6 13 13 13 20002 0 1 1410 0 0 1 1 a
2 7 13 13 13 2000b 2 37 1e 5 6
2 8 15 15 15 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 10 1070004 1 0 0 0 1 17 0 1 0 0 1 0
1 mem 2 10 30f0007 1 1 1 0 0 0 2 19 0 3 0 0 1 1 1 0
4 3 1 7 0 3
4 7 6 3 3 3
4 8 1 0 0 8
3 1 main.u$0 "main.u$0" 0 slist6.v 15 19 1 
2 9 16 16 16 a000d 1 0 21008 0 0 1 16 1 0
2 10 16 16 16 50005 0 0 1400 0 0 32 48 0 0
2 11 16 16 16 10006 0 23 1410 0 10 1 18 0 1 0 0 0 0 mem
2 12 16 16 16 1000d 1 37 1a 9 11
2 13 17 17 17 90009 1 0 1008 0 0 32 48 5 0
2 14 17 17 17 80009 2 2c 900a 13 0 32 18 0 ffffffff 0 0 0 0
2 15 18 18 18 110014 1 0 21004 0 0 1 16 0 0
2 16 18 18 18 c000c 1 0 1404 0 0 32 48 0 0
2 17 18 18 18 8000d 0 23 1410 0 16 1 18 0 1 0 0 0 0 mem
2 18 18 18 18 80014 1 37 16 15 17
4 12 11 14 14 12
4 14 0 18 0 12
4 18 0 0 0 12
3 1 main.u$1 "main.u$1" 0 slist6.v 21 28 1 
