#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct 23 23:18:45 2022
# Process ID: 13936
# Current directory: C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.runs/synth_1
# Command line: vivado.exe -log decoder_riscv.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source decoder_riscv.tcl
# Log file: C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.runs/synth_1/decoder_riscv.vds
# Journal file: C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source decoder_riscv.tcl -notrace
Command: synth_design -top decoder_riscv -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3572 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 446.016 ; gain = 151.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'decoder_riscv' [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:44]
WARNING: [Synth 8-151] case item 7'b0100011 is unreachable [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:75]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:101]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:78]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:127]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:138]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:171]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:195]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:75]
WARNING: [Synth 8-87] always_comb on 'alu_op_o_reg' did not result in combinational logic [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:81]
WARNING: [Synth 8-87] always_comb on 'gpr_we_a_o_reg' did not result in combinational logic [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:109]
WARNING: [Synth 8-87] always_comb on 'ex_op_a_sel_o_reg' did not result in combinational logic [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:110]
WARNING: [Synth 8-87] always_comb on 'ex_op_b_sel_o_reg' did not result in combinational logic [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:111]
WARNING: [Synth 8-87] always_comb on 'mem_we_o_reg' did not result in combinational logic [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:112]
WARNING: [Synth 8-87] always_comb on 'mem_req_o_reg' did not result in combinational logic [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:113]
WARNING: [Synth 8-87] always_comb on 'mem_size_o_reg' did not result in combinational logic [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:114]
WARNING: [Synth 8-87] always_comb on 'wb_src_sel_o_reg' did not result in combinational logic [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:115]
WARNING: [Synth 8-87] always_comb on 'branch_o_reg' did not result in combinational logic [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:116]
WARNING: [Synth 8-87] always_comb on 'jal_o_reg' did not result in combinational logic [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:117]
WARNING: [Synth 8-87] always_comb on 'jalr_o_reg' did not result in combinational logic [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'decoder_riscv' (1#1) [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:44]
WARNING: [Synth 8-3917] design decoder_riscv has port illegal_instr_o driven by constant 0
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[24]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[23]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[22]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[21]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[20]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[19]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[18]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[17]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[16]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[15]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[11]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[10]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[9]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[8]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[7]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 509.688 ; gain = 214.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 509.688 ; gain = 214.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 509.688 ; gain = 214.793
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "gpr_we_a_o" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ex_op_a_sel_o_reg' [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:110]
WARNING: [Synth 8-327] inferring latch for variable 'ex_op_b_sel_o_reg' [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:111]
WARNING: [Synth 8-327] inferring latch for variable 'alu_op_o_reg' [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:81]
WARNING: [Synth 8-327] inferring latch for variable 'mem_req_o_reg' [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:113]
WARNING: [Synth 8-327] inferring latch for variable 'mem_we_o_reg' [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:112]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_o_reg' [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:114]
WARNING: [Synth 8-327] inferring latch for variable 'gpr_we_a_o_reg' [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:109]
WARNING: [Synth 8-327] inferring latch for variable 'wb_src_sel_o_reg' [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:115]
WARNING: [Synth 8-327] inferring latch for variable 'branch_o_reg' [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:116]
WARNING: [Synth 8-327] inferring latch for variable 'jal_o_reg' [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:117]
WARNING: [Synth 8-327] inferring latch for variable 'jalr_o_reg' [C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.srcs/sources_1/new/decoder_riscv.sv:118]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 509.688 ; gain = 214.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module decoder_riscv 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "gpr_we_a_o" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design decoder_riscv has port illegal_instr_o driven by constant 0
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[24]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[23]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[22]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[21]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[20]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[19]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[18]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[17]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[16]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[15]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[11]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[10]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[9]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[8]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[7]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (branch_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\alu_op_o_reg[4] )
WARNING: [Synth 8-3332] Sequential element (alu_op_o_reg[4]) is unused and will be removed from module decoder_riscv.
WARNING: [Synth 8-3332] Sequential element (branch_o_reg) is unused and will be removed from module decoder_riscv.
INFO: [Synth 8-3886] merging instance 'jal_o_reg' (LD) to 'ex_op_b_sel_o_reg[2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 650.668 ; gain = 355.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 650.668 ; gain = 355.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 650.668 ; gain = 355.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 650.668 ; gain = 355.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 650.668 ; gain = 355.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 650.668 ; gain = 355.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 650.668 ; gain = 355.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 650.668 ; gain = 355.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 650.668 ; gain = 355.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     5|
|2     |LUT3 |     7|
|3     |LUT4 |     6|
|4     |LUT5 |     1|
|5     |LUT6 |    13|
|6     |LD   |    17|
|7     |IBUF |    17|
|8     |OBUF |    21|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    87|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 650.668 ; gain = 355.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 650.668 ; gain = 355.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 650.668 ; gain = 355.773
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LD => LDCE: 17 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 766.160 ; gain = 471.266
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.160 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/02dan/myAPSlabs/APS/Lab3/Lab3.runs/synth_1/decoder_riscv.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file decoder_riscv_utilization_synth.rpt -pb decoder_riscv_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 23 23:18:58 2022...
