R.L. Cruz, "A calculus for network delay, part I: Network elements in isolation," IEEE Trans. Inform. Theory, vol. 37, pp. 114-131, Jan. 1991.
-----"A calculus for network delay, part II: Network analysis," IEEE Trans. Inform. Theory, vol. 37, pp. 132-142, Jan. 1991.
D. Ferrari and D. C. Verma, "A scheme for real-time channel establishment in wide-area networks," IEEE J. Select. Areas Commun., vol. 8, pp. 368-379, Apr. 1990.
H. Zhang and D. Ferrari, "Rate-controlled static-priority queueing," in Proc. IEEE INFOCOM'93, 1993, pp. 227-236.
Hui Zhang , Srinivasan Keshav, Comparison of rate-based service disciplines, Proceedings of the conference on Communications architecture & protocols, p.113-121, September 03-06, 1991, Zurich, Switzerland[doi>10.1145/115992.116004]
Abhay K. Parekh , Robert G. Gallager, A generalized processor sharing approach to flow control in integrated services networks: the single-node case, IEEE/ACM Transactions on Networking (TON), v.1 n.3, p.344-357, June 1993[doi>10.1109/90.234856]
C. L. Liu , James W. Layland, Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment, Journal of the ACM (JACM), v.20 n.1, p.46-61, Jan. 1973[doi>10.1145/321738.321743]
D. D. Kandlur, K. G. Shin, and D. Ferrari, "Real-time communication in multi-hop networks," in Proc. l l th Int. Conf. Distributed Computing Systems, May 1991, pp. 300-307.
A. Demers , S. Keshav , S. Shenker, Analysis and simulation of a fair queueing algorithm, Symposium proceedings on Communications architectures & protocols, p.1-12, September 25-27, 1989, Austin, Texas, USA[doi>10.1145/75246.75248]
A. K. Parekh and R. G. Gallager, "A generalized processor sharing approach to flow control in integrated services networks: The multiple node case," in Proc. IEEE INFOCOM'93, 1993, pp. 521-530.
Edward W. Knightly , Dallas E. Wrege , Jörg Liebeherr , Hui Zhang, Fundamental limits and tradeoffs of providing deterministic guarantees to VBR video traffic, Proceedings of the 1995 ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems, p.98-107, May 15-19, 1995, Ottawa, Ontario, Canada[doi>10.1145/223587.223599]
D. Saha , S. Mukherjee , S. K. Tripathi, Multirate scheduling for guaranteed and predictive services in ATM networks, Proceedings of the 17th IEEE Real-Time Systems Symposium, p.155, December 04-06, 1996
Dallas E. Wrege , Edward W. Knightly , Hui Zhang , Jörg Liebeherr, Deterministic delay bounds for VBR video in packet-switching networks: fundamental limits and practical trade-offs, IEEE/ACM Transactions on Networking (TON), v.4 n.3, p.352-362, June 1996[doi>10.1109/90.502234]
Martin de Prycker, Asynchronous transfer mode: solution for broadband ISDN, Ellis Horwood, Upper Saddle River, NJ, 1991
D. D. Kandlur , K. G. Shin , D. Ferrari, Real-Time Communication in Multihop Networks, IEEE Transactions on Parallel and Distributed Systems, v.5 n.10, p.1044-1056, October 1994[doi>10.1109/71.313121]
Qin Zheng, Real-time fault-tolerant communication in computer networks, University of Michigan, Ann Arbor, MI, 1993
Hui Zhang , Domenico Ferrari, Service disciplines for packet-switching integrated services networks, University of California, Berkeley, 1993
L. Georgiadis , R. Guérin , V. Peris , K. N. Sivarajan, Efficient network QoS provisioning based on per node traffic shaping, Proceedings of the Fifteenth annual joint conference of the IEEE computer and communications societies conference on The conference on computer communications, March 24-28, 1996, San Francisco, California
Seok-Kyu Kweon , Kang G. Shin, Traffic-controlled rate-monotonic priority scheduling of ATM cells, Proceedings of the Fifteenth annual joint conference of the IEEE computer and communications societies conference on The conference on computer communications, March 24-28, 1996, San Francisco, California
Dan Picker , Ronald D. Fellman, A VLSI priority packet queue with inheritance and overwrite, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.2, p.245-253, June 1995[doi>10.1109/92.386224]
J. Chao, "A novel architecture for queue management in the ATM network," IEEE J. Select. Areas Commun., vol. 9, pp. 1110--1118, Sept. 1991.
H. J. Chao and N. Uzun, "A VLSI sequencer chip for ATM traffic shaper and queue management," IEEE J. Solid-State Circuits, vol. 27, pp. 1634-1643, Nov. 1992.
K. Toda, K. Nishida, E. Takahashi, N. Michell, and Y. Yamaguchi, "Design and implementation of a priority forwarding router chip for real-time interconnection networks," Int. J. Mini Microcomput., vol. 17, no. 1, pp. 42-51, 1995.
P. Lavoie and Y. Savaria, "A systolic architecture for fast stack sequential decoders," IEEE Trans. Commun., vol. 42, pp. 324-334, Feb./Mar./Apr. 1994.
C. Leiserson, "Systolic priority queues," in Proc. CaItech Conf. on VLSI, Jan. 1979, pp. 200-214.
Sung-Whan Moon , Kang G. Shin , Jennifer Rexford, Scalable Hardware Priority Queue Architectures for High-Speed Packet Switches, Proceedings of the 3rd IEEE Real-Time Technology and Applications Symposium (RTAS '97), p.203, June 09-11, 1997
H. Jonathan Chao, Architecture design for regulating and scheduling user's traffic in ATM networks, Conference proceedings on Communications architectures & protocols, p.77-87, August 17-20, 1992, Baltimore, Maryland, USA[doi>10.1145/144179.144225]
S. J. Golestani, "A self-clocked fair queueing scheme for broadband applications," in Proc. IEEE INFOCOM'94, 1994, pp. 636--646.
Jennifer L. Rexford , Albert G. Greenberg , Flavio G. Bonomi, Hardware-efficient fair queueing architectures for high-speed networks, Proceedings of the Fifteenth annual joint conference of the IEEE computer and communications societies conference on The conference on computer communications, March 24-28, 1996, San Francisco, California
