#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
S_0x55641bc23ec0 .scope module, "alu_tb" "alu_tb" 2 9;
 .timescale -9 -12;
P_0x55641bc252d0 .param/l "ALU_BIT_WIDTH" 1 2 11, +C4<00000000000000000000000000000100>;
P_0x55641bc25310 .param/l "OPERATION_CODE_WIDTH" 1 2 12, +C4<00000000000000000000000000000011>;
v0x55641bc4cb80_0 .var "a_tb", 3 0;
v0x55641bc4cc60_0 .var "b_tb", 3 0;
v0x55641bc4cd20_0 .net "carry_tb", 0 0, L_0x55641bc4fab0;  1 drivers
v0x55641bc4ce10_0 .var "oc_tb", 2 0;
v0x55641bc4ceb0_0 .net "result_tb", 3 0, v0x55641bc4c820_0;  1 drivers
S_0x55641bc1d8e0 .scope module, "dut" "alu" 2 23, 3 1 0, S_0x55641bc23ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a_i";
    .port_info 1 /INPUT 4 "b_i";
    .port_info 2 /INPUT 3 "oc_i";
    .port_info 3 /OUTPUT 4 "result_o";
    .port_info 4 /OUTPUT 1 "carry_o";
P_0x55641bc25240 .param/l "ALU_BIT_WIDTH" 0 3 2, +C4<00000000000000000000000000000100>;
P_0x55641bc25280 .param/l "OPERATION_CODE_WIDTH" 0 3 3, +C4<00000000000000000000000000000011>;
L_0x7f7863010018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55641bc4d0e0 .functor XNOR 1, L_0x55641bc4cfa0, L_0x7f7863010018, C4<0>, C4<0>;
L_0x55641bc4d1a0 .functor NOT 4, v0x55641bc4cc60_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55641bc4d410 .functor XOR 4, v0x55641bc4cb80_0, v0x55641bc4cc60_0, C4<0000>, C4<0000>;
L_0x55641bc4d530 .functor AND 4, v0x55641bc4cb80_0, v0x55641bc4cc60_0, C4<1111>, C4<1111>;
L_0x55641bc4d660 .functor OR 4, v0x55641bc4cb80_0, v0x55641bc4cc60_0, C4<0000>, C4<0000>;
v0x55641bc4be70_0 .net/2u *"_ivl_2", 0 0, L_0x7f7863010018;  1 drivers
v0x55641bc4bf70_0 .net *"_ivl_4", 0 0, L_0x55641bc4d0e0;  1 drivers
v0x55641bc4c030_0 .net *"_ivl_6", 3 0, L_0x55641bc4d1a0;  1 drivers
v0x55641bc4c0f0_0 .net "a_i", 3 0, v0x55641bc4cb80_0;  1 drivers
v0x55641bc4c1e0_0 .net "add_sub", 0 0, L_0x55641bc4cfa0;  1 drivers
v0x55641bc4c2d0_0 .net "and_result", 3 0, L_0x55641bc4d530;  1 drivers
v0x55641bc4c370_0 .net "b_add_sub", 3 0, L_0x55641bc4d280;  1 drivers
v0x55641bc4c460_0 .net "b_i", 3 0, v0x55641bc4cc60_0;  1 drivers
v0x55641bc4c520_0 .net "carry_o", 0 0, L_0x55641bc4fab0;  alias, 1 drivers
v0x55641bc4c680_0 .net "oc_i", 2 0, v0x55641bc4ce10_0;  1 drivers
v0x55641bc4c740_0 .net "or_result", 3 0, L_0x55641bc4d660;  1 drivers
v0x55641bc4c820_0 .var "result_o", 3 0;
v0x55641bc4c900_0 .net "sum", 3 0, L_0x55641bc4f7f0;  1 drivers
v0x55641bc4c9f0_0 .net "xor_result", 3 0, L_0x55641bc4d410;  1 drivers
E_0x55641bc0ef80 .event anyedge, v0x55641bc4c740_0, v0x55641bc4c2d0_0, v0x55641bc4c9f0_0, v0x55641bc4bcf0_0;
L_0x55641bc4cfa0 .part v0x55641bc4ce10_0, 1, 1;
L_0x55641bc4d280 .functor MUXZ 4, L_0x55641bc4d1a0, v0x55641bc4cc60_0, L_0x55641bc4d0e0, C4<>;
S_0x55641bc1ed70 .scope module, "cra" "carry_ripple_adder" 3 47, 4 1 0, S_0x55641bc1d8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a_i";
    .port_info 1 /INPUT 4 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 4 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
P_0x55641bc21230 .param/l "CRA_BIT_NUMB" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x55641bc4f780 .functor BUFZ 1, L_0x55641bc4cfa0, C4<0>, C4<0>, C4<0>;
v0x55641bc4b7c0_0 .net *"_ivl_33", 0 0, L_0x55641bc4f780;  1 drivers
v0x55641bc4b8a0_0 .net "a_i", 3 0, v0x55641bc4cb80_0;  alias, 1 drivers
v0x55641bc4b980_0 .net "b_i", 3 0, L_0x55641bc4d280;  alias, 1 drivers
v0x55641bc4ba40_0 .net "carry", 4 0, L_0x55641bc4f890;  1 drivers
v0x55641bc4bb20_0 .net "carry_i", 0 0, L_0x55641bc4cfa0;  alias, 1 drivers
v0x55641bc4bc30_0 .net "carry_o", 0 0, L_0x55641bc4fab0;  alias, 1 drivers
v0x55641bc4bcf0_0 .net "sum_o", 3 0, L_0x55641bc4f7f0;  alias, 1 drivers
L_0x55641bc4db20 .part v0x55641bc4cb80_0, 0, 1;
L_0x55641bc4dc70 .part L_0x55641bc4d280, 0, 1;
L_0x55641bc4dda0 .part L_0x55641bc4f890, 0, 1;
L_0x55641bc4e2f0 .part v0x55641bc4cb80_0, 1, 1;
L_0x55641bc4e420 .part L_0x55641bc4d280, 1, 1;
L_0x55641bc4e5e0 .part L_0x55641bc4f890, 1, 1;
L_0x55641bc4eb70 .part v0x55641bc4cb80_0, 2, 1;
L_0x55641bc4eca0 .part L_0x55641bc4d280, 2, 1;
L_0x55641bc4ed90 .part L_0x55641bc4f890, 2, 1;
L_0x55641bc4f300 .part v0x55641bc4cb80_0, 3, 1;
L_0x55641bc4f490 .part L_0x55641bc4d280, 3, 1;
L_0x55641bc4f5c0 .part L_0x55641bc4f890, 3, 1;
L_0x55641bc4f7f0 .concat8 [ 1 1 1 1], L_0x55641bc4d820, L_0x55641bc4dff0, L_0x55641bc4e870, L_0x55641bc4f000;
LS_0x55641bc4f890_0_0 .concat8 [ 1 1 1 1], L_0x55641bc4f780, L_0x55641bc4da90, L_0x55641bc4e260, L_0x55641bc4eae0;
LS_0x55641bc4f890_0_4 .concat8 [ 1 0 0 0], L_0x55641bc4f270;
L_0x55641bc4f890 .concat8 [ 4 1 0 0], LS_0x55641bc4f890_0_0, LS_0x55641bc4f890_0_4;
L_0x55641bc4fab0 .part L_0x55641bc4f890, 4, 1;
S_0x55641bc1f7c0 .scope generate, "adder_stage[0]" "adder_stage[0]" 4 19, 4 19 0, S_0x55641bc1ed70;
 .timescale -9 -12;
P_0x55641bc1e0d0 .param/l "i" 1 4 19, +C4<00>;
S_0x55641bc200b0 .scope module, "fa" "full_adder" 4 20, 5 1 0, S_0x55641bc1f7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55641bc4da90 .functor OR 1, L_0x55641bc4d740, L_0x55641bc4d9b0, C4<0>, C4<0>;
v0x55641bc467f0_0 .net "a_i", 0 0, L_0x55641bc4db20;  1 drivers
v0x55641bc468b0_0 .net "b_i", 0 0, L_0x55641bc4dc70;  1 drivers
v0x55641bc46980_0 .net "carry_ha_0", 0 0, L_0x55641bc4d740;  1 drivers
v0x55641bc46a80_0 .net "carry_ha_1", 0 0, L_0x55641bc4d9b0;  1 drivers
v0x55641bc46b50_0 .net "carry_i", 0 0, L_0x55641bc4dda0;  1 drivers
v0x55641bc46c40_0 .net "carry_o", 0 0, L_0x55641bc4da90;  1 drivers
v0x55641bc46ce0_0 .net "sum_ab", 0 0, L_0x55641bc4d6d0;  1 drivers
v0x55641bc46dd0_0 .net "sum_o", 0 0, L_0x55641bc4d820;  1 drivers
S_0x55641bc215d0 .scope module, "ha0" "half_adder" 5 18, 6 2 0, S_0x55641bc200b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55641bc4d6d0 .functor XOR 1, L_0x55641bc4db20, L_0x55641bc4dc70, C4<0>, C4<0>;
L_0x55641bc4d740 .functor AND 1, L_0x55641bc4db20, L_0x55641bc4dc70, C4<1>, C4<1>;
v0x55641bc0ce20_0 .net "a_i", 0 0, L_0x55641bc4db20;  alias, 1 drivers
v0x55641bc0ac70_0 .net "b_i", 0 0, L_0x55641bc4dc70;  alias, 1 drivers
v0x55641bc1c0d0_0 .net "carry_o", 0 0, L_0x55641bc4d740;  alias, 1 drivers
v0x55641bc1c700_0 .net "sum_o", 0 0, L_0x55641bc4d6d0;  alias, 1 drivers
S_0x55641bc22020 .scope module, "ha1" "half_adder" 5 26, 6 2 0, S_0x55641bc200b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55641bc4d820 .functor XOR 1, L_0x55641bc4d6d0, L_0x55641bc4dda0, C4<0>, C4<0>;
L_0x55641bc4d9b0 .functor AND 1, L_0x55641bc4d6d0, L_0x55641bc4dda0, C4<1>, C4<1>;
v0x55641bc46470_0 .net "a_i", 0 0, L_0x55641bc4d6d0;  alias, 1 drivers
v0x55641bc46510_0 .net "b_i", 0 0, L_0x55641bc4dda0;  alias, 1 drivers
v0x55641bc465b0_0 .net "carry_o", 0 0, L_0x55641bc4d9b0;  alias, 1 drivers
v0x55641bc46680_0 .net "sum_o", 0 0, L_0x55641bc4d820;  alias, 1 drivers
S_0x55641bc229a0 .scope generate, "adder_stage[1]" "adder_stage[1]" 4 19, 4 19 0, S_0x55641bc1ed70;
 .timescale -9 -12;
P_0x55641bc46f10 .param/l "i" 1 4 19, +C4<01>;
S_0x55641bc46fd0 .scope module, "fa" "full_adder" 4 20, 5 1 0, S_0x55641bc229a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55641bc4e260 .functor OR 1, L_0x55641bc4df60, L_0x55641bc4e180, C4<0>, C4<0>;
v0x55641bc47f40_0 .net "a_i", 0 0, L_0x55641bc4e2f0;  1 drivers
v0x55641bc48000_0 .net "b_i", 0 0, L_0x55641bc4e420;  1 drivers
v0x55641bc480d0_0 .net "carry_ha_0", 0 0, L_0x55641bc4df60;  1 drivers
v0x55641bc481d0_0 .net "carry_ha_1", 0 0, L_0x55641bc4e180;  1 drivers
v0x55641bc482a0_0 .net "carry_i", 0 0, L_0x55641bc4e5e0;  1 drivers
v0x55641bc48390_0 .net "carry_o", 0 0, L_0x55641bc4e260;  1 drivers
v0x55641bc48430_0 .net "sum_ab", 0 0, L_0x55641bc4ded0;  1 drivers
v0x55641bc48520_0 .net "sum_o", 0 0, L_0x55641bc4dff0;  1 drivers
S_0x55641bc47260 .scope module, "ha0" "half_adder" 5 18, 6 2 0, S_0x55641bc46fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55641bc4ded0 .functor XOR 1, L_0x55641bc4e2f0, L_0x55641bc4e420, C4<0>, C4<0>;
L_0x55641bc4df60 .functor AND 1, L_0x55641bc4e2f0, L_0x55641bc4e420, C4<1>, C4<1>;
v0x55641bc47520_0 .net "a_i", 0 0, L_0x55641bc4e2f0;  alias, 1 drivers
v0x55641bc47600_0 .net "b_i", 0 0, L_0x55641bc4e420;  alias, 1 drivers
v0x55641bc476c0_0 .net "carry_o", 0 0, L_0x55641bc4df60;  alias, 1 drivers
v0x55641bc47790_0 .net "sum_o", 0 0, L_0x55641bc4ded0;  alias, 1 drivers
S_0x55641bc47900 .scope module, "ha1" "half_adder" 5 26, 6 2 0, S_0x55641bc46fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55641bc4dff0 .functor XOR 1, L_0x55641bc4ded0, L_0x55641bc4e5e0, C4<0>, C4<0>;
L_0x55641bc4e180 .functor AND 1, L_0x55641bc4ded0, L_0x55641bc4e5e0, C4<1>, C4<1>;
v0x55641bc47b90_0 .net "a_i", 0 0, L_0x55641bc4ded0;  alias, 1 drivers
v0x55641bc47c60_0 .net "b_i", 0 0, L_0x55641bc4e5e0;  alias, 1 drivers
v0x55641bc47d00_0 .net "carry_o", 0 0, L_0x55641bc4e180;  alias, 1 drivers
v0x55641bc47dd0_0 .net "sum_o", 0 0, L_0x55641bc4dff0;  alias, 1 drivers
S_0x55641bc485f0 .scope generate, "adder_stage[2]" "adder_stage[2]" 4 19, 4 19 0, S_0x55641bc1ed70;
 .timescale -9 -12;
P_0x55641bc487d0 .param/l "i" 1 4 19, +C4<010>;
S_0x55641bc48890 .scope module, "fa" "full_adder" 4 20, 5 1 0, S_0x55641bc485f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55641bc4eae0 .functor OR 1, L_0x55641bc4e7e0, L_0x55641bc4ea00, C4<0>, C4<0>;
v0x55641bc49830_0 .net "a_i", 0 0, L_0x55641bc4eb70;  1 drivers
v0x55641bc498f0_0 .net "b_i", 0 0, L_0x55641bc4eca0;  1 drivers
v0x55641bc499c0_0 .net "carry_ha_0", 0 0, L_0x55641bc4e7e0;  1 drivers
v0x55641bc49ac0_0 .net "carry_ha_1", 0 0, L_0x55641bc4ea00;  1 drivers
v0x55641bc49b90_0 .net "carry_i", 0 0, L_0x55641bc4ed90;  1 drivers
v0x55641bc49c80_0 .net "carry_o", 0 0, L_0x55641bc4eae0;  1 drivers
v0x55641bc49d20_0 .net "sum_ab", 0 0, L_0x55641bc4e750;  1 drivers
v0x55641bc49e10_0 .net "sum_o", 0 0, L_0x55641bc4e870;  1 drivers
S_0x55641bc48b50 .scope module, "ha0" "half_adder" 5 18, 6 2 0, S_0x55641bc48890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55641bc4e750 .functor XOR 1, L_0x55641bc4eb70, L_0x55641bc4eca0, C4<0>, C4<0>;
L_0x55641bc4e7e0 .functor AND 1, L_0x55641bc4eb70, L_0x55641bc4eca0, C4<1>, C4<1>;
v0x55641bc48e10_0 .net "a_i", 0 0, L_0x55641bc4eb70;  alias, 1 drivers
v0x55641bc48ef0_0 .net "b_i", 0 0, L_0x55641bc4eca0;  alias, 1 drivers
v0x55641bc48fb0_0 .net "carry_o", 0 0, L_0x55641bc4e7e0;  alias, 1 drivers
v0x55641bc49080_0 .net "sum_o", 0 0, L_0x55641bc4e750;  alias, 1 drivers
S_0x55641bc491f0 .scope module, "ha1" "half_adder" 5 26, 6 2 0, S_0x55641bc48890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55641bc4e870 .functor XOR 1, L_0x55641bc4e750, L_0x55641bc4ed90, C4<0>, C4<0>;
L_0x55641bc4ea00 .functor AND 1, L_0x55641bc4e750, L_0x55641bc4ed90, C4<1>, C4<1>;
v0x55641bc49480_0 .net "a_i", 0 0, L_0x55641bc4e750;  alias, 1 drivers
v0x55641bc49550_0 .net "b_i", 0 0, L_0x55641bc4ed90;  alias, 1 drivers
v0x55641bc495f0_0 .net "carry_o", 0 0, L_0x55641bc4ea00;  alias, 1 drivers
v0x55641bc496c0_0 .net "sum_o", 0 0, L_0x55641bc4e870;  alias, 1 drivers
S_0x55641bc49ee0 .scope generate, "adder_stage[3]" "adder_stage[3]" 4 19, 4 19 0, S_0x55641bc1ed70;
 .timescale -9 -12;
P_0x55641bc4a0c0 .param/l "i" 1 4 19, +C4<011>;
S_0x55641bc4a1a0 .scope module, "fa" "full_adder" 4 20, 5 1 0, S_0x55641bc49ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55641bc4f270 .functor OR 1, L_0x55641bc4ef70, L_0x55641bc4f190, C4<0>, C4<0>;
v0x55641bc4b110_0 .net "a_i", 0 0, L_0x55641bc4f300;  1 drivers
v0x55641bc4b1d0_0 .net "b_i", 0 0, L_0x55641bc4f490;  1 drivers
v0x55641bc4b2a0_0 .net "carry_ha_0", 0 0, L_0x55641bc4ef70;  1 drivers
v0x55641bc4b3a0_0 .net "carry_ha_1", 0 0, L_0x55641bc4f190;  1 drivers
v0x55641bc4b470_0 .net "carry_i", 0 0, L_0x55641bc4f5c0;  1 drivers
v0x55641bc4b560_0 .net "carry_o", 0 0, L_0x55641bc4f270;  1 drivers
v0x55641bc4b600_0 .net "sum_ab", 0 0, L_0x55641bc4eec0;  1 drivers
v0x55641bc4b6f0_0 .net "sum_o", 0 0, L_0x55641bc4f000;  1 drivers
S_0x55641bc4a430 .scope module, "ha0" "half_adder" 5 18, 6 2 0, S_0x55641bc4a1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55641bc4eec0 .functor XOR 1, L_0x55641bc4f300, L_0x55641bc4f490, C4<0>, C4<0>;
L_0x55641bc4ef70 .functor AND 1, L_0x55641bc4f300, L_0x55641bc4f490, C4<1>, C4<1>;
v0x55641bc4a6f0_0 .net "a_i", 0 0, L_0x55641bc4f300;  alias, 1 drivers
v0x55641bc4a7d0_0 .net "b_i", 0 0, L_0x55641bc4f490;  alias, 1 drivers
v0x55641bc4a890_0 .net "carry_o", 0 0, L_0x55641bc4ef70;  alias, 1 drivers
v0x55641bc4a960_0 .net "sum_o", 0 0, L_0x55641bc4eec0;  alias, 1 drivers
S_0x55641bc4aad0 .scope module, "ha1" "half_adder" 5 26, 6 2 0, S_0x55641bc4a1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55641bc4f000 .functor XOR 1, L_0x55641bc4eec0, L_0x55641bc4f5c0, C4<0>, C4<0>;
L_0x55641bc4f190 .functor AND 1, L_0x55641bc4eec0, L_0x55641bc4f5c0, C4<1>, C4<1>;
v0x55641bc4ad60_0 .net "a_i", 0 0, L_0x55641bc4eec0;  alias, 1 drivers
v0x55641bc4ae30_0 .net "b_i", 0 0, L_0x55641bc4f5c0;  alias, 1 drivers
v0x55641bc4aed0_0 .net "carry_o", 0 0, L_0x55641bc4f190;  alias, 1 drivers
v0x55641bc4afa0_0 .net "sum_o", 0 0, L_0x55641bc4f000;  alias, 1 drivers
    .scope S_0x55641bc1d8e0;
T_0 ;
    %wait E_0x55641bc0ef80;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x55641bc4c820_0, 0, 4;
    %load/vec4 v0x55641bc4c680_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x55641bc4c900_0;
    %store/vec4 v0x55641bc4c820_0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55641bc4c680_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x55641bc4c820_0, 0, 4;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x55641bc4c9f0_0;
    %store/vec4 v0x55641bc4c820_0, 0, 4;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x55641bc4c2d0_0;
    %store/vec4 v0x55641bc4c820_0, 0, 4;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x55641bc4c740_0;
    %store/vec4 v0x55641bc4c820_0, 0, 4;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55641bc23ec0;
T_1 ;
    %vpi_call 2 34 "$dumpfile", "sim/alu_tb.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars" {0 0 0};
    %vpi_call 2 37 "$display", "a | b | oc | result | carry" {0 0 0};
    %vpi_call 2 38 "$display", "---------------------------------------------------" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55641bc4cb80_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55641bc4cc60_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55641bc4ce10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 42 "$display", "%b | %b |    %b    |  %b  |    %b", v0x55641bc4cb80_0, v0x55641bc4cc60_0, v0x55641bc4ce10_0, v0x55641bc4ceb0_0, v0x55641bc4cd20_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55641bc4cb80_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55641bc4cc60_0, 0, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55641bc4ce10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 46 "$display", "%b | %b |    %b    |  %b  |    %b", v0x55641bc4cb80_0, v0x55641bc4cc60_0, v0x55641bc4ce10_0, v0x55641bc4ceb0_0, v0x55641bc4cd20_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55641bc4cb80_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55641bc4cc60_0, 0, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55641bc4ce10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 50 "$display", "%b | %b |    %b    |  %b  |    %b", v0x55641bc4cb80_0, v0x55641bc4cc60_0, v0x55641bc4ce10_0, v0x55641bc4ceb0_0, v0x55641bc4cd20_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55641bc4cb80_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55641bc4cc60_0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55641bc4ce10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 54 "$display", "%b | %b |    %b    |  %b  |    %b", v0x55641bc4cb80_0, v0x55641bc4cc60_0, v0x55641bc4ce10_0, v0x55641bc4ceb0_0, v0x55641bc4cd20_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55641bc4cb80_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55641bc4cc60_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55641bc4ce10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 58 "$display", "%b | %b |    %b    |  %b  |    %b", v0x55641bc4cb80_0, v0x55641bc4cc60_0, v0x55641bc4ce10_0, v0x55641bc4ceb0_0, v0x55641bc4cd20_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55641bc4cb80_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55641bc4cc60_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55641bc4ce10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 62 "$display", "%b | %b |    %b    |  %b  |    %b", v0x55641bc4cb80_0, v0x55641bc4cc60_0, v0x55641bc4ce10_0, v0x55641bc4ceb0_0, v0x55641bc4cd20_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55641bc4cb80_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55641bc4cc60_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55641bc4ce10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 66 "$display", "%b | %b |    %b    |  %b  |    %b", v0x55641bc4cb80_0, v0x55641bc4cc60_0, v0x55641bc4ce10_0, v0x55641bc4ceb0_0, v0x55641bc4cd20_0 {0 0 0};
    %delay 5000, 0;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb/alu_tb.v";
    "./src/alu.v";
    "./src/carry_ripple_adder.v";
    "./src/full_adder.v";
    "./src/half_adder.v";
