

================================================================
== Vitis HLS Report for 'covCorePart2_double_15_2_16_s'
================================================================
* Date:           Tue Apr 30 21:48:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.354 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5677|     5677|  18.921 us|  18.921 us|  5677|  5677|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                 |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                            |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80  |covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2  |      374|      374|  1.247 us|  1.247 us|  374|  374|       no|
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_243_1  |     5640|     5640|       376|          -|          -|    15|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      172|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     14|     8004|     3187|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      240|     -|
|Register             |        -|      -|      374|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     14|     8378|     3599|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |                             Instance                            |                         Module                        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80  |covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2  |        0|  14|  8004|  3187|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U72                                |ddiv_64ns_64ns_64_31_no_dsp_1                          |        0|   0|     0|     0|    0|
    |sitodp_32ns_64_5_no_dsp_1_U73                                    |sitodp_32ns_64_5_no_dsp_1                              |        0|   0|     0|     0|    0|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                            |                                                       |        0|  14|  8004|  3187|    0|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln242_fu_103_p2    |         +|   0|  0|  39|          32|           2|
    |add_ln243_1_fu_176_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln243_fu_136_p2    |         +|   0|  0|  38|          31|           1|
    |sub_ln255_fu_158_p2    |         -|   0|  0|  15|           8|           8|
    |icmp_ln243_fu_131_p2   |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 172|         136|          45|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  177|         40|    1|         40|
    |ap_done             |    9|          2|    1|          2|
    |cols_blk_n          |    9|          2|    1|          2|
    |i_fu_64             |    9|          2|   31|         62|
    |indvars_iv10_fu_60  |    9|          2|   32|         64|
    |rows_blk_n          |    9|          2|    1|          2|
    |values2Strm_0_read  |    9|          2|    1|          2|
    |values2Strm_1_read  |    9|          2|    1|          2|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  240|         54|   69|        176|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln242_reg_211                                                             |  32|   0|   32|          0|
    |ap_CS_fsm                                                                     |  39|   0|   39|          0|
    |ap_done_reg                                                                   |   1|   0|    1|          0|
    |conv_reg_216                                                                  |  64|   0|   64|          0|
    |d1_cols_reg_221                                                               |  64|   0|   64|          0|
    |grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80_ap_start_reg  |   1|   0|    1|          0|
    |i_7_reg_226                                                                   |  31|   0|   31|          0|
    |i_fu_64                                                                       |  31|   0|   31|          0|
    |indvars_iv10_fu_60                                                            |  32|   0|   32|          0|
    |rows_1_reg_206                                                                |  32|   0|   32|          0|
    |sub_ln255_reg_239                                                             |   8|   0|    8|          0|
    |trunc_ln255_reg_234                                                           |   8|   0|    8|          0|
    |trunc_ln_reg_244                                                              |  31|   0|   31|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 374|   0|  374|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  covCorePart2<double, 15, 2, 16>|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  covCorePart2<double, 15, 2, 16>|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  covCorePart2<double, 15, 2, 16>|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  covCorePart2<double, 15, 2, 16>|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  covCorePart2<double, 15, 2, 16>|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  covCorePart2<double, 15, 2, 16>|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  covCorePart2<double, 15, 2, 16>|  return value|
|rows_dout                     |   in|   32|     ap_fifo|                             rows|       pointer|
|rows_num_data_valid           |   in|    3|     ap_fifo|                             rows|       pointer|
|rows_fifo_cap                 |   in|    3|     ap_fifo|                             rows|       pointer|
|rows_empty_n                  |   in|    1|     ap_fifo|                             rows|       pointer|
|rows_read                     |  out|    1|     ap_fifo|                             rows|       pointer|
|cols_dout                     |   in|   32|     ap_fifo|                             cols|       pointer|
|cols_num_data_valid           |   in|    3|     ap_fifo|                             cols|       pointer|
|cols_fifo_cap                 |   in|    3|     ap_fifo|                             cols|       pointer|
|cols_empty_n                  |   in|    1|     ap_fifo|                             cols|       pointer|
|cols_read                     |  out|    1|     ap_fifo|                             cols|       pointer|
|values2Strm_0_dout            |   in|   64|     ap_fifo|                    values2Strm_0|       pointer|
|values2Strm_0_num_data_valid  |   in|    6|     ap_fifo|                    values2Strm_0|       pointer|
|values2Strm_0_fifo_cap        |   in|    6|     ap_fifo|                    values2Strm_0|       pointer|
|values2Strm_0_empty_n         |   in|    1|     ap_fifo|                    values2Strm_0|       pointer|
|values2Strm_0_read            |  out|    1|     ap_fifo|                    values2Strm_0|       pointer|
|values2Strm_1_dout            |   in|   64|     ap_fifo|                    values2Strm_1|       pointer|
|values2Strm_1_num_data_valid  |   in|    6|     ap_fifo|                    values2Strm_1|       pointer|
|values2Strm_1_fifo_cap        |   in|    6|     ap_fifo|                    values2Strm_1|       pointer|
|values2Strm_1_empty_n         |   in|    1|     ap_fifo|                    values2Strm_1|       pointer|
|values2Strm_1_read            |  out|    1|     ap_fifo|                    values2Strm_1|       pointer|
|outCovMatrix_address0         |  out|    8|   ap_memory|                     outCovMatrix|         array|
|outCovMatrix_ce0              |  out|    1|   ap_memory|                     outCovMatrix|         array|
|outCovMatrix_we0              |  out|    1|   ap_memory|                     outCovMatrix|         array|
|outCovMatrix_d0               |  out|   64|   ap_memory|                     outCovMatrix|         array|
+------------------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 38 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.09>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvars_iv10 = alloca i32 1"   --->   Operation 40 'alloca' 'indvars_iv10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:243]   --->   Operation 41 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.21ns)   --->   "%cols_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %cols"   --->   Operation 42 'read' 'cols_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (1.21ns)   --->   "%rows_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %rows"   --->   Operation 43 'read' 'rows_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.88ns)   --->   "%add_ln242 = add i32 %cols_1, i32 4294967295" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 44 'add' 'add_ln242' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln243 = store i31 0, i31 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:243]   --->   Operation 45 'store' 'store_ln243' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 2, i32 %indvars_iv10"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 47 [5/5] (2.21ns)   --->   "%conv = sitodp i32 %add_ln242" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 47 'sitodp' 'conv' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.21>
ST_3 : Operation 48 [4/5] (2.21ns)   --->   "%conv = sitodp i32 %add_ln242" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 48 'sitodp' 'conv' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.21>
ST_4 : Operation 49 [3/5] (2.21ns)   --->   "%conv = sitodp i32 %add_ln242" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 49 'sitodp' 'conv' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.21>
ST_5 : Operation 50 [2/5] (2.21ns)   --->   "%conv = sitodp i32 %add_ln242" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 50 'sitodp' 'conv' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.21>
ST_6 : Operation 51 [1/5] (2.21ns)   --->   "%conv = sitodp i32 %add_ln242" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 51 'sitodp' 'conv' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.35>
ST_7 : Operation 52 [31/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 52 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.35>
ST_8 : Operation 53 [30/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 53 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.35>
ST_9 : Operation 54 [29/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 54 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.35>
ST_10 : Operation 55 [28/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 55 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.35>
ST_11 : Operation 56 [27/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 56 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.35>
ST_12 : Operation 57 [26/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 57 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.35>
ST_13 : Operation 58 [25/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 58 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.35>
ST_14 : Operation 59 [24/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 59 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.35>
ST_15 : Operation 60 [23/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 60 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.35>
ST_16 : Operation 61 [22/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 61 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.35>
ST_17 : Operation 62 [21/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 62 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.35>
ST_18 : Operation 63 [20/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 63 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.35>
ST_19 : Operation 64 [19/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 64 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.35>
ST_20 : Operation 65 [18/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 65 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.35>
ST_21 : Operation 66 [17/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 66 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.35>
ST_22 : Operation 67 [16/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 67 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.35>
ST_23 : Operation 68 [15/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 68 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.35>
ST_24 : Operation 69 [14/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 69 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.35>
ST_25 : Operation 70 [13/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 70 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.35>
ST_26 : Operation 71 [12/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 71 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.35>
ST_27 : Operation 72 [11/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 72 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.35>
ST_28 : Operation 73 [10/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 73 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.35>
ST_29 : Operation 74 [9/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 74 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.35>
ST_30 : Operation 75 [8/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 75 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.35>
ST_31 : Operation 76 [7/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 76 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.35>
ST_32 : Operation 77 [6/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 77 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.35>
ST_33 : Operation 78 [5/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 78 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.35>
ST_34 : Operation 79 [4/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 79 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.35>
ST_35 : Operation 80 [3/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 80 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.35>
ST_36 : Operation 81 [2/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 81 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.35>
ST_37 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %values2Strm_1, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %values2Strm_0, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 86 [1/31] (2.35ns)   --->   "%d1_cols = ddiv i64 1, i64 %conv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:242]   --->   Operation 86 'ddiv' 'd1_cols' <Predicate = true> <Delay = 2.35> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln243 = br void %VITIS_LOOP_245_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:243]   --->   Operation 87 'br' 'br_ln243' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 1.75>
ST_38 : Operation 88 [1/1] (0.00ns)   --->   "%i_7 = load i31 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:255]   --->   Operation 88 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln243 = trunc i31 %i_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:243]   --->   Operation 89 'trunc' 'trunc_ln243' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i31 %i_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:243]   --->   Operation 90 'zext' 'zext_ln243' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 91 [1/1] (0.88ns)   --->   "%icmp_ln243 = icmp_slt  i32 %zext_ln243, i32 %rows_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:243]   --->   Operation 91 'icmp' 'icmp_ln243' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 92 [1/1] (0.87ns)   --->   "%add_ln243 = add i31 %i_7, i31 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:243]   --->   Operation 92 'add' 'add_ln243' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln243 = br i1 %icmp_ln243, void %for.end38.loopexit, void %VITIS_LOOP_245_2.split" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:243]   --->   Operation 93 'br' 'br_ln243' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 94 [1/1] (0.00ns)   --->   "%indvars_iv10_load = load i32 %indvars_iv10" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:243]   --->   Operation 94 'load' 'indvars_iv10_load' <Predicate = (icmp_ln243)> <Delay = 0.00>
ST_38 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln255 = trunc i31 %i_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:255]   --->   Operation 95 'trunc' 'trunc_ln255' <Predicate = (icmp_ln243)> <Delay = 0.00>
ST_38 : Operation 96 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln243, i4 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:255]   --->   Operation 96 'bitconcatenate' 'tmp' <Predicate = (icmp_ln243)> <Delay = 0.00>
ST_38 : Operation 97 [1/1] (0.70ns)   --->   "%sub_ln255 = sub i8 %tmp, i8 %trunc_ln255" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:255]   --->   Operation 97 'sub' 'sub_ln255' <Predicate = (icmp_ln243)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %indvars_iv10_load, i32 1, i32 31" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:245]   --->   Operation 98 'partselect' 'trunc_ln' <Predicate = (icmp_ln243)> <Delay = 0.00>
ST_38 : Operation 99 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 99 'wait' 'empty' <Predicate = (icmp_ln243)> <Delay = 0.00>
ST_38 : Operation 100 [2/2] (0.87ns)   --->   "%call_ln245 = call void @covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2, i31 %trunc_ln, i8 %sub_ln255, i64 %outCovMatrix, i8 %trunc_ln255, i64 %values2Strm_0, i64 %d1_cols, i64 %values2Strm_1, i31 %i_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:245]   --->   Operation 100 'call' 'call_ln245' <Predicate = (icmp_ln243)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 101 [1/1] (0.88ns)   --->   "%add_ln243_1 = add i32 %indvars_iv10_load, i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:243]   --->   Operation 101 'add' 'add_ln243_1' <Predicate = (icmp_ln243)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 102 [1/1] (0.38ns)   --->   "%store_ln243 = store i31 %add_ln243, i31 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:243]   --->   Operation 102 'store' 'store_ln243' <Predicate = (icmp_ln243)> <Delay = 0.38>
ST_38 : Operation 103 [1/1] (0.38ns)   --->   "%store_ln243 = store i32 %add_ln243_1, i32 %indvars_iv10" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:243]   --->   Operation 103 'store' 'store_ln243' <Predicate = (icmp_ln243)> <Delay = 0.38>
ST_38 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln261 = ret" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:261]   --->   Operation 104 'ret' 'ret_ln261' <Predicate = (!icmp_ln243)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 105 [1/1] (0.00ns)   --->   "%speclooptripcount_ln244 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:244]   --->   Operation 105 'speclooptripcount' 'speclooptripcount_ln244' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln243 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:243]   --->   Operation 106 'specloopname' 'specloopname_ln243' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 107 [1/2] (0.00ns)   --->   "%call_ln245 = call void @covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2, i31 %trunc_ln, i8 %sub_ln255, i64 %outCovMatrix, i8 %trunc_ln255, i64 %values2Strm_0, i64 %d1_cols, i64 %values2Strm_1, i31 %i_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:245]   --->   Operation 107 'call' 'call_ln245' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln243 = br void %VITIS_LOOP_245_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:243]   --->   Operation 108 'br' 'br_ln243' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ values2Strm_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ values2Strm_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outCovMatrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv10            (alloca           ) [ 0111111111111111111111111111111111111111]
i                       (alloca           ) [ 0111111111111111111111111111111111111111]
cols_1                  (read             ) [ 0000000000000000000000000000000000000000]
rows_1                  (read             ) [ 0011111111111111111111111111111111111111]
add_ln242               (add              ) [ 0011111000000000000000000000000000000000]
store_ln243             (store            ) [ 0000000000000000000000000000000000000000]
store_ln0               (store            ) [ 0000000000000000000000000000000000000000]
conv                    (sitodp           ) [ 0000000111111111111111111111111111111100]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000]
d1_cols                 (ddiv             ) [ 0000000000000000000000000000000000000011]
br_ln243                (br               ) [ 0000000000000000000000000000000000000000]
i_7                     (load             ) [ 0000000000000000000000000000000000000001]
trunc_ln243             (trunc            ) [ 0000000000000000000000000000000000000000]
zext_ln243              (zext             ) [ 0000000000000000000000000000000000000000]
icmp_ln243              (icmp             ) [ 0000000000000000000000000000000000000011]
add_ln243               (add              ) [ 0000000000000000000000000000000000000000]
br_ln243                (br               ) [ 0000000000000000000000000000000000000000]
indvars_iv10_load       (load             ) [ 0000000000000000000000000000000000000000]
trunc_ln255             (trunc            ) [ 0000000000000000000000000000000000000001]
tmp                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
sub_ln255               (sub              ) [ 0000000000000000000000000000000000000001]
trunc_ln                (partselect       ) [ 0000000000000000000000000000000000000001]
empty                   (wait             ) [ 0000000000000000000000000000000000000000]
add_ln243_1             (add              ) [ 0000000000000000000000000000000000000000]
store_ln243             (store            ) [ 0000000000000000000000000000000000000000]
store_ln243             (store            ) [ 0000000000000000000000000000000000000000]
ret_ln261               (ret              ) [ 0000000000000000000000000000000000000000]
speclooptripcount_ln244 (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln243      (specloopname     ) [ 0000000000000000000000000000000000000000]
call_ln245              (call             ) [ 0000000000000000000000000000000000000000]
br_ln243                (br               ) [ 0000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="values2Strm_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="values2Strm_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="values2Strm_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="values2Strm_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outCovMatrix">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outCovMatrix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="indvars_iv10_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv10/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="cols_1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="rows_1_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="37"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="31" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="0" index="3" bw="64" slack="0"/>
<pin id="85" dir="0" index="4" bw="8" slack="0"/>
<pin id="86" dir="0" index="5" bw="64" slack="0"/>
<pin id="87" dir="0" index="6" bw="64" slack="1"/>
<pin id="88" dir="0" index="7" bw="64" slack="0"/>
<pin id="89" dir="0" index="8" bw="31" slack="0"/>
<pin id="90" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln245/38 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="0"/>
<pin id="97" dir="0" index="1" bw="64" slack="1"/>
<pin id="98" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="d1_cols/7 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="add_ln242_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln242/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln243_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="31" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln0_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_7_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="31" slack="37"/>
<pin id="121" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/38 "/>
</bind>
</comp>

<comp id="123" class="1004" name="trunc_ln243_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="31" slack="0"/>
<pin id="125" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln243/38 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln243_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="31" slack="0"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln243/38 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln243_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="37"/>
<pin id="134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln243/38 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln243_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="31" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln243/38 "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvars_iv10_load_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="37"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv10_load/38 "/>
</bind>
</comp>

<comp id="145" class="1004" name="trunc_ln255_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="31" slack="0"/>
<pin id="147" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln255/38 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/38 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sub_ln255_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln255/38 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="31" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="0" index="3" bw="6" slack="0"/>
<pin id="170" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/38 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln243_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln243_1/38 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln243_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="31" slack="0"/>
<pin id="184" dir="0" index="1" bw="31" slack="37"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/38 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln243_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="37"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/38 "/>
</bind>
</comp>

<comp id="192" class="1005" name="indvars_iv10_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv10 "/>
</bind>
</comp>

<comp id="199" class="1005" name="i_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="31" slack="0"/>
<pin id="201" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="206" class="1005" name="rows_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="37"/>
<pin id="208" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opset="rows_1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="add_ln242_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln242 "/>
</bind>
</comp>

<comp id="216" class="1005" name="conv_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="1"/>
<pin id="218" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="221" class="1005" name="d1_cols_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="1"/>
<pin id="223" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d1_cols "/>
</bind>
</comp>

<comp id="226" class="1005" name="i_7_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="31" slack="1"/>
<pin id="228" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="234" class="1005" name="trunc_ln255_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="1"/>
<pin id="236" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln255 "/>
</bind>
</comp>

<comp id="239" class="1005" name="sub_ln255_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="1"/>
<pin id="241" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln255 "/>
</bind>
</comp>

<comp id="244" class="1005" name="trunc_ln_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="31" slack="1"/>
<pin id="246" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="91"><net_src comp="50" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="80" pin=5"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="80" pin=7"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="68" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="119" pin="1"/><net_sink comp="80" pin=8"/></net>

<net id="126"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="119" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="119" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="119" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="80" pin=4"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="123" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="145" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="158" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="142" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="175"><net_src comp="165" pin="4"/><net_sink comp="80" pin=1"/></net>

<net id="180"><net_src comp="142" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="136" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="176" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="60" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="198"><net_src comp="192" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="202"><net_src comp="64" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="209"><net_src comp="74" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="214"><net_src comp="103" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="219"><net_src comp="100" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="224"><net_src comp="95" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="80" pin=6"/></net>

<net id="229"><net_src comp="119" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="80" pin=8"/></net>

<net id="237"><net_src comp="145" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="80" pin=4"/></net>

<net id="242"><net_src comp="158" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="247"><net_src comp="165" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="80" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outCovMatrix | {38 39 }
 - Input state : 
	Port: covCorePart2<double, 15, 2, 16> : rows | {1 }
	Port: covCorePart2<double, 15, 2, 16> : cols | {1 }
	Port: covCorePart2<double, 15, 2, 16> : values2Strm_0 | {38 39 }
	Port: covCorePart2<double, 15, 2, 16> : values2Strm_1 | {38 39 }
	Port: covCorePart2<double, 15, 2, 16> : outCovMatrix | {}
  - Chain level:
	State 1
		store_ln243 : 1
		store_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		trunc_ln243 : 1
		zext_ln243 : 1
		icmp_ln243 : 2
		add_ln243 : 1
		br_ln243 : 3
		trunc_ln255 : 1
		tmp : 2
		sub_ln255 : 3
		trunc_ln : 1
		call_ln245 : 4
		add_ln243_1 : 1
		store_ln243 : 2
		store_ln243 : 2
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80 |    14   | 3.76071 |   8052  |   2108  |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                         add_ln242_fu_103                        |    0    |    0    |    0    |    39   |
|    add   |                         add_ln243_fu_136                        |    0    |    0    |    0    |    38   |
|          |                        add_ln243_1_fu_176                       |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                        icmp_ln243_fu_131                        |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                         sub_ln255_fu_158                        |    0    |    0    |    0    |    15   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                        cols_1_read_fu_68                        |    0    |    0    |    0    |    0    |
|          |                        rows_1_read_fu_74                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   ddiv   |                            grp_fu_95                            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|  sitodp  |                            grp_fu_100                           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                        trunc_ln243_fu_123                       |    0    |    0    |    0    |    0    |
|          |                        trunc_ln255_fu_145                       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                        zext_ln243_fu_127                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                            tmp_fu_150                           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                         trunc_ln_fu_165                         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                 |    14   | 3.76071 |   8052  |   2278  |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln242_reg_211 |   32   |
|    conv_reg_216    |   64   |
|   d1_cols_reg_221  |   64   |
|     i_7_reg_226    |   31   |
|      i_reg_199     |   31   |
|indvars_iv10_reg_192|   32   |
|   rows_1_reg_206   |   32   |
|  sub_ln255_reg_239 |    8   |
| trunc_ln255_reg_234|    8   |
|  trunc_ln_reg_244  |   31   |
+--------------------+--------+
|        Total       |   333  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Comp                              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80 |  p1  |   2  |  31  |   62   ||    9    |
| grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80 |  p2  |   2  |   8  |   16   ||    9    |
| grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80 |  p4  |   2  |   8  |   16   ||    9    |
| grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80 |  p8  |   2  |  31  |   62   ||    9    |
|-----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Total                              |      |      |      |   156  ||  1.548  ||    36   |
|-----------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    3   |  8052  |  2278  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   333  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    5   |  8385  |  2314  |
+-----------+--------+--------+--------+--------+
