#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\pango\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.18363
#Hostname: DESKTOP-FPVEJ74
Generated by Fabric Compiler (version 2020.3 build 62942) at Thu May 12 20:03:03 2022
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/top.v(line number: 4)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Bridge/axi/aq_axi_master.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Bridge/axi/aq_axi_master.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Bridge/axi/aq_axi_master.v(line number: 1)] Analyzing module aq_axi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Bridge/axi/aq_axi_master.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v(line number: 3)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v(line number: 3)] Analyzing module cmos_write_req_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_fifo_read.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/frame_fifo_read.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/frame_fifo_read.v(line number: 3)] Analyzing module frame_fifo_read (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_fifo_read.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_fifo_write.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/frame_fifo_write.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/frame_fifo_write.v(line number: 3)] Analyzing module frame_fifo_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_fifo_write.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_read_write.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/frame_read_write.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 3)] Analyzing module frame_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_read_write.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v(line number: 3)] Analyzing module lut_ov5640_rgb565_1024_768 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v(line number: 3)] Analyzing module i2c_config (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v(line number: 4)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v successfully.
W: Public-4030: File 'F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v(line number: 3)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_rx.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Uart/uart_rx.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Uart/uart_rx.v(line number: 3)] Analyzing module uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_rx.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Uart/uart_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Uart/uart_top.v(line number: 3)] Analyzing module uart_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_tx.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Uart/uart_tx.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Uart/uart_tx.v(line number: 3)] Analyzing module uart_tx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_tx.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/mult_add.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/mult_add.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/mult_add.v(line number: 3)] Analyzing module mult_add (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/mult_add.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v(line number: 3)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v(line number: 3)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v(line number: 4)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v successfully.
W: Public-4030: File 'F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_define.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_define.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_timing_data.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_timing_data.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_timing_data.v(line number: 3)] Analyzing module video_timing_data (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_timing_data.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/key.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/key.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/key.v(line number: 4)] Analyzing module key (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/key.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/key_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/key_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/key_top.v(line number: 4)] Analyzing module key_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/key_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v(line number: 3)] Analyzing module relu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 3)] Analyzing module relu_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/Linear/linear.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/Linear/linear.v
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/Linear/linear.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v(line number: 3)] Analyzing module linear_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v(line number: 3)] Analyzing module mobilenet_invers (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v(line number: 3)] Analyzing module mobilenet_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_aft.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/yolo_aft.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/yolo_aft.v(line number: 3)] Analyzing module yolo_aft (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_aft.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v(line number: 3)] Analyzing module yolo_cbl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v(line number: 3)] Analyzing module yolo_mobilenet (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v(line number: 3)] Analyzing module yolo_pre (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/yolo_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 3)] Analyzing module yolo_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_cmd.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_cmd.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_cmd.v(line number: 3)] Analyzing module sd_card_cmd (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_cmd.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v(line number: 3)] Analyzing module sd_card_sec_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_top.v(line number: 165)] Analyzing module sd_card_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/spi_master.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Sdcard/spi_master.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/spi_master.v(line number: 3)] Analyzing module spi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/spi_master.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/ax_debounce.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/ax_debounce.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/ax_debounce.v(line number: 3)] Analyzing module ax_debounce (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/ax_debounce.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/pt_read.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/pt_read.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/pt_read.v(line number: 3)] Analyzing module pt_read (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/pt_read.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v(line number: 3)] Analyzing module sd_card_weight (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_buffer.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/temp/conv_buffer.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_buffer.v(line number: 1)] Analyzing module conv_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_buffer.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_search.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/temp/conv_search.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_search.v(line number: 1)] Analyzing module conv_search (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_search.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/temp/conv_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_top.v(line number: 1)] Analyzing module conv_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_decode.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Uart/uart_decode.v
W: Public-4030: File 'F:/pds_project/ConvKing/source/Uart/fruit_defines.v' has been added. It is skipped.
I: Verilog-0002: [F:/pds_project/ConvKing/source/Uart/uart_decode.v(line number: 4)] Analyzing module uart_decode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_decode.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/knn_dic.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/KNN/knn_dic.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/KNN/knn_dic.v(line number: 1)] Analyzing module knn_dic (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/knn_dic.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/knn_distance.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/KNN/knn_distance.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/KNN/knn_distance.v(line number: 1)] Analyzing module knn_distance (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/knn_distance.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/knn_img.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/KNN/knn_img.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/KNN/knn_img.v(line number: 1)] Analyzing module knn_img (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/knn_img.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/knn_result.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/KNN/knn_result.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/KNN/knn_result.v(line number: 1)] Analyzing module knn_result (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/knn_result.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/knn_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/KNN/knn_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/KNN/knn_top.v(line number: 1)] Analyzing module knn_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/knn_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/color_det_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/KNN/color_det_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/KNN/color_det_top.v(line number: 1)] Analyzing module color_det_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/color_det_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/rgb2hsv.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/KNN/rgb2hsv.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/KNN/rgb2hsv.v(line number: 1)] Analyzing module rgb2hsv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/rgb2hsv.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/hsv2rgb.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/KNN/hsv2rgb.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/KNN/hsv2rgb.v(line number: 1)] Analyzing module hsv2rgb (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/hsv2rgb.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/histogram.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/KNN/histogram.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/KNN/histogram.v(line number: 1)] Analyzing module histogram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/histogram.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_data_capture_mem_v1_0.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_data_capture_mem_v1_0.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_data_capture_mem_v1_0.v(line number: 17)] Analyzing module ips_dbc_data_capture_mem_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_data_capture_mem_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v(line number: 5)] Analyzing module JtagCore (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/mult_add_gen/mult_add_gen.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/mult_add_gen/mult_add_gen.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/mult_add_gen/mult_add_gen.v(line number: 19)] Analyzing module mult_add_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/mult_add_gen/mult_add_gen.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_cfg_reg_file_v1_0.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_cfg_reg_file_v1_0.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_cfg_reg_file_v1_0.v(line number: 14)] Analyzing module ips_dbc_cfg_reg_file_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_cfg_reg_file_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_fifo_v1_5_afifo_32i_8o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_fifo_v1_5_afifo_32i_8o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_fifo_v1_5_afifo_32i_8o_64depth.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_32i_8o_64depth (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_fifo_v1_5_afifo_32i_8o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_fifo_v1_5_afifo_8i_32o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_fifo_v1_5_afifo_8i_32o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_fifo_v1_5_afifo_8i_32o_64depth.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_8i_32o_64depth (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_fifo_v1_5_afifo_8i_32o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_output_v1_2.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_output_v1_2.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_output_v1_2.v(line number: 16)] Analyzing module ips_dbc_trigger_output_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_output_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 18)] Analyzing module afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Analyzing module afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/afifo_32i_8o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/afifo_32i_8o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/afifo_32i_8o_64depth.v(line number: 18)] Analyzing module afifo_32i_8o_64depth (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/afifo_32i_8o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/afifo_8i_32o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/afifo_8i_32o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/afifo_8i_32o_64depth.v(line number: 18)] Analyzing module afifo_8i_32o_64depth (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/afifo_8i_32o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_h/histogram_ram_h.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/histogram_ram_h/histogram_ram_h.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/histogram_ram_h.v(line number: 18)] Analyzing module histogram_ram_h (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_h/histogram_ram_h.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_s/histogram_ram_s.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/histogram_ram_s/histogram_ram_s.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/histogram_ram_s.v(line number: 18)] Analyzing module histogram_ram_s (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_s/histogram_ram_s.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_v/histogram_ram_v.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/histogram_ram_v/histogram_ram_v.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/histogram_ram_v.v(line number: 18)] Analyzing module histogram_ram_v (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_v/histogram_ram_v.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_qualification_v1_2.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_qualification_v1_2.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_qualification_v1_2.v(line number: 17)] Analyzing module ips_dbc_storage_qualification_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_qualification_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_rd_addr_gen_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_rd_addr_gen_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_rd_addr_gen_v1_3.v(line number: 15)] Analyzing module ips_dbc_rd_addr_gen_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_rd_addr_gen_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_hub_decode_v1_2.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_hub_decode_v1_2.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_hub_decode_v1_2.v(line number: 18)] Analyzing module ips_dbc_hub_decode_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_hub_decode_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/JtagCore/rtl/ips_jtag_hub_v1_2.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/JtagCore/rtl/ips_jtag_hub_v1_2.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/JtagCore/rtl/ips_jtag_hub_v1_2.v(line number: 14)] Analyzing module ips_jtag_hub_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/JtagCore/rtl/ips_jtag_hub_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 17)] Analyzing module ips_dbc_trigger_condition_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 13)] Analyzing module ips_dbc_compare_256b_v1_0 (library work)
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Analyzing module subtract_16b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 18)] Analyzing module ips_dbc_trig_unit_v1_3 (library work)
W: Verilog-2018: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 780)] The value type of attribute syn_allow_retiming is illegal, ignore the attribute
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 5)] Analyzing module DebugCore (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 17)] Analyzing module ips_dbc_storage_condition_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 21)] Analyzing module ddr3_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v(line number: 18)] Analyzing module ipml_multadd_v1_1_mult_add_gen (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v(line number: 143)] System task enable $display ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v(line number: 140)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 19)] Analyzing module ipml_dpram_v1_5_histogram_ram_h (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 243)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 244)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 247)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 251)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 255)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 259)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 263)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 264)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 267)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 268)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 271)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 272)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 275)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 276)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 279)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 280)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 283)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 284)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 287)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 288)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 291)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 292)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 295)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 296)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 299)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 300)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 303)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 304)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 307)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 308)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 317)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 322)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 326)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 355)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 356)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 359)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 360)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 240)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 19)] Analyzing module ipml_dpram_v1_5_histogram_ram_s (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 243)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 244)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 247)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 251)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 255)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 259)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 263)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 264)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 267)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 268)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 271)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 272)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 275)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 276)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 279)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 280)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 283)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 284)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 287)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 288)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 291)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 292)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 295)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 296)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 299)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 300)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 303)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 304)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 307)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 308)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 317)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 322)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 326)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 355)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 356)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 359)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 360)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v(line number: 240)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_s/rtl/ipml_dpram_v1_5_histogram_ram_s.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 19)] Analyzing module ipml_dpram_v1_5_histogram_ram_v (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 243)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 244)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 247)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 251)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 255)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 259)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 263)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 264)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 267)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 268)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 271)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 272)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 275)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 276)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 279)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 280)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 283)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 284)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 287)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 288)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 291)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 292)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 295)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 296)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 299)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 300)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 303)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 304)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 307)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 308)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 317)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 322)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 326)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 355)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 356)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 359)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 360)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v(line number: 240)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_v/rtl/ipml_dpram_v1_5_histogram_ram_v.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_16i_64o_512 (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_64i_16o_128 (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_32i_8o_64depth (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_8i_32o_64depth (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 20)] Analyzing module ips_dbc_debug_core_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v successfully.
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [F:/pds_project/ConvKing/source/top.v(line number: 4)] Elaborating module top
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 122)] Net clkfb in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 125)] Net pfden in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 126)] Net clkout0_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 127)] Net clkout0_2pad_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout1_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 129)] Net clkout2_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 130)] Net clkout3_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 131)] Net clkout4_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 132)] Net clkout5_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 133)] Net dyn_idiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 134)] Net dyn_odiv0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_odiv1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_odiv2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_odiv3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_odiv4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_fdiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_duty0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_duty1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_duty2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_duty3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_duty4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 153)] Net icp_base in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 154)] Net icp_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 155)] Net lpfres_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 156)] Net cripple_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 157)] Net phase_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 158)] Net phase_dir in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 159)] Net phase_step_n in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 160)] Net load_phase in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 161)] Net dyn_mdiv in module video_pll does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/key_top.v(line number: 4)] Elaborating module key_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/key.v(line number: 4)] Elaborating module key
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/key.v(line number: 4)] Elaborating module key
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 148)] Width mismatch between port led_indicate_o and signal bound to it for instantiated module key_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v(line number: 3)] Elaborating module sd_card_weight
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/ax_debounce.v(line number: 3)] Elaborating module ax_debounce
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/pt_read.v(line number: 3)] Elaborating module pt_read
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_top.v(line number: 165)] Elaborating module sd_card_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v(line number: 3)] Elaborating module sd_card_sec_read_write
W: Verilog-2021: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v(line number: 41)] Net read_data in module sd_card_sec_read_write does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v(line number: 42)] Net timer in module sd_card_sec_read_write does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_cmd.v(line number: 3)] Elaborating module sd_card_cmd
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/spi_master.v(line number: 3)] Elaborating module spi_master
W: Verilog-2023: [F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v(line number: 64)] Give initial value 0 for the no drive pin sd_sec_write_data in module instance
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v(line number: 3)] Elaborating module i2c_config
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v(line number: 3)] Elaborating module i2c_master_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v(line number: 4)] Elaborating module i2c_master_byte_ctrl
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Elaborating module i2c_master_bit_ctrl
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
W: Directive full_case is effective
W: Directive full_case is effective
W: Verilog-2036: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v(line number: 103)] Net i2c_read_req connected to input port of module instance has no driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v(line number: 3)] Elaborating module lut_ov5640_rgb565_1024_768
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v(line number: 3)] Elaborating module cmos_8_16bit
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v(line number: 3)] Elaborating module cmos_write_req_gen
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_timing_data.v(line number: 3)] Elaborating module video_timing_data
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v(line number: 4)] Elaborating module color_bar
W: Verilog-2021: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v(line number: 145)] Net active_y in module color_bar does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 3)] Elaborating module yolo_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Accelerator/KNN/color_det_top.v(line number: 1)] Elaborating module color_det_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Accelerator/KNN/rgb2hsv.v(line number: 1)] Elaborating module rgb2hsv
I: Verilog-0003: [F:/pds_project/ConvKing/source/Accelerator/KNN/histogram.v(line number: 1)] Elaborating module histogram
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/histogram_ram_h.v(line number: 18)] Elaborating module histogram_ram_h
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 19)] Elaborating module ipml_dpram_v1_5_histogram_ram_h
W: Verilog-2039: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 419)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 423)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 438)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 439)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 440)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 441)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 441)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 438)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 439)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 440)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 441)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 441)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 488)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 489)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 490)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 491)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 491)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 488)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 489)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 490)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 491)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 491)] Case condition never applies
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 449)] Net gen_j_ad in module ipml_dpram_v1_5_histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 498)] Net gen_j_bd in module ipml_dpram_v1_5_histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 642)] Net DA_bus[8] in module ipml_dpram_v1_5_histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 642)] Net DA_bus[17] in module ipml_dpram_v1_5_histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 642)] Net DA_bus[26] in module ipml_dpram_v1_5_histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 642)] Net DA_bus[35] in module ipml_dpram_v1_5_histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 643)] Net DB_bus[8] in module ipml_dpram_v1_5_histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 643)] Net DB_bus[17] in module ipml_dpram_v1_5_histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 643)] Net DB_bus[26] in module ipml_dpram_v1_5_histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 643)] Net DB_bus[35] in module ipml_dpram_v1_5_histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 782)] Net rd_a_n in module ipml_dpram_v1_5_histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 796)] Net gen_i_rad in module ipml_dpram_v1_5_histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 796)] Net gen_j_rad in module ipml_dpram_v1_5_histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 870)] Net rd_b_n in module ipml_dpram_v1_5_histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 884)] Net gen_i_rbd in module ipml_dpram_v1_5_histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/rtl/ipml_dpram_v1_5_histogram_ram_h.v(line number: 884)] Net gen_j_rbd in module ipml_dpram_v1_5_histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/histogram_ram_h.v(line number: 123)] Net a_clk_en in module histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/histogram_ram_h.v(line number: 125)] Net a_wr_byte_en in module histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/histogram_ram_h.v(line number: 126)] Net a_rd_oce in module histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/histogram_ram_h.v(line number: 127)] Net a_addr_strobe in module histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/histogram_ram_h.v(line number: 134)] Net b_clk_en in module histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/histogram_ram_h.v(line number: 136)] Net b_wr_byte_en in module histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/histogram_ram_h.v(line number: 137)] Net b_rd_oce in module histogram_ram_h does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/histogram_ram_h/histogram_ram_h.v(line number: 138)] Net b_addr_strobe in module histogram_ram_h does not have a driver, tie it to 0
E: Verilog-4133: [F:/pds_project/ConvKing/source/Accelerator/KNN/histogram.v(line number: 180)] Connection histogram_data_h_reg for output of module instantiation is not wire
Program Error Out.
