06:56:58 INFO  : Launching XSCT server: xsct -n  -interactive /home/vitis/projects/tinyriscv_zynq/sdk/temp_xsdb_launch_script.tcl
06:56:59 INFO  : Registering command handlers for Vitis TCF services
06:57:01 INFO  : Platform repository initialization has completed.
06:57:01 INFO  : XSCT server has started successfully.
06:57:01 INFO  : plnx-install-location is set to ''
06:57:01 INFO  : Successfully done setting XSCT server connection channel  
06:57:01 INFO  : Successfully done query RDI_DATADIR 
06:57:01 INFO  : Successfully done setting workspace for the tool. 
06:57:52 INFO  : Result from executing command 'getProjects': tinyriscv_zynq
06:57:52 INFO  : Result from executing command 'getPlatforms': 
06:58:37 INFO  : Result from executing command 'getProjects': tinyriscv_zynq
06:58:37 INFO  : Result from executing command 'getPlatforms': tinyriscv_zynq|/home/vitis/projects/tinyriscv_zynq/sdk/tinyriscv_zynq/export/tinyriscv_zynq/tinyriscv_zynq.xpfm
06:59:46 INFO  : Checking for BSP changes to sync application flags for project 'helloworld'...
07:00:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:00:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

07:00:05 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
07:00:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:00:40 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
07:00:40 INFO  : 'jtag frequency' command is executed.
07:00:40 INFO  : Context for 'APU' is selected.
07:00:40 INFO  : System reset is completed.
07:00:43 INFO  : 'after 3000' command is executed.
07:00:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
07:00:48 INFO  : FPGA configured successfully with bitstream "/home/vitis/projects/tinyriscv_zynq/sdk/helloworld/_ide/bitstream/design_1_wrapper.bit"
07:00:48 INFO  : Context for 'APU' is selected.
07:00:48 INFO  : Hardware design and registers information is loaded from '/home/vitis/projects/tinyriscv_zynq/sdk/tinyriscv_zynq/export/tinyriscv_zynq/hw/design_1_wrapper.xsa'.
07:00:48 INFO  : 'configparams force-mem-access 1' command is executed.
07:00:48 INFO  : Context for 'APU' is selected.
07:00:48 INFO  : Sourcing of '/home/vitis/projects/tinyriscv_zynq/sdk/helloworld/_ide/psinit/ps7_init.tcl' is done.
07:00:49 INFO  : 'ps7_init' command is executed.
07:00:49 INFO  : 'ps7_post_config' command is executed.
07:00:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:00:50 INFO  : The application '/home/vitis/projects/tinyriscv_zynq/sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:00:50 INFO  : 'configparams force-mem-access 0' command is executed.
07:00:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file /home/vitis/projects/tinyriscv_zynq/sdk/helloworld/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/vitis/projects/tinyriscv_zynq/sdk/tinyriscv_zynq/export/tinyriscv_zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/vitis/projects/tinyriscv_zynq/sdk/helloworld/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/vitis/projects/tinyriscv_zynq/sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

07:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:00:50 INFO  : 'con' command is executed.
07:00:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:00:50 INFO  : Launch script is exported to file '/home/vitis/projects/tinyriscv_zynq/sdk/.sdk/launch_scripts/single_application_debug/debugger_helloworld-default.tcl'
07:01:01 INFO  : Disconnected from the channel tcfchan#3.
07:01:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:01:03 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
07:01:03 INFO  : 'jtag frequency' command is executed.
07:01:03 INFO  : Context for 'APU' is selected.
07:01:03 INFO  : System reset is completed.
07:01:06 INFO  : 'after 3000' command is executed.
07:01:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
07:01:10 INFO  : FPGA configured successfully with bitstream "/home/vitis/projects/tinyriscv_zynq/sdk/helloworld/_ide/bitstream/design_1_wrapper.bit"
07:01:10 INFO  : Context for 'APU' is selected.
07:01:10 INFO  : Hardware design and registers information is loaded from '/home/vitis/projects/tinyriscv_zynq/sdk/tinyriscv_zynq/export/tinyriscv_zynq/hw/design_1_wrapper.xsa'.
07:01:10 INFO  : 'configparams force-mem-access 1' command is executed.
07:01:10 INFO  : Context for 'APU' is selected.
07:01:10 INFO  : Sourcing of '/home/vitis/projects/tinyriscv_zynq/sdk/helloworld/_ide/psinit/ps7_init.tcl' is done.
07:01:11 INFO  : 'ps7_init' command is executed.
07:01:11 INFO  : 'ps7_post_config' command is executed.
07:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:01:12 INFO  : The application '/home/vitis/projects/tinyriscv_zynq/sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:01:12 INFO  : 'configparams force-mem-access 0' command is executed.
07:01:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file /home/vitis/projects/tinyriscv_zynq/sdk/helloworld/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/vitis/projects/tinyriscv_zynq/sdk/tinyriscv_zynq/export/tinyriscv_zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/vitis/projects/tinyriscv_zynq/sdk/helloworld/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/vitis/projects/tinyriscv_zynq/sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

07:01:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:01:12 INFO  : 'con' command is executed.
07:01:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:01:12 INFO  : Launch script is exported to file '/home/vitis/projects/tinyriscv_zynq/sdk/.sdk/launch_scripts/single_application_debug/systemdebugger_helloworld_system_standalone.tcl'
07:02:06 INFO  : Disconnected from the channel tcfchan#4.
07:02:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:02:06 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
07:02:06 INFO  : 'jtag frequency' command is executed.
07:02:06 INFO  : Context for 'APU' is selected.
07:02:06 INFO  : System reset is completed.
07:02:09 INFO  : 'after 3000' command is executed.
07:02:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
07:02:14 INFO  : FPGA configured successfully with bitstream "/home/vitis/projects/tinyriscv_zynq/sdk/helloworld/_ide/bitstream/design_1_wrapper.bit"
07:02:14 INFO  : Context for 'APU' is selected.
07:02:14 INFO  : Hardware design and registers information is loaded from '/home/vitis/projects/tinyriscv_zynq/sdk/tinyriscv_zynq/export/tinyriscv_zynq/hw/design_1_wrapper.xsa'.
07:02:14 INFO  : 'configparams force-mem-access 1' command is executed.
07:02:14 INFO  : Context for 'APU' is selected.
07:02:14 INFO  : Sourcing of '/home/vitis/projects/tinyriscv_zynq/sdk/helloworld/_ide/psinit/ps7_init.tcl' is done.
07:02:15 INFO  : 'ps7_init' command is executed.
07:02:15 INFO  : 'ps7_post_config' command is executed.
07:02:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:02:16 INFO  : The application '/home/vitis/projects/tinyriscv_zynq/sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:02:16 INFO  : 'configparams force-mem-access 0' command is executed.
07:02:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file /home/vitis/projects/tinyriscv_zynq/sdk/helloworld/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/vitis/projects/tinyriscv_zynq/sdk/tinyriscv_zynq/export/tinyriscv_zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/vitis/projects/tinyriscv_zynq/sdk/helloworld/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/vitis/projects/tinyriscv_zynq/sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

07:02:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:02:16 INFO  : 'con' command is executed.
07:02:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:02:16 INFO  : Launch script is exported to file '/home/vitis/projects/tinyriscv_zynq/sdk/.sdk/launch_scripts/single_application_debug/systemdebugger_helloworld_system_standalone.tcl'
07:04:16 INFO  : Checking for BSP changes to sync application flags for project 'memtest'...
07:04:31 INFO  : Disconnected from the channel tcfchan#5.
07:04:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:04:32 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
07:04:32 INFO  : 'jtag frequency' command is executed.
07:04:32 INFO  : Context for 'APU' is selected.
07:04:32 INFO  : System reset is completed.
07:04:35 INFO  : 'after 3000' command is executed.
07:04:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
07:04:40 INFO  : FPGA configured successfully with bitstream "/home/vitis/projects/tinyriscv_zynq/sdk/memtest/_ide/bitstream/design_1_wrapper.bit"
07:04:40 INFO  : Context for 'APU' is selected.
07:04:40 INFO  : Hardware design and registers information is loaded from '/home/vitis/projects/tinyriscv_zynq/sdk/tinyriscv_zynq/export/tinyriscv_zynq/hw/design_1_wrapper.xsa'.
07:04:40 INFO  : 'configparams force-mem-access 1' command is executed.
07:04:40 INFO  : Context for 'APU' is selected.
07:04:40 INFO  : Sourcing of '/home/vitis/projects/tinyriscv_zynq/sdk/memtest/_ide/psinit/ps7_init.tcl' is done.
07:04:41 INFO  : 'ps7_init' command is executed.
07:04:41 INFO  : 'ps7_post_config' command is executed.
07:04:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:04:41 INFO  : The application '/home/vitis/projects/tinyriscv_zynq/sdk/memtest/Debug/memtest.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:04:41 INFO  : 'configparams force-mem-access 0' command is executed.
07:04:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file /home/vitis/projects/tinyriscv_zynq/sdk/memtest/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/vitis/projects/tinyriscv_zynq/sdk/tinyriscv_zynq/export/tinyriscv_zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/vitis/projects/tinyriscv_zynq/sdk/memtest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/vitis/projects/tinyriscv_zynq/sdk/memtest/Debug/memtest.elf
configparams force-mem-access 0
----------------End of Script----------------

07:04:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:04:41 INFO  : 'con' command is executed.
07:04:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:04:41 INFO  : Launch script is exported to file '/home/vitis/projects/tinyriscv_zynq/sdk/.sdk/launch_scripts/single_application_debug/systemdebugger_memtest_system_standalone.tcl'
07:07:58 INFO  : Checking for BSP changes to sync application flags for project 'peripheral'...
07:08:11 INFO  : Disconnected from the channel tcfchan#7.
07:08:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:08:12 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
07:08:12 INFO  : 'jtag frequency' command is executed.
07:08:12 INFO  : Context for 'APU' is selected.
07:08:12 INFO  : System reset is completed.
07:08:15 INFO  : 'after 3000' command is executed.
07:08:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
07:08:20 INFO  : FPGA configured successfully with bitstream "/home/vitis/projects/tinyriscv_zynq/sdk/peripheral/_ide/bitstream/design_1_wrapper.bit"
07:08:20 INFO  : Context for 'APU' is selected.
07:08:20 INFO  : Hardware design and registers information is loaded from '/home/vitis/projects/tinyriscv_zynq/sdk/tinyriscv_zynq/export/tinyriscv_zynq/hw/design_1_wrapper.xsa'.
07:08:20 INFO  : 'configparams force-mem-access 1' command is executed.
07:08:20 INFO  : Context for 'APU' is selected.
07:08:20 INFO  : Sourcing of '/home/vitis/projects/tinyriscv_zynq/sdk/peripheral/_ide/psinit/ps7_init.tcl' is done.
07:08:20 INFO  : 'ps7_init' command is executed.
07:08:20 INFO  : 'ps7_post_config' command is executed.
07:08:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:08:21 INFO  : The application '/home/vitis/projects/tinyriscv_zynq/sdk/peripheral/Debug/peripheral.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:08:21 INFO  : 'configparams force-mem-access 0' command is executed.
07:08:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file /home/vitis/projects/tinyriscv_zynq/sdk/peripheral/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/vitis/projects/tinyriscv_zynq/sdk/tinyriscv_zynq/export/tinyriscv_zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/vitis/projects/tinyriscv_zynq/sdk/peripheral/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/vitis/projects/tinyriscv_zynq/sdk/peripheral/Debug/peripheral.elf
configparams force-mem-access 0
----------------End of Script----------------

07:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:08:22 INFO  : 'con' command is executed.
07:08:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:08:22 INFO  : Launch script is exported to file '/home/vitis/projects/tinyriscv_zynq/sdk/.sdk/launch_scripts/single_application_debug/systemdebugger_peripheral_system_standalone.tcl'
07:10:19 INFO  : Successfully done sdx_reload_mss "/home/vitis/projects/tinyriscv_zynq/sdk/tinyriscv_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss"
07:11:12 INFO  : (SwPlaform) Successfully done setParamInSpec 
07:12:01 INFO  : (SwPlaform) Successfully done setParamInSpec 
07:12:09 INFO  : Successfully done sdx_reload_mss "/home/vitis/projects/tinyriscv_zynq/sdk/tinyriscv_zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss"
07:12:09 INFO  : No changes in MSS file content so sources will not be generated.
07:12:12 INFO  : Successfully done sdx_reload_mss "/home/vitis/projects/tinyriscv_zynq/sdk/tinyriscv_zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
07:12:36 INFO  : Disconnected from the channel tcfchan#9.
