# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../PC_05_template/SOURCES/ce_gen.vhd" \
"../../../../stopwatch.srcs/sources_1/new/stopwatch.vhd" \
"../../../../../PC_05_template/SOURCES/SIM/stopwatch_tb.vhd" \

# Do not sort compile order
nosort
