Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
Delivered-To: lists+amd-gfx@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id KIWVHE8X5mnCrQEAu9opvQ
	(envelope-from <amd-gfx-bounces@lists.freedesktop.org>)
	for <lists+amd-gfx@lfdr.de>; Mon, 20 Apr 2026 14:08:47 +0200
X-Original-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 202A042A774
	for <lists+amd-gfx@lfdr.de>; Mon, 20 Apr 2026 14:08:47 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 7A34710E545;
	Mon, 20 Apr 2026 12:08:45 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (1024-bit key; unprotected) header.d=amd.com header.i=@amd.com header.b="yRGvoK/u";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from CH4PR04CU002.outbound.protection.outlook.com
 (mail-northcentralusazon11013009.outbound.protection.outlook.com
 [40.107.201.9])
 by gabe.freedesktop.org (Postfix) with ESMTPS id C103E10E545;
 Mon, 20 Apr 2026 12:08:44 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=Yl2ExMuEzDVOl10vbiTlz8sa++xwmARn3TuCEAcytAFbB4kX6jVDsgCX5VbNZ5PWoC4d3J/9h95DvQPD5N2LUcWxYBjTOxHtSCuEW7RLd0dtSI5HoBlgn+yE2Qrm3xbNX6IpAS3wlMc7U4F0XTukuQc6G8AIs+MffBKgx32pXZCyk2FQQcgVVO2XN/YqdF5O/R1oJJ4hOwDnI/Qd5qf88VGhT/pf23qWh7E5j/a1E0WNm7XxwzV3kqC58/r4Wy9FtJJuk471fgV+Q7gdpROt/OXJC0QiCqYnwzWxpFnUYF3okcVFbxl/zajpDDmv2JUoofJ4BYVixkSh0J1zXpA4KA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=OUEHYVvBXPXogwdd1Ye5j7CUhGFwxfxM2hF1f8uanic=;
 b=qrZRNB3nbg+tCkBWX3siZDfG3FHVQdrLYUVI5bmgmb9zg88KzRsyngNeZNJ8qeg83YgdAj+ZSNKtD8PEq8KtrKjRzFXALnh5o9PU/T6EgZUk0VXq0IbA4SkJgCmlLm7i0csQD2bNFUkA1I6Oyw1C3o3idWqbPws4dAVEaP2bFuEvSnTKJSC14TOPcDH79VEW4hxkqSg3C5dJ8RicfwP9XtR/89rGZhZdl5xGTrjHjTPFDntSX5xp2RUgoIDjMQvJQl3QWpxREA5mZtR3TYjKeZaISDD2QSiyCqjSPetWub4vD/BRkJxxz9qI1yI4X9vEFCheXPmkIOWd/It5VRoHzA==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is
 165.204.84.17) smtp.rcpttodomain=intel.com smtp.mailfrom=amd.com; dmarc=pass
 (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com;
 dkim=none (message not signed); arc=none (0)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; 
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=OUEHYVvBXPXogwdd1Ye5j7CUhGFwxfxM2hF1f8uanic=;
 b=yRGvoK/uwwQUv5Qk5cdB8wDx7XRtNNqrqGfIkrHI/mqP6IMX+RX3H2G6atxpQy4QXkoad1DHSdtXeDUV2RpPhn7TfCKvWoBDp2O9UA6b2KGfu0x/JBP61OqoQ2B3Xq0OWlystRWscOFzADVUHVmVXEAqWH7pB834zzsSBwvEZCY=
Received: from SJ0PR05CA0085.namprd05.prod.outlook.com (2603:10b6:a03:332::30)
 by IA0PR12MB8716.namprd12.prod.outlook.com (2603:10b6:208:485::18)
 with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9846.15; Mon, 20 Apr
 2026 12:08:40 +0000
Received: from CO1PEPF000066E7.namprd05.prod.outlook.com
 (2603:10b6:a03:332:cafe::c4) by SJ0PR05CA0085.outlook.office365.com
 (2603:10b6:a03:332::30) with Microsoft SMTP Server (version=TLS1_3,
 cipher=TLS_AES_256_GCM_SHA384) id 15.20.9791.48 via Frontend Transport; Mon,
 20 Apr 2026 12:08:39 +0000
X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17)
 smtp.mailfrom=amd.com; dkim=none (message not signed)
 header.d=none;dmarc=pass action=none header.from=amd.com;
Received-SPF: Pass (protection.outlook.com: domain of amd.com designates
 165.204.84.17 as permitted sender) receiver=protection.outlook.com;
 client-ip=165.204.84.17; helo=satlexmb08.amd.com; pr=C
Received: from satlexmb08.amd.com (165.204.84.17) by
 CO1PEPF000066E7.mail.protection.outlook.com (10.167.249.9) with Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.9791.48 via Frontend Transport; Mon, 20 Apr 2026 12:08:38 +0000
Received: from honglei-remote.amd.com (10.180.168.240) by satlexmb08.amd.com
 (10.181.42.217) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Mon, 20 Apr
 2026 07:08:34 -0500
From: Honglei Huang <honglei1.huang@amd.com>
To: <Alexander.Deucher@amd.com>, <Felix.Kuehling@amd.com>,
 <Christian.Koenig@amd.com>, <Oak.Zeng@amd.com>, <Jenny-Jing.Liu@amd.com>,
 <Philip.Yang@amd.com>, <Xiaogang.Chen@amd.com>, <Ray.Huang@amd.com>,
 <Lingshan.Zhu@amd.com>, <Junhua.Shen@amd.com>, <matthew.brost@intel.com>,
 <rodrigo.vivi@intel.com>, <thomas.hellstrom@linux.intel.com>,
 <dakr@kernel.org>, <aliceryhl@google.com>
CC: <amd-gfx@lists.freedesktop.org>, <dri-devel@lists.freedesktop.org>,
 <honghuan@amd.com>
Subject: [RFC/POC PATCH 09/12] drm/amdgpu: implement SVM range workers
Date: Mon, 20 Apr 2026 20:07:36 +0800
Message-ID: <20260420120739.1811731-10-honglei1.huang@amd.com>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20260420120739.1811731-1-honglei1.huang@amd.com>
References: <20260420120739.1811731-1-honglei1.huang@amd.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-Originating-IP: [10.180.168.240]
X-ClientProxiedBy: satlexmb07.amd.com (10.181.42.216) To satlexmb08.amd.com
 (10.181.42.217)
X-EOPAttributedMessage: 0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: CO1PEPF000066E7:EE_|IA0PR12MB8716:EE_
X-MS-Office365-Filtering-Correlation-Id: b959e8a0-e551-4b0d-9352-08de9ed58e97
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam: BCL:0;
 ARA:13230040|36860700016|376014|82310400026|1800799024|921020|22082099003|18002099003|56012099003;
X-Microsoft-Antispam-Message-Info: XWW60S5kkTTyFw3BD6xtRGBOqIFeQyfCf8Ci2frkdH7CCG9FfzjYzpKQal90rNzbOxF/ZP/Iex3lb/LraRkslle6nwToP3pu+jS9z7NOp3t1ZndgZ0aeiCyYmf5BfSmwwjs3sgP9RWZvQf/EK2aMTJ5gshj3UkCggZRhKpANBwTWCSLZs4FTZCC71zdXnM08CxTLBkaMaCe7F+HTRtRcoEZHYVzWhu093gNzmKAmOHtlgfdqGHCR+ROsyACl6+4cdvgt5sQYX1xbHqSg4Kh3/1BTdIfvTNZzgnNRmY/p/Qte7uFexac/sTGFo+t9UR+NacV2WGeQcSZ3DiinZ+6M2DihBasJCOoujjF2QhKJyaOD33NKoeHaXYeQSsHnws2XT1sHPf0xr7zwhvPRYb5HAhGknyGln1lckgeW4kH5d1NecLhENnfzngqBSFIk9maat9xboat9HH3syc8J4Bwd/kHbU9su2j+W/7I3gDKebc/Q46NkiTj2y9beE0zeMWro9yhNbCjPxvcdMGk7FmSGaTN69qQvV8AdArprO+br1S9QRj+9hQ2fi640ldiWW2Cowo9gxW0NIgTvIuKfhtXd59iZj+TFdhfIWQNMDQY4fT3G5vKXTF6x1ZiKWajrjTnOdJQxnQ7ooFlcvv3AnGy30mzbV5hmnWWLDOobDTH5u+8hwGDU7u9EQ0c2Ak8HIQpEyu1hiNz2c7Q3u+upiImDVKCsXZDTZqkIfdvbOsayBsKw/dfSBQst289CBAwy3ZQHAxauLPxOk1DPMPWNEunZeGBWrNbMlffY1OGVWuLzAE3hOPbagmQaAA2kCX4dwsUV
X-Forefront-Antispam-Report: CIP:165.204.84.17; CTRY:US; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:satlexmb08.amd.com; PTR:InfoDomainNonexistent; CAT:NONE;
 SFS:(13230040)(36860700016)(376014)(82310400026)(1800799024)(921020)(22082099003)(18002099003)(56012099003);
 DIR:OUT; SFP:1101; 
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: 1SqtbXAccmdWjcBGB2mIw3MBzsA+G9o0F2hxOniHnmte3Sbt9FDIuBC/CWC4JM/BJYN07Dqsy0HeC46frCxkj9t2vK+i/CkEbwHU+uK2sTIzaqmpzKa3tRI8AlCoYW+dH5ZyoFwy1mE0dyW7VVTqYDVucBEwbyFii6IMiwIr/ZGQ22a4TCnKS5aEiOmnUb1XtJ8lwpERbZ3QeHNXJq6/VrB3GveOEW8Vdru3XvQ2UOTAi72JpRzZnN2TDujeEfUUxBCD6JSqv+lXdyhe2w6a62hrEVfbRDzMTP0KnvuuiBJhoVMlelp1AFHEMe5hHRhhn+jd4K3XjN8Yd3F3XlP5LxGwUSaybtqJQZQ2L/cEibbjSEXrfNLuWjzTvKLj8VWwe+18117q3NS2dag4vQrX3mqKMX9fbeL76xtUcdXWTkgQEydV7Oq9ZSXmpq17sss4
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 20 Apr 2026 12:08:38.9901 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: b959e8a0-e551-4b0d-9352-08de9ed58e97
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d; Ip=[165.204.84.17];
 Helo=[satlexmb08.amd.com]
X-MS-Exchange-CrossTenant-AuthSource: CO1PEPF000066E7.namprd05.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: IA0PR12MB8716
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>
X-Spamd-Result: default: False [-0.81 / 15.00];
	ARC_ALLOW(-1.00)[microsoft.com:s=arcselector10001:i=1];
	MID_CONTAINS_FROM(1.00)[];
	DMARC_POLICY_ALLOW(-0.50)[amd.com,quarantine];
	R_MISSING_CHARSET(0.50)[];
	R_SPF_ALLOW(-0.20)[+ip4:131.252.210.177:c];
	MAILLIST(-0.20)[mailman];
	R_DKIM_ALLOW(-0.20)[amd.com:s=selector1];
	RWL_MAILSPIKE_GOOD(-0.10)[131.252.210.177:from];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_TLS_LAST(0.00)[];
	TO_DN_NONE(0.00)[];
	SUSPICIOUS_AUTH_ORIGIN(0.00)[];
	FORGED_SENDER_MAILLIST(0.00)[];
	FROM_HAS_DN(0.00)[];
	MIME_TRACE(0.00)[0:+];
	FROM_NEQ_ENVFROM(0.00)[honglei1.huang@amd.com,amd-gfx-bounces@lists.freedesktop.org];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	RCVD_COUNT_FIVE(0.00)[6];
	NEURAL_HAM(-0.00)[-1.000];
	HAS_XOIP(0.00)[];
	DKIM_TRACE(0.00)[amd.com:+];
	TAGGED_RCPT(0.00)[amd-gfx];
	ASN(0.00)[asn:6366, ipnet:131.252.0.0/16, country:US];
	RCPT_COUNT_TWELVE(0.00)[18];
	DBL_BLOCKED_OPENRESOLVER(0.00)[gabe.freedesktop.org:helo,gabe.freedesktop.org:rdns,amd.com:email,amd.com:dkim,amd.com:mid]
X-Rspamd-Queue-Id: 202A042A774
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

From: Honglei Huang <honghuan@amd.com>

- KFD queue quiesce/resume: reuse kfd api
- GC worker: processes unmap events by clearing attributes and
  rebuilding GPU mappings, queue into restore queue if rebuild failed.
- Restore worker: restore evicted ranges via attr tree lookup
- Flush/sync helpers for orderly shutdown

Signed-off-by: Honglei Huang <honghuan@amd.com>
---
 drivers/gpu/drm/amd/amdgpu/amdgpu_svm_range.c | 404 ++++++++++++++++++
 1 file changed, 404 insertions(+)

diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_svm_range.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_svm_range.c
index eba0a52be..472a641fb 100644
--- a/drivers/gpu/drm/amd/amdgpu/amdgpu_svm_range.c
+++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_svm_range.c
@@ -114,6 +114,7 @@ range_pages_valid(struct amdgpu_svm *svm,
 	return drm_gpusvm_range_pages_valid(&svm->gpusvm, range);
 }
 
+
 static int
 amdgpu_svm_range_gpu_unmap_in_notifier(struct amdgpu_svm *svm,
 				      struct drm_gpusvm_range *range,
@@ -246,6 +247,59 @@ amdgpu_svm_range_attr_pte_flags(struct amdgpu_svm *svm,
 	return pte_flags;
 }
 
+	/*
+	* POC/WA: reuse kfd apis for queue quiesce/resume
+	* But kfd apis are for process level, not for GPU VM level
+	* need consider potential issues
+	*/
+void amdgpu_svm_range_restore_begin_compute(struct amdgpu_svm *svm)
+{
+	int ret;
+
+	if (!svm->gpusvm.mm)
+		return;
+
+	if (atomic_cmpxchg(&svm->kfd_queues_quiesced, 0, 1) != 0)
+		return;
+
+	ret = kgd2kfd_quiesce_mm(svm->gpusvm.mm, KFD_QUEUE_EVICTION_TRIGGER_SVM);
+	if (ret == -ESRCH) {
+		AMDGPU_SVM_TRACE("kfd quiesce skipped no KFD process\n");
+		atomic_set(&svm->kfd_queues_quiesced, 0);
+		return;
+	}
+
+	if (ret) {
+		AMDGPU_SVM_TRACE("kfd quiesce failed ret=%d\n", ret);
+		atomic_set(&svm->kfd_queues_quiesced, 0);
+		return;
+	}
+
+	AMDGPU_SVM_TRACE("kfd quiesce ret=%d\n", ret);
+}
+
+void amdgpu_svm_range_restore_end_compute(struct amdgpu_svm *svm)
+{
+	int ret;
+
+	if (atomic_cmpxchg(&svm->kfd_queues_quiesced, 1, 0) != 1)
+		return;
+
+	if (!svm->gpusvm.mm)
+		return;
+
+	ret = kgd2kfd_resume_mm(svm->gpusvm.mm);
+	if (ret == -ESRCH) {
+		AMDGPU_SVM_TRACE("kfd resume skipped no KFD process\n");
+		return;
+	}
+
+	if (ret)
+		AMDGPU_SVM_TRACE("kfd resume failed ret=%d\n", ret);
+	else
+		AMDGPU_SVM_TRACE("kfd resume ret=%d\n", ret);
+}
+
 static int amdgpu_svm_range_lock_vm_pd(struct amdgpu_svm *svm, struct drm_exec *exec)
 {
 	int ret;
@@ -746,6 +800,169 @@ int amdgpu_svm_range_apply_attr_change(struct amdgpu_svm *svm,
 	return amdgpu_svm_range_map_interval(svm, start, last, new_attrs);
 }
 
+static bool
+range_dequeue_locked(struct amdgpu_svm *svm,
+					struct list_head *work_list,
+					bool restore_queue,
+					struct range_pending_op_ctx *op_ctx)
+{
+	struct amdgpu_svm_range *range;
+
+	lockdep_assert_held(&svm->gc_lock);
+
+	range = list_first_entry_or_null(work_list, struct amdgpu_svm_range,
+					 gc_node);
+	if (!range)
+		return false;
+
+	list_del_init(&range->gc_node);
+	if (restore_queue)
+		range->restore_queued = false;
+	else
+		range->gc_queued = false;
+
+	op_ctx->range = range;
+	op_ctx->start = range->pending_start;
+	op_ctx->last = range->pending_last;
+	op_ctx->pending_ops = range->pending_ops;
+
+	range->pending_start = ULONG_MAX;
+	range->pending_last = 0;
+	range->pending_ops = AMDGPU_SVM_RANGE_PENDING_OP_NONE;
+
+	return true;
+}
+
+static void
+range_requeue_restore_locked(struct amdgpu_svm *svm,
+					struct amdgpu_svm_range *range,
+					unsigned long start,
+					unsigned long last)
+{
+	lockdep_assert_held(&svm->gc_lock);
+
+	range->pending_start = min(range->pending_start, start);
+	range->pending_last = max(range->pending_last, last);
+	range->pending_ops |= AMDGPU_SVM_RANGE_PENDING_OP_RESTORE;
+
+	if (!range->gc_queued && !range->restore_queued) {
+		list_add_tail(&range->gc_node, &svm->restore_work_list);
+		range->restore_queued = true;
+	}
+}
+
+static bool
+range_try_dequeue(struct amdgpu_svm_range *range)
+{
+	if (!range->in_queue)
+		return false;
+
+	if (range->gc_queued || range->restore_queued ||
+	    range->pending_start <= range->pending_last ||
+	    range->pending_ops != AMDGPU_SVM_RANGE_PENDING_OP_NONE)
+		return false;
+
+	range->in_queue = false;
+	return true;
+}
+
+static void
+range_put_if_dequeued(struct amdgpu_svm *svm,
+				     struct amdgpu_svm_range *range)
+{
+	bool dequeue;
+
+	spin_lock(&svm->gc_lock);
+	dequeue = range_try_dequeue(range);
+	spin_unlock(&svm->gc_lock);
+
+	if (dequeue)
+		drm_gpusvm_range_put(&range->base);
+}
+
+static void
+amdgpu_svm_range_enqueue(struct amdgpu_svm *svm,
+			 struct amdgpu_svm_range *range,
+			 unsigned long start,
+			 unsigned long last,
+			 enum amdgpu_svm_range_queue_op op)
+{
+	bool queue_gc_work = false;
+	bool queue_restore_work = false;
+
+	if (atomic_read(&svm->exiting))
+		return;
+
+	spin_lock(&svm->gc_lock);
+	if (!range->in_queue) {
+		drm_gpusvm_range_get(&range->base);
+		range->in_queue = true;
+	}
+
+	range->pending_start = min(range->pending_start, start);
+	range->pending_last = max(range->pending_last, last);
+
+	switch (op) {
+	case AMDGPU_SVM_RANGE_OP_UNMAP:
+		range->pending_ops |= AMDGPU_SVM_RANGE_PENDING_OP_UNMAP;
+		if (NEED_REBUILD(svm))
+			range->pending_ops |= AMDGPU_SVM_RANGE_PENDING_OP_RESTORE;
+		break;
+	case AMDGPU_SVM_RANGE_OP_RESTORE:
+		range->pending_ops |= AMDGPU_SVM_RANGE_PENDING_OP_RESTORE;
+		break;
+	}
+
+	if (UNMAP_WORK(range->pending_ops)) {
+		if (range->restore_queued) {
+			list_move_tail(&range->gc_node, &svm->gc_list);
+			range->restore_queued = false;
+			range->gc_queued = true;
+		} else if (!range->gc_queued) {
+			list_add_tail(&range->gc_node, &svm->gc_list);
+			range->gc_queued = true;
+		}
+		queue_gc_work = true;
+	} else if (RESTORE_WORK(range->pending_ops)) {
+		if (!range->gc_queued && !range->restore_queued) {
+			list_add_tail(&range->gc_node, &svm->restore_work_list);
+			range->restore_queued = true;
+		}
+		queue_restore_work = true;
+	}
+
+	spin_unlock(&svm->gc_lock);
+
+	if (queue_gc_work)
+		queue_work(svm->gc_wq, &svm->gc_work);
+	if (queue_restore_work)
+		queue_delayed_work(svm->restore_wq, &svm->restore_work,
+				   msecs_to_jiffies(AMDGPU_SVM_RANGE_RESTORE_DELAY_MS));
+}
+
+static int
+amdgpu_svm_range_process_unmap_interval(struct amdgpu_svm *svm,
+					  unsigned long start, unsigned long last,
+					  bool rebuild)
+{
+	int ret = 0;
+
+	down_write(&svm->svm_lock);
+	/* clean attrs */
+	amdgpu_svm_attr_clear_pages(svm->attr_tree, start, last);
+
+	/* rebuild if needed */
+	if (amdgpu_svm_range_interval_has_range(svm, start, last))
+		ret = amdgpu_svm_range_rebuild_locked(svm, start, last, rebuild);
+
+	up_write(&svm->svm_lock);
+
+	AMDGPU_SVM_TRACE("work=UNMAP ret=%d start=0x%lx last=0x%lx rebuild=%d\n",
+		ret, start, last, rebuild ? 1 : 0);
+
+	return ret;
+}
+
 static void amdgpu_svm_range_begin_restore(struct amdgpu_svm *svm)
 {
 	if (atomic_inc_return(&svm->evicted_ranges) != 1)
@@ -754,6 +971,121 @@ static void amdgpu_svm_range_begin_restore(struct amdgpu_svm *svm)
 	svm->begin_restore(svm);
 }
 
+static void amdgpu_svm_range_restore_worker(struct work_struct *w)
+{
+	struct delayed_work *dwork = to_delayed_work(w);
+	struct amdgpu_svm *svm = container_of(dwork, struct amdgpu_svm, restore_work);
+	unsigned long resched_delay =
+		max_t(unsigned long, 1,
+		      msecs_to_jiffies(AMDGPU_SVM_RANGE_RESTORE_DELAY_MS));
+	struct range_pending_op_ctx op_ctx;
+	int evicted_record;
+	bool need_resched = false;
+	bool has_pending;
+	int ret;
+
+	if (atomic_read(&svm->exiting))
+		return;
+
+	evicted_record = atomic_read(&svm->evicted_ranges);
+	if (!evicted_record)
+		return;
+
+	if (!svm->gpusvm.mm) {
+		atomic_set(&svm->evicted_ranges, 0);
+		svm->end_restore(svm);
+		return;
+	}
+
+	spin_lock(&svm->gc_lock);
+	while (range_dequeue_locked(svm, &svm->restore_work_list,
+				    true, &op_ctx)) {
+		spin_unlock(&svm->gc_lock);
+
+		down_write(&svm->svm_lock);
+		ret = amdgpu_svm_range_map_attr_ranges(svm, op_ctx.start,
+						       op_ctx.last);
+		up_write(&svm->svm_lock);
+
+		if (ret) {
+			AMDGPU_SVM_TRACE("restore work retry ret=%d start=0x%lx last=0x%lx ret=%d\n",
+					 ret, op_ctx.start, op_ctx.last, ret);
+			spin_lock(&svm->gc_lock);
+			range_requeue_restore_locked(svm, op_ctx.range,
+								op_ctx.start, op_ctx.last);
+			spin_unlock(&svm->gc_lock);
+			need_resched = true;
+		}
+
+		range_put_if_dequeued(svm, op_ctx.range);
+		spin_lock(&svm->gc_lock);
+	}
+	spin_unlock(&svm->gc_lock);
+
+	spin_lock(&svm->gc_lock);
+	has_pending = !list_empty(&svm->restore_work_list) ||
+		      !list_empty(&svm->gc_list);
+	spin_unlock(&svm->gc_lock);
+
+	if (!need_resched && !has_pending) {
+
+		drm_gpusvm_notifier_lock(&svm->gpusvm);
+		spin_lock(&svm->gc_lock);
+
+		has_pending = !list_empty(&svm->restore_work_list) || !list_empty(&svm->gc_list);
+
+		spin_unlock(&svm->gc_lock);
+
+		if (!has_pending &&
+			atomic_cmpxchg(&svm->evicted_ranges, evicted_record, 0) == evicted_record) {
+
+			drm_gpusvm_notifier_unlock(&svm->gpusvm);
+			svm->end_restore(svm);
+			return;
+	
+		}
+		drm_gpusvm_notifier_unlock(&svm->gpusvm);
+	}
+
+	queue_delayed_work(svm->restore_wq, &svm->restore_work, resched_delay);
+}
+
+static void amdgpu_svm_range_gc_worker(struct work_struct *w)
+{
+	struct amdgpu_svm *svm = container_of(w, struct amdgpu_svm, gc_work);
+	struct range_pending_op_ctx op_ctx;
+
+	spin_lock(&svm->gc_lock);
+	while (range_dequeue_locked(svm, &svm->gc_list,
+				    false, &op_ctx)) {
+		int ret = 0;
+
+		spin_unlock(&svm->gc_lock);
+
+		if (UNMAP_WORK(op_ctx.pending_ops))
+			ret = amdgpu_svm_range_process_unmap_interval(svm,
+					op_ctx.start, op_ctx.last,
+					NEED_REBUILD(svm));
+
+		if (RESTORE_WORK(op_ctx.pending_ops)) {
+			/* queue into restore wq, if rebuild failed */
+			if (NEED_REBUILD(svm) && !ret)
+				queue_delayed_work(svm->restore_wq,
+					&svm->restore_work,
+					msecs_to_jiffies(AMDGPU_SVM_RANGE_RESTORE_DELAY_MS));
+			else
+				amdgpu_svm_range_enqueue(svm, op_ctx.range,
+							 op_ctx.start,
+							 op_ctx.last,
+							 AMDGPU_SVM_RANGE_OP_RESTORE);
+		}
+
+		range_put_if_dequeued(svm, op_ctx.range);
+		spin_lock(&svm->gc_lock);
+	}
+	spin_unlock(&svm->gc_lock);
+}
+
 void amdgpu_svm_range_invalidate(struct amdgpu_svm *svm,
 				 struct drm_gpusvm_notifier *notifier,
 				 const struct mmu_notifier_range *mmu_range)
@@ -790,3 +1122,75 @@ void amdgpu_svm_range_invalidate(struct amdgpu_svm *svm,
 	amdgpu_svm_range_process_notifier_ranges(svm, notifier, mmu_range,
 						 op, queue_op);
 }
+
+int amdgpu_svm_range_work_init(struct amdgpu_svm *svm)
+{
+	svm->gc_wq = alloc_workqueue(AMDGPU_SVM_RANGE_WQ_NAME,
+					WQ_UNBOUND | WQ_HIGHPRI | WQ_MEM_RECLAIM, 0);
+	if (!svm->gc_wq)
+		return -ENOMEM;
+
+	svm->restore_wq = alloc_ordered_workqueue(AMDGPU_SVM_RESTORE_WQ_NAME,
+						  WQ_HIGHPRI | WQ_MEM_RECLAIM);
+	if (!svm->restore_wq) {
+		destroy_workqueue(svm->gc_wq);
+		svm->gc_wq = NULL;
+		return -ENOMEM;
+	}
+
+	init_rwsem(&svm->svm_lock);
+	spin_lock_init(&svm->gc_lock);
+	INIT_LIST_HEAD(&svm->gc_list);
+	INIT_LIST_HEAD(&svm->restore_work_list);
+	INIT_WORK(&svm->gc_work, amdgpu_svm_range_gc_worker);
+	INIT_DELAYED_WORK(&svm->restore_work, amdgpu_svm_range_restore_worker);
+
+	return 0;
+}
+
+void amdgpu_svm_range_flush(struct amdgpu_svm *svm)
+{
+	flush_work(&svm->gc_work);
+	flush_delayed_work(&svm->restore_work);
+	flush_work(&svm->gc_work);
+}
+
+void amdgpu_svm_range_sync_work(struct amdgpu_svm *svm)
+{
+	amdgpu_svm_range_flush(svm);
+	flush_workqueue(svm->gc_wq);
+	flush_workqueue(svm->restore_wq);
+}
+
+static void
+amdgpu_svm_range_clean_queue(struct amdgpu_svm *svm,
+			     struct list_head *work_list,
+			     bool restore_queue)
+{
+	struct range_pending_op_ctx op_ctx;
+
+	spin_lock(&svm->gc_lock);
+	while (range_dequeue_locked(svm, work_list,
+				    restore_queue, &op_ctx)) {
+		spin_unlock(&svm->gc_lock);
+		range_put_if_dequeued(svm, op_ctx.range);
+		spin_lock(&svm->gc_lock);
+	}
+	spin_unlock(&svm->gc_lock);
+}
+
+void amdgpu_svm_range_work_fini(struct amdgpu_svm *svm)
+{
+	cancel_delayed_work_sync(&svm->restore_work);
+	flush_work(&svm->gc_work);
+	amdgpu_svm_range_clean_queue(svm, &svm->gc_list, false);
+	amdgpu_svm_range_clean_queue(svm, &svm->restore_work_list, true);
+	atomic_set(&svm->evicted_ranges, 0);
+	if (atomic_read(&svm->kfd_queues_quiesced))
+		svm->end_restore(svm);
+
+	destroy_workqueue(svm->restore_wq);
+	svm->restore_wq = NULL;
+	destroy_workqueue(svm->gc_wq);
+	svm->gc_wq = NULL;
+}
-- 
2.34.1

