title:Low overhead Soft Error Mitigation techniques for high-performance
and aggressive systems
author:Naga Durga Prasad Avirneni and
Viswanathan Subramanian and
Arun K. Somani
978-1-4244-4421-2/09/$25.00 c(cid:13)2009 IEEE
185
Authorized licensed use limited to: Tsinghua University. Downloaded on March 20,2021 at 05:38:03 UTC from IEEE Xplore.  Restrictions apply. 
LowOverheadSoftErrorMitigationTechniquesforHigh-PerformanceandAggressiveSystems∗NagaDurgaPrasadAvirneni,ViswanathanSubramanian,andArunK.SomaniDependableComputingandNetworkingLaboratoryIowaStateUniversity,Ames,IA,USA{avirneni,visu,arun}@iastate.eduAbstractThethreatofsofterrorinducedsystemfailureinhighperformancecomputingsystemshasbecomemorepromi-nent,asweadoptultra-deepsubmicronprocesstechnolo-gies.Inthispaper,weproposetwotechniques,namelySoftErrorMitigation(SEM)andSoftandTimingErrorMiti-gation(STEM),forprotectingcombinationallogicblocksfromsofterrors.Ourﬁrsttechnique(SEM),basedondis-tributedandtemporalvotingofthreeregisters,unloadsthesofterrordetectionoverheadfromthecriticalpathofthesystems.Oursecondtechnique(STEM)addstiminger-rordetectioncapabilitytoguaranteereliableexecutioninaggressivelyclockeddesignsthatenhancesystemperfor-mancebyoperatingbeyondworst-caseclockfrequency.Wealsopresentaspecializedlowoverheadclockgenerationschemethatablysupportsourproposedtechniques.Tim-ingannotatedgatelevelsimulations,using45nmlibraries,ofapipelinedadder-multiplierandDLXprocessorshowthatbothourtechniquesachievenear100%faultcover-age.ForDLXprocessor,evenunderseverefaultinjec-tioncampaigns,SEMachievesanaverageperformanceim-provementof26.58%overaconventionaltriplemodularredundancyvoterbasedsofterrormitigationscheme,whileSTEMoutperformsSEMby27.42%.Keywords:ParameterVariations,SoftError,Depend-ableandAdaptiveSystems,Overclocking1.IntroductionNano-sizedtransistors,coupledwithdeploymentinhaz-ardousenvironments,havemagniﬁedthereliabilitycon-cernsplaguingmoderncomputingsystems.Rapidenhance-mentsinVLSItechnologyhavefueledtheincreasingappre-hensionofsystemhardwarebeingsusceptibletomyriadoffaults.Manyfaulttolerancetechniquesareproposedatdif-ferentlevelsofdesignhierarchy,startingfromthedesignof∗TheresearchreportedinthispaperispartiallysupportedbyNSFgrantnumber0311061,InformationInfrastructureInstitute(iCUBE)andtheJerryR.JunkinsEndowmentatIowaStateUniversity.hardenedlatchestosystem-levelfaulttolerantarchitectures[1,2,8,11].Allthesetechniquesstrivetoprovidehighde-greesoffaultcoveragebyprovidingredundancyineitherinformation,spatialortemporaldomains.Inthepast,singleeventupsets(SEUs)wereamajorcon-cernonlyinspaceapplications,creatinghardthreatslikelossofcontrol,andresultingincatastrophicfailures.AnSEUisinducedwhenahighenergyparticle,eitherfromcosmicradiationsordecayingradioactivematerials,strikesthesiliconsubstrate.Ifenoughchargeisdepositedbythestrike,itcausesabitﬂipinthememorycell,oratransientpulseinthecombinationallogic.ThelatterisreferredtoasaSingleEventTransient(SET).RadiationinducedSETshavewidthsintherangeof500psto900psinthe90nmprocess,ascomparedto400psto700psinthe130nmpro-cess[13].Asaresult,terrestrialapplicationsalsorequirefaulttolerancetechniquestoensuretheirdependability.Incurrentandfuturetechnologies,theproblemofsofterrorsincombinationalcircuitsisbecomingcomparabletothatofunprotectedmemoryelements[14].Providingfaulttolerancecapabilitiesforrandomandcomplexlogicisex-pensive,bothintermsofareaandpower.Techniquessuchas,duplicationandcomparison,andtemporaltriplemodu-larredundancy(TMR)andmajorityvotinghavebeenpro-posedtomitigatesofterrorrate(SER)inlogiccircuits[10].Theseapproachesincurperformanceoverhead,evendur-ingerror-freeoperation.Alsoatthisjuncture,whenstaticpoweriscomparabletodynamicpower,logicreplicationisnotaviablealternative.Increasingsystemwideintegrationforcedesignerstoadoptworst-casedesignmethodologies,whichrequiresafetymarginstobeaddedtoindividualsystemcomponentstoaddressparametervariationsthatincludeintra-dieandinter-dieprocessvariations,andenvironmentalvariations,whichincludetemperatureandvoltagevariations[4,5].Theseadditionalguardbandsarebecomingnon-negligibleinnanometertechnologies.Designersconservativelyaddthesesafetymarginstosalvagechipsfromtimingfailuresandshortenedlifetime.Mostsystemsarecharacterizedtooperatesafelywithinvendorspeciﬁedoperatingfrequency.Whentheyareoperatedbeyondthisratedfrequency,timingerrorsthatleadtosystemfailuremayhappen.978-1-4244-4421-2/09/$25.00 c(cid:13)2009 IEEE