INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emorh/OneDrive/Desktop/102_reopen/102_reopen_git/102_reopen/102_reopen_vhdl/102_reopen_vhdl.srcs/sources_1/new/PROGRAM_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PROGRAM_ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emorh/OneDrive/Desktop/102_reopen/102_reopen_git/102_reopen/102_reopen_vhdl/102_reopen_vhdl.srcs/sources_1/new/R_EDGE_DETECTOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'R_EDGE_DETECTOR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emorh/OneDrive/Desktop/102_reopen/102_reopen_git/102_reopen/102_reopen_vhdl/102_reopen_vhdl.srcs/sources_1/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emorh/OneDrive/Desktop/102_reopen/102_reopen_git/102_reopen/102_reopen_vhdl/102_reopen_vhdl.srcs/sources_1/new/UART.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emorh/OneDrive/Desktop/102_reopen/102_reopen_git/102_reopen/102_reopen_vhdl/102_reopen_vhdl.srcs/sources_1/new/UART_CONTROLLER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_CONTROLLER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emorh/OneDrive/Desktop/102_reopen/102_reopen_git/102_reopen/102_reopen_vhdl/102_reopen_vhdl.srcs/sources_1/new/UART_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emorh/OneDrive/Desktop/102_reopen/102_reopen_git/102_reopen/102_reopen_vhdl/102_reopen_vhdl.srcs/sources_1/new/UART_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emorh/OneDrive/Desktop/102_reopen/102_reopen_git/102_reopen/102_reopen_vhdl/102_reopen_vhdl.srcs/sim_1/new/TOP_MODULE_SIM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_MODULE_SIM'
