Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr  8 12:39:05 2020
| Host         : Anastacio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx -warn_on_violation
| Design       : fir8_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.158        0.000                      0                  422        0.178        0.000                      0                  422        4.500        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk            {0.000 5.000}      10.000          100.000         
virtual_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.158        0.000                      0                  221        0.178        0.000                      0                  221        4.500        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk                  7.521        0.000                      0                    1        0.349        0.000                      0                    1  
clk            virtual_clock        0.162        0.000                      0                   30        2.919        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      1.493        0.000                      0                  170        0.879        0.000                      0                  170  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.806ns  (logic 5.720ns (58.331%)  route 4.086ns (41.669%))
  Logic Levels:           16  (CARRY4=11 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=70, routed)          1.232     6.328    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X11Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.452 r  fir_filter_i4/i___17_i_3__0/O
                         net (fo=1, routed)           0.000     6.452    fir_filter_i4/i___17_i_3__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.853 r  fir_filter_i4/RESIZE0_inferred__3/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.853    fir_filter_i4/RESIZE0_inferred__3/i___17_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.166 r  fir_filter_i4/RESIZE0_inferred__3/i___18/O[3]
                         net (fo=2, routed)           0.634     7.799    fir_filter_i4/RESIZE0_inferred__3/i___18_n_4
    SLICE_X9Y11          LUT2 (Prop_lut2_I0_O)        0.306     8.105 r  fir_filter_i4/i___30_i_1__1/O
                         net (fo=1, routed)           0.000     8.105    fir_filter_i4/i___30_i_1__1_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.506 r  fir_filter_i4/RESIZE0_inferred__3/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.506    fir_filter_i4/RESIZE0_inferred__3/i___30_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.728 r  fir_filter_i4/RESIZE0_inferred__3/i___31/O[0]
                         net (fo=2, routed)           0.839     9.567    fir_filter_i4/PCIN[8]
    SLICE_X6Y11          LUT2 (Prop_lut2_I0_O)        0.299     9.866 r  fir_filter_i4/i___22_i_4__0/O
                         net (fo=1, routed)           0.000     9.866    fir_filter_i4/i___22_i_4__0_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.379 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.379    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.496 r  fir_filter_i4/RESIZE0_inferred__4/i___23/CO[3]
                         net (fo=1, routed)           0.000    10.496    fir_filter_i4/RESIZE0_inferred__4/i___23_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.819 r  fir_filter_i4/RESIZE0_inferred__4/i___24/O[1]
                         net (fo=2, routed)           0.715    11.535    fir_filter_i4/P0_out[17]
    SLICE_X7Y10          LUT2 (Prop_lut2_I0_O)        0.306    11.841 r  fir_filter_i4/i___25_i_3__1/O
                         net (fo=1, routed)           0.000    11.841    fir_filter_i4/i___25_i_3__1_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.391 r  fir_filter_i4/RESIZE0_inferred__5/i___25/CO[3]
                         net (fo=1, routed)           0.000    12.391    fir_filter_i4/RESIZE0_inferred__5/i___25_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.725 r  fir_filter_i4/RESIZE0_inferred__5/i___26/O[1]
                         net (fo=1, routed)           0.666    13.391    fir_filter_i4/RESIZE0_inferred__5/i___26_n_6
    SLICE_X8Y13          LUT2 (Prop_lut2_I1_O)        0.303    13.694 r  fir_filter_i4/r_add_st2__27_i_4/O
                         net (fo=1, routed)           0.000    13.694    fir_filter_i4/r_add_st2__27_i_4_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.227 r  fir_filter_i4/r_add_st2__27/CO[3]
                         net (fo=1, routed)           0.000    14.227    fir_filter_i4/r_add_st2__27_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.446 r  fir_filter_i4/r_add_st2__28/O[0]
                         net (fo=1, routed)           0.000    14.446    fir_filter_i4/p_0_in[15]
    SLICE_X8Y14          FDCE                                         r  fir_filter_i4/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y14          FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X8Y14          FDCE (Setup_fdce_C_D)        0.109    14.605    fir_filter_i4/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -14.446    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.790ns  (logic 5.707ns (58.293%)  route 4.083ns (41.707%))
  Logic Levels:           15  (CARRY4=10 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=70, routed)          1.232     6.328    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X11Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.452 r  fir_filter_i4/i___17_i_3__0/O
                         net (fo=1, routed)           0.000     6.452    fir_filter_i4/i___17_i_3__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.853 r  fir_filter_i4/RESIZE0_inferred__3/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.853    fir_filter_i4/RESIZE0_inferred__3/i___17_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.166 r  fir_filter_i4/RESIZE0_inferred__3/i___18/O[3]
                         net (fo=2, routed)           0.634     7.799    fir_filter_i4/RESIZE0_inferred__3/i___18_n_4
    SLICE_X9Y11          LUT2 (Prop_lut2_I0_O)        0.306     8.105 r  fir_filter_i4/i___30_i_1__1/O
                         net (fo=1, routed)           0.000     8.105    fir_filter_i4/i___30_i_1__1_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.506 r  fir_filter_i4/RESIZE0_inferred__3/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.506    fir_filter_i4/RESIZE0_inferred__3/i___30_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.728 r  fir_filter_i4/RESIZE0_inferred__3/i___31/O[0]
                         net (fo=2, routed)           0.839     9.567    fir_filter_i4/PCIN[8]
    SLICE_X6Y11          LUT2 (Prop_lut2_I0_O)        0.299     9.866 r  fir_filter_i4/i___22_i_4__0/O
                         net (fo=1, routed)           0.000     9.866    fir_filter_i4/i___22_i_4__0_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.379 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.379    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.702 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[1]
                         net (fo=2, routed)           0.712    11.415    fir_filter_i4/P0_out[13]
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.306    11.721 r  fir_filter_i4/i___24_i_3__1/O
                         net (fo=1, routed)           0.000    11.721    fir_filter_i4/i___24_i_3__1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.271 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.271    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.605 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.666    13.271    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.303    13.574 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    13.574    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.107 r  fir_filter_i4/r_add_st2__26/CO[3]
                         net (fo=1, routed)           0.000    14.107    fir_filter_i4/r_add_st2__26_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.430 r  fir_filter_i4/r_add_st2__27/O[1]
                         net (fo=1, routed)           0.000    14.430    fir_filter_i4/p_0_in[12]
    SLICE_X8Y13          FDCE                                         r  fir_filter_i4/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  fir_filter_i4/o_data_reg[12]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X8Y13          FDCE (Setup_fdce_C_D)        0.109    14.605    fir_filter_i4/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -14.430    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.782ns  (logic 5.699ns (58.259%)  route 4.083ns (41.741%))
  Logic Levels:           15  (CARRY4=10 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=70, routed)          1.232     6.328    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X11Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.452 r  fir_filter_i4/i___17_i_3__0/O
                         net (fo=1, routed)           0.000     6.452    fir_filter_i4/i___17_i_3__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.853 r  fir_filter_i4/RESIZE0_inferred__3/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.853    fir_filter_i4/RESIZE0_inferred__3/i___17_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.166 r  fir_filter_i4/RESIZE0_inferred__3/i___18/O[3]
                         net (fo=2, routed)           0.634     7.799    fir_filter_i4/RESIZE0_inferred__3/i___18_n_4
    SLICE_X9Y11          LUT2 (Prop_lut2_I0_O)        0.306     8.105 r  fir_filter_i4/i___30_i_1__1/O
                         net (fo=1, routed)           0.000     8.105    fir_filter_i4/i___30_i_1__1_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.506 r  fir_filter_i4/RESIZE0_inferred__3/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.506    fir_filter_i4/RESIZE0_inferred__3/i___30_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.728 r  fir_filter_i4/RESIZE0_inferred__3/i___31/O[0]
                         net (fo=2, routed)           0.839     9.567    fir_filter_i4/PCIN[8]
    SLICE_X6Y11          LUT2 (Prop_lut2_I0_O)        0.299     9.866 r  fir_filter_i4/i___22_i_4__0/O
                         net (fo=1, routed)           0.000     9.866    fir_filter_i4/i___22_i_4__0_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.379 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.379    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.702 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[1]
                         net (fo=2, routed)           0.712    11.415    fir_filter_i4/P0_out[13]
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.306    11.721 r  fir_filter_i4/i___24_i_3__1/O
                         net (fo=1, routed)           0.000    11.721    fir_filter_i4/i___24_i_3__1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.271 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.271    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.605 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.666    13.271    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.303    13.574 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    13.574    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.107 r  fir_filter_i4/r_add_st2__26/CO[3]
                         net (fo=1, routed)           0.000    14.107    fir_filter_i4/r_add_st2__26_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.422 r  fir_filter_i4/r_add_st2__27/O[3]
                         net (fo=1, routed)           0.000    14.422    fir_filter_i4/p_0_in[14]
    SLICE_X8Y13          FDCE                                         r  fir_filter_i4/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  fir_filter_i4/o_data_reg[14]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X8Y13          FDCE (Setup_fdce_C_D)        0.109    14.605    fir_filter_i4/o_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.706ns  (logic 5.623ns (57.932%)  route 4.083ns (42.068%))
  Logic Levels:           15  (CARRY4=10 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=70, routed)          1.232     6.328    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X11Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.452 r  fir_filter_i4/i___17_i_3__0/O
                         net (fo=1, routed)           0.000     6.452    fir_filter_i4/i___17_i_3__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.853 r  fir_filter_i4/RESIZE0_inferred__3/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.853    fir_filter_i4/RESIZE0_inferred__3/i___17_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.166 r  fir_filter_i4/RESIZE0_inferred__3/i___18/O[3]
                         net (fo=2, routed)           0.634     7.799    fir_filter_i4/RESIZE0_inferred__3/i___18_n_4
    SLICE_X9Y11          LUT2 (Prop_lut2_I0_O)        0.306     8.105 r  fir_filter_i4/i___30_i_1__1/O
                         net (fo=1, routed)           0.000     8.105    fir_filter_i4/i___30_i_1__1_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.506 r  fir_filter_i4/RESIZE0_inferred__3/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.506    fir_filter_i4/RESIZE0_inferred__3/i___30_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.728 r  fir_filter_i4/RESIZE0_inferred__3/i___31/O[0]
                         net (fo=2, routed)           0.839     9.567    fir_filter_i4/PCIN[8]
    SLICE_X6Y11          LUT2 (Prop_lut2_I0_O)        0.299     9.866 r  fir_filter_i4/i___22_i_4__0/O
                         net (fo=1, routed)           0.000     9.866    fir_filter_i4/i___22_i_4__0_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.379 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.379    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.702 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[1]
                         net (fo=2, routed)           0.712    11.415    fir_filter_i4/P0_out[13]
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.306    11.721 r  fir_filter_i4/i___24_i_3__1/O
                         net (fo=1, routed)           0.000    11.721    fir_filter_i4/i___24_i_3__1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.271 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.271    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.605 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.666    13.271    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.303    13.574 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    13.574    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.107 r  fir_filter_i4/r_add_st2__26/CO[3]
                         net (fo=1, routed)           0.000    14.107    fir_filter_i4/r_add_st2__26_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.346 r  fir_filter_i4/r_add_st2__27/O[2]
                         net (fo=1, routed)           0.000    14.346    fir_filter_i4/p_0_in[13]
    SLICE_X8Y13          FDCE                                         r  fir_filter_i4/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  fir_filter_i4/o_data_reg[13]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X8Y13          FDCE (Setup_fdce_C_D)        0.109    14.605    fir_filter_i4/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -14.346    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.686ns  (logic 5.603ns (57.845%)  route 4.083ns (42.155%))
  Logic Levels:           15  (CARRY4=10 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=70, routed)          1.232     6.328    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X11Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.452 r  fir_filter_i4/i___17_i_3__0/O
                         net (fo=1, routed)           0.000     6.452    fir_filter_i4/i___17_i_3__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.853 r  fir_filter_i4/RESIZE0_inferred__3/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.853    fir_filter_i4/RESIZE0_inferred__3/i___17_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.166 r  fir_filter_i4/RESIZE0_inferred__3/i___18/O[3]
                         net (fo=2, routed)           0.634     7.799    fir_filter_i4/RESIZE0_inferred__3/i___18_n_4
    SLICE_X9Y11          LUT2 (Prop_lut2_I0_O)        0.306     8.105 r  fir_filter_i4/i___30_i_1__1/O
                         net (fo=1, routed)           0.000     8.105    fir_filter_i4/i___30_i_1__1_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.506 r  fir_filter_i4/RESIZE0_inferred__3/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.506    fir_filter_i4/RESIZE0_inferred__3/i___30_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.728 r  fir_filter_i4/RESIZE0_inferred__3/i___31/O[0]
                         net (fo=2, routed)           0.839     9.567    fir_filter_i4/PCIN[8]
    SLICE_X6Y11          LUT2 (Prop_lut2_I0_O)        0.299     9.866 r  fir_filter_i4/i___22_i_4__0/O
                         net (fo=1, routed)           0.000     9.866    fir_filter_i4/i___22_i_4__0_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.379 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.379    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.702 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[1]
                         net (fo=2, routed)           0.712    11.415    fir_filter_i4/P0_out[13]
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.306    11.721 r  fir_filter_i4/i___24_i_3__1/O
                         net (fo=1, routed)           0.000    11.721    fir_filter_i4/i___24_i_3__1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.271 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.271    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.605 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.666    13.271    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.303    13.574 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    13.574    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.107 r  fir_filter_i4/r_add_st2__26/CO[3]
                         net (fo=1, routed)           0.000    14.107    fir_filter_i4/r_add_st2__26_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.326 r  fir_filter_i4/r_add_st2__27/O[0]
                         net (fo=1, routed)           0.000    14.326    fir_filter_i4/p_0_in[11]
    SLICE_X8Y13          FDCE                                         r  fir_filter_i4/o_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  fir_filter_i4/o_data_reg[11]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X8Y13          FDCE (Setup_fdce_C_D)        0.109    14.605    fir_filter_i4/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -14.326    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.577ns  (logic 5.494ns (57.365%)  route 4.083ns (42.635%))
  Logic Levels:           14  (CARRY4=9 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=70, routed)          1.232     6.328    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X11Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.452 r  fir_filter_i4/i___17_i_3__0/O
                         net (fo=1, routed)           0.000     6.452    fir_filter_i4/i___17_i_3__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.853 r  fir_filter_i4/RESIZE0_inferred__3/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.853    fir_filter_i4/RESIZE0_inferred__3/i___17_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.166 r  fir_filter_i4/RESIZE0_inferred__3/i___18/O[3]
                         net (fo=2, routed)           0.634     7.799    fir_filter_i4/RESIZE0_inferred__3/i___18_n_4
    SLICE_X9Y11          LUT2 (Prop_lut2_I0_O)        0.306     8.105 r  fir_filter_i4/i___30_i_1__1/O
                         net (fo=1, routed)           0.000     8.105    fir_filter_i4/i___30_i_1__1_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.506 r  fir_filter_i4/RESIZE0_inferred__3/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.506    fir_filter_i4/RESIZE0_inferred__3/i___30_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.728 r  fir_filter_i4/RESIZE0_inferred__3/i___31/O[0]
                         net (fo=2, routed)           0.839     9.567    fir_filter_i4/PCIN[8]
    SLICE_X6Y11          LUT2 (Prop_lut2_I0_O)        0.299     9.866 r  fir_filter_i4/i___22_i_4__0/O
                         net (fo=1, routed)           0.000     9.866    fir_filter_i4/i___22_i_4__0_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.379 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.379    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.702 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[1]
                         net (fo=2, routed)           0.712    11.415    fir_filter_i4/P0_out[13]
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.306    11.721 r  fir_filter_i4/i___24_i_3__1/O
                         net (fo=1, routed)           0.000    11.721    fir_filter_i4/i___24_i_3__1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.271 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.271    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.605 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.666    13.271    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.303    13.574 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    13.574    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.217 r  fir_filter_i4/r_add_st2__26/O[3]
                         net (fo=1, routed)           0.000    14.217    fir_filter_i4/p_0_in[10]
    SLICE_X8Y12          FDCE                                         r  fir_filter_i4/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.446    14.210    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X8Y12          FDCE (Setup_fdce_C_D)        0.109    14.606    fir_filter_i4/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -14.217    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.512ns  (logic 5.429ns (57.074%)  route 4.083ns (42.926%))
  Logic Levels:           14  (CARRY4=9 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=70, routed)          1.232     6.328    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X11Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.452 r  fir_filter_i4/i___17_i_3__0/O
                         net (fo=1, routed)           0.000     6.452    fir_filter_i4/i___17_i_3__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.853 r  fir_filter_i4/RESIZE0_inferred__3/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.853    fir_filter_i4/RESIZE0_inferred__3/i___17_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.166 r  fir_filter_i4/RESIZE0_inferred__3/i___18/O[3]
                         net (fo=2, routed)           0.634     7.799    fir_filter_i4/RESIZE0_inferred__3/i___18_n_4
    SLICE_X9Y11          LUT2 (Prop_lut2_I0_O)        0.306     8.105 r  fir_filter_i4/i___30_i_1__1/O
                         net (fo=1, routed)           0.000     8.105    fir_filter_i4/i___30_i_1__1_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.506 r  fir_filter_i4/RESIZE0_inferred__3/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.506    fir_filter_i4/RESIZE0_inferred__3/i___30_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.728 r  fir_filter_i4/RESIZE0_inferred__3/i___31/O[0]
                         net (fo=2, routed)           0.839     9.567    fir_filter_i4/PCIN[8]
    SLICE_X6Y11          LUT2 (Prop_lut2_I0_O)        0.299     9.866 r  fir_filter_i4/i___22_i_4__0/O
                         net (fo=1, routed)           0.000     9.866    fir_filter_i4/i___22_i_4__0_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.379 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.379    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.702 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[1]
                         net (fo=2, routed)           0.712    11.415    fir_filter_i4/P0_out[13]
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.306    11.721 r  fir_filter_i4/i___24_i_3__1/O
                         net (fo=1, routed)           0.000    11.721    fir_filter_i4/i___24_i_3__1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.271 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.271    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.605 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.666    13.271    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.303    13.574 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    13.574    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.152 r  fir_filter_i4/r_add_st2__26/O[2]
                         net (fo=1, routed)           0.000    14.152    fir_filter_i4/p_0_in[9]
    SLICE_X8Y12          FDCE                                         r  fir_filter_i4/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.446    14.210    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  fir_filter_i4/o_data_reg[9]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X8Y12          FDCE (Setup_fdce_C_D)        0.109    14.606    fir_filter_i4/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.406ns  (logic 5.258ns (55.900%)  route 4.148ns (44.100%))
  Logic Levels:           14  (CARRY4=9 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=70, routed)          1.232     6.328    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X11Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.452 r  fir_filter_i4/i___17_i_3__0/O
                         net (fo=1, routed)           0.000     6.452    fir_filter_i4/i___17_i_3__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.853 r  fir_filter_i4/RESIZE0_inferred__3/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.853    fir_filter_i4/RESIZE0_inferred__3/i___17_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.166 r  fir_filter_i4/RESIZE0_inferred__3/i___18/O[3]
                         net (fo=2, routed)           0.634     7.799    fir_filter_i4/RESIZE0_inferred__3/i___18_n_4
    SLICE_X9Y11          LUT2 (Prop_lut2_I0_O)        0.306     8.105 r  fir_filter_i4/i___30_i_1__1/O
                         net (fo=1, routed)           0.000     8.105    fir_filter_i4/i___30_i_1__1_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.506 r  fir_filter_i4/RESIZE0_inferred__3/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.506    fir_filter_i4/RESIZE0_inferred__3/i___30_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.728 r  fir_filter_i4/RESIZE0_inferred__3/i___31/O[0]
                         net (fo=2, routed)           0.839     9.567    fir_filter_i4/PCIN[8]
    SLICE_X6Y11          LUT2 (Prop_lut2_I0_O)        0.299     9.866 r  fir_filter_i4/i___22_i_4__0/O
                         net (fo=1, routed)           0.000     9.866    fir_filter_i4/i___22_i_4__0_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.410 r  fir_filter_i4/RESIZE0_inferred__4/i___22/O[2]
                         net (fo=2, routed)           0.777    11.188    fir_filter_i4/P0_out[10]
    SLICE_X7Y8           LUT2 (Prop_lut2_I0_O)        0.301    11.489 r  fir_filter_i4/i___23_i_2__1/O
                         net (fo=1, routed)           0.000    11.489    fir_filter_i4/i___23_i_2__1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.887 r  fir_filter_i4/RESIZE0_inferred__5/i___23/CO[3]
                         net (fo=1, routed)           0.000    11.887    fir_filter_i4/RESIZE0_inferred__5/i___23_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.221 r  fir_filter_i4/RESIZE0_inferred__5/i___24/O[1]
                         net (fo=1, routed)           0.666    12.887    fir_filter_i4/RESIZE0_inferred__5/i___24_n_6
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.303    13.190 r  fir_filter_i4/r_add_st2__25_i_3/O
                         net (fo=1, routed)           0.000    13.190    fir_filter_i4/r_add_st2__25_i_3_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.723 r  fir_filter_i4/r_add_st2__25/CO[3]
                         net (fo=1, routed)           0.000    13.723    fir_filter_i4/r_add_st2__25_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.046 r  fir_filter_i4/r_add_st2__26/O[1]
                         net (fo=1, routed)           0.000    14.046    fir_filter_i4/p_0_in[8]
    SLICE_X8Y12          FDCE                                         r  fir_filter_i4/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.446    14.210    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X8Y12          FDCE (Setup_fdce_C_D)        0.109    14.606    fir_filter_i4/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -14.046    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 5.154ns (55.407%)  route 4.148ns (44.593%))
  Logic Levels:           14  (CARRY4=9 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=70, routed)          1.232     6.328    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X11Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.452 r  fir_filter_i4/i___17_i_3__0/O
                         net (fo=1, routed)           0.000     6.452    fir_filter_i4/i___17_i_3__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.853 r  fir_filter_i4/RESIZE0_inferred__3/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.853    fir_filter_i4/RESIZE0_inferred__3/i___17_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.166 r  fir_filter_i4/RESIZE0_inferred__3/i___18/O[3]
                         net (fo=2, routed)           0.634     7.799    fir_filter_i4/RESIZE0_inferred__3/i___18_n_4
    SLICE_X9Y11          LUT2 (Prop_lut2_I0_O)        0.306     8.105 r  fir_filter_i4/i___30_i_1__1/O
                         net (fo=1, routed)           0.000     8.105    fir_filter_i4/i___30_i_1__1_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.506 r  fir_filter_i4/RESIZE0_inferred__3/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.506    fir_filter_i4/RESIZE0_inferred__3/i___30_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.728 r  fir_filter_i4/RESIZE0_inferred__3/i___31/O[0]
                         net (fo=2, routed)           0.839     9.567    fir_filter_i4/PCIN[8]
    SLICE_X6Y11          LUT2 (Prop_lut2_I0_O)        0.299     9.866 r  fir_filter_i4/i___22_i_4__0/O
                         net (fo=1, routed)           0.000     9.866    fir_filter_i4/i___22_i_4__0_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.410 r  fir_filter_i4/RESIZE0_inferred__4/i___22/O[2]
                         net (fo=2, routed)           0.777    11.188    fir_filter_i4/P0_out[10]
    SLICE_X7Y8           LUT2 (Prop_lut2_I0_O)        0.301    11.489 r  fir_filter_i4/i___23_i_2__1/O
                         net (fo=1, routed)           0.000    11.489    fir_filter_i4/i___23_i_2__1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.887 r  fir_filter_i4/RESIZE0_inferred__5/i___23/CO[3]
                         net (fo=1, routed)           0.000    11.887    fir_filter_i4/RESIZE0_inferred__5/i___23_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.221 r  fir_filter_i4/RESIZE0_inferred__5/i___24/O[1]
                         net (fo=1, routed)           0.666    12.887    fir_filter_i4/RESIZE0_inferred__5/i___24_n_6
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.303    13.190 r  fir_filter_i4/r_add_st2__25_i_3/O
                         net (fo=1, routed)           0.000    13.190    fir_filter_i4/r_add_st2__25_i_3_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.723 r  fir_filter_i4/r_add_st2__25/CO[3]
                         net (fo=1, routed)           0.000    13.723    fir_filter_i4/r_add_st2__25_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.942 r  fir_filter_i4/r_add_st2__26/O[0]
                         net (fo=1, routed)           0.000    13.942    fir_filter_i4/p_0_in[7]
    SLICE_X8Y12          FDCE                                         r  fir_filter_i4/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.446    14.210    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X8Y12          FDCE (Setup_fdce_C_D)        0.109    14.606    fir_filter_i4/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -13.942    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.193ns  (logic 5.045ns (54.878%)  route 4.148ns (45.122%))
  Logic Levels:           13  (CARRY4=8 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=70, routed)          1.232     6.328    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X11Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.452 r  fir_filter_i4/i___17_i_3__0/O
                         net (fo=1, routed)           0.000     6.452    fir_filter_i4/i___17_i_3__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.853 r  fir_filter_i4/RESIZE0_inferred__3/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.853    fir_filter_i4/RESIZE0_inferred__3/i___17_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.166 r  fir_filter_i4/RESIZE0_inferred__3/i___18/O[3]
                         net (fo=2, routed)           0.634     7.799    fir_filter_i4/RESIZE0_inferred__3/i___18_n_4
    SLICE_X9Y11          LUT2 (Prop_lut2_I0_O)        0.306     8.105 r  fir_filter_i4/i___30_i_1__1/O
                         net (fo=1, routed)           0.000     8.105    fir_filter_i4/i___30_i_1__1_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.506 r  fir_filter_i4/RESIZE0_inferred__3/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.506    fir_filter_i4/RESIZE0_inferred__3/i___30_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.728 r  fir_filter_i4/RESIZE0_inferred__3/i___31/O[0]
                         net (fo=2, routed)           0.839     9.567    fir_filter_i4/PCIN[8]
    SLICE_X6Y11          LUT2 (Prop_lut2_I0_O)        0.299     9.866 r  fir_filter_i4/i___22_i_4__0/O
                         net (fo=1, routed)           0.000     9.866    fir_filter_i4/i___22_i_4__0_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.410 r  fir_filter_i4/RESIZE0_inferred__4/i___22/O[2]
                         net (fo=2, routed)           0.777    11.188    fir_filter_i4/P0_out[10]
    SLICE_X7Y8           LUT2 (Prop_lut2_I0_O)        0.301    11.489 r  fir_filter_i4/i___23_i_2__1/O
                         net (fo=1, routed)           0.000    11.489    fir_filter_i4/i___23_i_2__1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.887 r  fir_filter_i4/RESIZE0_inferred__5/i___23/CO[3]
                         net (fo=1, routed)           0.000    11.887    fir_filter_i4/RESIZE0_inferred__5/i___23_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.221 r  fir_filter_i4/RESIZE0_inferred__5/i___24/O[1]
                         net (fo=1, routed)           0.666    12.887    fir_filter_i4/RESIZE0_inferred__5/i___24_n_6
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.303    13.190 r  fir_filter_i4/r_add_st2__25_i_3/O
                         net (fo=1, routed)           0.000    13.190    fir_filter_i4/r_add_st2__25_i_3_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.833 r  fir_filter_i4/r_add_st2__25/O[3]
                         net (fo=1, routed)           0.000    13.833    fir_filter_i4/p_0_in[6]
    SLICE_X8Y11          FDCE                                         r  fir_filter_i4/o_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.447    14.211    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  fir_filter_i4/o_data_reg[6]/C
                         clock pessimism              0.322    14.533    
                         clock uncertainty           -0.035    14.498    
    SLICE_X8Y11          FDCE (Setup_fdce_C_D)        0.109    14.607    fir_filter_i4/o_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                  0.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[6][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.596%)  route 0.122ns (46.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.592     1.419    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  fir_filter_i4/p_data_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.560 r  fir_filter_i4/p_data_reg[6][13]/Q
                         net (fo=3, routed)           0.122     1.682    fir_filter_i4/p_data_reg[6][13]
    SLICE_X1Y12          FDCE                                         r  fir_filter_i4/p_data_reg[7][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.862     1.935    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  fir_filter_i4/p_data_reg[7][13]/C
                         clock pessimism             -0.501     1.434    
    SLICE_X1Y12          FDCE (Hold_fdce_C_D)         0.070     1.504    fir_filter_i4/p_data_reg[7][13]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.238%)  route 0.151ns (51.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.586     1.413    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  fir_filter_i4/p_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  fir_filter_i4/p_data_reg[0][1]/Q
                         net (fo=4, routed)           0.151     1.705    fir_filter_i4/p_data_reg[0][1]
    SLICE_X6Y18          FDCE                                         r  fir_filter_i4/p_data_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.855     1.928    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  fir_filter_i4/p_data_reg[1][1]/C
                         clock pessimism             -0.502     1.426    
    SLICE_X6Y18          FDCE (Hold_fdce_C_D)         0.086     1.512    fir_filter_i4/p_data_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[5][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[6][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.131%)  route 0.165ns (53.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.592     1.419    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y8           FDCE                                         r  fir_filter_i4/p_data_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.141     1.560 r  fir_filter_i4/p_data_reg[5][1]/Q
                         net (fo=4, routed)           0.165     1.724    fir_filter_i4/p_data_reg[5][1]
    SLICE_X3Y8           FDCE                                         r  fir_filter_i4/p_data_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  fir_filter_i4/p_data_reg[6][1]/C
                         clock pessimism             -0.480     1.458    
    SLICE_X3Y8           FDCE (Hold_fdce_C_D)         0.057     1.515    fir_filter_i4/p_data_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.583     1.410    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[11]/Q
                         net (fo=1, routed)           0.156     1.707    fir_filter_i4/D[11]
    SLICE_X6Y20          FDCE                                         r  fir_filter_i4/p_data_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.853     1.926    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  fir_filter_i4/p_data_reg[0][11]/C
                         clock pessimism             -0.501     1.425    
    SLICE_X6Y20          FDCE (Hold_fdce_C_D)         0.052     1.477    fir_filter_i4/p_data_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.191%)  route 0.326ns (69.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.141     1.534 r  dds_sine_i3/r_nco_reg[31]_rep/Q
                         net (fo=10, routed)          0.326     1.860    dds_sine_i3/r_nco_reg[31]_rep_n_0
    RAMB36_X0Y2          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.873     1.947    dds_sine_i3/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_0/CLKARDCLK
                         clock pessimism             -0.500     1.446    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.629    dds_sine_i3/lut_addr_reg_0
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[5][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[6][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.227%)  route 0.164ns (53.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.592     1.419    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  fir_filter_i4/p_data_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.141     1.560 r  fir_filter_i4/p_data_reg[5][4]/Q
                         net (fo=5, routed)           0.164     1.724    fir_filter_i4/p_data_reg[5][4]
    SLICE_X4Y8           FDCE                                         r  fir_filter_i4/p_data_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.863     1.936    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  fir_filter_i4/p_data_reg[6][4]/C
                         clock pessimism             -0.501     1.435    
    SLICE_X4Y8           FDCE (Hold_fdce_C_D)         0.051     1.486    fir_filter_i4/p_data_reg[6][4]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.584%)  route 0.162ns (53.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.583     1.410    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[13]/Q
                         net (fo=1, routed)           0.162     1.713    fir_filter_i4/D[13]
    SLICE_X4Y21          FDCE                                         r  fir_filter_i4/p_data_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.852     1.925    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  fir_filter_i4/p_data_reg[0][13]/C
                         clock pessimism             -0.515     1.410    
    SLICE_X4Y21          FDCE (Hold_fdce_C_D)         0.061     1.471    fir_filter_i4/p_data_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[6][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.707%)  route 0.214ns (60.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.592     1.419    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y8           FDCE                                         r  fir_filter_i4/p_data_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.141     1.560 r  fir_filter_i4/p_data_reg[6][2]/Q
                         net (fo=3, routed)           0.214     1.774    fir_filter_i4/p_data_reg[6][2]
    SLICE_X1Y5           FDCE                                         r  fir_filter_i4/p_data_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  fir_filter_i4/p_data_reg[7][2]/C
                         clock pessimism             -0.480     1.459    
    SLICE_X1Y5           FDCE (Hold_fdce_C_D)         0.070     1.529    fir_filter_i4/p_data_reg[7][2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[5][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[6][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.594%)  route 0.182ns (56.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.592     1.419    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  fir_filter_i4/p_data_reg[5][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.560 r  fir_filter_i4/p_data_reg[5][13]/Q
                         net (fo=5, routed)           0.182     1.742    fir_filter_i4/p_data_reg[5][13]
    SLICE_X3Y12          FDCE                                         r  fir_filter_i4/p_data_reg[6][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.862     1.935    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  fir_filter_i4/p_data_reg[6][13]/C
                         clock pessimism             -0.516     1.419    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.061     1.480    fir_filter_i4/p_data_reg[6][13]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[6][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.796%)  route 0.222ns (61.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.592     1.419    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  fir_filter_i4/p_data_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.141     1.560 r  fir_filter_i4/p_data_reg[6][7]/Q
                         net (fo=3, routed)           0.222     1.782    fir_filter_i4/p_data_reg[6][7]
    SLICE_X1Y7           FDCE                                         r  fir_filter_i4/p_data_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  fir_filter_i4/p_data_reg[7][7]/C
                         clock pessimism             -0.480     1.458    
    SLICE_X1Y7           FDCE (Hold_fdce_C_D)         0.057     1.515    fir_filter_i4/p_data_reg[7][7]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10   dds_sine_i3/lut_addr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    dds_sine_i3/lut_addr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    dds_sine_i3/lut_addr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    dds_sine_i3/lut_addr_reg_2/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y10    fir_filter_i4/o_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y12    fir_filter_i4/o_data_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y13    fir_filter_i4/o_data_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y13    fir_filter_i4/o_data_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y13    fir_filter_i4/o_data_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y15    dds_sine_i3/o_sine_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    dds_sine_i3/o_sine_reg[10]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    dds_sine_i3/o_sine_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y2     dds_sine_i3/r_start_phase_reg[31]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y18    fir_filter_i4/p_data_reg[1][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y20    fir_filter_i4/p_data_reg[1][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y20    fir_filter_i4/p_data_reg[1][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y16    fir_filter_i4/p_data_reg[3][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y16    fir_filter_i4/p_data_reg[3][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y16    fir_filter_i4/p_data_reg[3][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y10    fir_filter_i4/o_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y10    fir_filter_i4/o_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y10    fir_filter_i4/o_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    fir_filter_i4/o_data_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y15    dds_sine_i3/o_sine_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    fir_filter_i4/o_data_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    fir_filter_i4/o_data_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    fir_filter_i4/o_data_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y16    fir_filter_i4/p_data_reg[3][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y16    fir_filter_i4/p_data_reg[3][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.521ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.768ns  (logic 1.055ns (15.587%)  route 5.713ns (84.413%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           5.713     6.644    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.768 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=1, routed)           0.000     6.768    dds_sine_i3/start_phase[31]
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520    14.284    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000    14.284    
                         clock uncertainty           -0.025    14.259    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.029    14.288    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  7.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.205ns (8.527%)  route 2.200ns (91.473%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           2.200     2.360    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.045     2.405 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=1, routed)           0.000     2.405    dds_sine_i3/start_phase[31]
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.867     1.940    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.940    
                         clock uncertainty            0.025     1.965    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.091     2.056    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.349    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.919ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 3.125ns (59.650%)  route 2.114ns (40.350%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.567     4.573    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  fir_filter_i4/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.518     5.091 r  fir_filter_i4/o_data_reg[0]/Q
                         net (fo=1, routed)           2.114     7.205    sine_out_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         2.607     9.813 r  sine_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.813    sine_out[0]
    U15                                                               r  sine_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[14]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 3.120ns (59.619%)  route 2.113ns (40.381%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  fir_filter_i4/o_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.518     5.088 r  fir_filter_i4/o_data_reg[14]/Q
                         net (fo=1, routed)           2.113     7.201    sine_out_OBUF[14]
    W18                  OBUF (Prop_obuf_I_O)         2.602     9.802 r  sine_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.802    sine_out[14]
    W18                                                               r  sine_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[12]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 3.117ns (59.594%)  route 2.113ns (40.406%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  fir_filter_i4/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.518     5.088 r  fir_filter_i4/o_data_reg[12]/Q
                         net (fo=1, routed)           2.113     7.201    sine_out_OBUF[12]
    T17                  OBUF (Prop_obuf_I_O)         2.599     9.800 r  sine_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.800    sine_out[12]
    T17                                                               r  sine_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[15]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 3.120ns (59.731%)  route 2.103ns (40.269%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y14          FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.518     5.088 r  fir_filter_i4/o_data_reg[15]/Q
                         net (fo=1, routed)           2.103     7.191    sine_out_OBUF[15]
    V19                  OBUF (Prop_obuf_I_O)         2.602     9.793 r  sine_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.793    sine_out[15]
    V19                                                               r  sine_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 3.117ns (59.834%)  route 2.092ns (40.166%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.566     4.572    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  fir_filter_i4/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.518     5.090 r  fir_filter_i4/o_data_reg[3]/Q
                         net (fo=1, routed)           2.092     7.182    sine_out_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.599     9.781 r  sine_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.781    sine_out[3]
    W15                                                               r  sine_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 3.130ns (60.153%)  route 2.073ns (39.847%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.566     4.572    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  fir_filter_i4/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.518     5.090 r  fir_filter_i4/o_data_reg[6]/Q
                         net (fo=1, routed)           2.073     7.163    sine_out_OBUF[6]
    W16                  OBUF (Prop_obuf_I_O)         2.612     9.775 r  sine_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.775    sine_out[6]
    W16                                                               r  sine_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 3.114ns (60.172%)  route 2.061ns (39.828%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.566     4.572    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  fir_filter_i4/o_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.518     5.090 r  fir_filter_i4/o_data_reg[5]/Q
                         net (fo=1, routed)           2.061     7.151    sine_out_OBUF[5]
    W17                  OBUF (Prop_obuf_I_O)         2.596     9.748 r  sine_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.748    sine_out[5]
    W17                                                               r  sine_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[11]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 3.120ns (60.254%)  route 2.058ns (39.746%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  fir_filter_i4/o_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.518     5.088 r  fir_filter_i4/o_data_reg[11]/Q
                         net (fo=1, routed)           2.058     7.146    sine_out_OBUF[11]
    T18                  OBUF (Prop_obuf_I_O)         2.602     9.747 r  sine_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.747    sine_out[11]
    T18                                                               r  sine_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[10]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 3.118ns (60.285%)  route 2.054ns (39.715%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.565     4.571    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518     5.089 r  fir_filter_i4/o_data_reg[10]/Q
                         net (fo=1, routed)           2.054     7.143    sine_out_OBUF[10]
    U17                  OBUF (Prop_obuf_I_O)         2.600     9.743 r  sine_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.743    sine_out[10]
    U17                                                               r  sine_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 3.107ns (60.201%)  route 2.054ns (39.799%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.565     4.571    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  fir_filter_i4/o_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518     5.089 r  fir_filter_i4/o_data_reg[9]/Q
                         net (fo=1, routed)           2.054     7.143    sine_out_OBUF[9]
    U18                  OBUF (Prop_obuf_I_O)         2.589     9.732 r  sine_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.732    sine_out[9]
    U18                                                               r  sine_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  0.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.919ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 1.248ns (81.348%)  route 0.286ns (18.652%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.583     1.410    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  dds_sine_i3/o_sine_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.837    lopt_7
    P17                  OBUF (Prop_obuf_I_O)         1.107     2.944 r  sine_in_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.944    sine_in[3]
    P17                                                               r  sine_in[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.923ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 1.252ns (81.590%)  route 0.283ns (18.410%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  dds_sine_i3/o_sine_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.836    lopt
    U19                  OBUF (Prop_obuf_I_O)         1.111     2.948 r  sine_in_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.948    sine_in[0]
    U19                                                               r  sine_in[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.925ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 1.252ns (81.394%)  route 0.286ns (18.606%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.839    lopt_5
    R18                  OBUF (Prop_obuf_I_O)         1.111     2.950 r  sine_in_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.950    sine_in[1]
    R18                                                               r  sine_in[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.928ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 1.254ns (81.428%)  route 0.286ns (18.572%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.840    lopt_12
    R19                  OBUF (Prop_obuf_I_O)         1.113     2.953 r  sine_in_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.953    sine_in[8]
    R19                                                               r  sine_in[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.930ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[10]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 1.254ns (81.418%)  route 0.286ns (18.582%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.588     1.415    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  dds_sine_i3/o_sine_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141     1.556 r  dds_sine_i3/o_sine_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.842    lopt_1
    N19                  OBUF (Prop_obuf_I_O)         1.113     2.955 r  sine_in_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.955    sine_in[10]
    N19                                                               r  sine_in[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.939ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 1.270ns (81.801%)  route 0.283ns (18.199%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  dds_sine_i3/o_sine_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.835    lopt_11
    M19                  OBUF (Prop_obuf_I_O)         1.129     2.964 r  sine_in_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.964    sine_in[7]
    M19                                                               r  sine_in[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.948ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[12]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 1.270ns (81.611%)  route 0.286ns (18.389%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.590     1.417    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  dds_sine_i3/o_sine_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141     1.558 r  dds_sine_i3/o_sine_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.844    lopt_3
    K18                  OBUF (Prop_obuf_I_O)         1.129     2.973 r  sine_in_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.973    sine_in[12]
    K18                                                               r  sine_in[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.955ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 1.244ns (79.190%)  route 0.327ns (20.810%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.583     1.410    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  dds_sine_i3/o_sine_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.878    lopt_8
    N17                  OBUF (Prop_obuf_I_O)         1.103     2.980 r  sine_in_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.980    sine_in[4]
    N17                                                               r  sine_in[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             2.958ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 1.288ns (81.820%)  route 0.286ns (18.180%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.582     1.409    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  dds_sine_i3/o_sine_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.141     1.550 r  dds_sine_i3/o_sine_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.836    lopt_9
    K17                  OBUF (Prop_obuf_I_O)         1.147     2.983 r  sine_in_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.983    sine_in[5]
    K17                                                               r  sine_in[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.962ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 1.248ns (79.244%)  route 0.327ns (20.756%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.881    lopt_13
    P19                  OBUF (Prop_obuf_I_O)         1.107     2.987 r  sine_in_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.987    sine_in[9]
    P19                                                               r  sine_in[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  2.962    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.879ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.334ns  (logic 1.058ns (8.580%)  route 11.275ns (91.420%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=170, routed)         7.604    12.334    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X7Y22          FDCE                                         f  dds_sine_i3/o_sine_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.503    14.267    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  dds_sine_i3/o_sine_reg[12]/C
                         clock pessimism              0.000    14.267    
                         clock uncertainty           -0.035    14.232    
    SLICE_X7Y22          FDCE (Recov_fdce_C_CLR)     -0.405    13.827    dds_sine_i3/o_sine_reg[12]
  -------------------------------------------------------------------
                         required time                         13.827    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.334ns  (logic 1.058ns (8.580%)  route 11.275ns (91.420%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=170, routed)         7.604    12.334    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X7Y22          FDCE                                         f  dds_sine_i3/o_sine_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.503    14.267    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  dds_sine_i3/o_sine_reg[9]/C
                         clock pessimism              0.000    14.267    
                         clock uncertainty           -0.035    14.232    
    SLICE_X7Y22          FDCE (Recov_fdce_C_CLR)     -0.405    13.827    dds_sine_i3/o_sine_reg[9]
  -------------------------------------------------------------------
                         required time                         13.827    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.334ns  (logic 1.058ns (8.580%)  route 11.275ns (91.420%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=170, routed)         7.604    12.334    fir_filter_i4/rstb
    SLICE_X7Y22          FDCE                                         f  fir_filter_i4/p_data_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.503    14.267    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  fir_filter_i4/p_data_reg[1][10]/C
                         clock pessimism              0.000    14.267    
                         clock uncertainty           -0.035    14.232    
    SLICE_X7Y22          FDCE (Recov_fdce_C_CLR)     -0.405    13.827    fir_filter_i4/p_data_reg[1][10]
  -------------------------------------------------------------------
                         required time                         13.827    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.334ns  (logic 1.058ns (8.580%)  route 11.275ns (91.420%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=170, routed)         7.604    12.334    fir_filter_i4/rstb
    SLICE_X7Y22          FDCE                                         f  fir_filter_i4/p_data_reg[1][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.503    14.267    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  fir_filter_i4/p_data_reg[1][12]/C
                         clock pessimism              0.000    14.267    
                         clock uncertainty           -0.035    14.232    
    SLICE_X7Y22          FDCE (Recov_fdce_C_CLR)     -0.405    13.827    fir_filter_i4/p_data_reg[1][12]
  -------------------------------------------------------------------
                         required time                         13.827    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.334ns  (logic 1.058ns (8.580%)  route 11.275ns (91.420%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=170, routed)         7.604    12.334    fir_filter_i4/rstb
    SLICE_X6Y22          FDCE                                         f  fir_filter_i4/p_data_reg[1][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.503    14.267    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y22          FDCE                                         r  fir_filter_i4/p_data_reg[1][11]/C
                         clock pessimism              0.000    14.267    
                         clock uncertainty           -0.035    14.232    
    SLICE_X6Y22          FDCE (Recov_fdce_C_CLR)     -0.319    13.913    fir_filter_i4/p_data_reg[1][11]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.047ns  (logic 1.058ns (8.784%)  route 10.989ns (91.216%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=170, routed)         7.318    12.047    fir_filter_i4/rstb
    SLICE_X7Y21          FDCE                                         f  fir_filter_i4/p_data_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.505    14.269    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y21          FDCE                                         r  fir_filter_i4/p_data_reg[0][10]/C
                         clock pessimism              0.000    14.269    
                         clock uncertainty           -0.035    14.234    
    SLICE_X7Y21          FDCE (Recov_fdce_C_CLR)     -0.405    13.829    fir_filter_i4/p_data_reg[0][10]
  -------------------------------------------------------------------
                         required time                         13.829    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.047ns  (logic 1.058ns (8.784%)  route 10.989ns (91.216%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=170, routed)         7.318    12.047    fir_filter_i4/rstb
    SLICE_X7Y21          FDCE                                         f  fir_filter_i4/p_data_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.505    14.269    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y21          FDCE                                         r  fir_filter_i4/p_data_reg[0][12]/C
                         clock pessimism              0.000    14.269    
                         clock uncertainty           -0.035    14.234    
    SLICE_X7Y21          FDCE (Recov_fdce_C_CLR)     -0.405    13.829    fir_filter_i4/p_data_reg[0][12]
  -------------------------------------------------------------------
                         required time                         13.829    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.047ns  (logic 1.058ns (8.784%)  route 10.989ns (91.216%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=170, routed)         7.318    12.047    fir_filter_i4/rstb
    SLICE_X7Y21          FDCE                                         f  fir_filter_i4/p_data_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.505    14.269    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y21          FDCE                                         r  fir_filter_i4/p_data_reg[0][9]/C
                         clock pessimism              0.000    14.269    
                         clock uncertainty           -0.035    14.234    
    SLICE_X7Y21          FDCE (Recov_fdce_C_CLR)     -0.405    13.829    fir_filter_i4/p_data_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.829    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.047ns  (logic 1.058ns (8.784%)  route 10.989ns (91.216%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=170, routed)         7.318    12.047    fir_filter_i4/rstb
    SLICE_X7Y21          FDCE                                         f  fir_filter_i4/p_data_reg[1][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.505    14.269    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y21          FDCE                                         r  fir_filter_i4/p_data_reg[1][13]/C
                         clock pessimism              0.000    14.269    
                         clock uncertainty           -0.035    14.234    
    SLICE_X7Y21          FDCE (Recov_fdce_C_CLR)     -0.405    13.829    fir_filter_i4/p_data_reg[1][13]
  -------------------------------------------------------------------
                         required time                         13.829    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[3][11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.039ns  (logic 1.058ns (8.790%)  route 10.980ns (91.210%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=170, routed)         7.309    12.039    fir_filter_i4/rstb
    SLICE_X4Y18          FDCE                                         f  fir_filter_i4/p_data_reg[3][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.507    14.271    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  fir_filter_i4/p_data_reg[3][11]/C
                         clock pessimism              0.000    14.271    
                         clock uncertainty           -0.035    14.236    
    SLICE_X4Y18          FDCE (Recov_fdce_C_CLR)     -0.405    13.831    fir_filter_i4/p_data_reg[3][11]
  -------------------------------------------------------------------
                         required time                         13.831    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                  1.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.208ns (7.545%)  route 2.554ns (92.455%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=170, routed)         1.131     2.762    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y2           FDCE                                         f  dds_sine_i3/r_start_phase_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.867     1.940    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.940    
                         clock uncertainty            0.035     1.975    
    SLICE_X0Y2           FDCE (Remov_fdce_C_CLR)     -0.092     1.883    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_sync_reset_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.208ns (7.376%)  route 2.617ns (92.624%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=170, routed)         1.194     2.825    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y3           FDPE                                         f  dds_sine_i3/r_sync_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.866     1.939    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y3           FDPE                                         r  dds_sine_i3/r_sync_reset_reg/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X0Y3           FDPE (Remov_fdpe_C_PRE)     -0.095     1.879    dds_sine_i3/r_sync_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 0.208ns (7.207%)  route 2.683ns (92.793%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=170, routed)         1.260     2.892    fir_filter_i4/rstb
    SLICE_X1Y4           FDCE                                         f  fir_filter_i4/p_data_reg[7][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  fir_filter_i4/p_data_reg[7][3]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X1Y4           FDCE (Remov_fdce_C_CLR)     -0.092     1.882    fir_filter_i4/p_data_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.014ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_coeff_reg[4][3]_rep__1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.208ns (7.196%)  route 2.688ns (92.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=170, routed)         1.265     2.896    fir_filter_i4/rstb
    SLICE_X0Y4           FDCE                                         f  fir_filter_i4/r_coeff_reg[4][3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y4           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__1/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X0Y4           FDCE (Remov_fdce_C_CLR)     -0.092     1.882    fir_filter_i4/r_coeff_reg[4][3]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.208ns (7.029%)  route 2.757ns (92.971%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=170, routed)         1.334     2.965    fir_filter_i4/rstb
    SLICE_X1Y5           FDCE                                         f  fir_filter_i4/p_data_reg[7][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  fir_filter_i4/p_data_reg[7][2]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X1Y5           FDCE (Remov_fdce_C_CLR)     -0.092     1.882    fir_filter_i4/p_data_reg[7][2]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.208ns (6.882%)  route 2.820ns (93.118%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=170, routed)         1.397     3.028    fir_filter_i4/rstb
    SLICE_X1Y6           FDCE                                         f  fir_filter_i4/p_data_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y6           FDCE                                         r  fir_filter_i4/p_data_reg[7][0]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X1Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.882    fir_filter_i4/p_data_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.208ns (6.882%)  route 2.820ns (93.118%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=170, routed)         1.397     3.028    fir_filter_i4/rstb
    SLICE_X1Y6           FDCE                                         f  fir_filter_i4/p_data_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y6           FDCE                                         r  fir_filter_i4/p_data_reg[7][1]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X1Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.882    fir_filter_i4/p_data_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.208ns (6.882%)  route 2.820ns (93.118%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=170, routed)         1.397     3.028    fir_filter_i4/rstb
    SLICE_X1Y6           FDCE                                         f  fir_filter_i4/p_data_reg[7][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y6           FDCE                                         r  fir_filter_i4/p_data_reg[7][4]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X1Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.882    fir_filter_i4/p_data_reg[7][4]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.208ns (6.805%)  route 2.854ns (93.195%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=170, routed)         1.431     3.063    fir_filter_i4/rstb
    SLICE_X2Y7           FDCE                                         f  fir_filter_i4/p_data_reg[7][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  fir_filter_i4/p_data_reg[7][8]/C
                         clock pessimism              0.000     1.938    
                         clock uncertainty            0.035     1.973    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.906    fir_filter_i4/p_data_reg[7][8]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.208ns (6.719%)  route 2.893ns (93.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=170, routed)         1.470     3.102    fir_filter_i4/rstb
    SLICE_X1Y7           FDCE                                         f  fir_filter_i4/p_data_reg[7][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  fir_filter_i4/p_data_reg[7][5]/C
                         clock pessimism              0.000     1.938    
                         clock uncertainty            0.035     1.973    
    SLICE_X1Y7           FDCE (Remov_fdce_C_CLR)     -0.092     1.881    fir_filter_i4/p_data_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  1.220    





