------ FPGA ------ </br>
 XC7A200T-1SBG484C </br>
------ 25.June Commitment ------ </br>
Vivado project in ```build_FIR/project_1```
```
Summary: 
fir in vivado, see in fir-test.png. 
Details -> use dpram on coefficient, ring buffer dpram on input data, 
simple 5-tap fir, sin wave, bad performance, successful simulation.
```
------ 25.June Commitment ------ </br>
```
ROM used, but in systhesis, need to use interface from i2s
```