// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_fst_c.h"
#include "VAzadi_top_verilator__Syms.h"


void VAzadi_top_verilator::traceInitSub4(void* userp, VerilatedFst* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+2357,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(23)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2358,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(24)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2359,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(25)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2360,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(26)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2361,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(27)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2362,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(28)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2363,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(29)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2364,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(30)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2365,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(31)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13838,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13838,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11952,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tx_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10103,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tick_baud_x16",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11975,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx parity_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11961,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx wr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13839,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx wr_parity",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10268,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx wr_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+11962,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx idle",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10164,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10094,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx baud_div_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+10095,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tick_baud_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2324,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx bit_cnt_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+11976,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx bit_cnt_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10096,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx sreg_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 10,0);
        tracep->declBus(c+11977,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx sreg_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 10,0);
        tracep->declBit(c+10164,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tx_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11978,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tx_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14369,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14108,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13371,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10269,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13840,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx intq",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14369,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14108,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13371,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13840,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14369,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 WidthSubOne",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14108,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 ResetValue",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13840,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 d_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10269,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 q_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11953,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10103,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx tick_baud_x16",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11975,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx parity_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11979,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx parity_odd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10161,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx tick_baud",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2213,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11963,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+2214,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx idle",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10166,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx frame_err",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11970,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx_parity_err",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11965,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2213,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx_valid_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2217,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx sreg_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 10,0);
        tracep->declBus(c+11980,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx sreg_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 10,0);
        tracep->declBus(c+10170,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx bit_cnt_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+11981,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx bit_cnt_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10097,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx baud_div_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+11982,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx baud_div_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+11983,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx tick_baud_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10161,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx tick_baud_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+11984,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx idle_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2214,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx idle_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13955,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13849,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13868,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14354,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11957,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11964,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2269,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11963,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+10165,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11832,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13829,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10267,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+13952,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo PTRV_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13931,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo PTR_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+2261,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+2262,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+11985,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_incr_wptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10252,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_incr_rptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10171,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2270,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo full",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10171,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo empty",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2263,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo wptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2264,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo rptr_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2265,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo wptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+2266,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo rptr_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+2220,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(0)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2221,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(1)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2222,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(2)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2223,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(3)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2224,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(4)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2225,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(5)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2226,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(6)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2227,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(7)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2228,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(8)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2229,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(9)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2230,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(10)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2231,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(11)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2232,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(12)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2233,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(13)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2234,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(14)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2235,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(15)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2236,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(16)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2237,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(17)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2238,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(18)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2239,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(19)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2240,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(20)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2241,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(21)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2242,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(22)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2243,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(23)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2244,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(24)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2245,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(25)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2246,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(26)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2247,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(27)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2248,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(28)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2249,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(29)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2250,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(30)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2251,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(31)",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13841,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13841,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo rdata_int",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark FlopOutput",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13832,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark event_intr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11986,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark reg2hw_intr_enable_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11794,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark reg2hw_intr_test_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11795,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark reg2hw_intr_test_qe_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11987,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark reg2hw_intr_state_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11988,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark hw2reg_intr_state_de_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11989,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark hw2reg_intr_state_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6882,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark intr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11990,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark new_event",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark FlopOutput",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13833,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark event_intr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11991,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark reg2hw_intr_enable_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11796,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark reg2hw_intr_test_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11797,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark reg2hw_intr_test_qe_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11992,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark reg2hw_intr_state_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11993,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark hw2reg_intr_state_de_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11994,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark hw2reg_intr_state_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6883,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark intr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11995,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark new_event",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty FlopOutput",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13834,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty event_intr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11996,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty reg2hw_intr_enable_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11798,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty reg2hw_intr_test_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11799,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty reg2hw_intr_test_qe_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11997,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty reg2hw_intr_state_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11998,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty hw2reg_intr_state_de_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11999,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty hw2reg_intr_state_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6884,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty intr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12000,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty new_event",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow FlopOutput",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13835,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow event_intr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12001,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow reg2hw_intr_enable_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11800,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow reg2hw_intr_test_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11801,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow reg2hw_intr_test_qe_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12002,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow reg2hw_intr_state_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12003,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow hw2reg_intr_state_de_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12004,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow hw2reg_intr_state_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6885,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow intr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12005,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow new_event",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err FlopOutput",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10166,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err event_intr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12006,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err reg2hw_intr_enable_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11802,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err reg2hw_intr_test_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11803,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err reg2hw_intr_test_qe_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12007,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err reg2hw_intr_state_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12008,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err hw2reg_intr_state_de_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12009,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err hw2reg_intr_state_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6886,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err intr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12010,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err new_event",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err FlopOutput",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11968,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err event_intr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12011,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err reg2hw_intr_enable_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11804,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err reg2hw_intr_test_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11805,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err reg2hw_intr_test_qe_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12012,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err reg2hw_intr_state_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12013,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err hw2reg_intr_state_de_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12014,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err hw2reg_intr_state_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6887,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err intr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12015,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err new_event",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout FlopOutput",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11969,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout event_intr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12016,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout reg2hw_intr_enable_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11806,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout reg2hw_intr_test_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11807,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout reg2hw_intr_test_qe_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12017,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout reg2hw_intr_state_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12018,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout hw2reg_intr_state_de_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12019,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout hw2reg_intr_state_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6888,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout intr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12020,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout new_event",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err FlopOutput",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11970,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err event_intr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12021,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err reg2hw_intr_enable_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11808,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err reg2hw_intr_test_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+11809,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err reg2hw_intr_test_qe_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12022,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err reg2hw_intr_state_q_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+12023,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err hw2reg_intr_state_de_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12024,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err hw2reg_intr_state_d_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+6889,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err intr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+12025,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err new_event",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+14482,"Azadi_top_verilator u_jtagdpi ListenPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator u_jtagdpi clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13368,"Azadi_top_verilator u_jtagdpi rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+662,"Azadi_top_verilator u_jtagdpi jtag_tck",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+664,"Azadi_top_verilator u_jtagdpi jtag_tms",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+663,"Azadi_top_verilator u_jtagdpi jtag_tdi",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4197,"Azadi_top_verilator u_jtagdpi jtag_tdo",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+665,"Azadi_top_verilator u_jtagdpi jtag_trst_n",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+666,"Azadi_top_verilator u_jtagdpi jtag_srst_n",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+384,"Azadi_top_verilator u_jtagdpi ctx",-1, FST_VD_IMPLICIT,FST_VT_SV_BIT, false,-1, 63,0);
        tracep->declBit(c+14483,"jtag_pkg JTAG_REQ_DEFAULT tck",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+14484,"jtag_pkg JTAG_REQ_DEFAULT tms",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+14485,"jtag_pkg JTAG_REQ_DEFAULT trst_n",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+14486,"jtag_pkg JTAG_REQ_DEFAULT tdi",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+14487,"jtag_pkg JTAG_RSP_DEFAULT tdo",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+14488,"jtag_pkg JTAG_RSP_DEFAULT tdo_oe",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14489,"dm DbgVersion013",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+14490,"dm ProgBufSize",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+14489,"dm DataCount",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declQuad(c+14491,"dm HaltAddress",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 63,0);
        tracep->declQuad(c+14493,"dm ResumeAddress",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 63,0);
        tracep->declQuad(c+14495,"dm ExceptionAddress",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 63,0);
        tracep->declBus(c+14120,"dm DataAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+14357,"dm CauseBreakpoint",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14358,"dm CauseTrigger",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14359,"dm CauseRequest",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14360,"dm CauseSingleStep",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+13887,"dm DTM_SUCCESS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14497,"cb_filter_pkg EgSeeds(0) PermuteSeed",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14498,"cb_filter_pkg EgSeeds(0) XorSeed",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14499,"cb_filter_pkg EgSeeds(1) PermuteSeed",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14500,"cb_filter_pkg EgSeeds(1) XorSeed",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14501,"cb_filter_pkg EgSeeds(2) PermuteSeed",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14502,"cb_filter_pkg EgSeeds(2) XorSeed",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14503,"defs_div_sqrt_mvp C_RM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13961,"defs_div_sqrt_mvp C_RM_NEAREST",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14357,"defs_div_sqrt_mvp C_RM_TRUNC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14358,"defs_div_sqrt_mvp C_RM_PLUSINF",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14359,"defs_div_sqrt_mvp C_RM_MINUSINF",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14504,"defs_div_sqrt_mvp C_PC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14505,"defs_div_sqrt_mvp C_FS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14505,"defs_div_sqrt_mvp C_IUNC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14099,"defs_div_sqrt_mvp Iteration_unit_num_S",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14506,"defs_div_sqrt_mvp C_OP_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14507,"defs_div_sqrt_mvp C_MANT_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14508,"defs_div_sqrt_mvp C_EXP_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14509,"defs_div_sqrt_mvp C_BIAS_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14510,"defs_div_sqrt_mvp C_BIAS_AONE_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 10,0);
        tracep->declBus(c+14511,"defs_div_sqrt_mvp C_HALF_BIAS_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14512,"defs_div_sqrt_mvp C_EXP_ZERO_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 10,0);
        tracep->declBus(c+14513,"defs_div_sqrt_mvp C_EXP_ONE_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 12,0);
        tracep->declBus(c+14094,"defs_div_sqrt_mvp C_EXP_INF_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 10,0);
        tracep->declQuad(c+14514,"defs_div_sqrt_mvp C_MANT_ZERO_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 51,0);
        tracep->declQuad(c+14095,"defs_div_sqrt_mvp C_MANT_NAN_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 51,0);
        tracep->declQuad(c+14516,"defs_div_sqrt_mvp C_PZERO_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 63,0);
        tracep->declQuad(c+14518,"defs_div_sqrt_mvp C_MZERO_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 63,0);
        tracep->declQuad(c+14520,"defs_div_sqrt_mvp C_QNAN_FP64",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 63,0);
        tracep->declBus(c+14522,"defs_div_sqrt_mvp C_OP_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14523,"defs_div_sqrt_mvp C_MANT_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14348,"defs_div_sqrt_mvp C_EXP_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14524,"defs_div_sqrt_mvp C_BIAS_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14525,"defs_div_sqrt_mvp C_BIAS_AONE_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14526,"defs_div_sqrt_mvp C_HALF_BIAS_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13874,"defs_div_sqrt_mvp C_EXP_ZERO_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14092,"defs_div_sqrt_mvp C_EXP_INF_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14527,"defs_div_sqrt_mvp C_MANT_ZERO_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 22,0);
        tracep->declBus(c+13860,"defs_div_sqrt_mvp C_PZERO_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14528,"defs_div_sqrt_mvp C_MZERO_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14529,"defs_div_sqrt_mvp C_QNAN_FP32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14350,"defs_div_sqrt_mvp C_OP_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14530,"defs_div_sqrt_mvp C_MANT_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14531,"defs_div_sqrt_mvp C_EXP_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14532,"defs_div_sqrt_mvp C_BIAS_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14533,"defs_div_sqrt_mvp C_BIAS_AONE_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+14534,"defs_div_sqrt_mvp C_HALF_BIAS_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14535,"defs_div_sqrt_mvp C_EXP_ZERO_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+14097,"defs_div_sqrt_mvp C_EXP_INF_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+14536,"defs_div_sqrt_mvp C_MANT_ZERO_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 9,0);
        tracep->declBus(c+14345,"defs_div_sqrt_mvp C_PZERO_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14537,"defs_div_sqrt_mvp C_MZERO_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14538,"defs_div_sqrt_mvp C_QNAN_FP16",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14350,"defs_div_sqrt_mvp C_OP_FP16ALT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14534,"defs_div_sqrt_mvp C_MANT_FP16ALT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14348,"defs_div_sqrt_mvp C_EXP_FP16ALT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14524,"defs_div_sqrt_mvp C_BIAS_FP16ALT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14525,"defs_div_sqrt_mvp C_BIAS_AONE_FP16ALT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14526,"defs_div_sqrt_mvp C_HALF_BIAS_FP16ALT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13874,"defs_div_sqrt_mvp C_EXP_ZERO_FP16ALT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14092,"defs_div_sqrt_mvp C_EXP_INF_FP16ALT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14539,"defs_div_sqrt_mvp C_MANT_ZERO_FP16ALT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
        tracep->declBus(c+14540,"defs_div_sqrt_mvp C_QNAN_FP16ALT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 15,0);
        tracep->declBus(c+14541,"tl_periph_pkg ADDR_SPACE_UART0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14542,"tl_periph_pkg ADDR_SPACE_UART1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14543,"tl_periph_pkg ADDR_SPACE_SPI0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14544,"tl_periph_pkg ADDR_SPACE_SPI1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14545,"tl_periph_pkg ADDR_SPACE_SPI2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14546,"tl_periph_pkg ADDR_SPACE_PWM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14547,"tl_periph_pkg ADDR_SPACE_GPIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14548,"tl_periph_pkg ADDR_SPACE_I2C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14549,"tl_periph_pkg ADDR_SPACE_I2C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14550,"tl_periph_pkg ADDR_SPACE_CAN0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14551,"tl_periph_pkg ADDR_SPACE_CAN1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14552,"tl_periph_pkg ADDR_SPACE_ADC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14553,"tl_periph_pkg ADDR_SPACE_QSPI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_periph_pkg ADDR_MASK_UART0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_periph_pkg ADDR_MASK_UART1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_periph_pkg ADDR_MASK_SPI0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_periph_pkg ADDR_MASK_SPI1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_periph_pkg ADDR_MASK_SPI2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_periph_pkg ADDR_MASK_PWM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_periph_pkg ADDR_MASK_GPIO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_periph_pkg ADDR_MASK_I2C0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_periph_pkg ADDR_MASK_I2C1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_periph_pkg ADDR_MASK_CAN0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_periph_pkg ADDR_MASK_CAN1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_periph_pkg ADDR_MASK_ADC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_periph_pkg ADDR_MASK_QSPI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14105,"tl_periph_pkg N_HOST",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14179,"tl_periph_pkg N_DEVICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13861,"tl_main_pkg ADDR_SPACE_ICCM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14555,"tl_main_pkg ADDR_SPACE_DEBUG_ROM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14556,"tl_main_pkg ADDR_SPACE_DCCM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14557,"tl_main_pkg ADDR_SPACE_FLASH_CTRL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14558,"tl_main_pkg ADDR_SPACE_TIMER0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14559,"tl_main_pkg ADDR_SPACE_TIMER1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14560,"tl_main_pkg ADDR_SPACE_TIMER2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14561,"tl_main_pkg ADDR_SPACE_TIMER3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14562,"tl_main_pkg ADDR_SPACE_TIMER4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14563,"tl_main_pkg ADDR_SPACE_PLIC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14541,"tl_main_pkg ADDR_SPACE_XBAR_PERI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_main_pkg ADDR_MASK_ICCM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_main_pkg ADDR_MASK_DEBUG_ROM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_main_pkg ADDR_MASK_DCCM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_main_pkg ADDR_MASK_FLASH_CTRL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_main_pkg ADDR_MASK_TIMER0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_main_pkg ADDR_MASK_TIMER1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_main_pkg ADDR_MASK_TIMER2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_main_pkg ADDR_MASK_TIMER3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_main_pkg ADDR_MASK_TIMER4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_main_pkg ADDR_MASK_PLIC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14554,"tl_main_pkg ADDR_MASK_XBAR_PERI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14174,"tl_main_pkg N_HOST",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14371,"tl_main_pkg N_DEVICE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith DCCM M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14564,"Azadi_top_verilator top_verilator main_swith DCCM HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14564,"Azadi_top_verilator top_verilator main_swith DCCM HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14565,"Azadi_top_verilator top_verilator main_swith DCCM HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14565,"Azadi_top_verilator top_verilator main_swith DCCM HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DCCM DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DCCM DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14231,"Azadi_top_verilator top_verilator main_swith DCCM DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+14231,"Azadi_top_verilator top_verilator main_swith DCCM DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith DCCM clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith DCCM rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7737,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7738,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7739,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7740,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7741,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7742,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7743,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7744,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7745,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7746,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7747,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7748,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7749,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7750,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7751,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7752,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7753,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7754,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7755,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7756,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7757,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7758,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7759,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7760,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7761,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7762,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7763,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7764,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7765,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7766,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7767,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7768,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7769,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7770,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7771,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7772,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10279,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10280,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10281,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10282,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10283,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10284,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10285,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10286,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10287,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1263,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1264,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1265,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1266,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1267,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1268,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1269,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1270,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1271,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13955,"Azadi_top_verilator top_verilator main_swith DCCM IDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith DCCM STIDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+7773,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7774,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7775,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7776,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7777,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7778,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7779,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7780,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7781,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7782,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7783,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7784,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7785,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7786,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7787,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7788,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7789,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7790,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7791,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7792,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7793,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7794,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7795,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7796,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7797,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7798,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7799,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7800,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7801,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7802,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7803,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7804,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7805,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7806,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7807,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7808,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7809,"Azadi_top_verilator top_verilator main_swith DCCM hrequest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7810,"Azadi_top_verilator top_verilator main_swith DCCM hgrant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+10708,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10709,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10710,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10711,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10712,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10713,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10714,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10715,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10716,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1272,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+1273,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1274,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+1275,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1276,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+1277,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+1278,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+1279,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1280,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7811,"Azadi_top_verilator top_verilator main_swith DCCM arb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+1281,"Azadi_top_verilator top_verilator main_swith DCCM arb_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10717,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10718,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10719,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10720,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10721,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10722,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10723,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10724,"Azadi_top_verilator top_verilator main_swith DCCM arb_data a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10725,"Azadi_top_verilator top_verilator main_swith DCCM arb_data d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13842,"Azadi_top_verilator top_verilator main_swith DCCM hfifo_rspvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10726,"Azadi_top_verilator top_verilator main_swith DCCM dfifo_rspready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1282,"Azadi_top_verilator top_verilator main_swith DCCM hfifo_rspid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+10727,"Azadi_top_verilator top_verilator main_swith DCCM dfifo_rspready_merged",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7812,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7813,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7814,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7815,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7816,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7817,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7818,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7819,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7820,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14254,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7821,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7822,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+7823,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7824,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7825,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7826,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7827,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7828,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7829,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7830,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7831,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14108,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7832,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7833,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10708,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10709,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10710,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10711,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10712,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10713,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10714,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10715,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10716,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1272,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1273,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1274,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1275,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1276,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1277,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1278,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1279,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10279,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10280,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10281,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10282,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10283,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10284,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10285,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10286,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10287,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1263,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1264,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1265,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+1266,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+1267,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+1268,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+1269,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+1270,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1271,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10728,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1283,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+10729,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+10728,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1283,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+10729,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1284,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10732,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+1285,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+1284,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10732,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+1285,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14235,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb EnDataPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13849,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb EnReqStabA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb IdxW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7809,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+10733+i*3,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 85,0);}}
        tracep->declBus(c+7810,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7834,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7811,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+10739,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+1281,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7835,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case masked_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7836,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case ppc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7837,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case arb_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+1185,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7838,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7839,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case winner",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+14050,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+14050,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14564,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14564,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14565,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14565,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14231,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+14231,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12339,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12340,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12341,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12342,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12343,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12344,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12345,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12346,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12347,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12348,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12349,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12350,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12351,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12352,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12353,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12354,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12355,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12356,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3520,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3521,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3522,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3523,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3524,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3525,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3526,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3527,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3528,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3529,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3530,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3531,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3532,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3533,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3534,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3535,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3536,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3537,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12680,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12681,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12682,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12683,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12684,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12685,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12686,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12687,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12688,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3896,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3897,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3898,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3899,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3900,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3901,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3902,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3903,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3904,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13955,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM IDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM STIDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+12357,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12358,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12359,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12360,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12361,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12362,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12363,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+12364,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12365,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12366,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12367,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12368,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12369,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12370,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12371,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12372,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+12373,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12374,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hreq_fifo_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3538,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3539,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3540,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3541,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3542,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3543,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3544,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3545,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3546,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3547,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3548,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3549,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3550,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3551,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3552,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3553,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3554,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3555,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrsp_fifo_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13038,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hrequest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3556,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hgrant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+13039,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13040,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13041,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13042,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13043,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13044,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13045,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13046,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13047,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3905,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+3906,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3907,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+3908,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3909,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+3910,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+3911,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+3912,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3913,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM drsp_fifo_o a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13048,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+3914,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13049,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13050,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13051,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+13052,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13053,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+13054,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+13055,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+13056,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+13057,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM arb_data d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13843,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hfifo_rspvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13058,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dfifo_rspready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+3915,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM hfifo_rspid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+13059,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM dfifo_rspready_merged",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+12375,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12376,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12377,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12378,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12379,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12380,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12381,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+12382,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12383,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14254,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+12384,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12385,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+12386,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+12387,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12388,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+12389,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+12390,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12391,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+12392,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+12393,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+12394,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14108,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+12395,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+12396,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13039,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13040,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13041,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13042,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13043,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13044,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13045,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13046,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13047,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3905,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3906,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3907,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3908,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3909,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3910,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3911,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3912,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3913,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12680,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12681,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12682,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12683,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12684,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12685,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12686,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12687,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12688,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3896,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3897,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3898,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3899,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3900,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3901,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3902,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3903,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3904,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13060,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3916,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+13061,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+13060,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3916,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+13061,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3917,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13064,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3918,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+3917,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13064,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3918,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM u_devicefifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14235,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb EnDataPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13849,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb EnReqStabA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb IdxW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13038,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+13065+i*3,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 85,0);}}
        tracep->declBus(c+3556,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+759,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13048,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+13071,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+3914,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13174,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case masked_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+760,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case ppc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+13175,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case arb_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+701,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+761,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+762,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case winner",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+14050,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+14050,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith TIMER_0 M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14564,"Azadi_top_verilator top_verilator main_swith TIMER_0 HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14564,"Azadi_top_verilator top_verilator main_swith TIMER_0 HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14565,"Azadi_top_verilator top_verilator main_swith TIMER_0 HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14565,"Azadi_top_verilator top_verilator main_swith TIMER_0 HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_0 DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_0 DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14231,"Azadi_top_verilator top_verilator main_swith TIMER_0 DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+14231,"Azadi_top_verilator top_verilator main_swith TIMER_0 DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_0 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_0 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7840,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7841,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7842,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7843,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7844,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7845,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7846,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7847,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7848,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7849,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7850,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7851,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7852,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7853,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7854,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7855,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7856,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7857,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7858,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7859,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7860,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7861,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7862,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7863,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7864,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7865,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7866,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7867,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7868,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7869,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7870,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7871,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7872,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7873,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7874,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7875,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10297,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10298,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10299,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10300,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10301,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10302,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10303,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10304,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10305,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2142,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2143,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2144,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2145,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2146,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2147,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2148,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2149,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2150,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13955,"Azadi_top_verilator top_verilator main_swith TIMER_0 IDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_0 STIDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+7876,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7877,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7878,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7879,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7880,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7881,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7882,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7883,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7884,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7885,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7886,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7887,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7888,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7889,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7890,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7891,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7892,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7893,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7894,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7895,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7896,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7897,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7898,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7899,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7900,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7901,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7902,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7903,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7904,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7905,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7906,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7907,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7908,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7909,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7910,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7911,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7912,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrequest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7913,"Azadi_top_verilator top_verilator main_swith TIMER_0 hgrant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+10742,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10743,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10744,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10745,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10747,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10748,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10749,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10750,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2153,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+2154,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2155,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+2156,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2157,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+2158,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+2159,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+2160,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2161,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7914,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+2162,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10751,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10752,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10753,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10754,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10755,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10756,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10757,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10758,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10759,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13844,"Azadi_top_verilator top_verilator main_swith TIMER_0 hfifo_rspvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10760,"Azadi_top_verilator top_verilator main_swith TIMER_0 dfifo_rspready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2163,"Azadi_top_verilator top_verilator main_swith TIMER_0 hfifo_rspid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+10761,"Azadi_top_verilator top_verilator main_swith TIMER_0 dfifo_rspready_merged",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7915,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7916,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7917,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7918,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7919,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7920,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7921,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7922,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7923,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14254,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7924,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7925,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+7926,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7927,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7928,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7929,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7930,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7931,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7932,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7933,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7934,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14108,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7935,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7936,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10742,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10743,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10744,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10745,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10747,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10748,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10749,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10750,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2153,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2154,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2155,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2156,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2157,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2158,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2159,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2160,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2161,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10297,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10298,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10299,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10300,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10301,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10302,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10303,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10304,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10305,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2142,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2143,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2144,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2145,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2146,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2147,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2148,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2149,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2150,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10762,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2164,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+10763,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+10762,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2164,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+10763,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2165,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10766,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2166,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+2165,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10766,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2166,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14235,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb EnDataPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13849,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb EnReqStabA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb IdxW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7912,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+10767+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 85,0);}}
        tracep->declBus(c+7913,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7937,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7914,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+10773,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+2162,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7938,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case masked_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7939,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case ppc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7940,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case arb_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+2083,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7941,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7942,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case winner",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+14050,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+14050,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith TIMER_1 M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14564,"Azadi_top_verilator top_verilator main_swith TIMER_1 HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14564,"Azadi_top_verilator top_verilator main_swith TIMER_1 HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14565,"Azadi_top_verilator top_verilator main_swith TIMER_1 HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14565,"Azadi_top_verilator top_verilator main_swith TIMER_1 HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_1 DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_1 DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14231,"Azadi_top_verilator top_verilator main_swith TIMER_1 DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+14231,"Azadi_top_verilator top_verilator main_swith TIMER_1 DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_1 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_1 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9076,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9077,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9078,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9079,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9080,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9081,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9082,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9083,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9084,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9085,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9086,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9087,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9088,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9089,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9090,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9091,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9092,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9093,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9094,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9095,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9096,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9097,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9098,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9099,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9100,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9101,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9102,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9103,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9104,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9105,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9106,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9107,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9108,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9109,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9110,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9111,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8743,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8744,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8745,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8746,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8747,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8748,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8749,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8750,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8751,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14193,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14194,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14195,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14196,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14197,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14198,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14199,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14200,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14201,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13955,"Azadi_top_verilator top_verilator main_swith TIMER_1 IDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_1 STIDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+9112,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9113,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9114,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9115,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9116,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9117,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9118,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+9119,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9120,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9121,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9122,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9123,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9124,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9125,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9126,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9127,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+9128,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9129,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9130,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9131,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9132,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9133,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9134,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9135,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9136,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9137,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9138,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9139,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9140,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9141,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9142,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9143,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9144,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9145,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9146,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9147,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9148,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrequest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9149,"Azadi_top_verilator top_verilator main_swith TIMER_1 hgrant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+9150,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9151,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9152,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9153,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9154,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9155,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9156,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+9157,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9158,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+386,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+387,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+388,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+389,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+390,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+391,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+392,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+393,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+394,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9159,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+395,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9160,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9161,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9162,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9163,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9164,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9165,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9166,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+9167,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9168,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+396,"Azadi_top_verilator top_verilator main_swith TIMER_1 hfifo_rspvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9169,"Azadi_top_verilator top_verilator main_swith TIMER_1 dfifo_rspready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+397,"Azadi_top_verilator top_verilator main_swith TIMER_1 hfifo_rspid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+9170,"Azadi_top_verilator top_verilator main_swith TIMER_1 dfifo_rspready_merged",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9171,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9172,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9173,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9174,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9175,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9176,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9177,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+9178,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9179,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14254,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9180,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9181,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+9182,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9183,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9184,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9185,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9186,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9187,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+9188,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+9189,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9190,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14108,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9191,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9192,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9150,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9151,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9152,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9153,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9154,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9155,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9156,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9157,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9158,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+386,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+387,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+388,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+389,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+390,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+391,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+392,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+393,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+394,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8743,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8744,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8745,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8746,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8747,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8748,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8749,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8750,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8751,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14193,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14194,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14195,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14196,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14197,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14198,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14199,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14200,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14201,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9193,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14566,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+9194,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+9193,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14566,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+9194,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14567,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9197,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+14568,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+14567,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9197,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+14568,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14235,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb EnDataPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13849,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb EnReqStabA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb IdxW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9148,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+9198+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 85,0);}}
        tracep->declBus(c+9149,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9204,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+9159,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+9205,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+395,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9208,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case masked_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9209,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case ppc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9210,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case arb_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6927,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9211,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9212,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case winner",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+14050,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+14050,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith TIMER_2 M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14564,"Azadi_top_verilator top_verilator main_swith TIMER_2 HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14564,"Azadi_top_verilator top_verilator main_swith TIMER_2 HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14565,"Azadi_top_verilator top_verilator main_swith TIMER_2 HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14565,"Azadi_top_verilator top_verilator main_swith TIMER_2 HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_2 DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_2 DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14231,"Azadi_top_verilator top_verilator main_swith TIMER_2 DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+14231,"Azadi_top_verilator top_verilator main_swith TIMER_2 DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_2 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_2 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7943,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7944,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7945,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7946,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7947,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7948,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7949,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7950,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7951,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7952,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7953,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7954,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7955,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7956,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7957,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7958,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7959,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7960,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7961,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7962,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7963,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7964,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7965,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7966,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7967,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7968,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7969,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7970,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7971,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7972,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7973,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7974,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7975,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7976,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7977,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7978,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7575,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7576,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7577,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7578,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7579,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7580,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7581,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7582,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7583,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14202,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14203,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14204,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14205,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14206,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14207,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14209,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14210,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13955,"Azadi_top_verilator top_verilator main_swith TIMER_2 IDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_2 STIDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+7979,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7980,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7981,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7982,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7983,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7984,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7985,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7986,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7987,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7988,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7989,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7990,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7991,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7992,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7993,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7994,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7995,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7996,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7997,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7998,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7999,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8000,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8001,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8002,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8003,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8004,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8005,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8006,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8007,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8008,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8009,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8010,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8011,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8012,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8013,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8014,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8015,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrequest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8016,"Azadi_top_verilator top_verilator main_swith TIMER_2 hgrant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+8017,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8018,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8019,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8020,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8021,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8022,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8023,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8024,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8025,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+398,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+399,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+400,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+401,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+402,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+403,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+404,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+405,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+406,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8026,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+407,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8027,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8028,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8029,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8030,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8031,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8032,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8033,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8034,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8035,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+408,"Azadi_top_verilator top_verilator main_swith TIMER_2 hfifo_rspvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8036,"Azadi_top_verilator top_verilator main_swith TIMER_2 dfifo_rspready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+409,"Azadi_top_verilator top_verilator main_swith TIMER_2 hfifo_rspid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+8037,"Azadi_top_verilator top_verilator main_swith TIMER_2 dfifo_rspready_merged",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8038,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8039,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8040,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8041,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8042,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8043,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8044,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8045,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8046,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14254,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8047,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8048,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+8049,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8050,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8051,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8052,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8053,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8054,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8055,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8056,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8057,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14108,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8058,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8059,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8017,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8018,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8019,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8020,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8021,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8022,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8023,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8024,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8025,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+398,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+399,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+400,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+401,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+402,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+403,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+404,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+405,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+406,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7575,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7576,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7577,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7578,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7579,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7580,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7581,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7582,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7583,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14202,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14203,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14204,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14205,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14206,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14207,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14208,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14209,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14210,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8060,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14570,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8061,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+8060,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14570,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8061,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14571,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8064,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+14572,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+14571,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8064,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+14572,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14235,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb EnDataPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13849,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb EnReqStabA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb IdxW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8015,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+8065+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 85,0);}}
        tracep->declBus(c+8016,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8071,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+8026,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8072,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+407,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8075,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case masked_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8076,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case ppc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8077,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case arb_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6928,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8078,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8079,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case winner",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+14050,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+14050,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith TIMER_3 M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14564,"Azadi_top_verilator top_verilator main_swith TIMER_3 HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14564,"Azadi_top_verilator top_verilator main_swith TIMER_3 HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14565,"Azadi_top_verilator top_verilator main_swith TIMER_3 HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14565,"Azadi_top_verilator top_verilator main_swith TIMER_3 HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_3 DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_3 DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14231,"Azadi_top_verilator top_verilator main_swith TIMER_3 DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+14231,"Azadi_top_verilator top_verilator main_swith TIMER_3 DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_3 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_3 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10776,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10777,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10778,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10779,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10780,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10781,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10782,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10783,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10784,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10785,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10786,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10787,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10788,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10789,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10790,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10791,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10792,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10793,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+763,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+764,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+765,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+766,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+767,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+768,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+769,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+770,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+771,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+772,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+773,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+774,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+775,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+776,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+777,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+778,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+779,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+780,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10341,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10342,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10343,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10344,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10345,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10346,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10347,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10348,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10349,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14211,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14212,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14214,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14215,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14216,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14217,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14218,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14219,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13955,"Azadi_top_verilator top_verilator main_swith TIMER_3 IDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_3 STIDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10795,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10796,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10797,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10798,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10799,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10800,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10801,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10802,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10803,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10804,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10805,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10806,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10807,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10808,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10809,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10810,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10811,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+781,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+782,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+783,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+784,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+785,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+786,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+787,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+788,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+789,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+790,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+791,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+792,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+793,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+794,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+795,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+796,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+797,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+798,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10812,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrequest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+799,"Azadi_top_verilator top_verilator main_swith TIMER_3 hgrant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+10813,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10814,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10815,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10816,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10817,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10818,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10819,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10820,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10821,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+410,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+411,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+412,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+413,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+414,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+415,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+416,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+417,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+418,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10822,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+419,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10823,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10824,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10825,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10826,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10827,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10828,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10829,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10830,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10831,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+420,"Azadi_top_verilator top_verilator main_swith TIMER_3 hfifo_rspvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10832,"Azadi_top_verilator top_verilator main_swith TIMER_3 dfifo_rspready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+421,"Azadi_top_verilator top_verilator main_swith TIMER_3 hfifo_rspid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+10833,"Azadi_top_verilator top_verilator main_swith TIMER_3 dfifo_rspready_merged",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+10834,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10835,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10836,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10837,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10838,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10839,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10840,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10841,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10842,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14254,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10843,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10844,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+10845,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+10846,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10847,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+10848,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10849,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10850,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+10851,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+10852,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+10853,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14108,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+10854,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+10855,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10813,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10814,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10815,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10816,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10817,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10818,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10819,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10820,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10821,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+410,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+411,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+412,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+413,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+414,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+415,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+416,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+417,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+418,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10341,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10342,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10343,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10344,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10345,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10346,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10347,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10348,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10349,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14211,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14212,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14213,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14214,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14215,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14216,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14217,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14218,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14219,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10856,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14574,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+10857,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+10856,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14574,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+10857,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14575,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10860,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+14576,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+14575,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10860,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+14576,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14235,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb EnDataPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13849,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb EnReqStabA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb IdxW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10812,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+10861+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 85,0);}}
        tracep->declBus(c+799,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10867,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+10822,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+10868,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+419,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10871,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case masked_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+800,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case ppc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10872,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case arb_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+702,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+801,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+802,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case winner",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+14050,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+14050,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith TIMER_4 M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14564,"Azadi_top_verilator top_verilator main_swith TIMER_4 HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14564,"Azadi_top_verilator top_verilator main_swith TIMER_4 HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14565,"Azadi_top_verilator top_verilator main_swith TIMER_4 HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14565,"Azadi_top_verilator top_verilator main_swith TIMER_4 HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_4 DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_4 DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14231,"Azadi_top_verilator top_verilator main_swith TIMER_4 DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+14231,"Azadi_top_verilator top_verilator main_swith TIMER_4 DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_4 clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_4 rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8080,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8081,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8082,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8083,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8084,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8085,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8086,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8087,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8088,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8089,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8090,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8091,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8092,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8093,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8094,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8095,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8096,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8097,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8098,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8099,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8100,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8101,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8102,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8103,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8104,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8105,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8106,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8107,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8108,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8109,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8110,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8111,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8112,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8113,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8114,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8115,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7584,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7585,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7586,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7587,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7588,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7589,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7590,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7591,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7592,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14220,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14221,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14222,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14223,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14224,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14225,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14226,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14227,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14228,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13955,"Azadi_top_verilator top_verilator main_swith TIMER_4 IDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_4 STIDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8116,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8117,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8118,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8119,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8120,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8121,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8122,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8123,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8124,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8125,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8126,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8127,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8128,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8129,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8130,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8131,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8132,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8133,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8134,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8135,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8136,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8137,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8138,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8139,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8140,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8141,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8142,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8143,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8144,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8145,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8146,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8147,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8148,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8149,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8150,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8151,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8152,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrequest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8153,"Azadi_top_verilator top_verilator main_swith TIMER_4 hgrant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+8154,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8155,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8156,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8157,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8158,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8159,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8160,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8161,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8162,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+422,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+423,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+424,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+425,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+426,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+427,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+428,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+429,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+430,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8163,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+431,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8164,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8165,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8166,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8167,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8168,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8169,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8170,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8171,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8172,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+432,"Azadi_top_verilator top_verilator main_swith TIMER_4 hfifo_rspvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8173,"Azadi_top_verilator top_verilator main_swith TIMER_4 dfifo_rspready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+433,"Azadi_top_verilator top_verilator main_swith TIMER_4 hfifo_rspid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+8174,"Azadi_top_verilator top_verilator main_swith TIMER_4 dfifo_rspready_merged",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8175,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8176,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8177,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8178,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8179,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8180,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8181,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8182,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8183,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14254,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8184,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8185,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+8186,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8187,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8188,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8189,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8190,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8191,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8192,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8193,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8194,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14108,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+8195,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8196,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8154,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8155,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8156,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8157,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8158,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8159,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8160,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8161,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8162,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+422,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+423,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+424,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+425,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+426,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+427,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+428,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+429,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+430,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7584,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7585,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7586,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7587,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7588,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7589,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7590,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7591,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7592,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14220,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+14221,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14222,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+14223,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+14224,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+14225,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14226,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+14227,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14228,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8197,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14578,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8198,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+8197,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14578,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8198,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+14579,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8201,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+14580,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+14579,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8201,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+14580,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14235,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb EnDataPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13849,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb EnReqStabA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb IdxW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8152,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+8202+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 85,0);}}
        tracep->declBus(c+8153,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8208,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+8163,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8209,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+431,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8212,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case masked_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8213,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case ppc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8214,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case arb_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6929,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8215,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+8216,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case winner",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+14050,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+14050,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith PLIC M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14564,"Azadi_top_verilator top_verilator main_swith PLIC HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14564,"Azadi_top_verilator top_verilator main_swith PLIC HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14565,"Azadi_top_verilator top_verilator main_swith PLIC HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14565,"Azadi_top_verilator top_verilator main_swith PLIC HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith PLIC DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith PLIC DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14231,"Azadi_top_verilator top_verilator main_swith PLIC DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+14231,"Azadi_top_verilator top_verilator main_swith PLIC DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith PLIC clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith PLIC rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7174,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7175,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7176,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7177,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7178,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7179,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7180,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7181,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7182,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7183,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7184,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7185,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7186,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7187,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7188,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7189,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7190,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7191,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9213,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9214,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9215,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9216,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9217,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9218,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9219,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9220,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9221,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9222,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9223,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9224,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9225,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9226,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9227,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9228,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9229,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9230,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7105,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7106,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7107,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7108,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7109,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7110,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7111,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7112,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7113,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+534,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+535,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+536,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+537,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+538,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+539,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+540,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+541,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+542,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13955,"Azadi_top_verilator top_verilator main_swith PLIC IDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith PLIC STIDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+7192,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7193,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7194,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7195,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7196,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7197,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7198,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7199,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7200,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7201,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7202,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7203,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7204,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7205,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7206,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7207,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7208,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7209,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9231,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9232,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9233,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9234,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9235,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9236,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9237,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9238,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9239,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9240,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9241,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9242,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9243,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9244,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9245,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9246,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9247,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9248,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7210,"Azadi_top_verilator top_verilator main_swith PLIC hrequest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9249,"Azadi_top_verilator top_verilator main_swith PLIC hgrant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+7211,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7212,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7213,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7214,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7215,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7216,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7217,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7218,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7219,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+644,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+645,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+646,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+647,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+648,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+649,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+650,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+651,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+652,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7220,"Azadi_top_verilator top_verilator main_swith PLIC arb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+653,"Azadi_top_verilator top_verilator main_swith PLIC arb_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7221,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7222,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7223,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7224,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7225,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7226,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7227,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7228,"Azadi_top_verilator top_verilator main_swith PLIC arb_data a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7229,"Azadi_top_verilator top_verilator main_swith PLIC arb_data d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+654,"Azadi_top_verilator top_verilator main_swith PLIC hfifo_rspvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7230,"Azadi_top_verilator top_verilator main_swith PLIC dfifo_rspready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+655,"Azadi_top_verilator top_verilator main_swith PLIC hfifo_rspid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+7231,"Azadi_top_verilator top_verilator main_swith PLIC dfifo_rspready_merged",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7232,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7233,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7234,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7235,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7236,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7237,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7238,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7239,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7240,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14254,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7241,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7242,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+7243,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7244,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7245,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7246,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7247,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7248,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7249,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7250,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7251,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14108,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7252,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7253,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7211,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7212,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7213,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7214,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7215,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7216,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7217,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7218,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7219,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+644,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+645,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+646,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+647,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+648,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+649,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+650,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+651,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+652,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7105,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7106,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7107,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7108,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7109,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7110,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7111,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7112,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7113,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+534,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+535,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+536,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+537,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+538,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+539,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+540,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+541,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+542,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7254,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+656,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7255,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+7254,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+656,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7255,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+657,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7258,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+658,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+657,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7258,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+658,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14235,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb EnDataPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13849,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb EnReqStabA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb IdxW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7210,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+7259+i*3,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 85,0);}}
        tracep->declBus(c+9249,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9250,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+7220,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7265,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+653,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7268,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case masked_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7269,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case ppc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7270,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case arb_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+660,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7271,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7272,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case winner",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+14050,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+14050,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith XBAR_PERI M",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14564,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14564,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14565,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14565,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DRspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14231,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+14231,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DRspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith XBAR_PERI clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith XBAR_PERI rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6555,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6556,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6557,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6558,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6559,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6560,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6561,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6562,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6563,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6564,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6565,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6566,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6567,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6568,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6569,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6570,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6571,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6572,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1) d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9251,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9252,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9253,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9254,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9255,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9256,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9257,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9258,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9259,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9260,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9261,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9262,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9263,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9264,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9265,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9266,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9267,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9268,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1) a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6375,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6376,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6377,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6378,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6379,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6380,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6381,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6382,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6383,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8717,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8718,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8719,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8720,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8721,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8722,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8723,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8724,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8725,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13955,"Azadi_top_verilator top_verilator main_swith XBAR_PERI IDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith XBAR_PERI STIDW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+6573,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6574,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6575,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6576,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6577,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6578,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6579,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6580,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6581,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6582,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6583,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6584,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6585,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6586,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6587,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6588,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6589,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6590,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1) d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9269,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9270,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9271,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9272,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9273,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9274,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9275,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9276,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9277,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9278,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9279,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9280,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9281,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9282,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9283,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9284,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9285,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9286,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1) a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6591,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrequest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9287,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hgrant",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+6592,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6593,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6594,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6595,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6596,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6597,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6598,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6599,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6600,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9288,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9289,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_opcode",2, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9290,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+9291,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9292,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+9293,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_sink",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+9294,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+9295,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o d_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9296,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o a_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6601,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+9297,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6602,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6603,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6604,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6605,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6606,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6607,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6608,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6609,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6610,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+9298,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hfifo_rspvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+10873,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dfifo_rspready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+9299,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hfifo_rspid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+10874,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dfifo_rspready_merged",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6611,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6612,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6613,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6614,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6615,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6616,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6617,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6618,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6619,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14254,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6620,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6621,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+6622,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6623,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_opcode",1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6624,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_param",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6625,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6626,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6627,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_address",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6628,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6629,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i a_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6630,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i d_ready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+14108,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] reqid_sub",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+6631,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] shifted_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6632,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] unused_tl_h_source",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,7);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6592,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6593,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6594,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6595,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6596,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6597,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6598,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6599,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6600,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9288,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9289,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9290,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9291,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9292,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9293,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9294,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9295,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9296,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6375,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6376,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6377,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6378,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6379,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6380,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6381,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6382,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6383,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8717,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8718,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8719,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8720,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8721,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8722,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8723,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8724,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8725,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6633,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9300,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6634,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6633,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9300,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6634,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9301,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6637,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9302,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9301,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6637,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9302,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb N",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14235,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb EnDataPort",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13849,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb EnReqStabA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb IdxW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6591,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+6638+i*3,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb data_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, true,(i+0), 85,0);}}
        tracep->declBus(c+9287,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6644,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb idx_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+6601,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6645,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb data_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 85,0);
        tracep->declBit(c+9297,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6648,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case masked_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6649,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case ppc_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6650,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case arb_req",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+661,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case mask",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6651,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case mask_next",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6652,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case winner",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+14050,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+14050,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13856,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+13889,"gpio_reg_pkg GPIO_INTR_STATE_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14582,"gpio_reg_pkg GPIO_INTR_ENABLE_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14583,"gpio_reg_pkg GPIO_INTR_TEST_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14584,"gpio_reg_pkg GPIO_DATA_IN_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14585,"gpio_reg_pkg GPIO_DIRECT_OUT_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14586,"gpio_reg_pkg GPIO_MASKED_OUT_LOWER_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14587,"gpio_reg_pkg GPIO_MASKED_OUT_UPPER_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14588,"gpio_reg_pkg GPIO_DIRECT_OE_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14589,"gpio_reg_pkg GPIO_MASKED_OE_LOWER_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14590,"gpio_reg_pkg GPIO_MASKED_OE_UPPER_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14591,"gpio_reg_pkg GPIO_INTR_CTRL_EN_RISING_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14592,"gpio_reg_pkg GPIO_INTR_CTRL_EN_FALLING_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14593,"gpio_reg_pkg GPIO_INTR_CTRL_EN_LVLHIGH_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14594,"gpio_reg_pkg GPIO_INTR_CTRL_EN_LVLLOW_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14595,"gpio_reg_pkg GPIO_CTRL_EN_INPUT_FILTER_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        {int i; for (i=0; i<15; i++) {
                tracep->declBus(c+434+i*1,"gpio_reg_pkg GPIO_PERMIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, true,(i+0), 3,0);}}
        tracep->declBus(c+14107,"rv_plic_reg_pkg NumSrc",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14105,"rv_plic_reg_pkg NumTarget",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14252,"rv_plic_reg_pkg BlockAw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14596,"rv_plic_reg_pkg RV_PLIC_IP_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14597,"rv_plic_reg_pkg RV_PLIC_LE_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14598,"rv_plic_reg_pkg RV_PLIC_PRIO0_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14599,"rv_plic_reg_pkg RV_PLIC_PRIO1_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14600,"rv_plic_reg_pkg RV_PLIC_PRIO2_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14601,"rv_plic_reg_pkg RV_PLIC_PRIO3_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14602,"rv_plic_reg_pkg RV_PLIC_PRIO4_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14603,"rv_plic_reg_pkg RV_PLIC_PRIO5_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14604,"rv_plic_reg_pkg RV_PLIC_PRIO6_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14605,"rv_plic_reg_pkg RV_PLIC_PRIO7_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14606,"rv_plic_reg_pkg RV_PLIC_PRIO8_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14607,"rv_plic_reg_pkg RV_PLIC_PRIO9_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14608,"rv_plic_reg_pkg RV_PLIC_PRIO10_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14609,"rv_plic_reg_pkg RV_PLIC_PRIO11_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14610,"rv_plic_reg_pkg RV_PLIC_PRIO12_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14611,"rv_plic_reg_pkg RV_PLIC_PRIO13_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14612,"rv_plic_reg_pkg RV_PLIC_PRIO14_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14613,"rv_plic_reg_pkg RV_PLIC_PRIO15_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14614,"rv_plic_reg_pkg RV_PLIC_PRIO16_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14615,"rv_plic_reg_pkg RV_PLIC_PRIO17_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14616,"rv_plic_reg_pkg RV_PLIC_PRIO18_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14617,"rv_plic_reg_pkg RV_PLIC_PRIO19_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14618,"rv_plic_reg_pkg RV_PLIC_PRIO20_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14619,"rv_plic_reg_pkg RV_PLIC_PRIO21_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14620,"rv_plic_reg_pkg RV_PLIC_PRIO22_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14621,"rv_plic_reg_pkg RV_PLIC_PRIO23_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14622,"rv_plic_reg_pkg RV_PLIC_PRIO24_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14623,"rv_plic_reg_pkg RV_PLIC_PRIO25_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14624,"rv_plic_reg_pkg RV_PLIC_PRIO26_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14625,"rv_plic_reg_pkg RV_PLIC_PRIO27_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14626,"rv_plic_reg_pkg RV_PLIC_PRIO28_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14627,"rv_plic_reg_pkg RV_PLIC_PRIO29_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14628,"rv_plic_reg_pkg RV_PLIC_PRIO30_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14629,"rv_plic_reg_pkg RV_PLIC_PRIO31_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14630,"rv_plic_reg_pkg RV_PLIC_IE0_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14631,"rv_plic_reg_pkg RV_PLIC_THRESHOLD0_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14632,"rv_plic_reg_pkg RV_PLIC_CC0_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14633,"rv_plic_reg_pkg RV_PLIC_MSIP0_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        {int i; for (i=0; i<38; i++) {
                tracep->declBus(c+449+i*1,"rv_plic_reg_pkg RV_PLIC_PERMIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, true,(i+0), 3,0);}}
        tracep->declBus(c+14354,"uart_reg_pkg BlockAw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13889,"uart_reg_pkg UART_INTR_STATE_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14582,"uart_reg_pkg UART_INTR_ENABLE_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14583,"uart_reg_pkg UART_INTR_TEST_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14584,"uart_reg_pkg UART_CTRL_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14585,"uart_reg_pkg UART_STATUS_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14586,"uart_reg_pkg UART_RDATA_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14587,"uart_reg_pkg UART_WDATA_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14588,"uart_reg_pkg UART_FIFO_CTRL_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14589,"uart_reg_pkg UART_FIFO_STATUS_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14590,"uart_reg_pkg UART_OVRD_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14591,"uart_reg_pkg UART_VAL_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+14592,"uart_reg_pkg UART_TIMEOUT_CTRL_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        {int i; for (i=0; i<12; i++) {
                tracep->declBus(c+487+i*1,"uart_reg_pkg UART_PERMIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, true,(i+0), 3,0);}}
        tracep->declBus(c+14105,"rv_timer_reg_pkg N_HARTS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14105,"rv_timer_reg_pkg N_TIMERS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14252,"rv_timer_reg_pkg BlockAw",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14596,"rv_timer_reg_pkg RV_TIMER_CTRL_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14630,"rv_timer_reg_pkg RV_TIMER_CFG0_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14631,"rv_timer_reg_pkg RV_TIMER_TIMER_V_LOWER0_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14632,"rv_timer_reg_pkg RV_TIMER_TIMER_V_UPPER0_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14633,"rv_timer_reg_pkg RV_TIMER_COMPARE_LOWER0_0_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14634,"rv_timer_reg_pkg RV_TIMER_COMPARE_UPPER0_0_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14635,"rv_timer_reg_pkg RV_TIMER_INTR_ENABLE0_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14636,"rv_timer_reg_pkg RV_TIMER_INTR_STATE0_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        tracep->declBus(c+14637,"rv_timer_reg_pkg RV_TIMER_INTR_TEST0_OFFSET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 8,0);
        {int i; for (i=0; i<9; i++) {
                tracep->declBus(c+499+i*1,"rv_timer_reg_pkg RV_TIMER_PERMIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, true,(i+0), 3,0);}}
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7812,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7813,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7814,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7815,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7816,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7817,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7818,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7819,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7820,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8217,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8218,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8219,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8220,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8221,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8222,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8223,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8224,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8225,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8226,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8227,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8228,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8229,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8230,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8231,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8232,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8233,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8234,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8235,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8236,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8237,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8238,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8239,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8240,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8241,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8242,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8243,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8244,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8245,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8246,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+8244,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8245,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8246,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8249,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8250,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8251,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8249,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8250,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8251,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7823,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7824,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7825,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7826,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7827,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7828,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7829,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7830,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7831,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8253,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8254,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8255,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8256,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8257,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8258,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8259,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8260,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8261,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8262,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8263,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8264,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8265,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8266,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8267,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8268,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8269,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8270,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8271,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8272,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8273,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8274,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8275,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8276,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8277,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8278,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8279,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8280,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8281,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8282,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+8280,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8281,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8282,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8285,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8286,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8287,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8285,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8286,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8287,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12375,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12376,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12377,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12378,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12379,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12380,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12381,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12382,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12383,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3557,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3558,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3559,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3560,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3561,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3562,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3563,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3564,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3565,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12397,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12398,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12399,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12400,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12401,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12402,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12403,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12404,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12405,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3566,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3567,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3568,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3569,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3570,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3571,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3572,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3573,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3574,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12406,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3575,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+12407,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+12406,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3575,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+12407,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3576,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12410,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3577,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+3576,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12410,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3577,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12386,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12387,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12388,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12389,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12390,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12391,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12392,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12393,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12394,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3579,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3580,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3581,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3582,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3583,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3584,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3585,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3586,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3587,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12411,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12412,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12413,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12414,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12415,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12416,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12417,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12418,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12419,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3588,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3589,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3590,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3591,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3592,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3593,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3594,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3595,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3596,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12420,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3597,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+12421,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+12420,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3597,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+12421,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3598,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12424,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3599,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+3598,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12424,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3599,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7915,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7916,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7917,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7918,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7919,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7920,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7921,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7922,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7923,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8289,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8290,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8291,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8292,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8293,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8294,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8295,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8296,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8297,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8298,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8299,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8300,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8301,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8302,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8303,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8304,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8305,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8306,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8307,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8308,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8309,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8310,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8311,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8312,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8313,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8314,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8315,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8316,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8317,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8318,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+8316,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8317,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8318,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8321,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8322,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8323,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8321,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8322,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8323,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7926,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7927,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7928,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7929,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7930,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7931,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7932,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7933,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7934,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8325,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8326,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8327,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8328,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8329,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8330,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8331,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8332,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8333,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8334,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8335,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8336,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8337,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8338,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8339,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8340,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8341,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8342,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8343,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8344,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8345,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8346,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8347,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8348,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8349,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8350,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8351,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8352,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8353,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8354,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+8352,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8353,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8354,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8357,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8358,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8359,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8357,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8358,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8359,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9171,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9172,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9173,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9174,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9175,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9176,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9177,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9178,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9179,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9304,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9305,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9306,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9307,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9308,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9309,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9310,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9311,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9312,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9313,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9314,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9315,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9316,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9317,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9318,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9319,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9320,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9321,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9322,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9323,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9324,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9325,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9326,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9327,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9328,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9329,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9330,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9331,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9332,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+9333,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+9331,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9332,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+9333,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9336,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9337,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9338,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9336,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9337,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9338,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9182,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9183,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9184,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9185,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9186,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9187,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9188,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9189,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9190,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9340,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9341,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9342,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9343,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9344,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9345,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9346,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9347,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9348,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9349,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9350,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9351,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9352,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9353,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9354,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+9355,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+9356,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9357,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9358,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9359,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9360,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9361,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9362,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9363,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9364,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9365,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9366,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9367,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9368,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+9369,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+9367,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9368,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+9369,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9372,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9373,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9374,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9372,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9373,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9374,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8038,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8039,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8040,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8041,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8042,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8043,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8044,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8045,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8046,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8361,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8362,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8363,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8364,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8365,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8366,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8367,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8368,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8369,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8370,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8371,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8372,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8373,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8374,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8375,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8376,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8377,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8378,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8379,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8380,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8381,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8382,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8383,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8384,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8385,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8386,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8387,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8388,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8389,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8390,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+8388,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8389,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8390,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8393,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8394,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8395,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8393,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8394,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8395,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8049,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8050,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8051,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8052,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8053,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8054,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8055,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8056,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8057,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8397,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8398,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8399,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8400,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8401,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8402,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8403,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8404,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8405,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8406,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8407,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8408,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8409,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8410,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8411,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8412,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8413,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8414,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8415,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8416,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8417,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8418,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8419,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8420,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8421,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8422,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8423,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8424,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8425,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8426,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+8424,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8425,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8426,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8429,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8430,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8431,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8429,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8430,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8431,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10834,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10835,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10836,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10837,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10838,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10839,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10840,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10841,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10842,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+803,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+804,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+805,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+806,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+807,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+808,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+809,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+810,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+811,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10875,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10876,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10877,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10878,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10879,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10880,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10882,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10883,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+812,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+813,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+814,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+815,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+816,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+817,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+818,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+819,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+820,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10884,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+821,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+10885,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+10884,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+821,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+10885,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+822,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10888,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+823,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+822,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10888,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+823,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10845,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10846,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10847,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10848,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10849,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10850,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10851,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10852,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10853,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+825,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+826,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+827,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+828,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+829,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+830,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+831,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+832,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+833,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10889,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10890,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10891,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10892,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10893,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10894,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+10895,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+10896,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10897,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+834,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+835,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+836,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+837,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+838,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+839,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+840,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+841,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+842,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10898,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+843,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+10899,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+10898,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+843,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+10899,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+844,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10902,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+845,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+844,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10902,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+845,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8175,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8176,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8177,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8178,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8179,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8180,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8181,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8182,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8183,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8433,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8434,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8435,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8436,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8437,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8438,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8439,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8440,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8441,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8442,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8443,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8444,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8445,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8446,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8447,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8448,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8449,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8450,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8451,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8452,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8453,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8454,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8455,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8456,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8457,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8458,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8459,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8460,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8461,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8462,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+8460,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8461,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8462,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8465,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8466,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8467,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8465,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8466,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8467,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8186,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8187,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8188,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8189,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8190,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8191,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8192,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8193,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8194,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8469,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8470,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8471,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8472,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8473,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8474,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8475,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8476,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8477,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8478,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8479,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8480,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8481,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8482,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8483,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8484,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8485,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8486,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8487,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8488,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8489,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8490,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8491,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8492,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+8493,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8494,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8495,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8496,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8497,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8498,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+8496,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8497,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8498,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8501,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8502,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8503,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+8501,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8502,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8503,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7232,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7233,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7234,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7235,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7236,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7237,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7238,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7239,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7240,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9376,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9377,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9378,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9379,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9380,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9381,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9382,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9383,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9384,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7273,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7274,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7275,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7276,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7277,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7278,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7279,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7280,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7281,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9385,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9386,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9387,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9388,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9389,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9390,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9391,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9392,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9393,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7282,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9394,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7283,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+7282,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9394,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7283,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9395,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7286,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9396,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9395,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7286,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9396,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7243,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7244,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7245,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7246,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7247,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7248,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7249,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7250,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7251,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9398,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9399,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9400,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9401,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9402,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9403,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9404,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9405,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9406,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7287,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7288,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7289,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7290,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7291,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7292,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7293,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7294,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7295,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9407,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9408,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9409,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9410,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9411,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9412,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9413,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9414,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9415,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7296,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9416,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7297,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+7296,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9416,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7297,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9417,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7300,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9418,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9417,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7300,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9418,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6611,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6612,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6613,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6614,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6615,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6616,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6617,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6618,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6619,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9420,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9421,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9422,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9423,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9424,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9425,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9426,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9427,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9428,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6653,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6654,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6655,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6656,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6657,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6658,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6659,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6660,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6661,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9429,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9430,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9431,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9432,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9433,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9434,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9435,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9436,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9437,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6662,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9438,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6663,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6662,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9438,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6663,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9439,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6666,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9440,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9439,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6666,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9440,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6622,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6623,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6624,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6625,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6626,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6627,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6628,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6629,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6630,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9442,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9443,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9444,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9445,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9446,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9447,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9448,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9449,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9450,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6667,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6668,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6669,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6670,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6671,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6672,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6673,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6674,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6675,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9451,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9452,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9453,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9454,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9455,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9456,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9457,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9458,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9459,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6676,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9460,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6677,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6676,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9460,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6677,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9461,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6680,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9462,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9461,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6680,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9462,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12425,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12426,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12427,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12428,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12429,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12430,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12431,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12432,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12433,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9464,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9465,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9466,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9467,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9468,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9469,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9470,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9471,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9472,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12434,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12435,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12436,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12437,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12438,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12439,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12440,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12441,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12442,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9473,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9474,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9475,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9476,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9477,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9478,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9479,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9480,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9481,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12443,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9482,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+12444,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+12443,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9482,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+12444,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9483,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12447,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9484,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9483,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12447,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9484,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12448,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12449,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12450,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12451,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12452,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12453,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12454,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12455,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12456,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9486,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9487,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9488,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9489,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9490,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9491,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9492,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9493,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9494,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12457,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12458,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12459,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12460,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12461,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12462,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12463,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12464,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12465,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9495,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9496,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9497,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9498,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9499,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9500,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9501,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9502,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9503,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12466,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9504,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+12467,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+12466,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9504,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+12467,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9505,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9506,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9505,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9506,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12471,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12472,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12473,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12474,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12475,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12476,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12477,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12478,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12479,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9508,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9509,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9510,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9511,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9512,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9513,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9514,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9515,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9516,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12480,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12481,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12482,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12483,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12484,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12485,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12486,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12487,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12488,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9517,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9518,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9519,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9520,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9521,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9522,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9523,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9524,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9525,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12489,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9526,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+12490,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+12489,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9526,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+12490,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9527,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12493,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9528,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9527,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12493,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9528,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5155,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5156,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5158,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5159,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5160,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5161,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5162,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9530,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9531,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9532,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9533,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9534,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9535,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9536,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9537,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9538,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5163,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5164,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5165,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5166,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5167,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5168,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5169,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5170,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5171,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9539,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9540,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9541,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9542,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9543,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9544,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9545,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9546,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9547,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5172,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5173,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+5172,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9548,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5173,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9549,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5176,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9550,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9549,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5176,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9550,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5177,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5178,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5179,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5180,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5181,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5182,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5183,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5184,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5185,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9552,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9553,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9554,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9555,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9556,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9557,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9558,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9559,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9560,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5186,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5187,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5188,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5189,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5190,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5191,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5192,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5193,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5194,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9561,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9562,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9563,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9564,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9565,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9566,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9567,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9568,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9569,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5195,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9570,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5196,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+5195,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9570,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5196,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9571,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5199,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9572,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9571,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5199,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9572,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5200,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5201,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5202,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5203,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5204,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5205,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5206,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5207,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5208,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9574,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9575,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9576,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9577,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9578,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9579,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9580,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9581,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9582,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5210,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5211,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5212,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5213,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5214,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5215,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5216,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5217,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9583,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9584,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9585,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9586,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9587,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9588,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9589,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9590,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9591,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9592,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5219,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+5218,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9592,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5219,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9593,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5222,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9594,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9593,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5222,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9594,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5223,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5224,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5225,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5226,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5227,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5228,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5229,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5230,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5231,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9596,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9597,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9598,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9599,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9600,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9601,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9602,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9603,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9604,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5232,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5233,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5234,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5235,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5236,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5237,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5238,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5239,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5240,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9605,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9606,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9607,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9608,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9609,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9610,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9611,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9612,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9613,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5241,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9614,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5242,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+5241,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9614,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5242,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9615,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5245,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9616,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9615,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5245,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9616,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5247,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5248,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5249,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5250,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5251,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5252,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5253,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5254,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9618,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9619,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9620,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9621,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9622,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9623,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9624,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9625,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9626,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5255,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5256,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5257,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5258,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5259,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5260,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5261,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5262,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5263,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9627,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9628,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9629,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9630,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9631,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9632,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9633,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9634,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9635,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5264,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9636,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5265,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+5264,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9636,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5265,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9637,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5268,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9638,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9637,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5268,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9638,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5269,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5270,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5271,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5272,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5273,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5274,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5275,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5276,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5277,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9640,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9641,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9642,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9644,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9645,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9648,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5278,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5279,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5280,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5281,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5282,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5283,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5284,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5285,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5286,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9649,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9650,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9651,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9652,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9653,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9654,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9655,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9656,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9657,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5287,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9658,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5288,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+5287,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9658,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5288,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9659,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5291,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9660,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9659,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5291,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9660,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5292,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5293,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5294,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5295,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5296,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5297,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5298,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5299,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9662,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9663,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9664,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9665,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9666,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9667,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9668,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9669,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9670,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5301,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5302,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5303,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5304,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5305,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5306,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5307,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5308,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5309,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9671,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9672,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9673,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9674,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9675,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9676,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9677,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9678,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9679,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5310,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9680,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5311,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+5310,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9680,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5311,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9681,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5314,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9682,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9681,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5314,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9682,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5315,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5316,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5317,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5318,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5319,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5320,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5321,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5322,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5323,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9684,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9685,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9686,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9687,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9688,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9690,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9691,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9692,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5324,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5325,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5326,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5327,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5328,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5329,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5330,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5331,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5332,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9693,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9694,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9695,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9696,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9697,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9698,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9699,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9700,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9701,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5333,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9702,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5334,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+5333,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9702,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5334,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9703,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5337,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9704,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9703,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5337,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9704,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5338,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5339,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5340,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5341,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5342,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5343,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5344,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5345,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5346,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9706,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9707,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9708,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9709,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9710,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9711,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9712,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9713,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9714,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5347,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5348,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5349,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5350,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5351,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5352,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5353,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5354,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5355,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9715,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9716,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9717,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9718,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9719,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9720,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9721,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9722,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9723,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5356,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9724,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5357,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+5356,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9724,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5357,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9725,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5360,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9726,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9725,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5360,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9726,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    }
}

void VAzadi_top_verilator::traceInitSub5(void* userp, VerilatedFst* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5361,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5362,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5363,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5364,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5365,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5366,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5368,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5369,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9728,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9729,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9730,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9731,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9732,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9733,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9734,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9735,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9736,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5370,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5371,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5372,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5373,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5374,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5375,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5376,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5377,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5378,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9737,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9738,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9739,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9740,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9741,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9742,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9743,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9744,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9745,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5379,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5380,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+5379,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9746,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5380,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9747,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5383,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9748,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9747,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5383,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9748,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[9] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5384,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5385,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5386,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5387,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5388,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5389,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5390,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5391,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5392,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9750,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9751,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9752,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9753,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9754,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9755,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9756,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9757,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9758,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5393,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5394,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5395,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+5396,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+5397,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+5398,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+5399,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+5400,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+5401,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9759,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+9760,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9761,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+9762,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+9763,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+9764,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+9765,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+9766,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9767,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5402,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9768,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5403,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+5402,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9768,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+5403,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+9769,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5406,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9770,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+9769,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5406,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+9770,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[10] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4685,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4686,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4687,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4688,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4689,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10903,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10904,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10905,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10906,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10907,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10908,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10909,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10910,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10911,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4693,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4694,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4695,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4696,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4697,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4698,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4699,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4701,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10912,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10913,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10914,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10915,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10916,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10917,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10918,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10919,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10920,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4702,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10921,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4703,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4702,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10921,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4703,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10922,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4706,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+10923,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+10922,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4706,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+10923,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4707,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4708,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4709,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4710,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4711,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4712,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4713,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4714,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4715,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10925,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10926,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10927,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10928,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10929,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10930,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10931,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10932,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10933,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4716,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4717,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4718,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4719,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4720,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4721,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4722,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4723,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4724,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10934,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10935,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10936,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10937,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10938,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10939,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10940,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10941,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10942,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4725,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10943,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4726,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4725,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10943,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4726,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10944,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4729,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+10945,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+10944,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4729,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+10945,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4730,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4732,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4733,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4734,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4735,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4736,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4737,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4738,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10947,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10948,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10949,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10950,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10951,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10952,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10953,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10954,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10955,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4739,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4740,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4741,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4742,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4743,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4744,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4745,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4746,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4747,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10956,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10957,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10958,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10959,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10960,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10961,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10962,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10963,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10964,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4748,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10965,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4749,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4748,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10965,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4749,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10966,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4752,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+10967,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+10966,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4752,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+10967,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4753,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4755,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4756,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4757,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4758,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4759,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4760,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4761,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10969,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10970,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10971,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10972,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10973,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10974,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10975,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10976,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10977,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4762,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4763,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4764,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4765,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4766,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4767,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4768,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4769,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4770,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10978,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10979,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10980,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10981,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10982,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10983,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10984,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10985,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10986,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4771,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10987,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4772,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4771,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10987,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4772,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10988,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4775,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+10989,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+10988,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4775,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+10989,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4776,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4777,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4778,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4779,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4780,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4781,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4782,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4783,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4784,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10991,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+10992,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10993,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+10994,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+10995,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+10996,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+10997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+10998,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+10999,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4785,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4786,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4787,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4789,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4791,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4792,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4793,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11000,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11001,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11002,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11003,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11004,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11005,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11006,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11007,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11008,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4794,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11009,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4795,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4794,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11009,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4795,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11010,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4798,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+11011,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+11010,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4798,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+11011,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4799,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4800,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4801,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4802,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4803,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4804,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4805,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4806,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4807,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11013,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11014,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11015,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11016,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11017,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11018,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11019,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11020,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11021,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4808,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4809,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4810,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4811,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4812,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4813,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4814,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4815,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4816,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11022,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11023,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11024,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11025,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11026,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11027,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11028,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11029,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11030,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4817,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11031,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4818,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4817,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11031,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4818,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11032,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4821,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+11033,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+11032,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4821,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+11033,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4822,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4823,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4824,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4825,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4826,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4827,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4828,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4829,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4830,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11035,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11036,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11037,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11038,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11039,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11040,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11041,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11042,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11043,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4831,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4832,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4833,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4834,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4835,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4836,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4837,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4838,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4839,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11044,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11045,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11046,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11047,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11048,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11049,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11050,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11051,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11052,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4840,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11053,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4841,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4840,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11053,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4841,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11054,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4844,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+11055,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+11054,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4844,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+11055,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4845,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4846,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4847,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4848,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4849,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4851,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4852,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4853,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11057,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11058,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11059,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11060,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11061,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11062,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11063,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11064,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11065,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4854,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4856,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4857,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4858,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4860,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4861,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4862,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11066,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11067,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11068,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11069,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11070,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11071,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11072,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11073,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11074,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4863,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11075,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4864,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4863,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11075,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4864,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11076,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+11077,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+11076,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+11077,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4868,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4869,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4870,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4871,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4872,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4873,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4874,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4875,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4876,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11079,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11080,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11081,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11082,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11083,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11084,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11085,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11086,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11087,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4877,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4878,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4879,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4880,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4881,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4882,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4883,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4884,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4885,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11088,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11089,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11090,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11091,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11092,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11093,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11094,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11095,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11096,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4886,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11097,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4887,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4886,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11097,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4887,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11098,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4890,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+11099,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+11098,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4890,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+11099,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4891,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4892,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4893,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4894,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4895,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4896,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4897,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4898,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4899,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11101,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11102,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11103,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11104,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11105,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11106,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11107,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11108,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11109,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4900,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4901,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4902,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+4903,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+4904,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+4905,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+4906,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+4907,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+4908,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11110,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11111,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11112,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+11113,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+11114,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+11115,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+11116,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+11117,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11118,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4909,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11119,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4910,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+4909,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11119,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+4910,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11120,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4913,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+11121,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+11120,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4913,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+11121,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[9] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12840,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12841,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12842,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12843,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12844,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12845,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12846,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12847,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12848,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3601,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3602,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3603,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3604,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3605,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3606,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3607,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3608,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3609,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13074,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13075,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13076,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13077,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13078,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13079,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13080,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13081,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13082,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3610,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3611,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3612,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3613,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3614,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3615,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3616,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3617,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3618,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13083,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3619,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+13084,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+13083,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3619,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+13084,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3620,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13087,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3621,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+3620,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13087,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3621,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12851,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12852,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12853,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12854,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12855,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12856,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12857,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12858,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3623,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3624,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3625,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3626,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3627,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3628,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3629,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3630,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3631,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13088,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13089,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13090,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13091,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13092,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13093,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13094,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13095,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13096,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3632,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3633,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3634,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3635,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3636,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3637,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3638,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3639,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3640,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13097,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3641,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+13098,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+13097,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3641,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+13098,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3642,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13101,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+3642,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13101,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3643,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12862,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12863,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12864,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12865,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12866,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12867,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12868,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12869,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12870,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3645,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3646,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3647,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3648,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3649,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3650,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3651,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3652,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3653,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13102,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13103,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13104,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13105,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13106,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13107,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13108,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13109,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13110,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3654,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3655,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3656,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3657,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3658,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3659,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3660,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3661,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3662,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13111,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3663,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+13112,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+13111,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3663,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+13112,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3664,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13115,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3665,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+3664,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13115,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3665,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12966,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12967,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12968,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12969,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12970,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12971,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12972,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12973,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12974,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3667,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3668,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3669,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3670,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3671,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3672,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3673,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3674,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3675,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13116,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13117,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13118,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13119,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13120,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13121,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13122,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13123,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13124,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3676,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3677,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3678,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3679,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3680,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3681,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3682,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3683,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3684,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13125,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3685,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+13126,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+13125,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3685,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+13126,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3686,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13129,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3687,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+3686,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13129,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3687,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12977,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12978,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12979,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12980,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12981,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12982,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12983,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12984,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12985,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3689,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3690,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3691,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3692,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3693,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3694,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3695,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3696,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3697,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13130,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13131,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13132,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13133,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13134,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13135,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13136,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13137,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13138,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3698,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3699,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3700,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3701,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3702,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3703,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3704,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3705,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3706,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13139,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3707,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+13140,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+13139,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3707,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+13140,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3708,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13143,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3709,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+3708,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13143,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3709,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12988,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12989,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12990,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12991,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12992,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12993,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12994,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12995,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12996,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3711,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3712,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3713,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3714,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3715,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3716,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3717,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3718,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3719,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13144,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13145,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13146,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+13147,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+13148,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13149,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+13150,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13151,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+13152,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3720,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3721,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3722,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+3723,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+3724,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+3725,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+3726,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+3727,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3728,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13153,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3729,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+13154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+13153,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3729,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+13154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3730,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13157,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3731,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+3730,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13157,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+3731,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] u_hostfifo rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6681,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6682,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6683,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6685,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6686,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6687,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6688,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2639,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2640,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2641,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2642,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2643,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2644,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2645,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2646,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2647,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12026,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12027,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12028,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12029,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12030,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12031,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12032,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12033,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12034,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2648,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2649,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2650,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2651,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2652,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2653,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2654,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2655,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2656,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6690,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2657,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6691,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6690,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2657,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6691,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2658,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6694,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2659,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+2658,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6694,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2659,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6695,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6696,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6697,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6698,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6699,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6701,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6702,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6703,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2661,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2662,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2663,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2664,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2665,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2666,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2667,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2668,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12035,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12036,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12037,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12038,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12039,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12040,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12041,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12042,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12043,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2670,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2671,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2672,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2673,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2674,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2675,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2676,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2677,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2678,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6704,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2679,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6705,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6704,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2679,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6705,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2680,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6708,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2681,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+2680,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6708,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2681,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6709,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6710,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6711,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6712,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6713,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6714,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6715,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6716,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6717,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2683,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2685,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2686,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2687,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2688,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2690,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2691,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12044,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12045,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12046,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12047,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12048,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12049,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12050,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12051,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12052,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2693,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2694,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2695,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2696,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2697,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2698,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2699,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6718,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2701,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6719,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6718,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2701,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6719,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2702,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6722,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2703,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+2702,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6722,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2703,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6723,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6724,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6725,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6726,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6727,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6728,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6729,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6730,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2705,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2706,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2707,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2708,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2709,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2710,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2711,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2712,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2713,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12053,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12054,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12055,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12056,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12057,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12058,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12059,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12060,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12061,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2714,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2715,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2716,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2717,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2718,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2719,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2720,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2721,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2722,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6732,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2723,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6733,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6732,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2723,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6733,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2724,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6736,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2725,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+2724,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6736,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2725,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6737,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6738,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6739,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6740,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6741,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6742,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6743,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6744,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6745,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2727,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2728,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2729,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2730,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2732,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2733,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2734,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2735,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12062,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12063,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12064,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12065,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12066,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12067,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12068,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12069,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12070,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2736,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2737,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2738,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2739,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2740,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2741,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2742,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2743,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2744,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2745,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6747,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2745,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6747,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6750,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2747,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+2746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6750,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2747,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6751,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6752,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6753,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6754,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6755,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6756,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6757,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6758,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6759,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2749,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2750,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2751,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2752,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2753,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2754,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2755,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2756,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2757,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12071,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12072,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12073,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12074,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12075,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12076,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12077,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12078,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12079,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2758,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2759,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2760,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2761,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2762,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2763,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2764,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2765,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2766,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6760,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2767,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6761,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6760,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2767,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6761,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2768,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6764,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2769,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+2768,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6764,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2769,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6765,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6766,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6767,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6768,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6769,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6770,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6771,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6772,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6773,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2771,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2772,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2773,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2774,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2775,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2776,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2777,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2778,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2779,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12080,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12081,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12082,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12083,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12084,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12085,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12086,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12087,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12088,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2780,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2781,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2782,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2783,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2784,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2785,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2786,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2787,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2788,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6774,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2789,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6775,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6774,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2789,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6775,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6778,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2791,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+2790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6778,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2791,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6779,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6780,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6781,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6782,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6783,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6784,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6785,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6786,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6787,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2793,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2794,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2795,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2796,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2797,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2798,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2799,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2800,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2801,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12089,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12090,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12091,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12092,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12093,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12094,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12095,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12096,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12097,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2802,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2803,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2804,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2805,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2806,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2807,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2808,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2809,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2810,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6788,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2811,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6789,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6788,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2811,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6789,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2812,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6792,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2813,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+2812,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6792,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2813,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6793,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6794,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6795,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6796,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6797,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6798,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6799,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6800,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6801,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2815,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2816,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2817,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2818,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2820,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2821,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2822,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2823,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12098,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12099,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12100,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12101,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12102,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12103,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12104,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12106,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2824,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2825,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2826,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2827,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2828,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2829,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2830,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2831,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2832,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6802,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2833,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6803,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6802,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2833,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6803,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2834,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6806,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2835,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+2834,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6806,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2835,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6807,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6808,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6809,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6810,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6811,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6812,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6813,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6814,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6815,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2837,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2838,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2839,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2840,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2841,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2842,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2843,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2844,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2845,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12107,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12108,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12109,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12110,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12111,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12112,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12113,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12114,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12115,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2846,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2847,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2848,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2849,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2851,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2852,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2853,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2854,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6816,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6817,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6816,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6817,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2856,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6820,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2857,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+2856,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6820,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2857,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6821,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6822,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6823,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6824,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6825,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6826,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6827,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6828,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6829,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2860,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2861,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2862,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2863,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2864,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2865,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2866,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12116,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12117,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12118,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12119,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12120,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12121,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12122,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12123,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12124,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2869,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2870,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2871,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2873,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2874,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2875,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2876,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6830,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6831,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6830,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6831,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6834,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2879,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+2878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6834,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2879,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6835,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6836,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6837,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6838,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6839,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6840,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6841,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6842,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6843,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2881,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2882,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2883,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2884,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2885,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2886,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2887,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2889,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12125,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12127,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12128,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12129,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12130,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12131,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12133,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2890,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2891,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2892,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2893,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2894,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2895,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2896,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2897,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2898,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6844,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2899,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6845,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6844,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2899,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6845,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2900,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6848,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2901,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+2900,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6848,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2901,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d ReqPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d RspPass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d ReqDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d RspDepth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d SpareReqW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d SpareRspW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6849,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_opcode",1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6851,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6852,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6853,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6854,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_address",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6856,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i a_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6857,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i d_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2903,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2904,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_opcode",2,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2905,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2906,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2907,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2908,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_sink",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2909,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2910,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o d_error",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2911,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o a_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+12134,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+12135,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_opcode",1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12136,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_param",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+12137,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+12138,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_source",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+12139,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_address",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12140,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_mask",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12141,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o a_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+12142,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o d_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2912,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2913,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_opcode",2,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2914,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_param",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+2915,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+2916,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_source",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+2917,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_sink",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+2918,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+2919,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i d_error",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2920,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i a_ready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_req_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_rsp_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_rsp_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d REQFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d RSPFIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6858,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2921,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBit(c+6858,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2921,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 84,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13986,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo Pass",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo Depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo OutputZeroIfEmpty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14105,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo DepthW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+11132,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rst_ni",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo clr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2922,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo wvalid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6862,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo wready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2923,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo wdata_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBit(c+2922,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rvalid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6862,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+2923,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rdata_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 50,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo depth_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBit(c+13859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo gen_passthru_fifo unused_clr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+13954,"brq_pkg PMP_MAX_REGIONS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13955,"brq_pkg PMP_CFG_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13850,"brq_pkg PMP_I",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13867,"brq_pkg PMP_D",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14638,"brq_pkg CSR_OFF_PMP_CFG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+14639,"brq_pkg CSR_OFF_PMP_ADDR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
        tracep->declBus(c+13875,"brq_pkg CSR_MSTATUS_MIE_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13963,"brq_pkg CSR_MSTATUS_MPIE_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13966,"brq_pkg CSR_MSTATUS_MPP_BIT_LOW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14118,"brq_pkg CSR_MSTATUS_MPP_BIT_HIGH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14640,"brq_pkg CSR_MSTATUS_MPRV_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14641,"brq_pkg CSR_MSTATUS_TW_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14245,"brq_pkg CSR_MISA_MXL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13875,"brq_pkg CSR_MSIX_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13963,"brq_pkg CSR_MTIX_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13966,"brq_pkg CSR_MEIX_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13954,"brq_pkg CSR_MFIX_BIT_LOW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14115,"brq_pkg CSR_MFIX_BIT_HIGH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14642,"tlul_pkg ArbiterImpl",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 23,0);
        tracep->declBus(c+14107,"tlul_pkg TL_AW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14107,"tlul_pkg TL_DW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14182,"tlul_pkg TL_AIW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14105,"tlul_pkg TL_DIW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14177,"tlul_pkg TL_DBW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14104,"tlul_pkg TL_SZW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+14643,"tlul_pkg TL_H2D_DEFAULT a_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14644,"tlul_pkg TL_H2D_DEFAULT a_opcode",1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14645,"tlul_pkg TL_H2D_DEFAULT a_param",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14646,"tlul_pkg TL_H2D_DEFAULT a_size",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14647,"tlul_pkg TL_H2D_DEFAULT a_source",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14648,"tlul_pkg TL_H2D_DEFAULT a_address",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14649,"tlul_pkg TL_H2D_DEFAULT a_mask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+14650,"tlul_pkg TL_H2D_DEFAULT a_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+14651,"tlul_pkg TL_H2D_DEFAULT d_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+14652,"tlul_pkg TL_D2H_DEFAULT d_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14653,"tlul_pkg TL_D2H_DEFAULT d_opcode",2, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14654,"tlul_pkg TL_D2H_DEFAULT d_param",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+14655,"tlul_pkg TL_D2H_DEFAULT d_size",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14656,"tlul_pkg TL_D2H_DEFAULT d_source",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 7,0);
        tracep->declBus(c+14657,"tlul_pkg TL_D2H_DEFAULT d_sink",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBus(c+14658,"tlul_pkg TL_D2H_DEFAULT d_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+14659,"tlul_pkg TL_D2H_DEFAULT d_error",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+14660,"tlul_pkg TL_D2H_DEFAULT a_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13952,"fpnew_pkg NUM_FP_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13875,"fpnew_pkg FP_FORMAT_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14087,"fpnew_pkg FP_ENCODINGS(0) exp_bits",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14088,"fpnew_pkg FP_ENCODINGS(0) man_bits",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14661,"fpnew_pkg FP_ENCODINGS(1) exp_bits",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14662,"fpnew_pkg FP_ENCODINGS(1) man_bits",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14663,"fpnew_pkg FP_ENCODINGS(2) exp_bits",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14664,"fpnew_pkg FP_ENCODINGS(2) man_bits",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14663,"fpnew_pkg FP_ENCODINGS(3) exp_bits",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14665,"fpnew_pkg FP_ENCODINGS(3) man_bits",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14087,"fpnew_pkg FP_ENCODINGS(4) exp_bits",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14666,"fpnew_pkg FP_ENCODINGS(4) man_bits",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14667,"fpnew_pkg CPK_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,4);
        tracep->declBus(c+13951,"fpnew_pkg NUM_INT_FORMATS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13856,"fpnew_pkg INT_FORMAT_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13951,"fpnew_pkg NUM_OPGROUPS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13951,"fpnew_pkg OP_BITS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+14668,"fpnew_pkg RV64D Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13943,"fpnew_pkg RV64D EnableVectors",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13944,"fpnew_pkg RV64D EnableNanBox",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14669,"fpnew_pkg RV64D FpFmtMask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,4);
        tracep->declBus(c+14670,"fpnew_pkg RV64D IntFmtMask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,3);
        tracep->declBus(c+14668,"fpnew_pkg RV32D Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+14671,"fpnew_pkg RV32D EnableVectors",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13944,"fpnew_pkg RV32D EnableNanBox",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14669,"fpnew_pkg RV32D FpFmtMask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,4);
        tracep->declBus(c+13946,"fpnew_pkg RV32D IntFmtMask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,3);
        tracep->declBus(c+13942,"fpnew_pkg RV32F Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+13943,"fpnew_pkg RV32F EnableVectors",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13944,"fpnew_pkg RV32F EnableNanBox",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+13945,"fpnew_pkg RV32F FpFmtMask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,4);
        tracep->declBus(c+13946,"fpnew_pkg RV32F IntFmtMask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,3);
        tracep->declBus(c+14668,"fpnew_pkg RV64D_Xsflt Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+14671,"fpnew_pkg RV64D_Xsflt EnableVectors",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13944,"fpnew_pkg RV64D_Xsflt EnableNanBox",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14672,"fpnew_pkg RV64D_Xsflt FpFmtMask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,4);
        tracep->declBus(c+14673,"fpnew_pkg RV64D_Xsflt IntFmtMask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,3);
        tracep->declBus(c+13942,"fpnew_pkg RV32F_Xsflt Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+14671,"fpnew_pkg RV32F_Xsflt EnableVectors",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13944,"fpnew_pkg RV32F_Xsflt EnableNanBox",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14674,"fpnew_pkg RV32F_Xsflt FpFmtMask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,4);
        tracep->declBus(c+14675,"fpnew_pkg RV32F_Xsflt IntFmtMask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,3);
        tracep->declBus(c+13942,"fpnew_pkg RV32F_Xf16alt_Xfvec Width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+14671,"fpnew_pkg RV32F_Xf16alt_Xfvec EnableVectors",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBit(c+13944,"fpnew_pkg RV32F_Xf16alt_Xfvec EnableNanBox",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+14676,"fpnew_pkg RV32F_Xf16alt_Xfvec FpFmtMask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,4);
        tracep->declBus(c+14677,"fpnew_pkg RV32F_Xf16alt_Xfvec IntFmtMask",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,3);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_NOREGS PipeRegs(0)(0)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_NOREGS PipeRegs(0)(1)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_NOREGS PipeRegs(0)(2)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_NOREGS PipeRegs(0)(3)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_NOREGS PipeRegs(0)(4)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_NOREGS PipeRegs(1)(0)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_NOREGS PipeRegs(1)(1)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_NOREGS PipeRegs(1)(2)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_NOREGS PipeRegs(1)(3)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_NOREGS PipeRegs(1)(4)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_NOREGS PipeRegs(2)(0)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_NOREGS PipeRegs(2)(1)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_NOREGS PipeRegs(2)(2)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_NOREGS PipeRegs(2)(3)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_NOREGS PipeRegs(2)(4)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_NOREGS PipeRegs(3)(0)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_NOREGS PipeRegs(3)(1)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_NOREGS PipeRegs(3)(2)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_NOREGS PipeRegs(3)(3)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_NOREGS PipeRegs(3)(4)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13947,"fpnew_pkg DEFAULT_NOREGS UnitTypes(0)(0)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13947,"fpnew_pkg DEFAULT_NOREGS UnitTypes(0)(1)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13947,"fpnew_pkg DEFAULT_NOREGS UnitTypes(0)(2)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13947,"fpnew_pkg DEFAULT_NOREGS UnitTypes(0)(3)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13947,"fpnew_pkg DEFAULT_NOREGS UnitTypes(0)(4)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13948,"fpnew_pkg DEFAULT_NOREGS UnitTypes(1)(0)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13948,"fpnew_pkg DEFAULT_NOREGS UnitTypes(1)(1)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13948,"fpnew_pkg DEFAULT_NOREGS UnitTypes(1)(2)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13948,"fpnew_pkg DEFAULT_NOREGS UnitTypes(1)(3)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13948,"fpnew_pkg DEFAULT_NOREGS UnitTypes(1)(4)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13947,"fpnew_pkg DEFAULT_NOREGS UnitTypes(2)(0)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13947,"fpnew_pkg DEFAULT_NOREGS UnitTypes(2)(1)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13947,"fpnew_pkg DEFAULT_NOREGS UnitTypes(2)(2)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13947,"fpnew_pkg DEFAULT_NOREGS UnitTypes(2)(3)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13947,"fpnew_pkg DEFAULT_NOREGS UnitTypes(2)(4)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13948,"fpnew_pkg DEFAULT_NOREGS UnitTypes(3)(0)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13948,"fpnew_pkg DEFAULT_NOREGS UnitTypes(3)(1)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13948,"fpnew_pkg DEFAULT_NOREGS UnitTypes(3)(2)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13948,"fpnew_pkg DEFAULT_NOREGS UnitTypes(3)(3)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13948,"fpnew_pkg DEFAULT_NOREGS UnitTypes(3)(4)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13949,"fpnew_pkg DEFAULT_NOREGS PipeConfig",36, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13974,"fpnew_pkg DEFAULT_SNITCH PipeRegs(0)(0)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_SNITCH PipeRegs(0)(1)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_SNITCH PipeRegs(0)(2)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_SNITCH PipeRegs(0)(3)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_SNITCH PipeRegs(0)(4)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13974,"fpnew_pkg DEFAULT_SNITCH PipeRegs(1)(0)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_SNITCH PipeRegs(1)(1)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_SNITCH PipeRegs(1)(2)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_SNITCH PipeRegs(1)(3)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_SNITCH PipeRegs(1)(4)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13974,"fpnew_pkg DEFAULT_SNITCH PipeRegs(2)(0)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_SNITCH PipeRegs(2)(1)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_SNITCH PipeRegs(2)(2)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_SNITCH PipeRegs(2)(3)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_SNITCH PipeRegs(2)(4)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13974,"fpnew_pkg DEFAULT_SNITCH PipeRegs(3)(0)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_SNITCH PipeRegs(3)(1)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_SNITCH PipeRegs(3)(2)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_SNITCH PipeRegs(3)(3)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13860,"fpnew_pkg DEFAULT_SNITCH PipeRegs(3)(4)",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+13947,"fpnew_pkg DEFAULT_SNITCH UnitTypes(0)(0)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13947,"fpnew_pkg DEFAULT_SNITCH UnitTypes(0)(1)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13947,"fpnew_pkg DEFAULT_SNITCH UnitTypes(0)(2)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13947,"fpnew_pkg DEFAULT_SNITCH UnitTypes(0)(3)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13947,"fpnew_pkg DEFAULT_SNITCH UnitTypes(0)(4)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14678,"fpnew_pkg DEFAULT_SNITCH UnitTypes(1)(0)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14678,"fpnew_pkg DEFAULT_SNITCH UnitTypes(1)(1)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14678,"fpnew_pkg DEFAULT_SNITCH UnitTypes(1)(2)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14678,"fpnew_pkg DEFAULT_SNITCH UnitTypes(1)(3)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+14678,"fpnew_pkg DEFAULT_SNITCH UnitTypes(1)(4)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13947,"fpnew_pkg DEFAULT_SNITCH UnitTypes(2)(0)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13947,"fpnew_pkg DEFAULT_SNITCH UnitTypes(2)(1)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13947,"fpnew_pkg DEFAULT_SNITCH UnitTypes(2)(2)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13947,"fpnew_pkg DEFAULT_SNITCH UnitTypes(2)(3)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13947,"fpnew_pkg DEFAULT_SNITCH UnitTypes(2)(4)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13948,"fpnew_pkg DEFAULT_SNITCH UnitTypes(3)(0)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13948,"fpnew_pkg DEFAULT_SNITCH UnitTypes(3)(1)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13948,"fpnew_pkg DEFAULT_SNITCH UnitTypes(3)(2)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13948,"fpnew_pkg DEFAULT_SNITCH UnitTypes(3)(3)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13948,"fpnew_pkg DEFAULT_SNITCH UnitTypes(3)(4)",35, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBus(c+13949,"fpnew_pkg DEFAULT_SNITCH PipeConfig",36, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 1,0);
        tracep->declBit(c+13845,"fpnew_pkg DONT_CARE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
    }
}

void VAzadi_top_verilator::traceRegister(VerilatedFst* tracep) {
    // Body
    {
        tracep->addFullCb(&traceFullTop0, __VlSymsp);
        tracep->addChgCb(&traceChgTop0, __VlSymsp);
        tracep->addCleanupCb(&traceCleanup, __VlSymsp);
    }
}

void VAzadi_top_verilator::traceFullTop0(void* userp, VerilatedFst* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceFullSub0(userp, tracep);
        vlTOPp->traceFullSub1(userp, tracep);
        vlTOPp->traceFullSub2(userp, tracep);
        vlTOPp->traceFullSub3(userp, tracep);
    }
}

void VAzadi_top_verilator::traceFullSub0(void* userp, VerilatedFst* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* const oldp = tracep->oldp(vlSymsp->__Vm_baseCode);
    if (false && oldp) {}  // Prevent unused
    // Variables
    // Begin mtask footprint all: 
    WData/*95:0*/ __Vtemp2805[3];
    WData/*95:0*/ __Vtemp2806[3];
    WData/*95:0*/ __Vtemp2807[3];
    WData/*95:0*/ __Vtemp2811[3];
    // Body
    {
        tracep->fullCData(oldp+1,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt),3);
        tracep->fullQData(oldp+2,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[0]),34);
        tracep->fullQData(oldp+4,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[1]),34);
        tracep->fullBit(oldp+6,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                       [0U] >> 5U))));
        tracep->fullCData(oldp+7,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                         [0U] >> 3U))),2);
        tracep->fullBit(oldp+8,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                       [0U] >> 2U))));
        tracep->fullBit(oldp+9,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                       [0U] >> 1U))));
        tracep->fullBit(oldp+10,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                  [0U])));
        tracep->fullBit(oldp+11,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                        [1U] >> 5U))));
        tracep->fullCData(oldp+12,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                          [1U] >> 3U))),2);
        tracep->fullBit(oldp+13,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                        [1U] >> 2U))));
        tracep->fullBit(oldp+14,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                        [1U] >> 1U))));
        tracep->fullBit(oldp+15,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                  [1U])));
        tracep->fullBit(oldp+16,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pmp_req_err[0]));
        tracep->fullBit(oldp+17,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pmp_req_err[1]));
        tracep->fullQData(oldp+18,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_addr[0]),34);
        tracep->fullQData(oldp+20,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_addr[1]),34);
        tracep->fullBit(oldp+22,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                        [0U] >> 5U))));
        tracep->fullCData(oldp+23,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                          [0U] >> 3U))),2);
        tracep->fullBit(oldp+24,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                        [0U] >> 2U))));
        tracep->fullBit(oldp+25,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                        [0U] >> 1U))));
        tracep->fullBit(oldp+26,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                  [0U])));
        tracep->fullBit(oldp+27,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                        [1U] >> 5U))));
        tracep->fullCData(oldp+28,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                          [1U] >> 3U))),2);
        tracep->fullBit(oldp+29,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                        [1U] >> 2U))));
        tracep->fullBit(oldp+30,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                        [1U] >> 1U))));
        tracep->fullBit(oldp+31,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                  [1U])));
        tracep->fullBit(oldp+32,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pmp_req_err
                                 [0U]));
        tracep->fullBit(oldp+33,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_alu));
        tracep->fullIData(oldp+34,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_imd_val_d[0]),32);
        tracep->fullIData(oldp+35,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_imd_val_d[1]),32);
        tracep->fullIData(oldp+36,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellout__alu_i__imd_val_d_o[0]),32);
        tracep->fullIData(oldp+37,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellout__alu_i__imd_val_d_o[1]),32);
        tracep->fullIData(oldp+38,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__bfp_mask_rev),32);
        tracep->fullBit(oldp+39,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pmp_req_err
                                 [1U]));
        tracep->fullIData(oldp+40,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[0]),32);
        tracep->fullIData(oldp+41,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[1]),32);
        tracep->fullIData(oldp+42,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[2]),32);
        tracep->fullIData(oldp+43,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[3]),32);
        tracep->fullIData(oldp+44,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[4]),32);
        tracep->fullIData(oldp+45,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[5]),32);
        tracep->fullIData(oldp+46,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[6]),32);
        tracep->fullIData(oldp+47,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[7]),32);
        tracep->fullIData(oldp+48,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[8]),32);
        tracep->fullIData(oldp+49,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[9]),32);
        tracep->fullIData(oldp+50,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[10]),32);
        tracep->fullIData(oldp+51,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[11]),32);
        tracep->fullIData(oldp+52,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[12]),32);
        tracep->fullIData(oldp+53,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[13]),32);
        tracep->fullIData(oldp+54,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[14]),32);
        tracep->fullIData(oldp+55,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[15]),32);
        tracep->fullCData(oldp+56,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[0]),8);
        tracep->fullCData(oldp+57,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[1]),8);
        tracep->fullCData(oldp+58,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[2]),8);
        tracep->fullCData(oldp+59,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[3]),8);
        tracep->fullCData(oldp+60,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[4]),8);
        tracep->fullCData(oldp+61,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[5]),8);
        tracep->fullCData(oldp+62,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[6]),8);
        tracep->fullCData(oldp+63,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[7]),8);
        tracep->fullCData(oldp+64,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[8]),8);
        tracep->fullCData(oldp+65,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[9]),8);
        tracep->fullCData(oldp+66,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[10]),8);
        tracep->fullCData(oldp+67,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[11]),8);
        tracep->fullCData(oldp+68,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[12]),8);
        tracep->fullCData(oldp+69,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[13]),8);
        tracep->fullCData(oldp+70,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[14]),8);
        tracep->fullCData(oldp+71,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[15]),8);
        tracep->fullIData(oldp+72,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[0]),32);
        tracep->fullIData(oldp+73,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[1]),32);
        tracep->fullIData(oldp+74,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[2]),32);
        tracep->fullIData(oldp+75,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[3]),32);
        tracep->fullIData(oldp+76,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[4]),32);
        tracep->fullIData(oldp+77,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[5]),32);
        tracep->fullIData(oldp+78,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[6]),32);
        tracep->fullIData(oldp+79,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[7]),32);
        tracep->fullIData(oldp+80,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[8]),32);
        tracep->fullIData(oldp+81,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[9]),32);
        tracep->fullIData(oldp+82,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[10]),32);
        tracep->fullIData(oldp+83,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[11]),32);
        tracep->fullIData(oldp+84,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[12]),32);
        tracep->fullIData(oldp+85,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[13]),32);
        tracep->fullIData(oldp+86,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[14]),32);
        tracep->fullIData(oldp+87,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[15]),32);
        tracep->fullIData(oldp+88,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[16]),32);
        tracep->fullIData(oldp+89,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[17]),32);
        tracep->fullIData(oldp+90,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[18]),32);
        tracep->fullIData(oldp+91,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[19]),32);
        tracep->fullIData(oldp+92,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[20]),32);
        tracep->fullIData(oldp+93,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[21]),32);
        tracep->fullIData(oldp+94,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[22]),32);
        tracep->fullIData(oldp+95,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[23]),32);
        tracep->fullIData(oldp+96,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[24]),32);
        tracep->fullIData(oldp+97,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[25]),32);
        tracep->fullIData(oldp+98,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[26]),32);
        tracep->fullIData(oldp+99,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[27]),32);
        tracep->fullIData(oldp+100,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[28]),32);
        tracep->fullIData(oldp+101,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[29]),32);
        tracep->fullIData(oldp+102,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[30]),32);
        tracep->fullIData(oldp+103,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[31]),32);
        tracep->fullCData(oldp+104,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__cpuctrl_d) 
                                           >> 3U))),3);
        tracep->fullBit(oldp+105,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__cpuctrl_d) 
                                         >> 2U))));
        tracep->fullBit(oldp+106,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__cpuctrl_d) 
                                         >> 1U))));
        tracep->fullBit(oldp+107,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__cpuctrl_d))));
        tracep->fullCData(oldp+108,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__cpuctrl_d),6);
        tracep->fullCData(oldp+109,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut))),2);
        tracep->fullCData(oldp+110,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 2U))),2);
        tracep->fullCData(oldp+111,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 4U))),2);
        tracep->fullCData(oldp+112,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),2);
        tracep->fullCData(oldp+113,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut))),2);
        tracep->fullCData(oldp+114,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 2U))),2);
        tracep->fullCData(oldp+115,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 4U))),2);
        tracep->fullCData(oldp+116,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),2);
        tracep->fullCData(oldp+117,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+118,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+119,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+120,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+121,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullCData(oldp+122,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+123,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+124,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+125,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+126,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullIData(oldp+127,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__slice_vec_class_result),32);
        tracep->fullCData(oldp+128,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U])),6);
        tracep->fullCData(oldp+129,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+130,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+131,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+132,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+133,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+134,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+135,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+136,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+137,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+138,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+139,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+140,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+141,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+142,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+143,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+144,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U])),6);
        tracep->fullCData(oldp+145,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+146,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+147,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+148,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+149,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+150,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+151,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+152,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+153,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+154,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+155,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+156,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+157,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+158,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+159,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+160,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U])),6);
        tracep->fullCData(oldp+161,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+162,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+163,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+164,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+165,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+166,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+167,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+168,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+169,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+170,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+171,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+172,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+173,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+174,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+175,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+176,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U])),6);
        tracep->fullCData(oldp+177,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 6U))),6);
        tracep->fullCData(oldp+178,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 0xcU))),6);
        tracep->fullCData(oldp+179,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+180,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+181,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+182,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+183,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullCData(oldp+184,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+185,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+186,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+187,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+188,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullCData(oldp+189,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt),5);
        tracep->fullIData(oldp+190,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result[0U]),32);
        tracep->fullIData(oldp+191,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result[1U]),32);
        tracep->fullIData(oldp+192,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result[2U]),32);
        tracep->fullIData(oldp+193,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result[3U]),32);
        tracep->fullCData(oldp+194,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt),3);
        tracep->fullCData(oldp+195,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt),5);
        tracep->fullCData(oldp+196,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_fmt),2);
        tracep->fullCData(oldp+197,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U])),6);
        tracep->fullCData(oldp+198,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+199,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+200,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+201,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+202,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+203,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+204,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+205,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+206,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+207,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+208,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+209,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+210,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+211,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+212,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+213,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U])),6);
        tracep->fullCData(oldp+214,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+215,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+216,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+217,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+218,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+219,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+220,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+221,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+222,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+223,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+224,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+225,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+226,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+227,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+228,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+229,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U])),6);
        tracep->fullCData(oldp+230,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+231,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+232,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+233,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+234,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+235,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+236,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+237,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+238,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+239,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+240,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+241,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+242,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+243,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+244,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+245,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U])),6);
        tracep->fullCData(oldp+246,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 6U))),6);
        tracep->fullCData(oldp+247,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 0xcU))),6);
        tracep->fullCData(oldp+248,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 0x12U))),6);
        tracep->fullCData(oldp+249,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 0x18U))),6);
        tracep->fullCData(oldp+250,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U])),6);
        tracep->fullCData(oldp+251,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+252,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+253,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+254,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+255,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+256,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+257,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+258,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+259,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+260,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+261,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+262,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+263,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+264,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+265,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+266,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U])),6);
        tracep->fullCData(oldp+267,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+268,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+269,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+270,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+271,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+272,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+273,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+274,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+275,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+276,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+277,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+278,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+279,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+280,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+281,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+282,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U])),6);
        tracep->fullCData(oldp+283,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 6U)))),6);
        tracep->fullCData(oldp+284,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0x14U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0xcU)))),6);
        tracep->fullCData(oldp+285,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x12U)))),6);
        tracep->fullCData(oldp+286,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x18U)))),6);
        tracep->fullCData(oldp+287,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+288,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 4U)))),6);
        tracep->fullCData(oldp+289,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0xaU)))),6);
        tracep->fullCData(oldp+290,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x10U)))),6);
        tracep->fullCData(oldp+291,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 0xaU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x16U)))),6);
        tracep->fullCData(oldp+292,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                                 >> 0x1cU)))),6);
        tracep->fullCData(oldp+293,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x1eU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 2U)))),6);
        tracep->fullCData(oldp+294,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 8U)))),6);
        tracep->fullCData(oldp+295,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0xeU)))),6);
        tracep->fullCData(oldp+296,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0x14U)))),6);
        tracep->fullCData(oldp+297,((0x3fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                                 >> 0x1aU)))),6);
        tracep->fullCData(oldp+298,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U])),6);
        tracep->fullCData(oldp+299,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 6U))),6);
        tracep->fullCData(oldp+300,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 0xcU))),6);
        tracep->fullCData(oldp+301,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 0x12U))),6);
        tracep->fullCData(oldp+302,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                              >> 0x18U))),6);
        tracep->fullCData(oldp+303,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+304,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+305,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+306,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+307,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullCData(oldp+308,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+309,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+310,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+311,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+312,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullCData(oldp+313,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+314,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+315,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+316,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+317,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullCData(oldp+318,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut))),3);
        tracep->fullCData(oldp+319,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 3U))),3);
        tracep->fullCData(oldp+320,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 6U))),3);
        tracep->fullCData(oldp+321,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 9U))),3);
        tracep->fullCData(oldp+322,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                           >> 0xcU))),3);
        tracep->fullSData(oldp+323,((0x1ffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_shift_compensation))),9);
        tracep->fullSData(oldp+324,((0x1ffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_shift_compensation 
                                                       >> 9U)))),9);
        tracep->fullSData(oldp+325,((0x1ffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_shift_compensation 
                                                       >> 0x12U)))),9);
        tracep->fullSData(oldp+326,((0x1ffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_shift_compensation 
                                                       >> 0x1bU)))),9);
        tracep->fullSData(oldp+327,((0x1ffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_shift_compensation 
                                                       >> 0x24U)))),9);
        tracep->fullCData(oldp+328,((0x1fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U])),5);
        tracep->fullCData(oldp+329,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x1bU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 5U)))),5);
        tracep->fullCData(oldp+330,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x16U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0xaU)))),5);
        tracep->fullCData(oldp+331,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0x11U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0xfU)))),5);
        tracep->fullCData(oldp+332,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 0xcU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x14U)))),5);
        tracep->fullCData(oldp+333,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 7U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x19U)))),5);
        tracep->fullCData(oldp+334,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                               << 2U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[0U] 
                                                 >> 0x1eU)))),5);
        tracep->fullCData(oldp+335,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x1dU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 3U)))),5);
        tracep->fullCData(oldp+336,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x18U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 8U)))),5);
        tracep->fullCData(oldp+337,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0x13U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0xdU)))),5);
        tracep->fullCData(oldp+338,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 0xeU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x12U)))),5);
        tracep->fullCData(oldp+339,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 9U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x17U)))),5);
        tracep->fullCData(oldp+340,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                               << 4U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[1U] 
                                                 >> 0x1cU)))),5);
        tracep->fullCData(oldp+341,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 1U)))),5);
        tracep->fullCData(oldp+342,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x1aU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 6U)))),5);
        tracep->fullCData(oldp+343,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x15U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0xbU)))),5);
        tracep->fullCData(oldp+344,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0x10U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x10U)))),5);
        tracep->fullCData(oldp+345,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 0xbU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x15U)))),5);
        tracep->fullCData(oldp+346,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 6U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x1aU)))),5);
        tracep->fullCData(oldp+347,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                               << 1U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[2U] 
                                                 >> 0x1fU)))),5);
        tracep->fullCData(oldp+348,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x1cU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 4U)))),5);
        tracep->fullCData(oldp+349,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x17U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 9U)))),5);
        tracep->fullCData(oldp+350,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0x12U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0xeU)))),5);
        tracep->fullCData(oldp+351,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 0xdU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x13U)))),5);
        tracep->fullCData(oldp+352,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 8U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x18U)))),5);
        tracep->fullCData(oldp+353,((0x1fU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                               << 3U) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[3U] 
                                                 >> 0x1dU)))),5);
        tracep->fullCData(oldp+354,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                              >> 2U))),5);
        tracep->fullCData(oldp+355,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                              >> 7U))),5);
        tracep->fullCData(oldp+356,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                              >> 0xcU))),5);
        tracep->fullCData(oldp+357,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                              >> 0x11U))),5);
        tracep->fullCData(oldp+358,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                              >> 0x16U))),5);
        tracep->fullCData(oldp+359,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[4U] 
                                              >> 0x1bU))),5);
        tracep->fullCData(oldp+360,((0xffU & (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                      >> 0x18U)))),8);
        tracep->fullCData(oldp+361,((0xfU & (IData)(
                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                     >> 0x14U)))),4);
        tracep->fullCData(oldp+362,((7U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                   >> 0x11U)))),3);
        tracep->fullBit(oldp+363,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                 >> 0x10U)))));
        tracep->fullCData(oldp+364,((0xfU & (IData)(
                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                     >> 0xcU)))),4);
        tracep->fullSData(oldp+365,((0xfffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned))),12);
        tracep->fullCData(oldp+366,((0xffU & (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                      >> 0x38U)))),8);
        tracep->fullCData(oldp+367,((0xfU & (IData)(
                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                     >> 0x34U)))),4);
        tracep->fullCData(oldp+368,((7U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                   >> 0x31U)))),3);
        tracep->fullBit(oldp+369,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                 >> 0x30U)))));
        tracep->fullCData(oldp+370,((0xfU & (IData)(
                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                     >> 0x2cU)))),4);
        tracep->fullSData(oldp+371,((0xfffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                       >> 0x20U)))),12);
        tracep->fullBit(oldp+372,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+373,((7U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+374,((7U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+375,((3U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+376,((0xffU & (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+377,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+378,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+379,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+380,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o))));
        tracep->fullBit(oldp+381,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o))));
        tracep->fullCData(oldp+382,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hfifo_rspvalid),3);
        tracep->fullCData(oldp+383,((0x3fU & (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__drsp_fifo_o 
                                                      >> 0x25U)))),8);
        tracep->fullQData(oldp+384,(vlTOPp->Azadi_top_verilator__DOT__u_jtagdpi__DOT__ctx),64);
        tracep->fullBit(oldp+386,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+387,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+388,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+389,((3U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+390,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+391,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+392,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+393,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+394,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+395,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+396,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+397,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullBit(oldp+398,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+399,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+400,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+401,((3U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+402,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+403,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+404,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+405,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+406,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+407,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+408,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+409,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullBit(oldp+410,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+411,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+412,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+413,((3U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+414,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+415,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+416,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+417,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+418,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+419,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+420,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+421,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullBit(oldp+422,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+423,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+424,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+425,((3U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+426,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+427,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+428,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+429,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+430,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+431,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+432,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+433,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullCData(oldp+434,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[0]),4);
        tracep->fullCData(oldp+435,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[1]),4);
        tracep->fullCData(oldp+436,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[2]),4);
        tracep->fullCData(oldp+437,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[3]),4);
        tracep->fullCData(oldp+438,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[4]),4);
        tracep->fullCData(oldp+439,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[5]),4);
        tracep->fullCData(oldp+440,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[6]),4);
        tracep->fullCData(oldp+441,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[7]),4);
        tracep->fullCData(oldp+442,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[8]),4);
        tracep->fullCData(oldp+443,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[9]),4);
        tracep->fullCData(oldp+444,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[10]),4);
        tracep->fullCData(oldp+445,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[11]),4);
        tracep->fullCData(oldp+446,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[12]),4);
        tracep->fullCData(oldp+447,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[13]),4);
        tracep->fullCData(oldp+448,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[14]),4);
        tracep->fullCData(oldp+449,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[0]),4);
        tracep->fullCData(oldp+450,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[1]),4);
        tracep->fullCData(oldp+451,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[2]),4);
        tracep->fullCData(oldp+452,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[3]),4);
        tracep->fullCData(oldp+453,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[4]),4);
        tracep->fullCData(oldp+454,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[5]),4);
        tracep->fullCData(oldp+455,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[6]),4);
        tracep->fullCData(oldp+456,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[7]),4);
        tracep->fullCData(oldp+457,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[8]),4);
        tracep->fullCData(oldp+458,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[9]),4);
        tracep->fullCData(oldp+459,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[10]),4);
        tracep->fullCData(oldp+460,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[11]),4);
        tracep->fullCData(oldp+461,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[12]),4);
        tracep->fullCData(oldp+462,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[13]),4);
        tracep->fullCData(oldp+463,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[14]),4);
        tracep->fullCData(oldp+464,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[15]),4);
        tracep->fullCData(oldp+465,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[16]),4);
        tracep->fullCData(oldp+466,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[17]),4);
        tracep->fullCData(oldp+467,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[18]),4);
        tracep->fullCData(oldp+468,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[19]),4);
        tracep->fullCData(oldp+469,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[20]),4);
        tracep->fullCData(oldp+470,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[21]),4);
        tracep->fullCData(oldp+471,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[22]),4);
        tracep->fullCData(oldp+472,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[23]),4);
        tracep->fullCData(oldp+473,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[24]),4);
        tracep->fullCData(oldp+474,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[25]),4);
        tracep->fullCData(oldp+475,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[26]),4);
        tracep->fullCData(oldp+476,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[27]),4);
        tracep->fullCData(oldp+477,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[28]),4);
        tracep->fullCData(oldp+478,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[29]),4);
        tracep->fullCData(oldp+479,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[30]),4);
        tracep->fullCData(oldp+480,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[31]),4);
        tracep->fullCData(oldp+481,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[32]),4);
        tracep->fullCData(oldp+482,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[33]),4);
        tracep->fullCData(oldp+483,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[34]),4);
        tracep->fullCData(oldp+484,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[35]),4);
        tracep->fullCData(oldp+485,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[36]),4);
        tracep->fullCData(oldp+486,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[37]),4);
        tracep->fullCData(oldp+487,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[0]),4);
        tracep->fullCData(oldp+488,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[1]),4);
        tracep->fullCData(oldp+489,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[2]),4);
        tracep->fullCData(oldp+490,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[3]),4);
        tracep->fullCData(oldp+491,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[4]),4);
        tracep->fullCData(oldp+492,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[5]),4);
        tracep->fullCData(oldp+493,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[6]),4);
        tracep->fullCData(oldp+494,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[7]),4);
        tracep->fullCData(oldp+495,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[8]),4);
        tracep->fullCData(oldp+496,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[9]),4);
        tracep->fullCData(oldp+497,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[10]),4);
        tracep->fullCData(oldp+498,(vlSymsp->TOP__uart_reg_pkg.__PVT__UART_PERMIT[11]),4);
        tracep->fullCData(oldp+499,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[0]),4);
        tracep->fullCData(oldp+500,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[1]),4);
        tracep->fullCData(oldp+501,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[2]),4);
        tracep->fullCData(oldp+502,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[3]),4);
        tracep->fullCData(oldp+503,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[4]),4);
        tracep->fullCData(oldp+504,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[5]),4);
        tracep->fullCData(oldp+505,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[6]),4);
        tracep->fullCData(oldp+506,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[7]),4);
        tracep->fullCData(oldp+507,(vlSymsp->TOP__rv_timer_reg_pkg.__PVT__RV_TIMER_PERMIT[8]),4);
        tracep->fullBit(oldp+508,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__haltreq));
        tracep->fullBit(oldp+509,((0U != vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)));
        tracep->fullBit(oldp+510,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs 
                                         >> 0x11U))));
        tracep->fullBit(oldp+511,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs 
                                         >> 0x10U))));
        tracep->fullBit(oldp+512,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs 
                                         >> 0xfU))));
        tracep->fullSData(oldp+513,((0x7fffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)),15);
        tracep->fullBit(oldp+514,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__clk));
        tracep->fullBit(oldp+515,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__core_clock_gate_i__DOT__gen_generic__DOT__u_impl_generic__DOT__en_latch));
        tracep->fullCData(oldp+516,(((0x4000U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                      ? 0xeU : ((0x2000U 
                                                 & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                 ? 0xdU
                                                 : 
                                                ((0x1000U 
                                                  & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                  ? 0xcU
                                                  : 
                                                 ((0x800U 
                                                   & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                   ? 0xbU
                                                   : 
                                                  ((0x400U 
                                                    & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                    ? 0xaU
                                                    : 
                                                   ((0x200U 
                                                     & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                     ? 9U
                                                     : 
                                                    ((0x100U 
                                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                      ? 8U
                                                      : 
                                                     ((0x80U 
                                                       & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                       ? 7U
                                                       : 
                                                      ((0x40U 
                                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                        ? 6U
                                                        : 
                                                       ((0x20U 
                                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                         ? 5U
                                                         : 
                                                        ((0x10U 
                                                          & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                          ? 4U
                                                          : 
                                                         ((8U 
                                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                           ? 3U
                                                           : 
                                                          ((4U 
                                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                            ? 2U
                                                            : 
                                                           ((2U 
                                                             & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                             ? 1U
                                                             : 0U))))))))))))))),4);
        tracep->fullBit(oldp+517,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs 
                                         >> 0x10U))));
        tracep->fullBit(oldp+518,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__resumereq));
        tracep->fullIData(oldp+519,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__hartsel),20);
        tracep->fullBit(oldp+520,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__selected_hart));
        tracep->fullBit(oldp+521,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__hartsel)));
        tracep->fullCData(oldp+522,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__resumereq),2);
        tracep->fullCData(oldp+523,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__haltreq),2);
        tracep->fullBit(oldp+524,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__irq_q));
        tracep->fullBit(oldp+525,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__intr_out));
        tracep->fullBit(oldp+526,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__core_busy_q));
        tracep->fullBit(oldp+527,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fetch_enable_q));
        tracep->fullBit(oldp+528,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__intr_out));
        tracep->fullBit(oldp+529,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_data_in__DOT__qe));
        tracep->fullBit(oldp+530,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mip 
                                         >> 0x11U))));
        tracep->fullBit(oldp+531,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mip 
                                         >> 0x10U))));
        tracep->fullBit(oldp+532,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mip 
                                         >> 0xfU))));
        tracep->fullSData(oldp+533,((0x7fffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mip)),15);
        tracep->fullBit(oldp+534,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+535,((7U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+536,((7U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+537,((3U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+538,((0xffU & (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+539,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+540,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                             >> 2U))),32);
        tracep->fullBit(oldp+541,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                 >> 1U)))));
        tracep->fullBit(oldp+542,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullBit(oldp+543,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_0__q));
        tracep->fullBit(oldp+544,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_1__q));
        tracep->fullBit(oldp+545,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_2__q));
        tracep->fullBit(oldp+546,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_3__q));
        tracep->fullBit(oldp+547,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_4__q));
        tracep->fullBit(oldp+548,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_5__q));
        tracep->fullBit(oldp+549,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_6__q));
        tracep->fullBit(oldp+550,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_7__q));
        tracep->fullBit(oldp+551,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_8__q));
        tracep->fullBit(oldp+552,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_9__q));
        tracep->fullBit(oldp+553,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_10__q));
        tracep->fullBit(oldp+554,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_11__q));
        tracep->fullBit(oldp+555,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_12__q));
        tracep->fullBit(oldp+556,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_13__q));
        tracep->fullBit(oldp+557,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_14__q));
        tracep->fullBit(oldp+558,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_15__q));
        tracep->fullBit(oldp+559,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_16__q));
        tracep->fullBit(oldp+560,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_17__q));
        tracep->fullBit(oldp+561,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_18__q));
        tracep->fullBit(oldp+562,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_19__q));
        tracep->fullBit(oldp+563,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_20__q));
        tracep->fullBit(oldp+564,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_21__q));
        tracep->fullBit(oldp+565,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_22__q));
        tracep->fullBit(oldp+566,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_23__q));
        tracep->fullBit(oldp+567,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_24__q));
        tracep->fullBit(oldp+568,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_25__q));
        tracep->fullBit(oldp+569,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_26__q));
        tracep->fullBit(oldp+570,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_27__q));
        tracep->fullBit(oldp+571,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_28__q));
        tracep->fullBit(oldp+572,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_29__q));
        tracep->fullBit(oldp+573,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_30__q));
        tracep->fullBit(oldp+574,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_31__q));
        tracep->fullCData(oldp+575,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio2__q),3);
        tracep->fullCData(oldp+576,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio3__q),3);
        tracep->fullCData(oldp+577,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio4__q),3);
        tracep->fullCData(oldp+578,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio5__q),3);
        tracep->fullCData(oldp+579,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio6__q),3);
        tracep->fullCData(oldp+580,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio8__q),3);
        tracep->fullCData(oldp+581,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio9__q),3);
        tracep->fullCData(oldp+582,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio10__q),3);
        tracep->fullCData(oldp+583,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio11__q),3);
        tracep->fullCData(oldp+584,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio12__q),3);
        tracep->fullCData(oldp+585,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio13__q),3);
        tracep->fullCData(oldp+586,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio14__q),3);
        tracep->fullCData(oldp+587,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio15__q),3);
        tracep->fullCData(oldp+588,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio16__q),3);
        tracep->fullCData(oldp+589,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio17__q),3);
        tracep->fullCData(oldp+590,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio18__q),3);
        tracep->fullCData(oldp+591,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio19__q),3);
        tracep->fullCData(oldp+592,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio20__q),3);
        tracep->fullCData(oldp+593,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio21__q),3);
        tracep->fullCData(oldp+594,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio22__q),3);
        tracep->fullCData(oldp+595,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio23__q),3);
        tracep->fullCData(oldp+596,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio24__q),3);
        tracep->fullCData(oldp+597,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio25__q),3);
        tracep->fullCData(oldp+598,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio26__q),3);
        tracep->fullCData(oldp+599,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio27__q),3);
        tracep->fullCData(oldp+600,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio28__q),3);
        tracep->fullCData(oldp+601,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio29__q),3);
        tracep->fullCData(oldp+602,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio30__q),3);
        tracep->fullCData(oldp+603,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio31__q),3);
        tracep->fullBit(oldp+604,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_0__q));
        tracep->fullBit(oldp+605,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_1__q));
        tracep->fullBit(oldp+606,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_2__q));
        tracep->fullBit(oldp+607,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_3__q));
        tracep->fullBit(oldp+608,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_4__q));
        tracep->fullBit(oldp+609,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_5__q));
        tracep->fullBit(oldp+610,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_6__q));
        tracep->fullBit(oldp+611,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_7__q));
        tracep->fullBit(oldp+612,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_8__q));
        tracep->fullBit(oldp+613,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_9__q));
        tracep->fullBit(oldp+614,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_10__q));
        tracep->fullBit(oldp+615,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_11__q));
        tracep->fullBit(oldp+616,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_12__q));
        tracep->fullBit(oldp+617,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_13__q));
        tracep->fullBit(oldp+618,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_14__q));
        tracep->fullBit(oldp+619,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_15__q));
        tracep->fullBit(oldp+620,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_16__q));
        tracep->fullBit(oldp+621,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_17__q));
        tracep->fullBit(oldp+622,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_18__q));
        tracep->fullBit(oldp+623,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_19__q));
        tracep->fullBit(oldp+624,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_20__q));
        tracep->fullBit(oldp+625,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_21__q));
        tracep->fullBit(oldp+626,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_22__q));
        tracep->fullBit(oldp+627,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_23__q));
        tracep->fullBit(oldp+628,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_24__q));
        tracep->fullBit(oldp+629,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_25__q));
        tracep->fullBit(oldp+630,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_27__q));
        tracep->fullBit(oldp+631,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_28__q));
        tracep->fullBit(oldp+632,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_29__q));
        tracep->fullBit(oldp+633,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_30__q));
        tracep->fullBit(oldp+634,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_31__q));
        tracep->fullCData(oldp+635,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_threshold0__q),3);
        tracep->fullBit(oldp+636,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_msip0__q));
        tracep->fullBit(oldp+637,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__outstanding));
        tracep->fullIData(oldp+638,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__rdata),32);
        tracep->fullBit(oldp+639,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__error));
        tracep->fullCData(oldp+640,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__reqid),8);
        tracep->fullCData(oldp+641,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__reqsz),2);
        tracep->fullCData(oldp+642,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_reg_if__DOT__rspop),3);
        tracep->fullBit(oldp+643,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ie0_e_26__DOT__q));
        tracep->fullBit(oldp+644,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+645,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+646,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+647,((3U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+648,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+649,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+650,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+651,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+652,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+653,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+654,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+655,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullBit(oldp+656,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullBit(oldp+657,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+658,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__tl_reg_d2h 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullCData(oldp+660,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+661,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullBit(oldp+662,(vlTOPp->Azadi_top_verilator__DOT__cio_jtag_tck));
        tracep->fullBit(oldp+663,(vlTOPp->Azadi_top_verilator__DOT__cio_jtag_tdi));
        tracep->fullBit(oldp+664,(vlTOPp->Azadi_top_verilator__DOT__cio_jtag_tms));
        tracep->fullBit(oldp+665,(vlTOPp->Azadi_top_verilator__DOT__cio_jtag_trst_n));
        tracep->fullBit(oldp+666,(vlTOPp->Azadi_top_verilator__DOT__cio_jtag_srst_n));
        tracep->fullCData(oldp+667,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+668,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+669,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__err_resp__DOT__err_size),2);
        tracep->fullBit(oldp+670,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+671,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+672,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+673,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+674,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+675,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+676,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+677,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+678,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+679,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+680,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+681,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+682,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+683,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+684,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+685,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+686,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+687,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+688,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+689,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+690,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+691,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+692,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+693,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+694,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+695,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+696,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+697,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+698,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+699,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullBit(oldp+700,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+701,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+702,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+703,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__gen_rom_snd_scratch__DOT__i_debug_rom__DOT__addr_q),5);
        tracep->fullSData(oldp+704,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage),13);
        tracep->fullCData(oldp+705,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage),5);
        tracep->fullQData(oldp+706,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage),33);
        tracep->fullIData(oldp+708,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_q),32);
        tracep->fullQData(oldp+709,((0x1ffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[1U])) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[0U]))))),33);
        tracep->fullQData(oldp+711,((0x1ffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[2U])) 
                                         << 0x1fU) 
                                        | ((QData)((IData)(
                                                           vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[1U])) 
                                           >> 1U)))),33);
        tracep->fullBit(oldp+713,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__jtag_req) 
                                         >> 3U))));
        tracep->fullBit(oldp+714,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__jtag_req) 
                                         >> 2U))));
        tracep->fullBit(oldp+715,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__jtag_req) 
                                         >> 1U))));
        tracep->fullBit(oldp+716,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__jtag_req))));
        tracep->fullBit(oldp+717,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__rvalid));
        tracep->fullBit(oldp+718,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__word_enable32_q));
        tracep->fullBit(oldp+719,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__fwd_rom_q));
        tracep->fullBit(oldp+720,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__jtag_req) 
                                         >> 2U))));
        tracep->fullBit(oldp+721,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__jtag_req))));
        tracep->fullCData(oldp+722,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_gray_sync),3);
        tracep->fullCData(oldp+723,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullCData(oldp+724,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+725,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+726,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+727,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullBit(oldp+728,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+729,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullCData(oldp+730,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+731,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+732,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+733,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullBit(oldp+734,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+735,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullCData(oldp+736,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+737,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+738,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+739,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullBit(oldp+740,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullBit(oldp+741,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                 [0U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+742,((7U & (IData)((
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                   [0U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+743,((7U & (IData)((
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                   [0U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+744,((3U & (IData)((
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                   [0U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+745,((0xffU & (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                      [0U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+746,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                 [0U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+747,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                             [0U] >> 2U))),32);
        tracep->fullBit(oldp+748,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                 [0U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+749,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                [0U]))));
        tracep->fullBit(oldp+750,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                 [1U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+751,((7U & (IData)((
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                   [1U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+752,((7U & (IData)((
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                   [1U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+753,((3U & (IData)((
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                   [1U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+754,((0xffU & (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                      [1U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+755,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                 [1U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+756,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                             [1U] >> 2U))),32);
        tracep->fullBit(oldp+757,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                 [1U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+758,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_8
                                                [1U]))));
        tracep->fullBit(oldp+759,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullCData(oldp+760,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+761,((2U & ((IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                           << 1U))),2);
        tracep->fullCData(oldp+762,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        tracep->fullBit(oldp+763,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                 [0U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+764,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                   [0U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+765,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                   [0U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+766,((3U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                   [0U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+767,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                      [0U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+768,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                 [0U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+769,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                             [0U] >> 2U))),32);
        tracep->fullBit(oldp+770,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                 [0U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+771,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                [0U]))));
        tracep->fullBit(oldp+772,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                 [1U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+773,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                   [1U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+774,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                   [1U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+775,((3U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                   [1U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+776,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                      [1U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+777,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                 [1U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+778,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                             [1U] >> 2U))),32);
        tracep->fullBit(oldp+779,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                 [1U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+780,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                                [1U]))));
        tracep->fullBit(oldp+781,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [0U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+782,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [0U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+783,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [0U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+784,((3U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [0U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+785,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                      [0U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+786,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [0U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+787,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                             [0U] >> 2U))),32);
        tracep->fullBit(oldp+788,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [0U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+789,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                [0U]))));
        tracep->fullBit(oldp+790,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [1U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+791,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [1U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+792,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [1U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+793,((3U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [1U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+794,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                      [1U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+795,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [1U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+796,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                             [1U] >> 2U))),32);
        tracep->fullBit(oldp+797,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [1U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+798,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                [1U]))));
        tracep->fullCData(oldp+799,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hgrant),2);
        tracep->fullCData(oldp+800,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+801,((2U & ((IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                           << 1U))),2);
        tracep->fullCData(oldp+802,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        tracep->fullBit(oldp+803,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+804,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+805,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+806,((3U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+807,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+808,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+809,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+810,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+811,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o))));
        tracep->fullBit(oldp+812,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [0U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+813,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [0U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+814,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [0U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+815,((3U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [0U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+816,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                      [0U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+817,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [0U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+818,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                             [0U] >> 2U))),32);
        tracep->fullBit(oldp+819,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [0U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+820,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                [0U]))));
        tracep->fullBit(oldp+821,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                [0U]))));
        tracep->fullBit(oldp+822,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [0U] 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+823,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                  [0U] 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                                [0U] 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                                [0U] 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                                [0U] 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullBit(oldp+825,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+826,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+827,((7U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+828,((3U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+829,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+830,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+831,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+832,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+833,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o))));
        tracep->fullBit(oldp+834,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [1U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+835,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [1U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+836,((7U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [1U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+837,((3U & (IData)((
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                   [1U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+838,((0xffU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                      [1U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+839,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [1U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+840,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                             [1U] >> 2U))),32);
        tracep->fullBit(oldp+841,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [1U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+842,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                [1U]))));
        tracep->fullBit(oldp+843,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                [1U]))));
        tracep->fullBit(oldp+844,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [1U] 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+845,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                  [1U] 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                                [1U] 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                                [1U] 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                                [1U] 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullBit(oldp+847,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [0U][2U] >> 0x15U))));
        tracep->fullCData(oldp+848,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [0U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+849,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [0U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+850,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [0U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+851,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [0U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+852,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [0U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+853,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [0U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                [0U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+854,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [0U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+855,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                   [0U][0U])));
        tracep->fullBit(oldp+856,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [1U][2U] >> 0x15U))));
        tracep->fullCData(oldp+857,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [1U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+858,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [1U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+859,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [1U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+860,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [1U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+861,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [1U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+862,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [1U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                [1U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+863,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [1U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+864,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                   [1U][0U])));
        tracep->fullBit(oldp+865,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [2U][2U] >> 0x15U))));
        tracep->fullCData(oldp+866,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [2U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+867,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [2U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+868,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [2U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+869,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [2U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+870,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [2U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+871,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [2U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                [2U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+872,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [2U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+873,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                   [2U][0U])));
        tracep->fullBit(oldp+874,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [3U][2U] >> 0x15U))));
        tracep->fullCData(oldp+875,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [3U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+876,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [3U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+877,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [3U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+878,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [3U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+879,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [3U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+880,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [3U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                [3U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+881,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [3U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+882,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                   [3U][0U])));
        tracep->fullBit(oldp+883,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [4U][2U] >> 0x15U))));
        tracep->fullCData(oldp+884,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [4U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+885,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [4U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+886,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [4U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+887,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [4U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+888,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [4U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+889,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [4U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                [4U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+890,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [4U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+891,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                   [4U][0U])));
        tracep->fullBit(oldp+892,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [5U][2U] >> 0x15U))));
        tracep->fullCData(oldp+893,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [5U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+894,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [5U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+895,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [5U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+896,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [5U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+897,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [5U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+898,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [5U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                [5U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+899,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [5U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+900,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                   [5U][0U])));
        tracep->fullBit(oldp+901,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [6U][2U] >> 0x15U))));
        tracep->fullCData(oldp+902,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [6U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+903,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [6U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+904,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [6U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+905,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [6U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+906,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [6U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+907,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [6U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                [6U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+908,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [6U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+909,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                   [6U][0U])));
        tracep->fullBit(oldp+910,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [7U][2U] >> 0x15U))));
        tracep->fullCData(oldp+911,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [7U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+912,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [7U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+913,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [7U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+914,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [7U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+915,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [7U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+916,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [7U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                [7U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+917,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [7U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+918,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                   [7U][0U])));
        tracep->fullBit(oldp+919,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [8U][2U] >> 0x15U))));
        tracep->fullCData(oldp+920,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [8U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+921,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [8U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+922,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [8U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+923,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [8U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+924,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [8U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+925,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [8U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                [8U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+926,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [8U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+927,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                   [8U][0U])));
        tracep->fullBit(oldp+928,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                         [9U][2U] >> 0x15U))));
        tracep->fullCData(oldp+929,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [9U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+930,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [9U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+931,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                           [9U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+932,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [9U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+933,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [9U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+934,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                              [9U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                                [9U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+935,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                      [9U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                        [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+936,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_dv_i
                                   [9U][0U])));
        tracep->fullBit(oldp+937,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [0U][2U] >> 0x15U))));
        tracep->fullCData(oldp+938,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [0U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+939,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [0U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+940,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [0U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+941,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [0U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+942,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [0U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+943,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [0U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                [0U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+944,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [0U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+945,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                   [0U][0U])));
        tracep->fullBit(oldp+946,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [1U][2U] >> 0x15U))));
        tracep->fullCData(oldp+947,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [1U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+948,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [1U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+949,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [1U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+950,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [1U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+951,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [1U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+952,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [1U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                [1U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+953,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [1U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+954,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                   [1U][0U])));
        tracep->fullBit(oldp+955,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [2U][2U] >> 0x15U))));
        tracep->fullCData(oldp+956,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [2U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+957,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [2U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+958,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [2U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+959,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [2U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+960,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [2U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+961,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [2U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                [2U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+962,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [2U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+963,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                   [2U][0U])));
        tracep->fullBit(oldp+964,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [3U][2U] >> 0x15U))));
        tracep->fullCData(oldp+965,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [3U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+966,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [3U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+967,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [3U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+968,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [3U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+969,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [3U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+970,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [3U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                [3U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+971,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [3U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+972,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                   [3U][0U])));
        tracep->fullBit(oldp+973,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [4U][2U] >> 0x15U))));
        tracep->fullCData(oldp+974,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [4U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+975,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [4U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+976,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [4U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+977,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [4U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+978,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [4U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+979,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [4U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                [4U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+980,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [4U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+981,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                   [4U][0U])));
        tracep->fullBit(oldp+982,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [5U][2U] >> 0x15U))));
        tracep->fullCData(oldp+983,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [5U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+984,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [5U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+985,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [5U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+986,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [5U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+987,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [5U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+988,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [5U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                [5U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+989,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [5U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+990,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                   [5U][0U])));
        tracep->fullBit(oldp+991,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [6U][2U] >> 0x15U))));
        tracep->fullCData(oldp+992,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [6U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+993,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [6U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+994,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                           [6U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+995,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [6U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+996,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [6U][2U] << 0x1bU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+997,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                              [6U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                [6U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+998,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                      [6U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                        [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+999,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                   [6U][0U])));
        tracep->fullBit(oldp+1000,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1001,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1002,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1003,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1004,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1005,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [7U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1006,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1007,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [7U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1008,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                    [7U][0U])));
        tracep->fullBit(oldp+1009,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1010,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1011,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1012,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1013,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1014,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [8U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1015,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1016,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [8U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1017,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                    [8U][0U])));
        tracep->fullBit(oldp+1018,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1019,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1020,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1021,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1022,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1023,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [9U][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1024,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1025,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1026,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                    [9U][0U])));
        tracep->fullBit(oldp+1027,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                          [0xaU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1028,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [0xaU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1029,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [0xaU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1030,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                            [0xaU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1031,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [0xaU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1032,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [0xaU][2U] << 0x1bU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [0xaU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+1033,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1034,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+1035,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_i
                                    [0xaU][0U])));
        tracep->fullCData(oldp+1036,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_sync_combi),3);
        tracep->fullBit(oldp+1037,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_sync_combi) 
                                          >> 2U))));
        tracep->fullCData(oldp+1038,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_sync_combi))),2);
        tracep->fullBit(oldp+1039,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+1040,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullCData(oldp+1041,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__state_q),3);
        tracep->fullCData(oldp+1042,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__address_q),7);
        tracep->fullIData(oldp+1043,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__data_q),32);
        tracep->fullCData(oldp+1044,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__error_q),2);
        tracep->fullCData(oldp+1045,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__tap_state_q),4);
        tracep->fullCData(oldp+1046,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_sync),3);
        tracep->fullBit(oldp+1047,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_sync) 
                                          >> 2U))));
        tracep->fullCData(oldp+1048,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_sync))),2);
        tracep->fullCData(oldp+1049,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_gray_sync),3);
        tracep->fullBit(oldp+1050,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT____Vcellout__err_resp__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1051,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT____Vcellout__err_resp__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1052,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT____Vcellout__err_resp__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1053,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT____Vcellout__err_resp__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1054,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT____Vcellout__err_resp__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1055,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT____Vcellout__err_resp__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1056,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT____Vcellout__err_resp__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1057,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT____Vcellout__err_resp__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1058,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT____Vcellout__err_resp__tl_h_o))));
        tracep->fullCData(oldp+1059,((0xfU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_sramreqfifo__rdata_o) 
                                              >> 1U))),4);
        tracep->fullBit(oldp+1060,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_sramreqfifo__rdata_o))));
        tracep->fullCData(oldp+1061,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_sramreqfifo__rdata_o),5);
        tracep->fullQData(oldp+1062,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__storage[0]),41);
        tracep->fullQData(oldp+1064,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__storage[1]),41);
        tracep->fullQData(oldp+1066,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__storage[2]),41);
        tracep->fullQData(oldp+1068,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__storage[3]),41);
        tracep->fullCData(oldp+1070,((0x7fU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__dmi_req 
                                                       >> 0x22U)))),7);
        tracep->fullCData(oldp+1071,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__dmi_req 
                                                    >> 0x20U)))),2);
        tracep->fullIData(oldp+1072,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__dmi_req)),32);
        tracep->fullBit(oldp+1073,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__dmi_req_valid));
        tracep->fullQData(oldp+1074,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__dmi_req),41);
        tracep->fullCData(oldp+1076,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_gray_sync),3);
        tracep->fullCData(oldp+1077,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_sync_combi),3);
        tracep->fullBit(oldp+1078,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_sync_combi) 
                                          >> 2U))));
        tracep->fullCData(oldp+1079,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_sync_combi))),2);
        tracep->fullCData(oldp+1080,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__sync_wptr__DOT__intq),3);
        tracep->fullIData(oldp+1081,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0U]),32);
        tracep->fullIData(oldp+1082,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[1U]),32);
        tracep->fullIData(oldp+1083,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[2U]),32);
        tracep->fullIData(oldp+1084,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[3U]),32);
        tracep->fullIData(oldp+1085,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[4U]),32);
        tracep->fullIData(oldp+1086,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[5U]),32);
        tracep->fullIData(oldp+1087,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[6U]),32);
        tracep->fullIData(oldp+1088,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[7U]),32);
        tracep->fullIData(oldp+1089,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[8U]),32);
        tracep->fullIData(oldp+1090,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[9U]),32);
        tracep->fullIData(oldp+1091,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0xaU]),32);
        tracep->fullIData(oldp+1092,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0xbU]),32);
        tracep->fullIData(oldp+1093,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0xcU]),32);
        tracep->fullIData(oldp+1094,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0xdU]),32);
        tracep->fullIData(oldp+1095,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0xeU]),32);
        tracep->fullIData(oldp+1096,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0xfU]),32);
        tracep->fullIData(oldp+1097,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x10U]),32);
        tracep->fullIData(oldp+1098,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x11U]),32);
        tracep->fullIData(oldp+1099,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x12U]),32);
        tracep->fullIData(oldp+1100,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x13U]),32);
        tracep->fullIData(oldp+1101,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x14U]),32);
        tracep->fullIData(oldp+1102,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x15U]),32);
        tracep->fullIData(oldp+1103,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x16U]),32);
        tracep->fullIData(oldp+1104,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x17U]),32);
        tracep->fullIData(oldp+1105,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x18U]),32);
        tracep->fullIData(oldp+1106,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x19U]),32);
        tracep->fullIData(oldp+1107,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x1aU]),32);
        tracep->fullIData(oldp+1108,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x1bU]),32);
        tracep->fullIData(oldp+1109,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x1cU]),32);
        tracep->fullIData(oldp+1110,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x1dU]),32);
        tracep->fullIData(oldp+1111,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x1eU]),32);
        tracep->fullIData(oldp+1112,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg[0x1fU]),32);
        tracep->fullIData(oldp+1113,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0U]),32);
        tracep->fullIData(oldp+1114,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[1U]),32);
        tracep->fullIData(oldp+1115,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[2U]),32);
        tracep->fullIData(oldp+1116,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[3U]),32);
        tracep->fullIData(oldp+1117,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[4U]),32);
        tracep->fullIData(oldp+1118,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[5U]),32);
        tracep->fullIData(oldp+1119,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[6U]),32);
        tracep->fullIData(oldp+1120,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[7U]),32);
        tracep->fullIData(oldp+1121,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[8U]),32);
        tracep->fullIData(oldp+1122,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[9U]),32);
        tracep->fullIData(oldp+1123,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0xaU]),32);
        tracep->fullIData(oldp+1124,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0xbU]),32);
        tracep->fullIData(oldp+1125,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0xcU]),32);
        tracep->fullIData(oldp+1126,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0xdU]),32);
        tracep->fullIData(oldp+1127,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0xeU]),32);
        tracep->fullIData(oldp+1128,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0xfU]),32);
        tracep->fullIData(oldp+1129,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x10U]),32);
        tracep->fullIData(oldp+1130,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x11U]),32);
        tracep->fullIData(oldp+1131,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x12U]),32);
        tracep->fullIData(oldp+1132,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x13U]),32);
        tracep->fullIData(oldp+1133,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x14U]),32);
        tracep->fullIData(oldp+1134,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x15U]),32);
        tracep->fullIData(oldp+1135,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x16U]),32);
        tracep->fullIData(oldp+1136,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x17U]),32);
        tracep->fullIData(oldp+1137,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x18U]),32);
        tracep->fullIData(oldp+1138,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x19U]),32);
        tracep->fullIData(oldp+1139,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x1aU]),32);
        tracep->fullIData(oldp+1140,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x1bU]),32);
        tracep->fullIData(oldp+1141,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x1cU]),32);
        tracep->fullIData(oldp+1142,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x1dU]),32);
        tracep->fullIData(oldp+1143,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q[0x1eU]),32);
        tracep->fullIData(oldp+1144,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0U]),32);
        tracep->fullIData(oldp+1145,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[1U]),32);
        tracep->fullIData(oldp+1146,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[2U]),32);
        tracep->fullIData(oldp+1147,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[3U]),32);
        tracep->fullIData(oldp+1148,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[4U]),32);
        tracep->fullIData(oldp+1149,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[5U]),32);
        tracep->fullIData(oldp+1150,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[6U]),32);
        tracep->fullIData(oldp+1151,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[7U]),32);
        tracep->fullIData(oldp+1152,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[8U]),32);
        tracep->fullIData(oldp+1153,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[9U]),32);
        tracep->fullIData(oldp+1154,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0xaU]),32);
        tracep->fullIData(oldp+1155,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0xbU]),32);
        tracep->fullIData(oldp+1156,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0xcU]),32);
        tracep->fullIData(oldp+1157,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0xdU]),32);
        tracep->fullIData(oldp+1158,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0xeU]),32);
        tracep->fullIData(oldp+1159,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0xfU]),32);
        tracep->fullIData(oldp+1160,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x10U]),32);
        tracep->fullIData(oldp+1161,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x11U]),32);
        tracep->fullIData(oldp+1162,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x12U]),32);
        tracep->fullIData(oldp+1163,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x13U]),32);
        tracep->fullIData(oldp+1164,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x14U]),32);
        tracep->fullIData(oldp+1165,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x15U]),32);
        tracep->fullIData(oldp+1166,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x16U]),32);
        tracep->fullIData(oldp+1167,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x17U]),32);
        tracep->fullIData(oldp+1168,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x18U]),32);
        tracep->fullIData(oldp+1169,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x19U]),32);
        tracep->fullIData(oldp+1170,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x1aU]),32);
        tracep->fullIData(oldp+1171,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x1bU]),32);
        tracep->fullIData(oldp+1172,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x1cU]),32);
        tracep->fullIData(oldp+1173,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x1dU]),32);
        tracep->fullIData(oldp+1174,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x1eU]),32);
        tracep->fullIData(oldp+1175,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_fp_regfile__DOT__fp_register_file__DOT__rf_reg_q[0x1fU]),32);
        tracep->fullCData(oldp+1176,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+1177,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+1178,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+1179,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+1180,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+1181,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+1182,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+1183,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+1184,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+1185,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullBit(oldp+1186,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__rvalid_o));
        tracep->fullIData(oldp+1187,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__rdata_o),32);
        tracep->fullSData(oldp+1188,((0x1fffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage))),13);
        tracep->fullSData(oldp+1189,((0x1fffU & (IData)(
                                                        (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                         >> 0xdU)))),13);
        tracep->fullSData(oldp+1190,((0x1fffU & (IData)(
                                                        (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                         >> 0x1aU)))),13);
        tracep->fullSData(oldp+1191,((0x1fffU & (IData)(
                                                        (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                         >> 0x27U)))),13);
        tracep->fullCData(oldp+1192,((0x1fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage)),5);
        tracep->fullCData(oldp+1193,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage 
                                               >> 5U))),5);
        tracep->fullCData(oldp+1194,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage 
                                               >> 0xaU))),5);
        tracep->fullCData(oldp+1195,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage 
                                               >> 0xfU))),5);
        tracep->fullQData(oldp+1196,((0x1ffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[1U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[0U]))))),33);
        tracep->fullQData(oldp+1198,((0x1ffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[3U])) 
                                          << 0x3fU) 
                                         | (((QData)((IData)(
                                                             vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[2U])) 
                                             << 0x1fU) 
                                            | ((QData)((IData)(
                                                               vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[1U])) 
                                               >> 1U))))),33);
        tracep->fullQData(oldp+1200,((0x1ffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[4U])) 
                                          << 0x3eU) 
                                         | (((QData)((IData)(
                                                             vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[3U])) 
                                             << 0x1eU) 
                                            | ((QData)((IData)(
                                                               vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[2U])) 
                                               >> 2U))))),33);
        tracep->fullQData(oldp+1202,((0x1ffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[4U])) 
                                          << 0x1dU) 
                                         | ((QData)((IData)(
                                                            vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[3U])) 
                                            >> 3U)))),33);
        tracep->fullSData(oldp+1204,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__divisor),16);
        tracep->fullSData(oldp+1205,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__divisor_2),16);
        tracep->fullSData(oldp+1206,((0x7fffU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__divisor) 
                                                 >> 1U))),16);
        tracep->fullBit(oldp+1207,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__clock_div_ev__DOT__clk));
        tracep->fullSData(oldp+1208,((0xffffU & (~ 
                                                 (0x7fffU 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__divisor) 
                                                     >> 1U))))),16);
        tracep->fullBit(oldp+1209,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__clock_div_od__DOT__a));
        tracep->fullSData(oldp+1210,((0x7fffU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__divisor_2) 
                                                 >> 1U))),16);
        tracep->fullBit(oldp+1211,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__clock_div_ev_2__DOT__clk));
        tracep->fullSData(oldp+1212,((0xffffU & (~ 
                                                 (0x7fffU 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__divisor_2) 
                                                     >> 1U))))),16);
        tracep->fullBit(oldp+1213,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__clock_div_od_2__DOT__a));
        tracep->fullCData(oldp+1214,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+1215,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+1216,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullCData(oldp+1217,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+1218,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+1219,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullCData(oldp+1220,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+1221,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+1222,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullBit(oldp+1223,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__eclk_2));
        tracep->fullBit(oldp+1224,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__oclk_2));
        tracep->fullBit(oldp+1225,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__eclk));
        tracep->fullBit(oldp+1226,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__oclk));
        tracep->fullBit(oldp+1227,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__clk));
        tracep->fullBit(oldp+1228,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__clk_2));
        tracep->fullBit(oldp+1229,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__clock_div_od__DOT__go));
        tracep->fullBit(oldp+1230,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__clock_div_od_2__DOT__go));
        tracep->fullBit(oldp+1231,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+1232,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+1233,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+1234,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+1235,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+1236,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+1237,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+1238,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+1239,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+1240,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+1241,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullCData(oldp+1242,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                            >> 0xbU))),2);
        tracep->fullBit(oldp+1243,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                          >> 0xaU))));
        tracep->fullCData(oldp+1244,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                            >> 8U))),2);
        tracep->fullCData(oldp+1245,((0xffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o))),8);
        tracep->fullBit(oldp+1246,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rspfifo_wvalid));
        tracep->fullCData(oldp+1247,((0xfU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_sramreqfifo__rdata_o) 
                                              >> 1U))),4);
        tracep->fullBit(oldp+1248,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_sramreqfifo__rdata_o))));
        tracep->fullSData(oldp+1249,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o),13);
        tracep->fullCData(oldp+1250,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_sramreqfifo__rdata_o),5);
        tracep->fullBit(oldp+1251,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)))));
        tracep->fullIData(oldp+1252,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rmask),32);
        tracep->fullBit(oldp+1253,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+1254,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty));
        tracep->fullIData(oldp+1255,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rdata_tlword),32);
        tracep->fullBit(oldp+1256,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__d_valid));
        tracep->fullQData(oldp+1257,(((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rdata_tlword)) 
                                      << 1U)),33);
        tracep->fullIData(oldp+1259,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o 
                                              >> 1U))),32);
        tracep->fullBit(oldp+1260,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o))));
        tracep->fullQData(oldp+1261,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o),33);
        tracep->fullBit(oldp+1263,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1264,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1265,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1266,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1267,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1268,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1269,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1270,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1271,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar))));
        tracep->fullBit(oldp+1272,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+1273,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+1274,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+1275,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+1276,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+1277,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+1278,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+1279,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+1280,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+1281,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+1282,((0x7fU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                       >> 0x24U)))),8);
        tracep->fullBit(oldp+1283,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar))));
        tracep->fullBit(oldp+1284,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1285,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullSData(oldp+1287,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__period),16);
        tracep->fullSData(oldp+1288,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__DC),16);
        tracep->fullSData(oldp+1289,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__period_2),16);
        tracep->fullSData(oldp+1290,(((0U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__period))
                                       ? 0U : (0xffffU 
                                               & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__period) 
                                                  - (IData)(1U))))),16);
        tracep->fullSData(oldp+1291,(((0U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__period_2))
                                       ? 0U : (0xffffU 
                                               & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__pwm_core__DOT__period_2) 
                                                  - (IData)(1U))))),16);
        tracep->fullBit(oldp+1292,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__data_req));
        tracep->fullBit(oldp+1293,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__data_req_out));
        tracep->fullBit(oldp+1294,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+1295,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullQData(oldp+1296,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt_com_0),58);
        tracep->fullQData(oldp+1298,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt_com_1),58);
        tracep->fullQData(oldp+1300,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt_com_2),58);
        tracep->fullCData(oldp+1302,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__rf_waddr_wb_q),5);
        tracep->fullBit(oldp+1303,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__illegal_c_insn_id));
        tracep->fullIData(oldp+1304,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_pc_q),32);
        tracep->fullIData(oldp+1305,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__rf_wdata_wb_q),32);
        tracep->fullBit(oldp+1306,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__rf_we_wb_q));
        tracep->fullBit(oldp+1307,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_compressed_q));
        tracep->fullBit(oldp+1308,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_count_q));
        tracep->fullCData(oldp+1309,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_instr_type_q),2);
        tracep->fullBit(oldp+1310,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__fp_rf_we_wb_q));
        tracep->fullCData(oldp+1311,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__fp_rf_waddr_wb_q),5);
        tracep->fullIData(oldp+1312,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_result_q),32);
        tracep->fullBit(oldp+1313,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q) 
                                          >> 4U))));
        tracep->fullBit(oldp+1314,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q) 
                                          >> 3U))));
        tracep->fullBit(oldp+1315,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q) 
                                          >> 2U))));
        tracep->fullBit(oldp+1316,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q) 
                                          >> 1U))));
        tracep->fullBit(oldp+1317,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q))));
        tracep->fullBit(oldp+1318,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_valid)
                                            ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__data_is_held)
                                                ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q)
                                                : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO))
                                            : 0U) >> 4U))));
        tracep->fullBit(oldp+1319,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_valid)
                                            ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__data_is_held)
                                                ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q)
                                                : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO))
                                            : 0U) >> 3U))));
        tracep->fullBit(oldp+1320,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_valid)
                                            ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__data_is_held)
                                                ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q)
                                                : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO))
                                            : 0U) >> 2U))));
        tracep->fullBit(oldp+1321,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_valid)
                                            ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__data_is_held)
                                                ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q)
                                                : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO))
                                            : 0U) >> 1U))));
        tracep->fullBit(oldp+1322,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_valid)
                                     ? (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__data_is_held)
                                               ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q)
                                               : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO)))
                                     : 0U)));
        tracep->fullBit(oldp+1323,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__data_is_held)
                                            ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO)) 
                                          >> 4U))));
        tracep->fullBit(oldp+1324,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__data_is_held)
                                            ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO)) 
                                          >> 3U))));
        tracep->fullBit(oldp+1325,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__data_is_held)
                                            ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO)) 
                                          >> 2U))));
        tracep->fullBit(oldp+1326,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__data_is_held)
                                            ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO)) 
                                          >> 1U))));
        tracep->fullBit(oldp+1327,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__data_is_held)
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q)
                                           : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO)))));
        tracep->fullCData(oldp+1328,((7U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__frm_csr__DOT__rdata_q)),3);
        tracep->fullBit(oldp+1329,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__instr_valid_id_q));
        tracep->fullBit(oldp+1330,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                          >> 1U))));
        tracep->fullBit(oldp+1331,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                          >> 2U))));
        tracep->fullCData(oldp+1332,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                            >> 3U))),3);
        tracep->fullBit(oldp+1333,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q))));
        tracep->fullIData(oldp+1334,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__addr_last_q),32);
        tracep->fullBit(oldp+1335,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__ls_fsm_cs))));
        tracep->fullIData(oldp+1336,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_depc_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+1337,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+1338,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q)),8);
        tracep->fullBit(oldp+1339,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__g_branch_set_flop__DOT__branch_set_q));
        tracep->fullBit(oldp+1340,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__id_fsm_q));
        tracep->fullBit(oldp+1341,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__use_rs3_q));
        tracep->fullCData(oldp+1342,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__md_state_q),3);
        tracep->fullCData(oldp+1343,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_state_q),2);
        tracep->fullCData(oldp+1344,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q),2);
        tracep->fullCData(oldp+1345,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_type_q),2);
        tracep->fullBit(oldp+1346,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_sign_ext_q));
        tracep->fullBit(oldp+1347,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_we_q));
        tracep->fullBit(oldp+1348,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__handle_misaligned_q));
        tracep->fullCData(oldp+1349,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__ls_fsm_cs),3);
        tracep->fullBit(oldp+1350,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_valid_q));
        tracep->fullCData(oldp+1351,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                            >> 3U))),3);
        tracep->fullBit(oldp+1352,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                          >> 2U))));
        tracep->fullBit(oldp+1353,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                          >> 1U))));
        tracep->fullBit(oldp+1354,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q))));
        tracep->fullIData(oldp+1355,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__frm_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+1356,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q),6);
        tracep->fullCData(oldp+1357,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q),2);
        tracep->fullCData(oldp+1358,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q),3);
        tracep->fullCData(oldp+1359,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q),3);
        tracep->fullCData(oldp+1360,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__state_q),2);
        tracep->fullSData(oldp+1361,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP),12);
        tracep->fullQData(oldp+1362,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_norm_DP),53);
        tracep->fullQData(oldp+1364,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_norm_DP),53);
        tracep->fullSData(oldp+1366,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Exp_result_prenorm_DP),13);
        tracep->fullBit(oldp+1367,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Sign_z_DP));
        tracep->fullBit(oldp+1368,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Div_enable_S));
        tracep->fullBit(oldp+1369,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Sqrt_enable_S));
        tracep->fullBit(oldp+1370,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_a_SP));
        tracep->fullBit(oldp+1371,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_b_SP));
        tracep->fullBit(oldp+1372,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_a_SP));
        tracep->fullBit(oldp+1373,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_b_SP));
        tracep->fullBit(oldp+1374,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_a_SP));
        tracep->fullBit(oldp+1375,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_b_SP));
        tracep->fullBit(oldp+1376,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Special_case_dly_SB));
        tracep->fullBit(oldp+1377,((0U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Precision_ctl_S))));
        tracep->fullBit(oldp+1378,((0U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))));
        tracep->fullBit(oldp+1379,((1U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))));
        tracep->fullBit(oldp+1380,((2U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))));
        tracep->fullBit(oldp+1381,((3U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))));
        tracep->fullBit(oldp+1382,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_S));
        tracep->fullBit(oldp+1383,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_start_dly_S));
        tracep->fullQData(oldp+1384,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Partial_remainder_DP),58);
        tracep->fullQData(oldp+1386,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP),57);
        tracep->fullQData(oldp+1388,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_norm_DP),54);
        tracep->fullQData(oldp+1390,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_norm_DP),54);
        tracep->fullCData(oldp+1392,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S),2);
        tracep->fullCData(oldp+1393,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Precision_ctl_S),6);
        tracep->fullCData(oldp+1394,((0x1fU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Precision_ctl_S) 
                                               >> 1U))),6);
        tracep->fullCData(oldp+1395,((0xfU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Precision_ctl_S) 
                                              >> 2U))),6);
        tracep->fullCData(oldp+1396,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Crtl_cnt_S),6);
        tracep->fullBit(oldp+1397,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))));
        tracep->fullCData(oldp+1398,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),2);
        tracep->fullCData(oldp+1399,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),3);
        tracep->fullCData(oldp+1400,((0xfU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),4);
        tracep->fullCData(oldp+1401,((0x1fU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),5);
        tracep->fullCData(oldp+1402,((0x3fU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),6);
        tracep->fullCData(oldp+1403,((0x7fU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),7);
        tracep->fullCData(oldp+1404,((0xffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),8);
        tracep->fullSData(oldp+1405,((0x1ffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),9);
        tracep->fullSData(oldp+1406,((0x3ffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),10);
        tracep->fullSData(oldp+1407,((0x7ffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),11);
        tracep->fullSData(oldp+1408,((0xfffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),12);
        tracep->fullSData(oldp+1409,((0x1fffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),13);
        tracep->fullSData(oldp+1410,((0x3fffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),14);
        tracep->fullSData(oldp+1411,((0x7fffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),15);
        tracep->fullSData(oldp+1412,((0xffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),16);
        tracep->fullIData(oldp+1413,((0x1ffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),17);
        tracep->fullIData(oldp+1414,((0x3ffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),18);
        tracep->fullIData(oldp+1415,((0x7ffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),19);
        tracep->fullIData(oldp+1416,((0xfffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),20);
        tracep->fullIData(oldp+1417,((0x1fffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),21);
        tracep->fullIData(oldp+1418,((0x3fffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),22);
        tracep->fullIData(oldp+1419,((0x7fffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),23);
        tracep->fullIData(oldp+1420,((0xffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),24);
        tracep->fullIData(oldp+1421,((0x1ffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),25);
        tracep->fullIData(oldp+1422,((0x3ffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),26);
        tracep->fullIData(oldp+1423,((0x7ffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),27);
        tracep->fullIData(oldp+1424,((0xfffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),28);
        tracep->fullIData(oldp+1425,((0x1fffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),29);
        tracep->fullIData(oldp+1426,((0x3fffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),30);
        tracep->fullIData(oldp+1427,((0x7fffffffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP))),31);
        tracep->fullIData(oldp+1428,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),32);
        tracep->fullQData(oldp+1429,((0x1ffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),33);
        tracep->fullQData(oldp+1431,((0x3ffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),34);
        tracep->fullQData(oldp+1433,((0x7ffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),35);
        tracep->fullQData(oldp+1435,((0xfffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),36);
        tracep->fullQData(oldp+1437,((0x1fffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),37);
        tracep->fullQData(oldp+1439,((0x3fffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),38);
        tracep->fullQData(oldp+1441,((0x7fffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),39);
        tracep->fullQData(oldp+1443,((0xffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),40);
        tracep->fullQData(oldp+1445,((0x1ffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),41);
        tracep->fullQData(oldp+1447,((0x3ffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),42);
        tracep->fullQData(oldp+1449,((0x7ffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),43);
        tracep->fullQData(oldp+1451,((0xfffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),44);
        tracep->fullQData(oldp+1453,((0x1fffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),45);
        tracep->fullQData(oldp+1455,((0x3fffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),46);
        tracep->fullQData(oldp+1457,((0x7fffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),47);
        tracep->fullQData(oldp+1459,((0xffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),48);
        tracep->fullQData(oldp+1461,((0x1ffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),49);
        tracep->fullQData(oldp+1463,((0x3ffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),50);
        tracep->fullQData(oldp+1465,((0x7ffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),51);
        tracep->fullQData(oldp+1467,((0xfffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),52);
        tracep->fullQData(oldp+1469,((0x1fffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),53);
        tracep->fullQData(oldp+1471,((0x3fffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),54);
        tracep->fullQData(oldp+1473,((0x7fffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),55);
        tracep->fullQData(oldp+1475,((0xffffffffffffffULL 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)),56);
        tracep->fullQData(oldp+1477,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_start_dly_S)
                                       ? 0ULL : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Partial_remainder_DP)),58);
        tracep->fullBit(oldp+1479,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_S)
                                     ? 1U : (1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)))));
        tracep->fullSData(oldp+1480,((0x1fffU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_start_dly_S)
                                                  ? 
                                                 ((0x2000U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP) 
                                                      << 2U)) 
                                                  | ((0x1000U 
                                                      & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP) 
                                                         << 1U)) 
                                                     | ((0x800U 
                                                         & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP)) 
                                                        | (0x7ffU 
                                                           & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP) 
                                                              >> 1U)))))
                                                  : 
                                                 ((0x2000U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP) 
                                                      << 2U)) 
                                                  | ((0x1000U 
                                                      & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP) 
                                                         << 1U)) 
                                                     | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP)))))),13);
        tracep->fullBit(oldp+1481,(((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_a_SP)) 
                                    & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_b_SP)) 
                                       & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_a_SP)) 
                                          & ((~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Div_enable_S) 
                                                 & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_b_SP))) 
                                             & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_a_SP)
                                                 ? 
                                                ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Div_enable_S) 
                                                 & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_b_SP))
                                                 : 
                                                ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Div_enable_S) 
                                                 & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_b_SP)))))))));
        tracep->fullSData(oldp+1482,((0x1fffU & ((IData)(0x35U) 
                                                 + 
                                                 (0xfffU 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Exp_result_prenorm_DP))))),13);
        tracep->fullSData(oldp+1483,((0x3ffU & ((IData)(0x18U) 
                                                + (0x1ffU 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Exp_result_prenorm_DP))))),10);
        tracep->fullCData(oldp+1484,((0x7fU & ((IData)(0xbU) 
                                               + (0x3fU 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Exp_result_prenorm_DP))))),7);
        tracep->fullSData(oldp+1485,((0x3ffU & ((IData)(8U) 
                                                + (0x1ffU 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Exp_result_prenorm_DP))))),10);
        tracep->fullSData(oldp+1486,((0x1fffU & ((IData)(2U) 
                                                 + 
                                                 (~ 
                                                  VL_EXTENDS_II(13,13, (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Exp_result_prenorm_DP)))))),13);
        tracep->fullSData(oldp+1487,((0x1fffU & (VL_EXTENDS_II(13,13, (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Exp_result_prenorm_DP)) 
                                                 - (IData)(1U)))),13);
        tracep->fullCData(oldp+1488,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q),3);
        tracep->fullCData(oldp+1489,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q),3);
        tracep->fullCData(oldp+1490,(((6U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                             << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),3);
        tracep->fullCData(oldp+1491,(((0x1eU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),5);
        tracep->fullCData(oldp+1492,(((0x7eU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),7);
        tracep->fullSData(oldp+1493,(((0x1feU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                 << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),9);
        tracep->fullSData(oldp+1494,(((0x7feU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                 << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),11);
        tracep->fullSData(oldp+1495,(((0x1ffeU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                  << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),13);
        tracep->fullSData(oldp+1496,(((0x7ffeU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                  << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),15);
        tracep->fullIData(oldp+1497,(((0x1fffeU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                   << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),17);
        tracep->fullIData(oldp+1498,(((0x7fffeU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                   << 1U)) 
                                      | (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 3U)))),19);
        tracep->fullIData(oldp+1499,(((0x1ffffeU & 
                                       ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                        << 1U)) | (1U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                      >> 3U)))),21);
        tracep->fullIData(oldp+1500,(((0x7ffffeU & 
                                       ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                        << 1U)) | (1U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                      >> 3U)))),23);
        tracep->fullIData(oldp+1501,(((0x1fffffeU & 
                                       ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                        << 1U)) | (1U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                      >> 3U)))),25);
        tracep->fullIData(oldp+1502,(((0x7fffffeU & 
                                       ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                        << 1U)) | (1U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                      >> 3U)))),27);
        tracep->fullIData(oldp+1503,(((0x1ffffffeU 
                                       & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                          << 1U)) | 
                                      (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                             >> 3U)))),29);
        tracep->fullIData(oldp+1504,(((0x7ffffffeU 
                                       & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                          << 1U)) | 
                                      (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                             >> 3U)))),31);
        tracep->fullQData(oldp+1505,((((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)) 
                                       << 1U) | (QData)((IData)(
                                                                (1U 
                                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                    >> 3U)))))),33);
        tracep->fullQData(oldp+1507,(((0x7fffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),35);
        tracep->fullQData(oldp+1509,(((0x1ffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),37);
        tracep->fullQData(oldp+1511,(((0x7ffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),39);
        tracep->fullQData(oldp+1513,(((0x1fffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),41);
        tracep->fullQData(oldp+1515,(((0x7fffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),43);
        tracep->fullQData(oldp+1517,(((0x1ffffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),45);
        tracep->fullQData(oldp+1519,(((0x7ffffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),47);
        tracep->fullQData(oldp+1521,(((0x1fffffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),49);
        tracep->fullQData(oldp+1523,(((0x7fffffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),51);
        tracep->fullQData(oldp+1525,(((0x1ffffffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),53);
        tracep->fullQData(oldp+1527,(((0x7ffffffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),55);
        tracep->fullQData(oldp+1529,(((0x1fffffffffffffeULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 1U)) | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 3U)))))),57);
        tracep->fullQData(oldp+1531,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                       << 2U) | (QData)((IData)(
                                                                (3U 
                                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                    >> 2U)))))),59);
        tracep->fullCData(oldp+1533,(((0x78U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                << 3U)) 
                                      | (7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 1U)))),7);
        tracep->fullSData(oldp+1534,(((0x7f8U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                 << 3U)) 
                                      | (7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 1U)))),11);
        tracep->fullSData(oldp+1535,(((0x7ff8U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                  << 3U)) 
                                      | (7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 1U)))),15);
        tracep->fullIData(oldp+1536,(((0x7fff8U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                                   << 3U)) 
                                      | (7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 1U)))),19);
        tracep->fullIData(oldp+1537,(((0x7ffff8U & 
                                       ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                        << 3U)) | (7U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                      >> 1U)))),23);
        tracep->fullIData(oldp+1538,(((0x7fffff8U & 
                                       ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                        << 3U)) | (7U 
                                                   & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                      >> 1U)))),27);
        tracep->fullIData(oldp+1539,(((0x7ffffff8U 
                                       & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP) 
                                          << 3U)) | 
                                      (7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                             >> 1U)))),31);
        tracep->fullQData(oldp+1540,((((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP)) 
                                       << 3U) | (QData)((IData)(
                                                                (7U 
                                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                    >> 1U)))))),35);
        tracep->fullQData(oldp+1542,(((0x7ffffffff8ULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 3U)) | (QData)((IData)(
                                                                    (7U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 1U)))))),39);
        tracep->fullQData(oldp+1544,(((0x7fffffffff8ULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 3U)) | (QData)((IData)(
                                                                    (7U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 1U)))))),43);
        tracep->fullQData(oldp+1546,(((0x7ffffffffff8ULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 3U)) | (QData)((IData)(
                                                                    (7U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 1U)))))),47);
        tracep->fullQData(oldp+1548,(((0x7fffffffffff8ULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 3U)) | (QData)((IData)(
                                                                    (7U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 1U)))))),51);
        tracep->fullQData(oldp+1550,(((0x7ffffffffffff8ULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 3U)) | (QData)((IData)(
                                                                    (7U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 1U)))))),55);
        tracep->fullQData(oldp+1552,(((0x7fffffffffffff8ULL 
                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP 
                                          << 3U)) | (QData)((IData)(
                                                                    (7U 
                                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                                                        >> 1U)))))),59);
        tracep->fullQData(oldp+1554,((((QData)((IData)(
                                                       (0x1ffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                   [0U] 
                                                                   >> 0x30U))))) 
                                       << 0x31U) | 
                                      (((QData)((IData)(
                                                        (1U 
                                                         & ((3U 
                                                             == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))
                                                             ? 
                                                            (~ (IData)(
                                                                       (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                        [0U] 
                                                                        >> 0x39U)))
                                                             : (IData)(
                                                                       (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                        [0U] 
                                                                        >> 0x2fU)))))) 
                                        << 0x30U) | 
                                       (((QData)((IData)(
                                                         (3U 
                                                          & (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                     [0U] 
                                                                     >> 0x2dU))))) 
                                         << 0x2eU) 
                                        | (((QData)((IData)(
                                                            (1U 
                                                             & ((2U 
                                                                 == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))
                                                                 ? 
                                                                (~ (IData)(
                                                                           (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                            [0U] 
                                                                            >> 0x39U)))
                                                                 : (IData)(
                                                                           (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                            [0U] 
                                                                            >> 0x2cU)))))) 
                                            << 0x2dU) 
                                           | (((QData)((IData)(
                                                               (0xfffU 
                                                                & (IData)(
                                                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                           [0U] 
                                                                           >> 0x20U))))) 
                                               << 0x21U) 
                                              | (((QData)((IData)(
                                                                  (1U 
                                                                   & ((0U 
                                                                       == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))
                                                                       ? 
                                                                      (~ (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [0U] 
                                                                                >> 0x39U)))
                                                                       : (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [0U] 
                                                                                >> 0x1fU)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xfffffff0U 
                                                                     & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [0U] 
                                                                                >> 3U)) 
                                                                        << 4U)) 
                                                                    | (((1U 
                                                                         == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S)) 
                                                                        & (~ (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [0U] 
                                                                                >> 0x39U)))) 
                                                                       << 3U))))))))))),58);
        tracep->fullQData(oldp+1556,((((QData)((IData)(
                                                       (0x1ffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                   [1U] 
                                                                   >> 0x30U))))) 
                                       << 0x31U) | 
                                      (((QData)((IData)(
                                                        (1U 
                                                         & ((3U 
                                                             == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))
                                                             ? 
                                                            (~ (IData)(
                                                                       (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                        [1U] 
                                                                        >> 0x39U)))
                                                             : (IData)(
                                                                       (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                        [1U] 
                                                                        >> 0x2fU)))))) 
                                        << 0x30U) | 
                                       (((QData)((IData)(
                                                         (3U 
                                                          & (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                     [1U] 
                                                                     >> 0x2dU))))) 
                                         << 0x2eU) 
                                        | (((QData)((IData)(
                                                            (1U 
                                                             & ((2U 
                                                                 == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))
                                                                 ? 
                                                                (~ (IData)(
                                                                           (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                            [1U] 
                                                                            >> 0x39U)))
                                                                 : (IData)(
                                                                           (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                            [1U] 
                                                                            >> 0x2cU)))))) 
                                            << 0x2dU) 
                                           | (((QData)((IData)(
                                                               (0xfffU 
                                                                & (IData)(
                                                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                           [1U] 
                                                                           >> 0x20U))))) 
                                               << 0x21U) 
                                              | (((QData)((IData)(
                                                                  (1U 
                                                                   & ((0U 
                                                                       == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S))
                                                                       ? 
                                                                      (~ (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [1U] 
                                                                                >> 0x39U)))
                                                                       : (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [1U] 
                                                                                >> 0x1fU)))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((0xfffffff0U 
                                                                     & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [1U] 
                                                                                >> 3U)) 
                                                                        << 4U)) 
                                                                    | (((1U 
                                                                         == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S)) 
                                                                        & (~ (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                                                [1U] 
                                                                                >> 0x39U)))) 
                                                                       << 3U))))))))))),58);
        tracep->fullBit(oldp+1558,((7U == (7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                 >> 0xcU)))));
        tracep->fullCData(oldp+1559,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                               >> 0xfU))),5);
        tracep->fullCData(oldp+1560,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                               >> 0x14U))),5);
        tracep->fullCData(oldp+1561,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                               >> 0x1bU))),5);
        tracep->fullCData(oldp+1562,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                               >> 7U))),5);
        tracep->fullCData(oldp+1563,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                            >> 0xcU))),3);
        tracep->fullIData(oldp+1564,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id),32);
        tracep->fullBit(oldp+1565,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_is_compressed_id));
        tracep->fullIData(oldp+1566,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_id),32);
        tracep->fullIData(oldp+1567,(((0xfffff000U 
                                       & ((- (IData)(
                                                     (1U 
                                                      & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                         >> 0x1fU)))) 
                                          << 0xcU)) 
                                      | (0xfffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                   >> 0x14U)))),32);
        tracep->fullIData(oldp+1568,(((0xfffff000U 
                                       & ((- (IData)(
                                                     (1U 
                                                      & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                         >> 0x1fU)))) 
                                          << 0xcU)) 
                                      | ((0xfe0U & 
                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                           >> 0x14U)) 
                                         | (0x1fU & 
                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                             >> 7U))))),32);
        tracep->fullIData(oldp+1569,(((0xffffe000U 
                                       & ((- (IData)(
                                                     (1U 
                                                      & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                         >> 0x1fU)))) 
                                          << 0xdU)) 
                                      | ((0x1000U & 
                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                           >> 0x13U)) 
                                         | ((0x800U 
                                             & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                << 4U)) 
                                            | ((0x7e0U 
                                                & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                   >> 0x14U)) 
                                               | (0x1eU 
                                                  & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                     >> 7U))))))),32);
        tracep->fullIData(oldp+1570,((0xfffff000U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id)),32);
        tracep->fullIData(oldp+1571,(((0xfff00000U 
                                       & ((- (IData)(
                                                     (1U 
                                                      & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                         >> 0x1fU)))) 
                                          << 0x14U)) 
                                      | ((0xff000U 
                                          & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id) 
                                         | ((0x800U 
                                             & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                >> 9U)) 
                                            | (0x7feU 
                                               & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                  >> 0x14U)))))),32);
        tracep->fullIData(oldp+1572,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                               >> 0xfU))),32);
        tracep->fullBit(oldp+1573,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__instr_first_cycle));
        tracep->fullBit(oldp+1574,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_addr_incr_req));
        tracep->fullBit(oldp+1575,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__rf_write_wb));
        tracep->fullQData(oldp+1576,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__id_stage_i__imd_val_q_ex_o[0]),34);
        tracep->fullQData(oldp+1578,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__id_stage_i__imd_val_q_ex_o[1]),34);
        tracep->fullBit(oldp+1580,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_done));
        tracep->fullQData(oldp+1581,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Mant_z_D),57);
        tracep->fullQData(oldp+1583,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Denominator_se_DB),54);
        tracep->fullQData(oldp+1585,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Mant_D_sqrt_Norm),54);
        tracep->fullQData(oldp+1587,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt_com_3),58);
        tracep->fullQData(oldp+1589,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__First_iteration_cell_div_a_D),58);
        tracep->fullBit(oldp+1591,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_op_mod));
        tracep->fullCData(oldp+1592,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_frm_fpnew),3);
        tracep->fullCData(oldp+1593,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator),4);
        tracep->fullQData(oldp+1594,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__imd_val_q_ex[0]),34);
        tracep->fullQData(oldp+1596,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__imd_val_q_ex[1]),34);
        tracep->fullCData(oldp+1598,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__rf_raddr_a),5);
        tracep->fullCData(oldp+1599,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator),6);
        tracep->fullBit(oldp+1600,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__mult_sel_ex));
        tracep->fullBit(oldp+1601,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__div_sel_ex));
        tracep->fullBit(oldp+1602,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__fp_alu_op_b_mux_sel_o));
        tracep->fullCData(oldp+1603,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_op_a_mux_sel_dec),2);
        tracep->fullBit(oldp+1604,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_op_b_mux_sel_dec));
        tracep->fullBit(oldp+1605,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_a_mux_sel));
        tracep->fullCData(oldp+1606,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_b_mux_sel_dec),3);
        tracep->fullCData(oldp+1607,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__opcode_alu),7);
        tracep->fullBit(oldp+1608,((8U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator))));
        tracep->fullBit(oldp+1609,(((3U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator)) 
                                    | (6U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator)))));
        tracep->fullBit(oldp+1610,(((4U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator)) 
                                    | (7U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator)))));
        tracep->fullCData(oldp+1611,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_frm_fpnew),3);
        tracep->fullCData(oldp+1612,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator),4);
        tracep->fullBit(oldp+1613,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_ready));
        tracep->fullCData(oldp+1614,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI[0]),2);
        tracep->fullCData(oldp+1615,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI[1]),2);
        tracep->fullCData(oldp+1616,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI[2]),2);
        tracep->fullCData(oldp+1617,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI[3]),2);
        tracep->fullQData(oldp+1618,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Denominator_se_format_DB),58);
        tracep->fullCData(oldp+1620,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                     [0U]),2);
        tracep->fullBit(oldp+1621,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                           [0U] >> 1U) 
                                          | vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                          [0U]))));
        tracep->fullCData(oldp+1622,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                     [1U]),2);
        tracep->fullBit(oldp+1623,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                           [1U] >> 1U) 
                                          | vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                          [1U]))));
        tracep->fullCData(oldp+1624,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                     [2U]),2);
        tracep->fullBit(oldp+1625,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                           [2U] >> 1U) 
                                          | vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI
                                          [2U]))));
        tracep->fullBit(oldp+1626,((9U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))));
        tracep->fullCData(oldp+1627,(((0xbU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                       ? 2U : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_dst_fmt))),3);
        tracep->fullBit(oldp+1628,((0xbU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))));
        tracep->fullCData(oldp+1629,((1U & (((0xeU 
                                              == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator)) 
                                             << 1U) 
                                            | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_op_mod)))),2);
        tracep->fullBit(oldp+1630,((0xcU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))));
        tracep->fullBit(oldp+1631,((1U & (((8U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                            ? ((4U 
                                                & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                ? 0x1fU
                                                : (
                                                   (2U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? 0x1fU
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                     ? 0U
                                                     : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status))))
                                            : ((4U 
                                                & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                ? (
                                                   (2U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                     ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status)
                                                     : 0U)
                                                    : 0x1fU)
                                                : 0x1fU)) 
                                          >> 4U))));
        tracep->fullBit(oldp+1632,((1U & (((8U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                            ? ((4U 
                                                & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                ? 0x1fU
                                                : (
                                                   (2U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? 0x1fU
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                     ? 0U
                                                     : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status))))
                                            : ((4U 
                                                & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                ? (
                                                   (2U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                     ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status)
                                                     : 0U)
                                                    : 0x1fU)
                                                : 0x1fU)) 
                                          >> 3U))));
        tracep->fullBit(oldp+1633,((1U & (((8U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                            ? ((4U 
                                                & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                ? 0x1fU
                                                : (
                                                   (2U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? 0x1fU
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                     ? 0U
                                                     : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status))))
                                            : ((4U 
                                                & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                ? (
                                                   (2U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                     ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status)
                                                     : 0U)
                                                    : 0x1fU)
                                                : 0x1fU)) 
                                          >> 2U))));
        tracep->fullBit(oldp+1634,((1U & (((8U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                            ? ((4U 
                                                & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                ? 0x1fU
                                                : (
                                                   (2U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? 0x1fU
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                     ? 0U
                                                     : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status))))
                                            : ((4U 
                                                & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                ? (
                                                   (2U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                     ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status)
                                                     : 0U)
                                                    : 0x1fU)
                                                : 0x1fU)) 
                                          >> 1U))));
        tracep->fullBit(oldp+1635,((1U & ((8U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                           ? ((4U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                               ? 0x1fU
                                               : ((2U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                   ? 0x1fU
                                                   : 
                                                  ((1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? 0U
                                                    : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status))))
                                           : ((4U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                               ? ((2U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_alu_operator))
                                                    ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status)
                                                    : 0U)
                                                   : 0x1fU)
                                               : 0x1fU)))));
        tracep->fullBit(oldp+1636,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_we));
        tracep->fullBit(oldp+1637,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_rf_wen_id));
        tracep->fullBit(oldp+1638,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__is_fp_instr));
        tracep->fullBit(oldp+1639,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__use_fp_rs1));
        tracep->fullBit(oldp+1640,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__use_fp_rs2));
        tracep->fullBit(oldp+1641,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__use_fp_rd));
        tracep->fullCData(oldp+1642,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_src_fmt),3);
        tracep->fullBit(oldp+1643,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__icache_inval));
        tracep->fullBit(oldp+1644,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_ren_a));
        tracep->fullBit(oldp+1645,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_ren_b));
        tracep->fullBit(oldp+1646,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__rf_rd_a_wb_match));
        tracep->fullCData(oldp+1647,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multdiv_operator),2);
        tracep->fullCData(oldp+1648,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multdiv_signed_mode),2);
        tracep->fullBit(oldp+1649,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_access));
        tracep->fullCData(oldp+1650,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_type),2);
        tracep->fullBit(oldp+1651,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_sign_ext));
        tracep->fullCData(oldp+1652,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_req_dec)
                                       ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_we)
                                           ? 1U : 0U)
                                       : 2U)),2);
        tracep->fullBit(oldp+1653,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__fp_rf_ren_a_o));
        tracep->fullBit(oldp+1654,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__fp_rf_ren_b_o));
        tracep->fullBit(oldp+1655,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__fp_rf_ren_c_o));
        tracep->fullBit(oldp+1656,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__illegal_insn));
        tracep->fullBit(oldp+1657,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__ebrk_insn));
        tracep->fullBit(oldp+1658,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__mret_insn_dec));
        tracep->fullBit(oldp+1659,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__dret_insn_dec));
        tracep->fullBit(oldp+1660,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__ecall_insn_dec));
        tracep->fullBit(oldp+1661,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__wfi_insn_dec));
        tracep->fullBit(oldp+1662,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__branch_in_dec));
        tracep->fullBit(oldp+1663,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__jump_in_dec));
        tracep->fullBit(oldp+1664,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__jump_set_dec));
        tracep->fullIData(oldp+1665,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_b),32);
        tracep->fullBit(oldp+1666,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_wdata_sel));
        tracep->fullBit(oldp+1667,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__rf_we));
        tracep->fullCData(oldp+1668,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_op_a_mux_sel),2);
        tracep->fullCData(oldp+1669,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_b_mux_sel),3);
        tracep->fullBit(oldp+1670,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_req_dec));
        tracep->fullBit(oldp+1671,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__gen_stall_mem__DOT__rf_rd_a_wb_match) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_ren_a))));
        tracep->fullBit(oldp+1672,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__fp_swap_oprnds_o));
        tracep->fullBit(oldp+1673,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal));
        tracep->fullCData(oldp+1674,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op),2);
        tracep->fullCData(oldp+1675,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__opcode),7);
        tracep->fullQData(oldp+1676,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__ex_block_i__imd_val_q_i[0]),34);
        tracep->fullQData(oldp+1678,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__ex_block_i__imd_val_q_i[1]),34);
        tracep->fullQData(oldp+1680,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_alu_operand_a),33);
        tracep->fullBit(oldp+1682,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_sel));
        tracep->fullIData(oldp+1683,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_imd_val_q[0]),32);
        tracep->fullIData(oldp+1684,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_imd_val_q[1]),32);
        tracep->fullIData(oldp+1685,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__alu_i__imd_val_q_i[0]),32);
        tracep->fullIData(oldp+1686,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__alu_i__imd_val_q_i[1]),32);
        tracep->fullBit(oldp+1687,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate));
        tracep->fullIData(oldp+1688,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__g_no_alu_rvb__DOT__unused_imd_val_q[0]),32);
        tracep->fullIData(oldp+1689,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__g_no_alu_rvb__DOT__unused_imd_val_q[1]),32);
        tracep->fullQData(oldp+1690,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_fast__DOT__multdiv_i__imd_val_q_i[0]),34);
        tracep->fullQData(oldp+1692,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_fast__DOT__multdiv_i__imd_val_q_i[1]),34);
        tracep->fullBit(oldp+1694,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multdiv_signed_mode))));
        tracep->fullIData(oldp+1695,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_fast__DOT__multdiv_i__imd_val_q_i
                                             [1U])),32);
        tracep->fullCData(oldp+1696,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_fast__DOT__multdiv_i__imd_val_q_i
                                                    [1U] 
                                                    >> 0x20U)))),2);
        tracep->fullCData(oldp+1697,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DO[0]),2);
        tracep->fullCData(oldp+1698,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DO[1]),2);
        tracep->fullCData(oldp+1699,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DO[2]),2);
        tracep->fullCData(oldp+1700,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DO[3]),2);
        tracep->fullCData(oldp+1701,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT____Vcellout__genblk4__BRA__0__KET____DOT__iteration_div_sqrt__D_DO),2);
        tracep->fullCData(oldp+1702,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT____Vcellout__genblk4__BRA__1__KET____DOT__iteration_div_sqrt__D_DO),2);
        tracep->fullCData(oldp+1703,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT____Vcellout__genblk4__BRA__2__KET____DOT__iteration_div_sqrt__D_DO),2);
        tracep->fullCData(oldp+1704,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_src_fmt),3);
        tracep->fullSData(oldp+1705,(((0x2cU >= (0x3fU 
                                                 & ((IData)(9U) 
                                                    * (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_src_fmt))))
                                       ? (0x1ffU & (IData)(
                                                           (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_shift_compensation 
                                                            >> 
                                                            (0x3fU 
                                                             & ((IData)(9U) 
                                                                * (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_src_fmt))))))
                                       : 0U)),9);
        tracep->fullCData(oldp+1706,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                            >> 3U))),2);
        tracep->fullCData(oldp+1707,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_0),3);
        tracep->fullCData(oldp+1708,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_1),5);
        tracep->fullCData(oldp+1709,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_2),8);
        tracep->fullSData(oldp+1710,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_3),11);
        tracep->fullSData(oldp+1711,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_4),14);
        tracep->fullIData(oldp+1712,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_5),17);
        tracep->fullIData(oldp+1713,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_6),20);
        tracep->fullIData(oldp+1714,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_7),23);
        tracep->fullIData(oldp+1715,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_8),26);
        tracep->fullIData(oldp+1716,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_9),29);
        tracep->fullIData(oldp+1717,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_10),32);
        tracep->fullQData(oldp+1718,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_11),35);
        tracep->fullQData(oldp+1720,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_12),38);
        tracep->fullQData(oldp+1722,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_13),41);
        tracep->fullQData(oldp+1724,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_14),44);
        tracep->fullQData(oldp+1726,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_15),47);
        tracep->fullQData(oldp+1728,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_16),50);
        tracep->fullQData(oldp+1730,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_17),53);
        tracep->fullQData(oldp+1732,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_18),56);
        tracep->fullCData(oldp+1734,(((4U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                             >> 1U)) 
                                      | (3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S) 
                                               >> 1U)))),4);
        tracep->fullQData(oldp+1735,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_Q0),58);
        tracep->fullQData(oldp+1737,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt0),58);
        tracep->fullQData(oldp+1739,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_Q1),58);
        tracep->fullQData(oldp+1741,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt1),58);
        tracep->fullQData(oldp+1743,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_Q2),58);
        tracep->fullQData(oldp+1745,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt2),58);
        tracep->fullQData(oldp+1747,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D[0]),58);
        tracep->fullQData(oldp+1749,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D[1]),58);
        tracep->fullQData(oldp+1751,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D[2]),58);
        tracep->fullQData(oldp+1753,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D[3]),58);
        tracep->fullQData(oldp+1755,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D[0]),58);
        tracep->fullQData(oldp+1757,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D[1]),58);
        tracep->fullQData(oldp+1759,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D[2]),58);
        tracep->fullQData(oldp+1761,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D[3]),58);
        tracep->fullQData(oldp+1763,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_BMASK_D[0]),58);
        tracep->fullQData(oldp+1765,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_BMASK_D[1]),58);
        tracep->fullQData(oldp+1767,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_BMASK_D[2]),58);
        tracep->fullQData(oldp+1769,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_BMASK_D[3]),58);
        tracep->fullQData(oldp+1771,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D[0]),58);
        tracep->fullQData(oldp+1773,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D[1]),58);
        tracep->fullQData(oldp+1775,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D[2]),58);
        tracep->fullQData(oldp+1777,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D[3]),58);
        tracep->fullCData(oldp+1779,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S),4);
        tracep->fullBit(oldp+1780,((1U & (~ (IData)(
                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                     [0U] 
                                                     >> 0x39U))))));
        tracep->fullBit(oldp+1781,((1U & (~ (IData)(
                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D
                                                     [1U] 
                                                     >> 0x39U))))));
        tracep->fullQData(oldp+1782,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D
                                     [0U]),58);
        tracep->fullQData(oldp+1784,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D
                                     [0U]),58);
        tracep->fullQData(oldp+1786,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D
                                     [1U]),58);
        tracep->fullQData(oldp+1788,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D
                                     [1U]),58);
        tracep->fullQData(oldp+1790,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D
                                     [2U]),58);
        tracep->fullQData(oldp+1792,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D
                                     [2U]),58);
        tracep->fullQData(oldp+1794,((0x3ffffffffffffffULL 
                                      & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D
                                          [0U] + vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D
                                          [0U]) + (QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__genblk4__BRA__0__KET____DOT__iteration_div_sqrt__DOT__Cin_D))))),58);
        tracep->fullBit(oldp+1796,((1U & (IData)((1ULL 
                                                  & (((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D
                                                       [0U] 
                                                       + 
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D
                                                       [0U]) 
                                                      + (QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__genblk4__BRA__0__KET____DOT__iteration_div_sqrt__DOT__Cin_D))) 
                                                     >> 0x3aU))))));
        tracep->fullQData(oldp+1797,((0x3ffffffffffffffULL 
                                      & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D
                                          [1U] + vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D
                                          [1U]) + (QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__genblk4__BRA__1__KET____DOT__iteration_div_sqrt__DOT__Cin_D))))),58);
        tracep->fullBit(oldp+1799,((1U & (IData)((1ULL 
                                                  & (((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D
                                                       [1U] 
                                                       + 
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D
                                                       [1U]) 
                                                      + (QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__genblk4__BRA__1__KET____DOT__iteration_div_sqrt__DOT__Cin_D))) 
                                                     >> 0x3aU))))));
        tracep->fullQData(oldp+1800,((0x3ffffffffffffffULL 
                                      & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D
                                          [2U] + vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D
                                          [2U]) + (QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__genblk4__BRA__2__KET____DOT__iteration_div_sqrt__DOT__Cin_D))))),58);
        tracep->fullBit(oldp+1802,((1U & (IData)((1ULL 
                                                  & (((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D
                                                       [2U] 
                                                       + 
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D
                                                       [2U]) 
                                                      + (QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__genblk4__BRA__2__KET____DOT__iteration_div_sqrt__DOT__Cin_D))) 
                                                     >> 0x3aU))))));
        tracep->fullCData(oldp+1803,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_be),4);
        tracep->fullIData(oldp+1804,((0xfffffffcU & 
                                      ((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                >> 3U)) 
                                       << 2U))),32);
        tracep->fullIData(oldp+1805,(((1U & (IData)(
                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                     >> 2U)))
                                       ? ((1U & (IData)(
                                                        (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                         >> 1U)))
                                           ? ((0xff000000U 
                                               & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                  << 0x18U)) 
                                              | (0xffffffU 
                                                 & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                    >> 8U)))
                                           : ((0xffff0000U 
                                               & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                  << 0x10U)) 
                                              | (0xffffU 
                                                 & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                    >> 0x10U))))
                                       : ((1U & (IData)(
                                                        (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                         >> 1U)))
                                           ? ((0xffffff00U 
                                               & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                  << 8U)) 
                                              | (0xffU 
                                                 & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                    >> 0x18U)))
                                           : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd))),32);
        tracep->fullIData(oldp+1806,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_rf_rdata_b),32);
        tracep->fullIData(oldp+1807,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                              >> 1U))),32);
        tracep->fullIData(oldp+1808,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__rf_rdata_a_ecc),32);
        tracep->fullIData(oldp+1809,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__rf_rdata_b_ecc),32);
        tracep->fullIData(oldp+1810,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a),32);
        tracep->fullIData(oldp+1811,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b),32);
        tracep->fullIData(oldp+1812,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_rdata_a_fwd),32);
        tracep->fullIData(oldp+1813,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd),32);
        tracep->fullQData(oldp+1814,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_alu_operand_b),33);
        tracep->fullQData(oldp+1816,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext),34);
        tracep->fullBit(oldp+1818,((0U == (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                   >> 1U)))));
        tracep->fullQData(oldp+1819,((0x1ffffffffULL 
                                      & (~ ((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)) 
                                            << 1U)))),33);
        tracep->fullCData(oldp+1821,((0x3fU & ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)))),6);
        tracep->fullCData(oldp+1822,(((0x10U & ((~ (IData)(
                                                           (0U 
                                                            != 
                                                            (0xfU 
                                                             & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b 
                                                                >> 0x18U))))) 
                                                << 4U)) 
                                      | (0xfU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b 
                                                 >> 0x18U)))),5);
        tracep->fullCData(oldp+1823,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b 
                                               >> 0x10U))),5);
        tracep->fullIData(oldp+1824,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a 
                                      | vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullIData(oldp+1825,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullIData(oldp+1826,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a 
                                      ^ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullBit(oldp+1827,((1U & (((IData)(0x20U) 
                                           - (0x1fU 
                                              & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)) 
                                          >> 5U))));
        tracep->fullCData(oldp+1828,(((2U & ((IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                      >> 0x21U)) 
                                             << 1U)) 
                                      | (1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext)))),2);
        tracep->fullCData(oldp+1829,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                    >> 1U)))),2);
        tracep->fullBit(oldp+1830,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1831,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1832,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1833,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1834,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1835,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1836,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1837,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1838,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[0U])));
        tracep->fullBit(oldp+1839,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1840,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[0U])));
        tracep->fullBit(oldp+1841,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_up_cast));
        tracep->fullBit(oldp+1842,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_down_cast));
        tracep->fullBit(oldp+1843,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_up_cast));
        tracep->fullBit(oldp+1844,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_down_cast));
        tracep->fullSData(oldp+1845,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__src_bias),9);
        tracep->fullIData(oldp+1846,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_operands[0U]),32);
        tracep->fullIData(oldp+1847,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_operands[1U]),32);
        tracep->fullIData(oldp+1848,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fp_operands[2U]),32);
        tracep->fullIData(oldp+1849,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__b),32);
        tracep->fullCData(oldp+1850,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__is_boxed))),3);
        tracep->fullCData(oldp+1851,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__is_boxed) 
                                            >> 3U))),3);
        tracep->fullCData(oldp+1852,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__is_boxed) 
                                            >> 6U))),3);
        tracep->fullCData(oldp+1853,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__is_boxed) 
                                            >> 9U))),3);
        tracep->fullCData(oldp+1854,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__is_boxed) 
                                            >> 0xcU))),3);
        tracep->fullCData(oldp+1855,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__input_boxed))),3);
        tracep->fullCData(oldp+1856,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__input_boxed) 
                                            >> 3U))),3);
        tracep->fullCData(oldp+1857,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__input_boxed) 
                                            >> 6U))),3);
        tracep->fullCData(oldp+1858,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__input_boxed) 
                                            >> 9U))),3);
        tracep->fullCData(oldp+1859,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__input_boxed) 
                                            >> 0xcU))),3);
        tracep->fullCData(oldp+1860,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__input_boxed))),3);
        tracep->fullIData(oldp+1861,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands[0U]),32);
        tracep->fullIData(oldp+1862,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands[1U]),32);
        tracep->fullIData(oldp+1863,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands[2U]),32);
        tracep->fullIData(oldp+1864,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands[0U]),32);
        tracep->fullIData(oldp+1865,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands[1U]),32);
        tracep->fullIData(oldp+1866,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands[2U]),32);
        tracep->fullBit(oldp+1867,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 7U))));
        tracep->fullBit(oldp+1868,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 6U))));
        tracep->fullBit(oldp+1869,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 5U))));
        tracep->fullBit(oldp+1870,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 4U))));
        tracep->fullBit(oldp+1871,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 3U))));
        tracep->fullBit(oldp+1872,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 2U))));
        tracep->fullBit(oldp+1873,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 1U))));
        tracep->fullBit(oldp+1874,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o)));
        tracep->fullBit(oldp+1875,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 0xfU))));
        tracep->fullBit(oldp+1876,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 0xeU))));
        tracep->fullBit(oldp+1877,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 0xdU))));
        tracep->fullBit(oldp+1878,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 0xcU))));
        tracep->fullBit(oldp+1879,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 0xbU))));
        tracep->fullBit(oldp+1880,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 0xaU))));
        tracep->fullBit(oldp+1881,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 9U))));
        tracep->fullBit(oldp+1882,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 8U))));
        tracep->fullBit(oldp+1883,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 0x17U))));
        tracep->fullBit(oldp+1884,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 0x16U))));
        tracep->fullBit(oldp+1885,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1886,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 0x14U))));
        tracep->fullBit(oldp+1887,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 0x13U))));
        tracep->fullBit(oldp+1888,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 0x12U))));
        tracep->fullBit(oldp+1889,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 0x11U))));
        tracep->fullBit(oldp+1890,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                                          >> 0x10U))));
        tracep->fullBit(oldp+1891,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_a 
                                          >> 0x1fU))));
        tracep->fullCData(oldp+1892,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_a 
                                               >> 0x17U))),8);
        tracep->fullIData(oldp+1893,((0x7fffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_a)),23);
        tracep->fullBit(oldp+1894,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_b 
                                          >> 0x1fU))));
        tracep->fullCData(oldp+1895,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_b 
                                               >> 0x17U))),8);
        tracep->fullIData(oldp+1896,((0x7fffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_b)),23);
        tracep->fullBit(oldp+1897,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_c 
                                          >> 0x1fU))));
        tracep->fullCData(oldp+1898,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_c 
                                               >> 0x17U))),8);
        tracep->fullIData(oldp+1899,((0x7fffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_c)),23);
        tracep->fullBit(oldp+1900,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                          >> 7U))));
        tracep->fullBit(oldp+1901,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                          >> 6U))));
        tracep->fullBit(oldp+1902,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                          >> 5U))));
        tracep->fullBit(oldp+1903,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                          >> 4U))));
        tracep->fullBit(oldp+1904,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                          >> 3U))));
        tracep->fullBit(oldp+1905,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                          >> 2U))));
        tracep->fullBit(oldp+1906,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                          >> 1U))));
        tracep->fullBit(oldp+1907,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a))));
        tracep->fullBit(oldp+1908,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                          >> 7U))));
        tracep->fullBit(oldp+1909,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                          >> 6U))));
        tracep->fullBit(oldp+1910,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                          >> 5U))));
        tracep->fullBit(oldp+1911,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                          >> 4U))));
        tracep->fullBit(oldp+1912,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                          >> 3U))));
        tracep->fullBit(oldp+1913,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                          >> 2U))));
        tracep->fullBit(oldp+1914,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                          >> 1U))));
        tracep->fullBit(oldp+1915,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b))));
        tracep->fullBit(oldp+1916,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c) 
                                          >> 7U))));
        tracep->fullBit(oldp+1917,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c) 
                                          >> 6U))));
        tracep->fullBit(oldp+1918,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c) 
                                          >> 5U))));
        tracep->fullBit(oldp+1919,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c) 
                                          >> 4U))));
        tracep->fullBit(oldp+1920,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c) 
                                          >> 3U))));
        tracep->fullBit(oldp+1921,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c) 
                                          >> 2U))));
        tracep->fullBit(oldp+1922,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c) 
                                          >> 1U))));
        tracep->fullBit(oldp+1923,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c))));
        tracep->fullBit(oldp+1924,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                           | ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                              | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c))) 
                                          >> 2U))));
        tracep->fullBit(oldp+1925,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__effective_subtraction));
        tracep->fullSData(oldp+1926,((0x3ffU & VL_EXTENDS_II(10,9, 
                                                             (0xffU 
                                                              & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_a 
                                                                 >> 0x17U))))),10);
        tracep->fullSData(oldp+1927,((0x3ffU & VL_EXTENDS_II(10,9, 
                                                             (0xffU 
                                                              & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_b 
                                                                 >> 0x17U))))),10);
        tracep->fullSData(oldp+1928,((0x3ffU & VL_EXTENDS_II(10,9, 
                                                             (0xffU 
                                                              & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_c 
                                                                 >> 0x17U))))),10);
        tracep->fullSData(oldp+1929,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_addend),10);
        tracep->fullSData(oldp+1930,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_product),10);
        tracep->fullSData(oldp+1931,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_difference),10);
        tracep->fullSData(oldp+1932,((VL_LTS_III(1,32,32, 0U, 
                                                 VL_EXTENDS_II(32,10, (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_difference)))
                                       ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_addend)
                                       : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_product))),10);
        tracep->fullCData(oldp+1933,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_shamt),7);
        tracep->fullIData(oldp+1934,(((0x800000U & 
                                       ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                        << 0x10U)) 
                                      | (0x7fffffU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_a))),24);
        tracep->fullIData(oldp+1935,(((0x800000U & 
                                       ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                        << 0x10U)) 
                                      | (0x7fffffU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_b))),24);
        tracep->fullIData(oldp+1936,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mantissa_c),24);
        tracep->fullQData(oldp+1937,((0xffffffffffffULL 
                                      & ((QData)((IData)(
                                                         ((0x800000U 
                                                           & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                                              << 0x10U)) 
                                                          | (0x7fffffU 
                                                             & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_a)))) 
                                         * (QData)((IData)(
                                                           ((0x800000U 
                                                             & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                                                << 0x10U)) 
                                                            | (0x7fffffU 
                                                               & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_b))))))),48);
        VL_EXTEND_WQ(76,48, __Vtemp2805, (0xffffffffffffULL 
                                          & ((QData)((IData)(
                                                             ((0x800000U 
                                                               & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                                                  << 0x10U)) 
                                                              | (0x7fffffU 
                                                                 & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_a)))) 
                                             * (QData)((IData)(
                                                               ((0x800000U 
                                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                                                    << 0x10U)) 
                                                                | (0x7fffffU 
                                                                   & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_b)))))));
        VL_SHIFTL_WWI(76,76,32, __Vtemp2806, __Vtemp2805, 2U);
        __Vtemp2807[0U] = __Vtemp2806[0U];
        __Vtemp2807[1U] = __Vtemp2806[1U];
        __Vtemp2807[2U] = (0xfffU & __Vtemp2806[2U]);
        tracep->fullWData(oldp+1939,(__Vtemp2807),76);
        tracep->fullWData(oldp+1942,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift),76);
        tracep->fullIData(oldp+1945,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_sticky_bits),24);
        tracep->fullBit(oldp+1946,((0U != vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_sticky_bits)));
        if (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__effective_subtraction) {
            __Vtemp2811[0U] = (~ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[0U]);
            __Vtemp2811[1U] = (~ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[1U]);
            __Vtemp2811[2U] = (0xfffU & (~ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[2U]));
        } else {
            __Vtemp2811[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[0U];
            __Vtemp2811[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[1U];
            __Vtemp2811[2U] = (0xfffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[2U]);
        }
        tracep->fullWData(oldp+1947,(__Vtemp2811),76);
        tracep->fullBit(oldp+1950,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__effective_subtraction) 
                                    & (~ (IData)((0U 
                                                  != vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_sticky_bits))))));
        tracep->fullWData(oldp+1951,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__sum_raw),77);
        tracep->fullBit(oldp+1954,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__sum_raw[2U] 
                                          >> 0xcU))));
        tracep->fullWData(oldp+1955,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__sum),76);
        tracep->fullQData(oldp+1958,((0x7ffffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__sum[1U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__sum[0U]))))),51);
        tracep->fullBit(oldp+1960,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__value 
                                          >> 0x1fU))));
        tracep->fullCData(oldp+1961,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__value 
                                               >> 0x17U))),8);
        tracep->fullIData(oldp+1962,((0x7fffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__value)),23);
        tracep->fullBit(oldp+1963,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed));
        tracep->fullBit(oldp+1964,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_normal));
        tracep->fullBit(oldp+1965,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_inf));
        tracep->fullBit(oldp+1966,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_nan));
        tracep->fullBit(oldp+1967,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_signalling));
        tracep->fullBit(oldp+1968,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_quiet));
        tracep->fullBit(oldp+1969,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_zero));
        tracep->fullBit(oldp+1970,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_subnormal));
        tracep->fullBit(oldp+1971,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__value 
                                          >> 0x1fU))));
        tracep->fullCData(oldp+1972,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__value 
                                               >> 0x17U))),8);
        tracep->fullIData(oldp+1973,((0x7fffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__value)),23);
        tracep->fullBit(oldp+1974,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_boxed));
        tracep->fullBit(oldp+1975,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_normal));
        tracep->fullBit(oldp+1976,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_inf));
        tracep->fullBit(oldp+1977,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_nan));
        tracep->fullBit(oldp+1978,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_signalling));
        tracep->fullBit(oldp+1979,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_quiet));
        tracep->fullBit(oldp+1980,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_zero));
        tracep->fullBit(oldp+1981,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_subnormal));
        tracep->fullBit(oldp+1982,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__value 
                                          >> 0x1fU))));
        tracep->fullCData(oldp+1983,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__value 
                                               >> 0x17U))),8);
        tracep->fullIData(oldp+1984,((0x7fffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__value)),23);
        tracep->fullBit(oldp+1985,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_boxed));
        tracep->fullBit(oldp+1986,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_normal));
        tracep->fullBit(oldp+1987,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_inf));
        tracep->fullBit(oldp+1988,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_nan));
        tracep->fullBit(oldp+1989,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_signalling));
        tracep->fullBit(oldp+1990,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_quiet));
        tracep->fullBit(oldp+1991,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_zero));
        tracep->fullBit(oldp+1992,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_subnormal));
        tracep->fullQData(oldp+1993,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp),51);
        tracep->fullIData(oldp+1995,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands)),32);
        tracep->fullIData(oldp+1996,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands 
                                              >> 0x20U))),32);
        tracep->fullIData(oldp+1997,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands)),32);
        tracep->fullIData(oldp+1998,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands 
                                              >> 0x20U))),32);
        tracep->fullQData(oldp+1999,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[1U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[0U])))),64);
        tracep->fullQData(oldp+2001,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[3U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[2U])))),64);
        tracep->fullQData(oldp+2003,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[1U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[0U])))),64);
        tracep->fullQData(oldp+2005,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[3U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[2U])))),64);
        tracep->fullBit(oldp+2007,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_D))));
        tracep->fullBit(oldp+2008,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_D))));
        tracep->fullSData(oldp+2009,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_D),11);
        tracep->fullSData(oldp+2010,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_D),11);
        tracep->fullQData(oldp+2011,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_NonH_D),52);
        tracep->fullQData(oldp+2013,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_NonH_D),52);
        tracep->fullBit(oldp+2015,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Sign_a_D));
        tracep->fullBit(oldp+2016,((1U & ((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_fmt))
                                           ? ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_fmt))
                                               ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[2U] 
                                                  >> 0xfU)
                                               : (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[2U] 
                                                  >> 0xfU))
                                           : ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_fmt))
                                               ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[3U] 
                                                  >> 0x1fU)
                                               : (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[2U] 
                                                  >> 0x1fU))))));
        tracep->fullBit(oldp+2017,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_prenorm_zero_S));
        tracep->fullBit(oldp+2018,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_prenorm_zero_S));
        tracep->fullBit(oldp+2019,((1U & (~ (IData)(
                                                    (0U 
                                                     != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_D)))))));
        tracep->fullBit(oldp+2020,((1U & (~ (IData)(
                                                    (0U 
                                                     != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_D)))))));
        tracep->fullBit(oldp+2021,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_prenorm_Inf_NaN_S));
        tracep->fullBit(oldp+2022,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_prenorm_Inf_NaN_S));
        tracep->fullBit(oldp+2023,((1U & ((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_NonH_D 
                                                   >> 0x33U)) 
                                          & (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffffffffffULL 
                                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_NonH_D))))))));
        tracep->fullBit(oldp+2024,(((~ (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_NonH_D 
                                                >> 0x33U))) 
                                    & (0U != (0x7ffffffffffffULL 
                                              & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_NonH_D)))));
        tracep->fullBit(oldp+2025,((1U & ((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_NonH_D 
                                                   >> 0x33U)) 
                                          & (~ (IData)(
                                                       (0U 
                                                        != 
                                                        (0x7ffffffffffffULL 
                                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_NonH_D))))))));
        tracep->fullBit(oldp+2026,(((~ (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_NonH_D 
                                                >> 0x33U))) 
                                    & (0U != (0x7ffffffffffffULL 
                                              & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_NonH_D)))));
        tracep->fullCData(oldp+2027,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__dev_select_outstanding),2);
        tracep->fullCData(oldp+2028,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__dev_select_outstanding),4);
        tracep->fullCData(oldp+2029,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+2030,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+2031,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__err_resp__DOT__err_size),2);
        tracep->fullCData(oldp+2032,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__dev_select_outstanding),4);
        tracep->fullCData(oldp+2033,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+2034,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+2035,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__err_resp__DOT__err_size),2);
        tracep->fullBit(oldp+2036,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__u_reg_if__DOT__outstanding));
        tracep->fullIData(oldp+2037,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__u_reg_if__DOT__rdata),32);
        tracep->fullBit(oldp+2038,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__u_reg_if__DOT__error));
        tracep->fullCData(oldp+2039,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__u_reg_if__DOT__reqid),8);
        tracep->fullCData(oldp+2040,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__u_reg_if__DOT__reqsz),2);
        tracep->fullCData(oldp+2041,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__u_reg_if__DOT__rspop),3);
        tracep->fullBit(oldp+2042,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__u_reg_if__DOT__error));
        tracep->fullIData(oldp+2043,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_spi_host__DOT__u_reg_if__DOT__rdata),32);
        tracep->fullBit(oldp+2044,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_spi_host__DOT__u_reg_if__DOT__error));
        tracep->fullCData(oldp+2045,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_spi_host__DOT__u_reg_if__DOT__rspop),3);
        tracep->fullBit(oldp+2046,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__outstanding));
        tracep->fullBit(oldp+2047,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__error));
        tracep->fullBit(oldp+2048,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_0__DOT__qe));
        tracep->fullBit(oldp+2049,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_1__DOT__qe));
        tracep->fullBit(oldp+2050,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_2__DOT__qe));
        tracep->fullBit(oldp+2051,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_3__DOT__qe));
        tracep->fullBit(oldp+2052,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_4__DOT__qe));
        tracep->fullBit(oldp+2053,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_5__DOT__qe));
        tracep->fullBit(oldp+2054,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_6__DOT__qe));
        tracep->fullBit(oldp+2055,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_7__DOT__qe));
        tracep->fullBit(oldp+2056,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_8__DOT__qe));
        tracep->fullBit(oldp+2057,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_9__DOT__qe));
        tracep->fullBit(oldp+2058,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_10__DOT__qe));
        tracep->fullBit(oldp+2059,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_11__DOT__qe));
        tracep->fullBit(oldp+2060,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_12__DOT__qe));
        tracep->fullBit(oldp+2061,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_13__DOT__qe));
        tracep->fullBit(oldp+2062,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_14__DOT__qe));
        tracep->fullBit(oldp+2063,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_15__DOT__qe));
        tracep->fullBit(oldp+2064,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_16__DOT__qe));
        tracep->fullBit(oldp+2065,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_17__DOT__qe));
        tracep->fullBit(oldp+2066,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_18__DOT__qe));
        tracep->fullBit(oldp+2067,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_19__DOT__qe));
        tracep->fullBit(oldp+2068,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_20__DOT__qe));
        tracep->fullBit(oldp+2069,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_21__DOT__qe));
        tracep->fullBit(oldp+2070,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_22__DOT__qe));
        tracep->fullBit(oldp+2071,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_23__DOT__qe));
        tracep->fullBit(oldp+2072,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_24__DOT__qe));
        tracep->fullBit(oldp+2073,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_25__DOT__qe));
        tracep->fullBit(oldp+2074,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_26__DOT__qe));
        tracep->fullBit(oldp+2075,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_27__DOT__qe));
        tracep->fullBit(oldp+2076,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_28__DOT__qe));
        tracep->fullBit(oldp+2077,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_29__DOT__qe));
        tracep->fullBit(oldp+2078,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_30__DOT__qe));
        tracep->fullBit(oldp+2079,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_31__DOT__qe));
        tracep->fullSData(oldp+2080,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_nco__q),16);
        tracep->fullBit(oldp+2081,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__outstanding));
        tracep->fullBit(oldp+2082,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__error));
        tracep->fullCData(oldp+2083,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullBit(oldp+2084,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__cmd_valid_q));
        tracep->fullCData(oldp+2085,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                               >> 0x18U))),8);
        tracep->fullIData(oldp+2086,((0xffffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q)),24);
        tracep->fullIData(oldp+2087,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[0U]),32);
        tracep->fullIData(oldp+2088,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[1U]),32);
        tracep->fullIData(oldp+2089,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[2U]),32);
        tracep->fullIData(oldp+2090,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[3U]),32);
        tracep->fullIData(oldp+2091,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[4U]),32);
        tracep->fullIData(oldp+2092,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[5U]),32);
        tracep->fullIData(oldp+2093,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[6U]),32);
        tracep->fullIData(oldp+2094,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[7U]),32);
        tracep->fullIData(oldp+2095,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__data_q)),32);
        tracep->fullIData(oldp+2096,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__data_q 
                                              >> 0x20U))),32);
        tracep->fullIData(oldp+2097,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbaddr_q)),32);
        tracep->fullBit(oldp+2098,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 0x14U))));
        tracep->fullBit(oldp+2099,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 0x10U))));
        tracep->fullCData(oldp+2100,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                            >> 0x11U))),3);
        tracep->fullBit(oldp+2101,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 0xfU))));
        tracep->fullIData(oldp+2102,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbdata_q)),32);
        tracep->fullBit(oldp+2103,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__state_q))));
        tracep->fullCData(oldp+2104,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__cmderr_q),3);
        tracep->fullSData(oldp+2105,((0xffffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__abstractauto_q 
                                                 >> 0x10U))),16);
        tracep->fullCData(oldp+2106,((0xfU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__abstractauto_q 
                                              >> 0xcU))),4);
        tracep->fullSData(oldp+2107,((0xfffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__abstractauto_q)),12);
        tracep->fullCData(oldp+2108,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                            >> 0x1dU))),3);
        tracep->fullCData(oldp+2109,((0x3fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                               >> 0x17U))),6);
        tracep->fullBit(oldp+2110,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 0x16U))));
        tracep->fullBit(oldp+2111,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2112,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 0x14U))));
        tracep->fullBit(oldp+2113,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 0x10U))));
        tracep->fullBit(oldp+2114,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 0xfU))));
        tracep->fullCData(oldp+2115,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                            >> 0xcU))),3);
        tracep->fullCData(oldp+2116,((0x7fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                               >> 5U))),7);
        tracep->fullBit(oldp+2117,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 4U))));
        tracep->fullBit(oldp+2118,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 3U))));
        tracep->fullBit(oldp+2119,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 2U))));
        tracep->fullBit(oldp+2120,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 1U))));
        tracep->fullBit(oldp+2121,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q)));
        tracep->fullQData(oldp+2122,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbaddr_q),64);
        tracep->fullQData(oldp+2124,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbdata_q),64);
        tracep->fullCData(oldp+2126,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__state_q),3);
        tracep->fullQData(oldp+2127,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[1U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[0U])))),64);
        tracep->fullQData(oldp+2129,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[3U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[2U])))),64);
        tracep->fullQData(oldp+2131,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[5U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[4U])))),64);
        tracep->fullQData(oldp+2133,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[7U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[6U])))),64);
        tracep->fullBit(oldp+2135,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                          >> 0x17U))));
        tracep->fullCData(oldp+2136,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                            >> 0x14U))),3);
        tracep->fullBit(oldp+2137,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                          >> 0x13U))));
        tracep->fullBit(oldp+2138,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                          >> 0x12U))));
        tracep->fullBit(oldp+2139,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                          >> 0x11U))));
        tracep->fullBit(oldp+2140,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                          >> 0x10U))));
        tracep->fullSData(oldp+2141,((0xffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q)),16);
        tracep->fullBit(oldp+2142,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2143,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2144,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2145,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2146,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2147,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2148,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2149,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2150,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullBit(oldp+2151,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__err_resp__DOT__err_req_pending));
        tracep->fullBit(oldp+2152,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__err_resp__DOT__err_req_pending));
        tracep->fullBit(oldp+2153,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2154,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2155,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2156,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2157,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2158,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2159,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2160,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2161,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+2162,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+2163,((0x7fU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                       >> 0x24U)))),8);
        tracep->fullBit(oldp+2164,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullBit(oldp+2165,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2166,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__timer0__DOT__u_reg__DOT__tl_reg_d2h 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2168,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__req));
        tracep->fullBit(oldp+2169,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__we));
        tracep->fullCData(oldp+2170,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__be),4);
        tracep->fullCData(oldp+2171,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__be_idx),2);
        tracep->fullCData(oldp+2172,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__we)
                                       ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__be)
                                       : 0xfU)),4);
        tracep->fullBit(oldp+2173,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2174,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2175,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2176,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2177,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2178,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2179,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2180,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2181,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[0U])));
        tracep->fullBit(oldp+2182,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2183,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[0U])));
        tracep->fullBit(oldp+2184,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2185,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2186,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2187,((3U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2188,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2189,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2190,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2191,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2192,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o[0U])));
        tracep->fullCData(oldp+2193,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__dev_select_outstanding),4);
        tracep->fullIData(oldp+2194,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_enable__q),32);
        tracep->fullIData(oldp+2195,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_rising__q),32);
        tracep->fullIData(oldp+2196,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_falling__q),32);
        tracep->fullIData(oldp+2197,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_lvlhigh__q),32);
        tracep->fullIData(oldp+2198,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_lvllow__q),32);
        tracep->fullIData(oldp+2199,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_ctrl_en_input_filter__q),32);
        tracep->fullIData(oldp+2200,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__ip),32);
        tracep->fullCData(oldp+2201,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__irq_id_q),6);
        tracep->fullBit(oldp+2202,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_timeout__q));
        tracep->fullCData(oldp+2203,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_rxblvl__q),2);
        tracep->fullCData(oldp+2204,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_rxilvl__q),3);
        tracep->fullCData(oldp+2205,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_txilvl__q),2);
        tracep->fullIData(oldp+2206,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_timeout_ctrl_val__q),24);
        tracep->fullBit(oldp+2207,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_timeout_ctrl_en__q));
        tracep->fullCData(oldp+2208,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_wdata__q),8);
        tracep->fullBit(oldp+2209,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_rxrst__q));
        tracep->fullBit(oldp+2210,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_fifo_ctrl_txrst__q));
        tracep->fullSData(oldp+2211,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__rx_val_q),16);
        tracep->fullBit(oldp+2212,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__tx_out_q));
        tracep->fullBit(oldp+2213,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__uart_rx__DOT__rx_valid_q));
        tracep->fullBit(oldp+2214,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__uart_rx__DOT__idle_q));
        tracep->fullCData(oldp+2215,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__allzero_cnt_q),5);
        tracep->fullBit(oldp+2216,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__break_st_q));
        tracep->fullSData(oldp+2217,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__uart_rx__DOT__sreg_q),11);
        tracep->fullCData(oldp+2218,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__intr_interface__DOT__genblk2__DOT__source_q),8);
        tracep->fullBit(oldp+2219,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__intr_interface__DOT__genblk2__DOT__source_q));
        tracep->fullCData(oldp+2220,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[0U])),8);
        tracep->fullCData(oldp+2221,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                << 0x18U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[0U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2222,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                << 0x10U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[0U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2223,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                << 8U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[0U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2224,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[1U])),8);
        tracep->fullCData(oldp+2225,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                << 0x18U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2226,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                << 0x10U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2227,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                << 8U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2228,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[2U])),8);
        tracep->fullCData(oldp+2229,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                << 0x18U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2230,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                << 0x10U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2231,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                << 8U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2232,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[3U])),8);
        tracep->fullCData(oldp+2233,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                << 0x18U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2234,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                << 0x10U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2235,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                << 8U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2236,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[4U])),8);
        tracep->fullCData(oldp+2237,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                << 0x18U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2238,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                << 0x10U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2239,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                << 8U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2240,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[5U])),8);
        tracep->fullCData(oldp+2241,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                << 0x18U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2242,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                << 0x10U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2243,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                << 8U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2244,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[6U])),8);
        tracep->fullCData(oldp+2245,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                                << 0x18U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2246,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                                << 0x10U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2247,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                                << 8U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2248,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[7U])),8);
        tracep->fullCData(oldp+2249,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                               >> 8U))),8);
        tracep->fullCData(oldp+2250,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                               >> 0x10U))),8);
        tracep->fullCData(oldp+2251,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                               >> 0x18U))),8);
        tracep->fullBit(oldp+2252,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__reset_q));
        tracep->fullSData(oldp+2253,((0xfffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__addr_q))),12);
        tracep->fullBit(oldp+2254,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__we_q));
        tracep->fullSData(oldp+2255,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__addr_q),14);
        tracep->fullCData(oldp+2256,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__rx_byte_q0),8);
        tracep->fullCData(oldp+2257,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__rx_byte_q1),8);
        tracep->fullCData(oldp+2258,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__rx_byte_q2),8);
        tracep->fullCData(oldp+2259,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__rx_byte_q3),8);
        tracep->fullIData(oldp+2260,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__num_req_outstanding),17);
        tracep->fullCData(oldp+2261,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),6);
        tracep->fullCData(oldp+2262,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),6);
        tracep->fullBit(oldp+2263,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 5U))));
        tracep->fullBit(oldp+2264,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 5U))));
        tracep->fullCData(oldp+2265,((0x1fU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),5);
        tracep->fullCData(oldp+2266,((0x1fU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),5);
        tracep->fullBit(oldp+2267,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_spi_host__DOT__spi_host__DOT__pos_edge));
        tracep->fullBit(oldp+2268,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_spi_host__DOT__spi_host__DOT__neg_edge));
        tracep->fullBit(oldp+2269,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+2270,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_rxfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+2271,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_Rx_DV));
        tracep->fullCData(oldp+2272,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_Rx_Byte),8);
        tracep->fullIData(oldp+2273,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_cntrl_data),32);
        tracep->fullCData(oldp+2274,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__ctrl_fsm_cs),2);
        tracep->fullSData(oldp+2275,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_Clock_Count),16);
        tracep->fullCData(oldp+2276,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_Bit_Index),3);
        tracep->fullCData(oldp+2277,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_SM_Main),3);
        tracep->fullCData(oldp+2278,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__ctrl_fsm_ns),2);
        tracep->fullBit(oldp+2279,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__we_d));
        tracep->fullBit(oldp+2280,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__reset_d));
        tracep->fullBit(oldp+2281,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__u_reg_if__DOT__outstanding));
        tracep->fullIData(oldp+2282,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__u_reg_if__DOT__rdata),32);
        tracep->fullCData(oldp+2283,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__u_reg_if__DOT__reqid),8);
        tracep->fullCData(oldp+2284,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__u_reg_if__DOT__reqsz),2);
        tracep->fullCData(oldp+2285,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_pwm__DOT__u_reg_if__DOT__rspop),3);
        tracep->fullBit(oldp+2286,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_spi_host__DOT__u_reg_if__DOT__outstanding));
        tracep->fullCData(oldp+2287,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_spi_host__DOT__u_reg_if__DOT__reqid),8);
        tracep->fullCData(oldp+2288,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_spi_host__DOT__u_reg_if__DOT__reqsz),2);
        tracep->fullIData(oldp+2289,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__rdata),32);
        tracep->fullCData(oldp+2290,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__reqid),8);
        tracep->fullCData(oldp+2291,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__reqsz),2);
        tracep->fullCData(oldp+2292,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__rspop),3);
        tracep->fullBit(oldp+2293,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_tx_watermark__q));
        tracep->fullBit(oldp+2294,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_watermark__q));
        tracep->fullBit(oldp+2295,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_tx_empty__q));
        tracep->fullBit(oldp+2296,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_overflow__q));
        tracep->fullBit(oldp+2297,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_frame_err__q));
        tracep->fullBit(oldp+2298,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_break_err__q));
        tracep->fullBit(oldp+2299,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_timeout__q));
        tracep->fullBit(oldp+2300,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_parity_err__q));
        tracep->fullBit(oldp+2301,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_enable_tx_watermark__q));
        tracep->fullBit(oldp+2302,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_watermark__q));
        tracep->fullBit(oldp+2303,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_enable_tx_empty__q));
        tracep->fullBit(oldp+2304,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_overflow__q));
        tracep->fullBit(oldp+2305,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_frame_err__q));
        tracep->fullBit(oldp+2306,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_break_err__q));
        tracep->fullBit(oldp+2307,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_enable_rx_parity_err__q));
        tracep->fullBit(oldp+2308,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_tx__q));
        tracep->fullBit(oldp+2309,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_rx__q));
        tracep->fullBit(oldp+2310,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_nf__q));
        tracep->fullBit(oldp+2311,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_slpbk__q));
        tracep->fullBit(oldp+2312,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_llpbk__q));
        tracep->fullBit(oldp+2313,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_parity_en__q));
        tracep->fullBit(oldp+2314,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ctrl_parity_odd__q));
        tracep->fullBit(oldp+2315,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ovrd_txen__q));
        tracep->fullBit(oldp+2316,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_ovrd_txval__q));
        tracep->fullIData(oldp+2317,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__rdata),32);
        tracep->fullCData(oldp+2318,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__reqid),8);
        tracep->fullCData(oldp+2319,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__reqsz),2);
        tracep->fullCData(oldp+2320,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__u_reg_if__DOT__rspop),3);
        tracep->fullCData(oldp+2321,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__rx_fifo_depth_prev_q),6);
        tracep->fullIData(oldp+2322,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__rx_timeout_count_q),24);
        tracep->fullBit(oldp+2323,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__tx_uart_idle_q));
        tracep->fullCData(oldp+2324,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__uart_tx__DOT__bit_cnt_q),4);
        tracep->fullBit(oldp+2325,((1U & (((0x80000000U 
                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__hw2reg[1U])
                                            ? vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__hw2reg[2U]
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_tx_watermark__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__intr_state_tx_watermark_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [0U][0U] 
                                                   >> 1U)))))));
        tracep->fullBit(oldp+2326,((1U & (((0x20000000U 
                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__hw2reg[1U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__hw2reg[1U] 
                                               >> 0x1eU)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_watermark__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__intr_state_rx_watermark_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [0U][0U] 
                                                   >> 2U)))))));
        tracep->fullBit(oldp+2327,((1U & (((0x8000000U 
                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__hw2reg[1U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__hw2reg[1U] 
                                               >> 0x1cU)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_tx_empty__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__intr_state_tx_empty_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [0U][0U] 
                                                   >> 3U)))))));
        tracep->fullBit(oldp+2328,((1U & (((0x2000000U 
                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__hw2reg[1U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__hw2reg[1U] 
                                               >> 0x1aU)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_overflow__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__intr_state_rx_overflow_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [0U][0U] 
                                                   >> 4U)))))));
        tracep->fullBit(oldp+2329,((1U & (((0x800000U 
                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__hw2reg[1U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__hw2reg[1U] 
                                               >> 0x18U)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_frame_err__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__intr_state_rx_frame_err_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [0U][0U] 
                                                   >> 5U)))))));
        tracep->fullBit(oldp+2330,((1U & (((0x200000U 
                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__hw2reg[1U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__hw2reg[1U] 
                                               >> 0x16U)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_break_err__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__intr_state_rx_break_err_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [0U][0U] 
                                                   >> 6U)))))));
        tracep->fullBit(oldp+2331,((1U & (((0x80000U 
                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__hw2reg[1U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__hw2reg[1U] 
                                               >> 0x14U)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_timeout__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__intr_state_rx_timeout_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [0U][0U] 
                                                   >> 7U)))))));
        tracep->fullBit(oldp+2332,((1U & (((0x20000U 
                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__hw2reg[1U])
                                            ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__hw2reg[1U] 
                                               >> 0x12U)
                                            : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT____Vcellout__u_intr_state_rx_parity_err__q)) 
                                          & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__intr_state_rx_parity_err_we)) 
                                             | (~ (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [0U][0U] 
                                                   >> 8U)))))));
        tracep->fullIData(oldp+2333,(((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__reg2hw[0U])
                                       ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__event_rx_timeout)
                                           ? 0U : (
                                                   ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__rx_fifo_depth) 
                                                    != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__rx_fifo_depth_prev_q))
                                                    ? 0U
                                                    : 
                                                   ((0U 
                                                     == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__rx_fifo_depth))
                                                     ? 0U
                                                     : 
                                                    (0xffffffU 
                                                     & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__uart_rx__DOT__tick_baud_q)
                                                         ? 
                                                        ((IData)(1U) 
                                                         + vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__rx_timeout_count_q)
                                                         : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__rx_timeout_count_q)))))
                                       : 0U)),24);
        tracep->fullCData(oldp+2334,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[0U])),8);
        tracep->fullCData(oldp+2335,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                << 0x18U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[0U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2336,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                << 0x10U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[0U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2337,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                << 8U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[0U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2338,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[1U])),8);
        tracep->fullCData(oldp+2339,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                << 0x18U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2340,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                << 0x10U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2341,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                << 8U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[1U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2342,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[2U])),8);
        tracep->fullCData(oldp+2343,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                << 0x18U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2344,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                << 0x10U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2345,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                << 8U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[2U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2346,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[3U])),8);
        tracep->fullCData(oldp+2347,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                << 0x18U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2348,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                << 0x10U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2349,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                << 8U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[3U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2350,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[4U])),8);
        tracep->fullCData(oldp+2351,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                << 0x18U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2352,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                << 0x10U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2353,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                << 8U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[4U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2354,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[5U])),8);
        tracep->fullCData(oldp+2355,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                << 0x18U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2356,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                << 0x10U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2357,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                << 8U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[5U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2358,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[6U])),8);
        tracep->fullCData(oldp+2359,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                                << 0x18U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                  >> 8U)))),8);
        tracep->fullCData(oldp+2360,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                                << 0x10U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                  >> 0x10U)))),8);
        tracep->fullCData(oldp+2361,((0xffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                                << 8U) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[6U] 
                                                  >> 0x18U)))),8);
        tracep->fullCData(oldp+2362,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[7U])),8);
        tracep->fullCData(oldp+2363,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                               >> 8U))),8);
        tracep->fullCData(oldp+2364,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                               >> 0x10U))),8);
        tracep->fullCData(oldp+2365,((0xffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__storage[7U] 
                                               >> 0x18U))),8);
        tracep->fullBit(oldp+2366,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2367,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2368,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2369,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2370,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2371,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2372,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2373,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2374,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullBit(oldp+2375,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2376,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2377,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2378,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2379,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2380,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2381,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2382,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2383,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__u_reg__DOT__tl_reg_d2h))));
        tracep->fullBit(oldp+2384,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__pwm_to_xbar 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2385,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__pwm_to_xbar 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2386,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__pwm_to_xbar 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2387,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__pwm_to_xbar 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2388,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__pwm_to_xbar 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2389,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__pwm_to_xbar 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2390,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__pwm_to_xbar 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2391,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__pwm_to_xbar 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2392,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__pwm_to_xbar))));
        tracep->fullBit(oldp+2393,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__spi_to_xbar 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2394,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__spi_to_xbar 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2395,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__spi_to_xbar 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2396,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__spi_to_xbar 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2397,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__spi_to_xbar 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2398,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__spi_to_xbar 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2399,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__spi_to_xbar 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2400,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__spi_to_xbar 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2401,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__spi_to_xbar))));
        tracep->fullBit(oldp+2402,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2403,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2404,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2405,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2406,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2407,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2408,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2409,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2410,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [0U]))));
        tracep->fullBit(oldp+2411,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2412,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2413,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2414,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2415,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2416,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2417,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2418,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2419,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [1U]))));
        tracep->fullBit(oldp+2420,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2421,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2422,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2423,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2424,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2425,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2426,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2427,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2428,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [2U]))));
        tracep->fullBit(oldp+2429,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2430,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [3U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2431,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [3U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2432,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [3U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2433,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [3U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2434,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [3U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2435,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [3U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2436,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2437,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [3U]))));
        tracep->fullBit(oldp+2438,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2439,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [4U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2440,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [4U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2441,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [4U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2442,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [4U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2443,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [4U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2444,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [4U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2445,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [4U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2446,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [4U]))));
        tracep->fullBit(oldp+2447,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2448,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [5U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2449,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [5U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2450,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [5U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2451,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [5U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2452,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [5U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2453,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [5U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2454,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [5U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2455,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [5U]))));
        tracep->fullBit(oldp+2456,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2457,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [6U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2458,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [6U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2459,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [6U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2460,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [6U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2461,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [6U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2462,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [6U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2463,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [6U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2464,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [6U]))));
        tracep->fullBit(oldp+2465,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2466,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [7U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2467,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [7U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2468,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [7U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2469,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [7U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2470,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [7U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2471,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [7U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2472,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [7U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2473,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [7U]))));
        tracep->fullBit(oldp+2474,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2475,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [8U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2476,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [8U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2477,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [8U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2478,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [8U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2479,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [8U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2480,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [8U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2481,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [8U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2482,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [8U]))));
        tracep->fullBit(oldp+2483,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2484,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [9U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2485,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [9U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2486,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [9U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2487,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [9U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2488,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [9U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2489,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [9U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2490,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [9U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2491,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [9U]))));
        tracep->fullBit(oldp+2492,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2493,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xaU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2494,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xaU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2495,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xaU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2496,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [0xaU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2497,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xaU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2498,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [0xaU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2499,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xaU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2500,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [0xaU]))));
        tracep->fullBit(oldp+2501,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xbU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2502,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xbU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2503,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xbU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2504,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xbU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2505,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [0xbU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2506,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xbU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2507,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [0xbU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2508,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xbU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2509,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [0xbU]))));
        tracep->fullBit(oldp+2510,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xcU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2511,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xcU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2512,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xcU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2513,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                    [0xcU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2514,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                       [0xcU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2515,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xcU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2516,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                              [0xcU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2517,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                  [0xcU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2518,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                                 [0xcU]))));
        tracep->fullBit(oldp+2519,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2520,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2521,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2522,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2523,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2524,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2525,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2526,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2527,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0U]))));
        tracep->fullBit(oldp+2528,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2529,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2530,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2531,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2532,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2533,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2534,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2535,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2536,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [1U]))));
        tracep->fullBit(oldp+2537,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2538,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2539,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2540,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2541,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2542,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2543,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2544,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2545,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [2U]))));
        tracep->fullBit(oldp+2546,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2547,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [3U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2548,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [3U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2549,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [3U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2550,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [3U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2551,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [3U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2552,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [3U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2553,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2554,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [3U]))));
        tracep->fullBit(oldp+2555,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2556,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [4U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2557,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [4U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2558,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [4U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2559,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [4U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2560,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [4U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2561,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [4U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2562,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [4U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2563,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [4U]))));
        tracep->fullBit(oldp+2564,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2565,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [5U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2566,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [5U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2567,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [5U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2568,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [5U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2569,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [5U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2570,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [5U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2571,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [5U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2572,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [5U]))));
        tracep->fullBit(oldp+2573,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2574,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [6U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2575,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [6U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2576,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [6U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2577,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [6U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2578,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [6U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2579,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [6U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2580,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [6U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2581,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [6U]))));
        tracep->fullBit(oldp+2582,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2583,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [7U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2584,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [7U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2585,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [7U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2586,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [7U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2587,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [7U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2588,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [7U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2589,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [7U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2590,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [7U]))));
        tracep->fullBit(oldp+2591,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2592,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [8U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2593,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [8U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2594,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [8U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2595,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [8U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2596,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [8U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2597,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [8U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2598,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [8U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2599,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [8U]))));
        tracep->fullBit(oldp+2600,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2601,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [9U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2602,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [9U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2603,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [9U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2604,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [9U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2605,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [9U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2606,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [9U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2607,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [9U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2608,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [9U]))));
        tracep->fullBit(oldp+2609,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2610,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xaU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2611,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xaU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2612,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xaU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2613,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0xaU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2614,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xaU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2615,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0xaU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2616,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xaU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2617,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xaU]))));
        tracep->fullBit(oldp+2618,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xbU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2619,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xbU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2620,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xbU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2621,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xbU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2622,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0xbU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2623,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xbU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2624,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0xbU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2625,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xbU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2626,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xbU]))));
        tracep->fullBit(oldp+2627,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xcU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2628,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xcU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2629,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xcU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2630,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xcU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2631,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0xcU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2632,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xcU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2633,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0xcU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2634,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xcU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2635,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xcU]))));
        tracep->fullCData(oldp+2636,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),6);
        tracep->fullBit(oldp+2637,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 5U))));
        tracep->fullCData(oldp+2638,((0x1fU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_uart0__DOT__uart_core__DOT__u_uart_txfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),5);
        tracep->fullBit(oldp+2639,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2640,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2641,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2642,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2643,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2644,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2645,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2646,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2647,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2648,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2649,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2650,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2651,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2652,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2653,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2654,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2655,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2656,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0U]))));
        tracep->fullBit(oldp+2657,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0U]))));
        tracep->fullBit(oldp+2658,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2659,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2661,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2662,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2663,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2664,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2665,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2666,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2667,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2668,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2669,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2670,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2671,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2672,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2673,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2674,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2675,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2676,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2677,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2678,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [1U]))));
        tracep->fullBit(oldp+2679,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [1U]))));
        tracep->fullBit(oldp+2680,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2681,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2683,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2684,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2685,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2686,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2687,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2688,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2689,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2690,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2691,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2692,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2693,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2694,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2695,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2696,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2697,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2698,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2699,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2700,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [2U]))));
        tracep->fullBit(oldp+2701,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [2U]))));
        tracep->fullBit(oldp+2702,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2703,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [2U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [2U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [2U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [2U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2705,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2706,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2707,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2708,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2709,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2710,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2711,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2712,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2713,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2714,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2715,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [3U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2716,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [3U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2717,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [3U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2718,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [3U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2719,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [3U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2720,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [3U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2721,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2722,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [3U]))));
        tracep->fullBit(oldp+2723,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [3U]))));
        tracep->fullBit(oldp+2724,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2725,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [3U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [3U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [3U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [3U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2727,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2728,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2729,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2730,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2731,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2732,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2733,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2734,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2735,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2736,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2737,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [4U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2738,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [4U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2739,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [4U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2740,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [4U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2741,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [4U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2742,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [4U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2743,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [4U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2744,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [4U]))));
        tracep->fullBit(oldp+2745,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [4U]))));
        tracep->fullBit(oldp+2746,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2747,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [4U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [4U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [4U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [4U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2749,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2750,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2751,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2752,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2753,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2754,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2755,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2756,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2757,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2758,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2759,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [5U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2760,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [5U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2761,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [5U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2762,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [5U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2763,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [5U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2764,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [5U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2765,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [5U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2766,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [5U]))));
        tracep->fullBit(oldp+2767,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [5U]))));
        tracep->fullBit(oldp+2768,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2769,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [5U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [5U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [5U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [5U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2771,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2772,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2773,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2774,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2775,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2776,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2777,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2778,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2779,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2780,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2781,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [6U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2782,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [6U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2783,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [6U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2784,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [6U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2785,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [6U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2786,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [6U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2787,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [6U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2788,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [6U]))));
        tracep->fullBit(oldp+2789,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [6U]))));
        tracep->fullBit(oldp+2790,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2791,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [6U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [6U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [6U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [6U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2793,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2794,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2795,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2796,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2797,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2798,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2799,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2800,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2801,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2802,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2803,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [7U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2804,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [7U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2805,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [7U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2806,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [7U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2807,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [7U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2808,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [7U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2809,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [7U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2810,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [7U]))));
        tracep->fullBit(oldp+2811,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [7U]))));
        tracep->fullBit(oldp+2812,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2813,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [7U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [7U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [7U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [7U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2815,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2816,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2817,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2818,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2819,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2820,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2821,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2822,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2823,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2824,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2825,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [8U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2826,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [8U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2827,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [8U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2828,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [8U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2829,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [8U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2830,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [8U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2831,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [8U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2832,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [8U]))));
        tracep->fullBit(oldp+2833,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [8U]))));
        tracep->fullBit(oldp+2834,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2835,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [8U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [8U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [8U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [8U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2837,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2838,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2839,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2840,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2841,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2842,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2843,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2844,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2845,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2846,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2847,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [9U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2848,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [9U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2849,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [9U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2850,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [9U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2851,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [9U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2852,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [9U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2853,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [9U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2854,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [9U]))));
        tracep->fullBit(oldp+2855,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [9U]))));
        tracep->fullBit(oldp+2856,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2857,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [9U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [9U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [9U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [9U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2859,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2860,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2861,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2862,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2863,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2864,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2865,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2866,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2867,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2868,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2869,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xaU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2870,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xaU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2871,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xaU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2872,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0xaU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2873,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xaU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2874,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0xaU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2875,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xaU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2876,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xaU]))));
        tracep->fullBit(oldp+2877,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xaU]))));
        tracep->fullBit(oldp+2878,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2879,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [0xaU] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [0xaU] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [0xaU] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [0xaU] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2881,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2882,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2883,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2884,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2885,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2886,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2887,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2888,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2889,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2890,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xbU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2891,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xbU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2892,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xbU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2893,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xbU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2894,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0xbU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2895,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xbU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2896,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0xbU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2897,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xbU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2898,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xbU]))));
        tracep->fullBit(oldp+2899,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xbU]))));
        tracep->fullBit(oldp+2900,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xbU] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2901,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [0xbU] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [0xbU] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [0xbU] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [0xbU] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2903,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2904,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2905,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2906,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2907,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2908,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2909,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2910,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2911,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o))));
        tracep->fullBit(oldp+2912,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xcU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2913,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xcU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2914,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xcU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2915,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                    [0xcU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2916,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                       [0xcU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2917,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xcU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2918,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                              [0xcU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2919,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xcU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2920,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xcU]))));
        tracep->fullBit(oldp+2921,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xcU]))));
        tracep->fullBit(oldp+2922,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xcU] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2923,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [0xcU] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [0xcU] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [0xcU] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [0xcU] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2925,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2926,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2927,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2928,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2929,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2930,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2931,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2932,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2933,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [0U]))));
        tracep->fullBit(oldp+2934,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2935,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2936,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2937,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2938,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2939,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2940,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2941,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2942,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [1U]))));
        tracep->fullBit(oldp+2943,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2944,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2945,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2946,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2947,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2948,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2949,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2950,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2951,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [2U]))));
        tracep->fullBit(oldp+2952,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2953,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [3U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2954,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [3U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2955,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [3U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2956,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [3U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2957,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [3U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2958,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [3U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2959,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2960,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [3U]))));
        tracep->fullBit(oldp+2961,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2962,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [4U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2963,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [4U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2964,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [4U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2965,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [4U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2966,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [4U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2967,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [4U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2968,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [4U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2969,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [4U]))));
        tracep->fullBit(oldp+2970,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2971,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [5U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2972,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [5U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2973,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [5U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2974,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [5U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2975,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [5U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2976,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [5U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2977,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [5U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2978,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [5U]))));
        tracep->fullBit(oldp+2979,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2980,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [6U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2981,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [6U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2982,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [6U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2983,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [6U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2984,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [6U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2985,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [6U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2986,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [6U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2987,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [6U]))));
        tracep->fullBit(oldp+2988,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2989,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [7U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2990,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [7U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2991,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [7U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2992,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [7U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2993,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [7U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2994,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [7U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2995,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [7U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2996,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [7U]))));
        tracep->fullBit(oldp+2997,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2998,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [8U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2999,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [8U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3000,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [8U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3001,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [8U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3002,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [8U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3003,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [8U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3004,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [8U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3005,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [8U]))));
        tracep->fullBit(oldp+3006,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3007,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [9U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3008,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [9U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3009,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [9U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3010,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [9U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3011,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [9U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3012,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [9U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3013,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [9U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3014,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [9U]))));
        tracep->fullBit(oldp+3015,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3016,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xaU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3017,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xaU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3018,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xaU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3019,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [0xaU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3020,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xaU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3021,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [0xaU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3022,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xaU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3023,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [0xaU]))));
        tracep->fullBit(oldp+3024,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xbU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3025,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xbU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3026,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xbU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3027,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xbU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3028,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [0xbU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3029,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xbU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3030,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [0xbU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3031,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xbU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3032,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [0xbU]))));
        tracep->fullBit(oldp+3033,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xcU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3034,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xcU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3035,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xcU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3036,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xcU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3037,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [0xcU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3038,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xcU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3039,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [0xcU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3040,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xcU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3041,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [0xcU]))));
        tracep->fullBit(oldp+3042,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xdU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3043,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xdU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3044,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xdU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3045,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                    [0xdU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3046,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                       [0xdU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3047,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xdU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3048,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                              [0xdU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3049,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                  [0xdU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3050,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                                 [0xdU]))));
        tracep->fullBit(oldp+3051,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_fetch_err_plus2));
        tracep->fullIData(oldp+3052,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__stored_addr_q),32);
        tracep->fullIData(oldp+3053,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fetch_addr_q),32);
        tracep->fullIData(oldp+3054,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__fp_rf_wdata_wb_q),32);
        tracep->fullBit(oldp+3055,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_q));
        tracep->fullBit(oldp+3056,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                          >> 5U))));
        tracep->fullBit(oldp+3057,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q))));
        tracep->fullCData(oldp+3058,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__priv_lvl_q),2);
        tracep->fullCData(oldp+3059,((3U & ((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q))
                                             ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                                >> 2U)
                                             : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__priv_lvl_q)))),2);
        tracep->fullBit(oldp+3060,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 2U))));
        tracep->fullBit(oldp+3061,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 0xfU))));
        tracep->fullBit(oldp+3062,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 0xcU))));
        tracep->fullCData(oldp+3063,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_outstanding_q),2);
        tracep->fullCData(oldp+3064,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs),4);
        tracep->fullBit(oldp+3065,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_q));
        tracep->fullBit(oldp+3066,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_q));
        tracep->fullBit(oldp+3067,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_q));
        tracep->fullBit(oldp+3068,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_q));
        tracep->fullIData(oldp+3069,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_q),24);
        tracep->fullBit(oldp+3070,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__pmp_err_q));
        tracep->fullBit(oldp+3071,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__lsu_err_q));
        tracep->fullBit(oldp+3072,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__fflags_csr__DOT__rdata_q 
                                          >> 4U))));
        tracep->fullBit(oldp+3073,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__fflags_csr__DOT__rdata_q 
                                          >> 3U))));
        tracep->fullBit(oldp+3074,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__fflags_csr__DOT__rdata_q 
                                          >> 2U))));
        tracep->fullBit(oldp+3075,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__fflags_csr__DOT__rdata_q 
                                          >> 1U))));
        tracep->fullBit(oldp+3076,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__fflags_csr__DOT__rdata_q)));
        tracep->fullCData(oldp+3077,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__fcsr_csr__DOT__rdata_q)),8);
        tracep->fullBit(oldp+3078,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                          >> 5U))));
        tracep->fullBit(oldp+3079,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                          >> 4U))));
        tracep->fullCData(oldp+3080,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                            >> 2U))),2);
        tracep->fullBit(oldp+3081,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                          >> 1U))));
        tracep->fullBit(oldp+3082,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q))));
        tracep->fullIData(oldp+3083,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mscratch_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+3084,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mtval_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+3085,((0xfU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                              >> 0x1cU))),4);
        tracep->fullSData(oldp+3086,((0xfffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                                >> 0x10U))),12);
        tracep->fullBit(oldp+3087,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 0xfU))));
        tracep->fullBit(oldp+3088,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 0xeU))));
        tracep->fullBit(oldp+3089,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 0xdU))));
        tracep->fullBit(oldp+3090,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 0xcU))));
        tracep->fullBit(oldp+3091,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 0xbU))));
        tracep->fullBit(oldp+3092,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 0xaU))));
        tracep->fullBit(oldp+3093,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 9U))));
        tracep->fullCData(oldp+3094,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                            >> 6U))),3);
        tracep->fullBit(oldp+3095,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 5U))));
        tracep->fullBit(oldp+3096,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 4U))));
        tracep->fullBit(oldp+3097,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 3U))));
        tracep->fullBit(oldp+3098,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 2U))));
        tracep->fullCData(oldp+3099,((3U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q)),2);
        tracep->fullIData(oldp+3100,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dscratch0_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+3101,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dscratch1_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+3102,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstack_epc_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+3103,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstack_cause_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+3104,((0xfffffff8U | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q))),32);
        tracep->fullCData(oldp+3105,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q),3);
        tracep->fullIData(oldp+3106,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__u_tselect_csr__DOT__rdata_q),32);
        tracep->fullBit(oldp+3107,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__u_tselect_csr__DOT__rdata_q));
        tracep->fullCData(oldp+3108,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+3109,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__fcsr_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+3110,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__fflags_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+3111,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q),32);
        tracep->fullQData(oldp+3112,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_q),64);
        tracep->fullQData(oldp+3114,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_q),64);
        tracep->fullBit(oldp+3116,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__g_dbg_tmatch_reg__BRA__0__KET____DOT__u_tmatch_control_csr__DOT__rdata_q));
        tracep->fullIData(oldp+3117,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__g_dbg_tmatch_reg__BRA__0__KET____DOT__u_tmatch_value_csr__DOT__rdata_q),32);
        tracep->fullBit(oldp+3118,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__g_dbg_tmatch_reg__BRA__1__KET____DOT__u_tmatch_control_csr__DOT__rdata_q));
        tracep->fullIData(oldp+3119,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__g_dbg_tmatch_reg__BRA__1__KET____DOT__u_tmatch_value_csr__DOT__rdata_q),32);
        tracep->fullBit(oldp+3120,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_req_q));
        tracep->fullCData(oldp+3121,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                            >> 1U))),2);
        tracep->fullCData(oldp+3122,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q),3);
        tracep->fullBit(oldp+3123,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_req_int));
        tracep->fullBit(oldp+3124,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__outstanding_load_wb));
        tracep->fullIData(oldp+3125,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mepc_csr__DOT__rdata_q),32);
        tracep->fullBit(oldp+3126,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q));
        tracep->fullCData(oldp+3127,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_outstanding_rev),2);
        tracep->fullBit(oldp+3128,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_run));
        tracep->fullBit(oldp+3129,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ebreak_into_debug));
        tracep->fullBit(oldp+3130,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_valid));
        tracep->fullCData(oldp+3131,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mcause_csr__DOT__rdata_q),6);
        tracep->fullQData(oldp+3132,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[0]),64);
        tracep->fullQData(oldp+3134,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[1]),64);
        tracep->fullQData(oldp+3136,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[2]),64);
        tracep->fullQData(oldp+3138,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[3]),64);
        tracep->fullQData(oldp+3140,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[4]),64);
        tracep->fullQData(oldp+3142,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[5]),64);
        tracep->fullQData(oldp+3144,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[6]),64);
        tracep->fullQData(oldp+3146,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[7]),64);
        tracep->fullQData(oldp+3148,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[8]),64);
        tracep->fullQData(oldp+3150,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[9]),64);
        tracep->fullQData(oldp+3152,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[10]),64);
        tracep->fullQData(oldp+3154,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[11]),64);
        tracep->fullQData(oldp+3156,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[12]),64);
        tracep->fullQData(oldp+3158,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[13]),64);
        tracep->fullQData(oldp+3160,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[14]),64);
        tracep->fullQData(oldp+3162,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[15]),64);
        tracep->fullQData(oldp+3164,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[16]),64);
        tracep->fullQData(oldp+3166,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[17]),64);
        tracep->fullQData(oldp+3168,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[18]),64);
        tracep->fullQData(oldp+3170,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[19]),64);
        tracep->fullQData(oldp+3172,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[20]),64);
        tracep->fullQData(oldp+3174,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[21]),64);
        tracep->fullQData(oldp+3176,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[22]),64);
        tracep->fullQData(oldp+3178,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[23]),64);
        tracep->fullQData(oldp+3180,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[24]),64);
        tracep->fullQData(oldp+3182,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[25]),64);
        tracep->fullQData(oldp+3184,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[26]),64);
        tracep->fullQData(oldp+3186,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[27]),64);
        tracep->fullQData(oldp+3188,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[28]),64);
        tracep->fullQData(oldp+3190,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[29]),64);
        tracep->fullQData(oldp+3192,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[30]),64);
        tracep->fullQData(oldp+3194,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[31]),64);
        tracep->fullCData(oldp+3196,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_control_q),2);
        tracep->fullIData(oldp+3197,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_value_q[0]),32);
        tracep->fullIData(oldp+3198,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_value_q[1]),32);
        tracep->fullBit(oldp+3199,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__flush_id));
        tracep->fullBit(oldp+3200,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__valid_id_fpu));
        tracep->fullCData(oldp+3201,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__exc_cause),6);
        tracep->fullBit(oldp+3202,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__exc_cause) 
                                          >> 5U))));
        tracep->fullBit(oldp+3203,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode));
        tracep->fullBit(oldp+3204,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__handle_irq));
        tracep->fullBit(oldp+3205,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3206,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+3207,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3208,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3209,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+3210,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3211,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3212,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+3213,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3214,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3215,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullCData(oldp+3216,((7U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes)),3);
        tracep->fullCData(oldp+3217,((7U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes)),3);
        tracep->fullCData(oldp+3218,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 3U))),3);
        tracep->fullCData(oldp+3219,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 6U))),3);
        tracep->fullCData(oldp+3220,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 9U))),3);
        tracep->fullCData(oldp+3221,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 0xcU))),3);
        tracep->fullCData(oldp+3222,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3223,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3224,((7U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes)),3);
        tracep->fullCData(oldp+3225,((7U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes)),3);
        tracep->fullCData(oldp+3226,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 3U))),3);
        tracep->fullCData(oldp+3227,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 6U))),3);
        tracep->fullCData(oldp+3228,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 9U))),3);
        tracep->fullCData(oldp+3229,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 0xcU))),3);
        tracep->fullCData(oldp+3230,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3231,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3232,((7U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes)),3);
        tracep->fullCData(oldp+3233,((7U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes)),3);
        tracep->fullCData(oldp+3234,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 3U))),3);
        tracep->fullCData(oldp+3235,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 6U))),3);
        tracep->fullCData(oldp+3236,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 9U))),3);
        tracep->fullCData(oldp+3237,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 0xcU))),3);
        tracep->fullCData(oldp+3238,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3239,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3240,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__exc_pc_mux_id),2);
        tracep->fullBit(oldp+3241,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__special_req_branch));
        tracep->fullCData(oldp+3242,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__aux_data),5);
        tracep->fullBit(oldp+3243,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__dst_is_cpk));
        tracep->fullBit(oldp+3244,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__aux_data) 
                                          >> 3U))));
        tracep->fullCData(oldp+3245,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__aux_data))),3);
        tracep->fullBit(oldp+3246,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__aux_data) 
                                          >> 4U))));
        tracep->fullCData(oldp+3247,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__aux_data),5);
        tracep->fullBit(oldp+3248,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__trigger_match))));
        tracep->fullBit(oldp+3249,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_ld_hz));
        tracep->fullBit(oldp+3250,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__mult_en_dec));
        tracep->fullBit(oldp+3251,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__div_en_dec));
        tracep->fullBit(oldp+3252,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn));
        tracep->fullBit(oldp+3253,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__mret_insn));
        tracep->fullBit(oldp+3254,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__dret_insn));
        tracep->fullBit(oldp+3255,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__wfi_insn));
        tracep->fullBit(oldp+3256,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn));
        tracep->fullBit(oldp+3257,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_valid));
        tracep->fullCData(oldp+3258,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__trigger_match),2);
        tracep->fullBit(oldp+3259,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__in_valid));
        tracep->fullBit(oldp+3260,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__in_valid));
        tracep->fullBit(oldp+3261,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__in_valid));
        tracep->fullBit(oldp+3262,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__in_valid));
        tracep->fullCData(oldp+3263,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_mux_id),3);
        tracep->fullBit(oldp+3264,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multdiv_en_dec));
        tracep->fullBit(oldp+3265,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio));
        tracep->fullBit(oldp+3266,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio));
        tracep->fullBit(oldp+3267,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio));
        tracep->fullBit(oldp+3268,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio));
        tracep->fullBit(oldp+3269,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio));
        tracep->fullBit(oldp+3270,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio));
        tracep->fullQData(oldp+3271,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__accum),34);
        tracep->fullBit(oldp+3273,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__in_valid));
        tracep->fullBit(oldp+3274,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__in_valid));
        tracep->fullBit(oldp+3275,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__in_valid));
        tracep->fullBit(oldp+3276,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__in_valid));
        tracep->fullBit(oldp+3277,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__in_valid));
        tracep->fullBit(oldp+3278,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__in_valid));
        tracep->fullBit(oldp+3279,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__in_valid));
        tracep->fullBit(oldp+3280,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_busy))));
        tracep->fullCData(oldp+3281,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_valid),5);
        tracep->fullCData(oldp+3282,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_busy),5);
        tracep->fullBit(oldp+3283,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3284,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+3285,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_busy))));
        tracep->fullCData(oldp+3286,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_out_valid),5);
        tracep->fullCData(oldp+3287,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_busy),5);
        tracep->fullBit(oldp+3288,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3289,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+3290,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_busy))));
        tracep->fullCData(oldp+3291,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_valid),5);
        tracep->fullCData(oldp+3292,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_busy),5);
        tracep->fullBit(oldp+3293,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3294,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+3295,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes))));
        tracep->fullCData(oldp+3296,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes),7);
        tracep->fullBit(oldp+3297,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes))));
        tracep->fullCData(oldp+3298,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes),7);
        tracep->fullBit(oldp+3299,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes))));
        tracep->fullCData(oldp+3300,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes),7);
        tracep->fullCData(oldp+3301,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),3);
        tracep->fullCData(oldp+3302,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),3);
        tracep->fullBit(oldp+3303,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+3304,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+3305,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+3306,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+3307,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+3308,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+3309,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+3310,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+3311,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+3312,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullBit(oldp+3313,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__instr_valid));
        tracep->fullIData(oldp+3314,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__tlul_data),32);
        tracep->fullIData(oldp+3315,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__storage)),32);
        tracep->fullIData(oldp+3316,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__storage 
                                              >> 0x20U))),32);
        tracep->fullSData(oldp+3317,((0x1fffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage)),13);
        tracep->fullSData(oldp+3318,((0x1fffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                 >> 0xdU))),13);
        tracep->fullCData(oldp+3319,((0x1fU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage))),5);
        tracep->fullCData(oldp+3320,((0x1fU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage) 
                                               >> 5U))),5);
        tracep->fullBit(oldp+3321,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__halted_q));
        tracep->fullBit(oldp+3322,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__resuming_q));
        tracep->fullBit(oldp+3323,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__havereset_q));
        tracep->fullCData(oldp+3324,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__havereset_q),2);
        tracep->fullCData(oldp+3325,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__resuming_q),2);
        tracep->fullCData(oldp+3326,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__halted_q),2);
        tracep->fullCData(oldp+3327,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullCData(oldp+3328,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+3329,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+3330,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+3331,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullBit(oldp+3332,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullQData(oldp+3333,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__rdata_q),64);
        tracep->fullCData(oldp+3335,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__state_q),2);
        tracep->fullBit(oldp+3336,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_to_xbar 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3337,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_to_xbar 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3338,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_to_xbar 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3339,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_to_xbar 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3340,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_to_xbar 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3341,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_to_xbar 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3342,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_to_xbar 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3343,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_to_xbar 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3344,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_to_xbar))));
        tracep->fullIData(oldp+3345,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__haltsum0),32);
        tracep->fullIData(oldp+3346,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__haltsum1),32);
        tracep->fullIData(oldp+3347,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__haltsum2),32);
        tracep->fullIData(oldp+3348,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__haltsum3),32);
        tracep->fullIData(oldp+3349,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted),32);
        tracep->fullIData(oldp+3350,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_reshaped0),32);
        tracep->fullIData(oldp+3351,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_reshaped1),32);
        tracep->fullIData(oldp+3352,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_reshaped2),32);
        tracep->fullIData(oldp+3353,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_flat1),32);
        tracep->fullIData(oldp+3354,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_flat2),32);
        tracep->fullIData(oldp+3355,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_flat3),32);
        tracep->fullSData(oldp+3356,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartsel_idx0),15);
        tracep->fullSData(oldp+3357,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartsel_idx1),10);
        tracep->fullCData(oldp+3358,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartsel_idx2),5);
        tracep->fullBit(oldp+3359,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3360,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3361,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3362,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3363,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3364,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3365,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3366,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3367,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                 [0U]))));
        tracep->fullBit(oldp+3368,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3369,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3370,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3371,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3372,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3373,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3374,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3375,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3376,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                 [1U]))));
        tracep->fullBit(oldp+3377,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3378,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3379,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3380,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3381,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3382,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3383,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3384,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3385,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_3
                                                 [2U]))));
        tracep->fullBit(oldp+3386,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_4
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3387,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_4
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3388,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_4
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3389,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_4
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3390,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_4
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3391,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_4
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3392,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_4
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3393,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_4
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3394,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_4
                                                 [0U]))));
        tracep->fullBit(oldp+3395,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_4
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3396,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_4
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3397,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_4
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3398,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_4
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3399,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_4
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3400,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_4
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3401,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_4
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3402,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_4
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3403,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_4
                                                 [1U]))));
        tracep->fullBit(oldp+3404,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3405,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3406,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3407,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3408,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3409,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3410,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3411,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3412,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+3413,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3414,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3415,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3416,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3417,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3418,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3419,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3420,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3421,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullBit(oldp+3422,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3423,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3424,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3425,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3426,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3427,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3428,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3429,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3430,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                 [2U]))));
        tracep->fullCData(oldp+3431,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hgrant),3);
        tracep->fullBit(oldp+3432,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__drsp_fifo_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3433,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__drsp_fifo_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3434,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__drsp_fifo_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3435,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__drsp_fifo_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3436,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__drsp_fifo_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3437,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__drsp_fifo_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3438,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__drsp_fifo_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3439,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__drsp_fifo_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3440,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__drsp_fifo_o))));
        tracep->fullBit(oldp+3441,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__drsp_fifo_o))));
        tracep->fullCData(oldp+3442,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hfifo_rspvalid),3);
        tracep->fullCData(oldp+3443,((0x3fU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__drsp_fifo_o 
                                                       >> 0x25U)))),8);
        tracep->fullBit(oldp+3444,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_to_xbar))));
        tracep->fullBit(oldp+3445,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_to_xbar 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3446,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_to_xbar 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_to_xbar 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_to_xbar 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_to_xbar 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullCData(oldp+3448,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o),2);
        tracep->fullCData(oldp+3449,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),3);
        tracep->fullCData(oldp+3450,((6U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),3);
        tracep->fullCData(oldp+3451,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),3);
        tracep->fullIData(oldp+3452,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__unnamedblk3__DOT__i),32);
        tracep->fullBit(oldp+3453,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3454,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3455,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3456,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3457,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3458,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3459,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3460,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3461,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                 [0U]))));
        tracep->fullBit(oldp+3462,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3463,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3464,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3465,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3466,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3467,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3468,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3469,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3470,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                 [1U]))));
        tracep->fullBit(oldp+3471,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3472,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3473,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3474,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3475,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3476,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3477,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3478,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3479,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__FLASH_CTRL__tl_h_o
                                                 [2U]))));
        tracep->fullBit(oldp+3480,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3481,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3482,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3483,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3484,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3485,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3486,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3487,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3488,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+3489,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3490,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3491,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3492,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3493,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3494,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3495,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3496,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3497,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullBit(oldp+3498,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3499,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3500,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3501,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3502,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3503,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3504,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3505,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3506,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                 [2U]))));
        tracep->fullCData(oldp+3507,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hgrant),3);
        tracep->fullCData(oldp+3508,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o),2);
        tracep->fullCData(oldp+3509,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),3);
        tracep->fullCData(oldp+3510,((6U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),3);
        tracep->fullCData(oldp+3511,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),3);
        tracep->fullIData(oldp+3512,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__unnamedblk3__DOT__i),32);
        tracep->fullIData(oldp+3513,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__rdata_tlword),32);
        tracep->fullIData(oldp+3514,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_rspfifo__rdata_o 
                                              >> 1U))),32);
        tracep->fullBit(oldp+3515,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_rspfifo__rdata_o))));
        tracep->fullQData(oldp+3516,(((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__rdata_tlword)) 
                                      << 1U)),33);
        tracep->fullQData(oldp+3518,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_rspfifo__rdata_o),33);
        tracep->fullBit(oldp+3520,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.tl_h_o
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3521,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.tl_h_o
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3522,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.tl_h_o
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3523,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.tl_h_o
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3524,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.tl_h_o
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3525,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.tl_h_o
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3526,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.tl_h_o
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3527,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.tl_h_o
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3528,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.tl_h_o
                                                 [0U]))));
        tracep->fullBit(oldp+3529,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.tl_h_o
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3530,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.tl_h_o
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3531,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.tl_h_o
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3532,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.tl_h_o
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3533,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.tl_h_o
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3534,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.tl_h_o
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3535,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.tl_h_o
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3536,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.tl_h_o
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3537,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.tl_h_o
                                                 [1U]))));
        tracep->fullBit(oldp+3538,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3539,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3540,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3541,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3542,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3543,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3544,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3545,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3546,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+3547,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3548,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3549,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3550,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3551,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3552,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3553,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3554,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3555,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullCData(oldp+3556,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hgrant),2);
        tracep->fullBit(oldp+3557,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3558,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3559,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3560,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3561,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3562,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3563,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3564,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3565,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o))));
        tracep->fullBit(oldp+3566,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3567,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3568,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3569,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3570,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3571,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3572,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3573,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3574,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+3575,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+3576,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3577,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3579,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3580,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3581,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3582,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3583,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3584,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3585,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3586,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3587,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o))));
        tracep->fullBit(oldp+3588,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3589,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3590,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3591,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3592,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3593,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3594,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3595,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3596,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullBit(oldp+3597,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullBit(oldp+3598,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3599,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3601,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3602,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3603,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3604,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3605,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3606,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3607,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3608,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3609,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o))));
        tracep->fullBit(oldp+3610,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3611,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3612,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3613,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3614,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3615,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3616,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3617,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3618,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+3619,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+3620,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3621,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3623,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3624,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3625,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3626,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3627,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3628,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3629,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3630,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3631,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o))));
        tracep->fullBit(oldp+3632,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3633,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3634,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3635,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3636,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3637,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3638,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3639,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3640,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullBit(oldp+3641,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullBit(oldp+3642,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3643,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3645,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3646,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3647,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3648,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3649,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3650,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3651,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3652,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3653,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o))));
        tracep->fullBit(oldp+3654,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3655,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3656,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3657,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3658,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3659,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3660,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3661,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3662,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                 [2U]))));
        tracep->fullBit(oldp+3663,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                 [2U]))));
        tracep->fullBit(oldp+3664,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3665,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                                   [2U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                                      [2U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                                     [2U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__ICCM__DOT__hrsp_fifo_i
                                                                              [2U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3667,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3668,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3669,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3670,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3671,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3672,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3673,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3674,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3675,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o))));
        tracep->fullBit(oldp+3676,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3677,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3678,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3679,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3680,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3681,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3682,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3683,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3684,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+3685,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+3686,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3687,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3689,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3690,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3691,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3692,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3693,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3694,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3695,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3696,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3697,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o))));
        tracep->fullBit(oldp+3698,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3699,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3700,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3701,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3702,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3703,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3704,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3705,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3706,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullBit(oldp+3707,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullBit(oldp+3708,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3709,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3711,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3712,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3713,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3714,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3715,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3716,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3717,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3718,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3719,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__gen_host_fifo__BRA__2__KET____DOT__u_hostfifo.tl_h_o))));
        tracep->fullBit(oldp+3720,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3721,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3722,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3723,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3724,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3725,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3726,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3727,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3728,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                 [2U]))));
        tracep->fullBit(oldp+3729,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                 [2U]))));
        tracep->fullBit(oldp+3730,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3731,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                   [2U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                      [2U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                     [2U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__DOT__hrsp_fifo_i
                                                                              [2U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3733,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3734,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3735,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3736,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3737,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3738,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3739,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3740,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3741,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                 [0U]))));
        tracep->fullBit(oldp+3742,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3743,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3744,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3745,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3746,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3747,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3748,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3749,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3750,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                 [1U]))));
        tracep->fullBit(oldp+3751,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3752,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [2U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3753,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [2U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3754,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [2U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3755,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                       [2U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3756,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [2U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3757,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                              [2U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3758,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [2U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3759,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                 [2U]))));
        tracep->fullBit(oldp+3760,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3761,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [3U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3762,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [3U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3763,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [3U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3764,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                       [3U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3765,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [3U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3766,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                              [3U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3767,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [3U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3768,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                 [3U]))));
        tracep->fullBit(oldp+3769,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3770,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [4U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3771,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [4U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3772,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [4U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3773,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                       [4U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3774,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [4U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3775,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                              [4U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3776,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [4U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3777,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                 [4U]))));
        tracep->fullBit(oldp+3778,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3779,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [5U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3780,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [5U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3781,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [5U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3782,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                       [5U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3783,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [5U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3784,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                              [5U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3785,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [5U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3786,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                 [5U]))));
        tracep->fullBit(oldp+3787,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3788,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [6U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3789,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [6U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3790,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [6U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3791,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                       [6U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3792,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [6U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3793,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                              [6U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3794,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [6U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3795,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                 [6U]))));
        tracep->fullBit(oldp+3796,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3797,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [7U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3798,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [7U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3799,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [7U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3800,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                       [7U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3801,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [7U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3802,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                              [7U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3803,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [7U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3804,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                 [7U]))));
        tracep->fullBit(oldp+3805,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3806,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [8U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3807,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [8U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3808,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [8U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3809,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                       [8U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3810,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [8U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3811,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                              [8U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3812,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [8U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3813,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                 [8U]))));
        tracep->fullBit(oldp+3814,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3815,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [9U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3816,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [9U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3817,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [9U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3818,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                       [9U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3819,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [9U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3820,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                              [9U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3821,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [9U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3822,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                 [9U]))));
        tracep->fullBit(oldp+3823,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3824,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [0xaU] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3825,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [0xaU] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3826,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                    [0xaU] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3827,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                       [0xaU] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3828,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [0xaU] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3829,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                              [0xaU] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3830,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                  [0xaU] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3831,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_dv_o
                                                 [0xaU]))));
        tracep->fullCData(oldp+3832,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullBit(oldp+3833,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+3834,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullCData(oldp+3835,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullBit(oldp+3836,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+3837,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullCData(oldp+3838,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullBit(oldp+3839,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+3840,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullBit(oldp+3841,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3842,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+3843,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3844,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3845,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+3846,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+3847,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+3848,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+3849,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+3850,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+3851,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+3852,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__cmdbusy));
        tracep->fullBit(oldp+3853,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3854,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullQData(oldp+3855,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__word_mux),64);
        tracep->fullBit(oldp+3857,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3858,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+3859,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3860,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3861,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+3862,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+3863,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+3864,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+3865,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullCData(oldp+3866,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                            >> 0xbU))),2);
        tracep->fullBit(oldp+3867,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                          >> 0xaU))));
        tracep->fullCData(oldp+3868,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                            >> 8U))),2);
        tracep->fullCData(oldp+3869,((0xffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o))),8);
        tracep->fullBit(oldp+3870,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__rspfifo_wvalid));
        tracep->fullCData(oldp+3871,((0xfU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_sramreqfifo__rdata_o) 
                                              >> 1U))),4);
        tracep->fullBit(oldp+3872,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_sramreqfifo__rdata_o))));
        tracep->fullSData(oldp+3873,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o),13);
        tracep->fullCData(oldp+3874,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_sramreqfifo__rdata_o),5);
        tracep->fullCData(oldp+3875,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                            >> 0xbU))),2);
        tracep->fullBit(oldp+3876,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                          >> 0xaU))));
        tracep->fullCData(oldp+3877,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                            >> 8U))),2);
        tracep->fullCData(oldp+3878,((0xffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_reqfifo__rdata_o))),8);
        tracep->fullBit(oldp+3879,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__rspfifo_wvalid));
        tracep->fullSData(oldp+3880,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_reqfifo__rdata_o),13);
        tracep->fullBit(oldp+3881,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)))));
        tracep->fullIData(oldp+3882,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__rmask),32);
        tracep->fullBit(oldp+3883,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+3884,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty));
        tracep->fullBit(oldp+3885,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)))));
        tracep->fullBit(oldp+3886,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+3887,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty));
        tracep->fullIData(oldp+3888,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__rdata_tlword),32);
        tracep->fullBit(oldp+3889,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__d_valid));
        tracep->fullQData(oldp+3890,(((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__rdata_tlword)) 
                                      << 1U)),33);
        tracep->fullIData(oldp+3892,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_rspfifo__rdata_o 
                                              >> 1U))),32);
        tracep->fullBit(oldp+3893,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_rspfifo__rdata_o))));
        tracep->fullQData(oldp+3894,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_rspfifo__rdata_o),33);
        tracep->fullBit(oldp+3896,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__xbar_to_dbgrom 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3897,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__xbar_to_dbgrom 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3898,((7U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__xbar_to_dbgrom 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3899,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__xbar_to_dbgrom 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3900,((0xffU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__xbar_to_dbgrom 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3901,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__xbar_to_dbgrom 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3902,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__xbar_to_dbgrom 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3903,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__xbar_to_dbgrom 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3904,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__xbar_to_dbgrom))));
        tracep->fullBit(oldp+3905,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__drsp_fifo_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3906,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__drsp_fifo_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3907,((7U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__drsp_fifo_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3908,((3U & (IData)(
                                                   (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__drsp_fifo_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3909,((0xffU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__drsp_fifo_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3910,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__drsp_fifo_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3911,((IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__drsp_fifo_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3912,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__drsp_fifo_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3913,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+3914,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+3915,((0x7fU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DEBUG_ROM.__PVT__drsp_fifo_o 
                                                       >> 0x24U)))),8);
        tracep->fullBit(oldp+3916,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__xbar_to_dbgrom))));
        tracep->fullBit(oldp+3917,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__xbar_to_dbgrom 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3918,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__xbar_to_dbgrom 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__xbar_to_dbgrom 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__xbar_to_dbgrom 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__xbar_to_dbgrom 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullCData(oldp+3920,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+3921,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+3922,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+3923,((0x7fU & (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT____Vcellout__i_cdc_req__rdata_o 
                                                       >> 0x22U)))),7);
        tracep->fullCData(oldp+3924,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT____Vcellout__i_cdc_req__rdata_o 
                                                    >> 0x20U)))),2);
        tracep->fullIData(oldp+3925,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT____Vcellout__i_cdc_req__rdata_o)),32);
        tracep->fullQData(oldp+3926,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT____Vcellout__i_cdc_req__rdata_o),41);
        tracep->fullBit(oldp+3928,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__instr_new_id_q));
        tracep->fullBit(oldp+3929,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__discard_req_q));
        tracep->fullCData(oldp+3930,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__branch_discard_q),2);
        tracep->fullCData(oldp+3931,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_pmp_err_q),2);
        tracep->fullIData(oldp+3932,(((IData)(1U) << (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_q))),32);
        tracep->fullIData(oldp+3933,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_numerator_q),32);
        tracep->fullIData(oldp+3934,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_quotient_q),32);
        tracep->fullCData(oldp+3935,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_q),5);
        tracep->fullBit(oldp+3936,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_by_zero_q));
        tracep->fullBit(oldp+3937,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q 
                                          >> 0x11U))));
        tracep->fullBit(oldp+3938,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q 
                                          >> 0x10U))));
        tracep->fullBit(oldp+3939,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q 
                                          >> 0xfU))));
        tracep->fullSData(oldp+3940,((0x7fffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q)),15);
        tracep->fullBit(oldp+3941,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstack_csr__DOT__rdata_q) 
                                          >> 2U))));
        tracep->fullCData(oldp+3942,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstack_csr__DOT__rdata_q))),2);
        tracep->fullIData(oldp+3943,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q),18);
        tracep->fullCData(oldp+3944,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstack_csr__DOT__rdata_q),3);
        tracep->fullBit(oldp+3945,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_tag_q));
        tracep->fullCData(oldp+3946,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_aux_q),5);
        tracep->fullBit(oldp+3947,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_aux_q) 
                                          >> 3U))));
        tracep->fullCData(oldp+3948,((7U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_aux_q))),3);
        tracep->fullBit(oldp+3949,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_aux_q) 
                                          >> 4U))));
        tracep->fullBit(oldp+3950,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_is_fp8_q));
        tracep->fullBit(oldp+3951,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_tag_q));
        tracep->fullCData(oldp+3952,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_aux_q),5);
        tracep->fullSData(oldp+3953,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_norm_DP),12);
        tracep->fullCData(oldp+3954,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__RM_DP),3);
        tracep->fullBit(oldp+3955,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__SNaN_SP));
        tracep->fullCData(oldp+3956,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_op),2);
        tracep->fullBit(oldp+3957,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_save_wb));
        tracep->fullBit(oldp+3958,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed));
        tracep->fullBit(oldp+3959,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left));
        tracep->fullCData(oldp+3960,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_state_d),2);
        tracep->fullBit(oldp+3961,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mstack_d) 
                                          >> 2U))));
        tracep->fullCData(oldp+3962,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mstack_d))),2);
        tracep->fullCData(oldp+3963,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mstack_d),3);
        tracep->fullCData(oldp+3964,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__State_ctl_S),6);
        tracep->fullBit(oldp+3965,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Start_dly_S));
        tracep->fullBit(oldp+3966,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Final_state_S));
        tracep->fullBit(oldp+3967,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_enable_SI[0]));
        tracep->fullBit(oldp+3968,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_enable_SI[1]));
        tracep->fullBit(oldp+3969,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_enable_SI[2]));
        tracep->fullBit(oldp+3970,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_enable_SI[3]));
        tracep->fullBit(oldp+3971,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_SI[0]));
        tracep->fullBit(oldp+3972,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_SI[1]));
        tracep->fullBit(oldp+3973,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_SI[2]));
        tracep->fullBit(oldp+3974,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_SI[3]));
        tracep->fullBit(oldp+3975,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_enable_SI[0]));
        tracep->fullBit(oldp+3976,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_enable_SI[1]));
        tracep->fullBit(oldp+3977,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_enable_SI[2]));
        tracep->fullBit(oldp+3978,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_enable_SI[3]));
        tracep->fullIData(oldp+3979,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__C_BIAS_AONE),32);
        tracep->fullIData(oldp+3980,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__C_HALF_BIAS),32);
        tracep->fullBit(oldp+3981,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_enable_SI
                                   [0U]));
        tracep->fullBit(oldp+3982,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_SI
                                   [0U]));
        tracep->fullBit(oldp+3983,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_enable_SI
                                   [0U]));
        tracep->fullBit(oldp+3984,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__genblk4__BRA__0__KET____DOT__iteration_div_sqrt__DOT__Cin_D));
        tracep->fullBit(oldp+3985,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_enable_SI
                                   [1U]));
        tracep->fullBit(oldp+3986,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_SI
                                   [1U]));
        tracep->fullBit(oldp+3987,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_enable_SI
                                   [1U]));
        tracep->fullBit(oldp+3988,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__genblk4__BRA__1__KET____DOT__iteration_div_sqrt__DOT__Cin_D));
        tracep->fullBit(oldp+3989,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_enable_SI
                                   [2U]));
        tracep->fullBit(oldp+3990,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_SI
                                   [2U]));
        tracep->fullBit(oldp+3991,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_enable_SI
                                   [2U]));
        tracep->fullBit(oldp+3992,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__genblk4__BRA__2__KET____DOT__iteration_div_sqrt__DOT__Cin_D));
        tracep->fullBit(oldp+3993,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Sign_res_D));
        tracep->fullBit(oldp+3994,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Exp_OF_S));
        tracep->fullQData(oldp+3995,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_res_norm_D),53);
        tracep->fullSData(oldp+3997,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Exp_res_norm_D),11);
        tracep->fullCData(oldp+3998,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_lower_D),2);
        tracep->fullBit(oldp+3999,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_sticky_bit_D));
        tracep->fullQData(oldp+4000,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_forround_D),57);
        tracep->fullQData(oldp+4002,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_upper_D),53);
        tracep->fullBit(oldp+4004,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_rounded_S));
        tracep->fullIData(oldp+4005,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[1U] 
                                       << 0x19U) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U] 
                                       >> 7U))),32);
        tracep->fullBit(oldp+4006,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U] 
                                          >> 6U))));
        tracep->fullBit(oldp+4007,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U] 
                                          >> 5U))));
        tracep->fullBit(oldp+4008,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U] 
                                          >> 4U))));
        tracep->fullBit(oldp+4009,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U] 
                                          >> 3U))));
        tracep->fullBit(oldp+4010,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U] 
                                          >> 2U))));
        tracep->fullBit(oldp+4011,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U] 
                                          >> 1U))));
        tracep->fullBit(oldp+4012,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U])));
        tracep->fullIData(oldp+4013,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
                                       << 0x12U) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[1U] 
                                       >> 0xeU))),32);
        tracep->fullBit(oldp+4014,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[1U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+4015,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[1U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+4016,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[1U] 
                                          >> 0xbU))));
        tracep->fullBit(oldp+4017,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[1U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+4018,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[1U] 
                                          >> 9U))));
        tracep->fullBit(oldp+4019,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[1U] 
                                          >> 8U))));
        tracep->fullBit(oldp+4020,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[1U] 
                                          >> 7U))));
        tracep->fullIData(oldp+4021,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
                                       << 0xbU) | (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
                                                   >> 0x15U))),32);
        tracep->fullBit(oldp+4022,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+4023,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+4024,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+4025,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+4026,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+4027,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+4028,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
                                          >> 0xeU))));
        tracep->fullIData(oldp+4029,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[4U] 
                                       << 4U) | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
                                                 >> 0x1cU))),32);
        tracep->fullBit(oldp+4030,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+4031,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+4032,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+4033,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+4034,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+4035,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+4036,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
                                          >> 0x15U))));
        tracep->fullIData(oldp+4037,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[6U] 
                                       << 0x1dU) | 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[5U] 
                                       >> 3U))),32);
        tracep->fullBit(oldp+4038,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[5U] 
                                          >> 2U))));
        tracep->fullBit(oldp+4039,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[5U] 
                                          >> 1U))));
        tracep->fullBit(oldp+4040,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[5U])));
        tracep->fullBit(oldp+4041,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[4U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+4042,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[4U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+4043,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[4U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+4044,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[4U] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+4045,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_a));
        tracep->fullBit(oldp+4046,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_b));
        tracep->fullBit(oldp+4047,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_sign_a));
        tracep->fullBit(oldp+4048,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_sign_b));
        tracep->fullSData(oldp+4049,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_a),16);
        tracep->fullSData(oldp+4050,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_b),16);
        tracep->fullIData(oldp+4051,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_rdata_int),32);
        tracep->fullIData(oldp+4052,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_addr_n),32);
        tracep->fullBit(oldp+4053,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_addr_n)));
        tracep->fullIData(oldp+4054,((0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_addr_n)),32);
        tracep->fullBit(oldp+4055,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_d));
        tracep->fullCData(oldp+4056,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                            >> 3U))),3);
        tracep->fullBit(oldp+4057,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                          >> 2U))));
        tracep->fullBit(oldp+4058,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                          >> 1U))));
        tracep->fullBit(oldp+4059,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int)));
        tracep->fullIData(oldp+4060,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int),32);
        tracep->fullBit(oldp+4061,(((2U > vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int)
                                     ? (1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int)
                                     : 1U)));
        tracep->fullBit(oldp+4062,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                          >> 2U))));
        tracep->fullBit(oldp+4063,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_d));
        tracep->fullBit(oldp+4064,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO) 
                                          >> 4U))));
        tracep->fullBit(oldp+4065,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO) 
                                          >> 3U))));
        tracep->fullBit(oldp+4066,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO) 
                                          >> 2U))));
        tracep->fullBit(oldp+4067,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO) 
                                          >> 1U))));
        tracep->fullBit(oldp+4068,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO))));
        tracep->fullCData(oldp+4069,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO),5);
        tracep->fullBit(oldp+4070,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_roundUp_S));
        tracep->fullSData(oldp+4071,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_addr),12);
        tracep->fullIData(oldp+4072,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__operand_a_rev),32);
        tracep->fullCData(oldp+4073,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_amt),6);
        tracep->fullIData(oldp+4074,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__bwlogic_result),32);
        tracep->fullQData(oldp+4075,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mac_res_d),34);
        tracep->fullCData(oldp+4077,((0x1fU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_addr))),5);
        tracep->fullCData(oldp+4078,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_addr) 
                                            >> 5U))),3);
        tracep->fullQData(oldp+4079,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_upperRounded_D),54);
        tracep->fullBit(oldp+4081,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_upperRounded_D 
                                                  >> 0x35U)))));
        tracep->fullQData(oldp+4082,((0xfffffffffffffULL 
                                      & ((1U & (IData)(
                                                       (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_upperRounded_D 
                                                        >> 0x35U)))
                                          ? (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_upperRounded_D 
                                             >> 1U)
                                          : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__i_fpnew_top__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_upperRounded_D))),52);
        tracep->fullBit(oldp+4084,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result));
        tracep->fullIData(oldp+4085,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_operand),32);
        tracep->fullQData(oldp+4086,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_ext),33);
        tracep->fullBit(oldp+4088,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__unused_shift_result_ext));
        tracep->fullIData(oldp+4089,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result),32);
        tracep->fullIData(oldp+4090,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev),32);
        tracep->fullBit(oldp+4091,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__is_greater_equal));
        tracep->fullIData(oldp+4092,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_denominator_d),32);
        tracep->fullIData(oldp+4093,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_numerator_d),32);
        tracep->fullBit(oldp+4094,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_by_zero_d));
        tracep->fullCData(oldp+4095,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__md_state_d),3);
        tracep->fullBit(oldp+4096,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__split_misaligned_access));
        tracep->fullBit(oldp+4097,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__illegal_csr));
        tracep->fullBit(oldp+4098,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__illegal_dyn_mod));
        tracep->fullIData(oldp+4099,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_result),32);
        tracep->fullIData(oldp+4100,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__next_remainder),32);
        tracep->fullQData(oldp+4101,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__next_quotient),33);
        tracep->fullQData(oldp+4103,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_remainder_d),34);
        tracep->fullIData(oldp+4105,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_quotient_d),32);
        tracep->fullCData(oldp+4106,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_d),5);
        tracep->fullQData(oldp+4107,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__imd_val_d_ex[0]),34);
        tracep->fullQData(oldp+4109,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__imd_val_d_ex[1]),34);
        tracep->fullQData(oldp+4111,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__id_stage_i__imd_val_d_ex_i[0]),34);
        tracep->fullQData(oldp+4113,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__id_stage_i__imd_val_d_ex_i[1]),34);
        tracep->fullQData(oldp+4115,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__ex_block_i__imd_val_d_o[0]),34);
        tracep->fullQData(oldp+4117,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__ex_block_i__imd_val_d_o[1]),34);
        tracep->fullQData(oldp+4119,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_imd_val_d[0]),34);
        tracep->fullQData(oldp+4121,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_imd_val_d[1]),34);
        tracep->fullCData(oldp+4123,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_sync),3);
        tracep->fullBit(oldp+4124,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_sync) 
                                          >> 2U))));
        tracep->fullCData(oldp+4125,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_sync))),2);
        tracep->fullQData(oldp+4126,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__storage[0]),34);
        tracep->fullQData(oldp+4128,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__storage[1]),34);
        tracep->fullQData(oldp+4130,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__storage[2]),34);
        tracep->fullQData(oldp+4132,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__storage[3]),34);
        tracep->fullBit(oldp+4134,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__sberror_valid));
        tracep->fullCData(oldp+4135,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__sberror),3);
        tracep->fullBit(oldp+4136,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+4137,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullQData(oldp+4138,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__abstract_cmd[1U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__abstract_cmd[0U])))),64);
        tracep->fullQData(oldp+4140,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__abstract_cmd[3U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__abstract_cmd[2U])))),64);
        tracep->fullQData(oldp+4142,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__abstract_cmd[5U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__abstract_cmd[4U])))),64);
        tracep->fullQData(oldp+4144,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__abstract_cmd[7U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__abstract_cmd[6U])))),64);
        tracep->fullQData(oldp+4146,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__abstract_cmd[9U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__abstract_cmd[8U])))),64);
        tracep->fullQData(oldp+4148,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__abstract_cmd[0xbU])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__abstract_cmd[0xaU])))),64);
        tracep->fullQData(oldp+4150,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__abstract_cmd[0xdU])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__abstract_cmd[0xcU])))),64);
        tracep->fullQData(oldp+4152,((((QData)((IData)(
                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__abstract_cmd[0xfU])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__abstract_cmd[0xeU])))),64);
        tracep->fullBit(oldp+4154,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__resume));
        tracep->fullBit(oldp+4155,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__go));
        tracep->fullBit(oldp+4156,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__unsupported_command));
        tracep->fullBit(oldp+4157,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__tck_n));
        tracep->fullCData(oldp+4158,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__sync_wptr__DOT__intq),3);
        tracep->fullCData(oldp+4159,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_gray_sync),3);
        tracep->fullIData(oldp+4160,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dmi_rsp 
                                              >> 2U))),32);
        tracep->fullCData(oldp+4161,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dmi_rsp))),2);
        tracep->fullQData(oldp+4162,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dmi_rsp),34);
        tracep->fullBit(oldp+4164,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__test_logic_reset));
        tracep->fullBit(oldp+4165,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__shift_dr));
        tracep->fullBit(oldp+4166,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__update_dr));
        tracep->fullBit(oldp+4167,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__capture_dr));
        tracep->fullCData(oldp+4168,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__tap_state_d),4);
        tracep->fullBit(oldp+4169,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__capture_ir));
        tracep->fullBit(oldp+4170,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__shift_ir));
        tracep->fullBit(oldp+4171,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__update_ir));
        tracep->fullCData(oldp+4172,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+4173,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+4174,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr))),2);
        tracep->fullBit(oldp+4175,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__dtmcs_q 
                                          >> 0x10U))));
        tracep->fullBit(oldp+4176,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__dr_q))));
        tracep->fullBit(oldp+4177,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__full_wclk)))));
    }
}
