// Seed: 1639799369
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  assign id_2 = id_1;
  assign id_2 = id_2;
  always @(posedge 1) begin
    SystemTFIdentifier(1 + 1, id_2.id_1 + 1, 1);
    id_2 = 1;
    id_2 <= 1;
    id_2 <= id_2 ? 1 : id_2;
  end
  assign id_2 = 1;
  reg id_2;
  reg id_3;
  assign id_3 = (id_1);
endmodule
