<dec f='llvm/llvm/lib/Target/X86/X86InstrInfo.h' l='59' type='llvm::X86::CondCode llvm::X86::GetOppositeBranchCondition(llvm::X86::CondCode CC)'/>
<doc f='llvm/llvm/lib/Target/X86/X86InstrInfo.h' l='57'>/// GetOppositeBranchCondition - Return the inverse of the specified cond,
/// e.g. turning COND_E to COND_NE.</doc>
<use f='llvm/llvm/lib/Target/X86/X86CmovConversion.cpp' l='298' u='c' c='_ZN12_GLOBAL__N_120X86CmovConverterPass21collectCmovCandidatesEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEERNS1_11SmallVectorINS6_IPNS1_12MachineInstrELj2EEELj2EEEb'/>
<use f='llvm/llvm/lib/Target/X86/X86CmovConversion.cpp' l='654' u='c' c='_ZNK12_GLOBAL__N_120X86CmovConverterPass26convertCmovInstsToBranchesERN4llvm15SmallVectorImplIPNS1_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp' l='755' u='c' c='_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass21getCondOrInverseInRegERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0E13205430'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='20334' u='c' c='_ZNK4llvm17X86TargetLowering17emitFlagsForSetccENS_7SDValueES1_NS_3ISD8CondCodeERKNS_5SDLocERNS_12SelectionDAGERS1_'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='21457' u='c' c='_ZNK4llvm17X86TargetLowering11LowerBRCONDENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='21489' u='c' c='_ZNK4llvm17X86TargetLowering11LowerBRCONDENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='21507' u='c' c='_ZNK4llvm17X86TargetLowering11LowerBRCONDENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='21520' u='c' c='_ZNK4llvm17X86TargetLowering11LowerBRCONDENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='29112' u='c' c='_ZL26createPHIsForCMOVsInSinkBBN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PNS_17MachineBasicBlockES4_S4_'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='29366' u='c' c='_ZNK4llvm17X86TargetLowering17EmitLoweredSelectERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='36217' u='c' c='_ZL25checkBoolTestSetCCCombineN4llvm7SDValueERNS_3X868CondCodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='36255' u='c' c='_ZL25checkBoolTestSetCCCombineN4llvm7SDValueERNS_3X868CondCodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='36400' u='c' c='_ZL11combineCMovPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='36501' u='c' c='_ZL11combineCMovPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='36538' u='c' c='_ZL11combineCMovPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='36539' u='c' c='_ZL11combineCMovPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='40511' u='c' c='_ZL13foldXor1SetCCPN4llvm6SDNodeERNS_12SelectionDAGE'/>
<def f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='2025' ll='2047' type='X86::CondCode llvm::X86::GetOppositeBranchCondition(X86::CondCode CC)'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='2380' u='c' c='_ZNK4llvm12X86InstrInfo17AnalyzeBranchImplERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEERNS5_IPNS_12MachineInstrEEEb'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3564' u='c' c='_ZNK4llvm12X86InstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5677' u='c' c='_ZNK4llvm12X86InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE'/>
<doc f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='2023'>/// Return the inverse of the specified condition,
/// e.g. turning COND_E to COND_NE.</doc>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='790' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24tracePredStateThroughCFGERN4llvm15MachineFunctionENS1_8ArrayRefINS0_13BlockCondInfoEEE'/>
