
---------- Begin Simulation Statistics ----------
final_tick                               1352608745000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 411179                       # Simulator instruction rate (inst/s)
host_mem_usage                                4573524                       # Number of bytes of host memory used
host_op_rate                                   802810                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3161.64                       # Real time elapsed on the host
host_tick_rate                               29449044                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000003                       # Number of instructions simulated
sim_ops                                    2538198256                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.093107                       # Number of seconds simulated
sim_ticks                                 93107336750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   164                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       102795                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        205457                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          232                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      3545772                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     62197607                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     22572362                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     29779949                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      7207587                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      72084187                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       4838854                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      2942938                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       286890091                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      155836915                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      3546747                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         53455029                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     30204498                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     99319499                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    485475175                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    171208579                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.835577                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.947258                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     55394612     32.36%     32.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     23164167     13.53%     45.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17028734      9.95%     55.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     21311595     12.45%     68.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8356336      4.88%     73.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7500059      4.38%     77.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5982914      3.49%     81.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2265664      1.32%     82.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     30204498     17.64%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    171208579                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          8240809                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      3371427                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       478606548                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            58771653                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2274108      0.47%      0.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    374564349     77.15%     77.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       385147      0.08%     77.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       694599      0.14%     77.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       288539      0.06%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       144192      0.03%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      1832450      0.38%     78.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      3852223      0.79%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     56939203     11.73%     90.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     42665499      8.79%     99.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead      1832450      0.38%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2416      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    485475175                       # Class of committed instruction
system.switch_cpus_1.commit.refs            101439568                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           485475175                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.744859                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.744859                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     31989262                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    634826614                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       51073457                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        94806448                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      3552125                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      4411398                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          66481767                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              345596                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          45900018                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               26785                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          72084187                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        49004513                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           127110193                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       920046                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          180                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            337631793                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         1327                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         7450                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       7104250                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.387103                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     55161422                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     27411216                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.813132                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    185832697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.523621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.578378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       80056450     43.08%     43.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6611050      3.56%     46.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        8078424      4.35%     50.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        6738675      3.63%     54.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        6469338      3.48%     58.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        7472373      4.02%     62.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        5491544      2.96%     65.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        3687233      1.98%     67.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       61227610     32.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    185832697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads        14808520                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        7894484                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                381976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      4647479                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       57630785                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.910294                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          112305325                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         45875402                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      11650374                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     72357283                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        52062                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        59825                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     50968489                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    584871343                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     66429923                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      9335255                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    541939357                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        14748                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       193390                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      3552125                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       222491                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8137811                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       137840                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         6399                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        61266                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     13585621                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      8300573                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         6399                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      4483334                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       164145                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       611333905                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           538409238                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.633328                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       387174973                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.891336                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            540013685                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      802765295                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     426888199                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.342537                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.342537                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3597024      0.65%      0.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    423484712     76.82%     77.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       415728      0.08%     77.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       721528      0.13%     77.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       288544      0.05%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       146644      0.03%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           36      0.00%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      2478369      0.45%     78.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      4359260      0.79%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     65124232     11.81%     90.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     47037247      8.53%     99.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      2998748      0.54%     99.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       622543      0.11%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    551274615                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses      11423094                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads     22741267                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses     10472204                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes     16967117                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7280343                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.013206                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       6508307     89.40%     89.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     89.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     89.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     89.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     89.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     89.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     89.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     89.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     89.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     89.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     89.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     89.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     89.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu          150      0.00%     89.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     89.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt        45602      0.63%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     90.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       337350      4.63%     94.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       194280      2.67%     97.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead         8888      0.12%     97.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       185766      2.55%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    543534840                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1273754604                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    527937034                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    667304656                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        584711425                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       551274615                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       159918                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     99396063                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       833604                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       159754                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    143551573                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    185832697                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.966510                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.530930                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     51714668     27.83%     27.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15873851      8.54%     36.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     20845162     11.22%     47.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     18542038      9.98%     57.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     21073687     11.34%     68.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     18608818     10.01%     78.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     19894509     10.71%     89.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     12861278      6.92%     96.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      6418686      3.45%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    185832697                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.960425                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          49005648                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                1175                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      1857473                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       712620                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     72357283                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     50968489                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     230466493                       # number of misc regfile reads
system.switch_cpus_1.numCycles              186214673                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      13205462                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    533112573                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents       638311                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       54089536                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     10894310                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        36682                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1554098484                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    617917924                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    672869284                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        95935747                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      6964757                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      3552125                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     19047217                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      139756538                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups     17922263                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    935788277                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         2603                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         9850317                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          174                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          725779008                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1184392617                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 93212                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       348986                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          149                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       691066                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            149                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests       120516                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         4145                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       235159                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           4145                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              75339                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45814                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56980                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27323                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27323                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         75339                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       308119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       308119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 308119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      9502464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      9502464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9502464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            102663                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  102663    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              102663                       # Request fanout histogram
system.membus.reqLayer2.occupancy           419060500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          549736000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1352608745000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352608745000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352608745000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1352608745000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352608745000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352608745000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1352608745000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            312978                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69193                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       212893                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           97531                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6906                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29102                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        312978                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       638679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       401373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1040052                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     27250304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10573632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               37823936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           37537                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2122688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           386523                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000385                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019630                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 386374     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    149      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             386523                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          594452000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         197234498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         319339500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1352608745000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       212671                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        14766                       # number of demand (read+write) hits
system.l2.demand_hits::total                   227437                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       212671                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        14766                       # number of overall hits
system.l2.overall_hits::total                  227437                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          222                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       114421                       # number of demand (read+write) misses
system.l2.demand_misses::total                 114643                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          222                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       114421                       # number of overall misses
system.l2.overall_misses::total                114643                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     20952500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  10543191000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10564143500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     20952500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  10543191000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10564143500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       212893                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       129187                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               342080                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       212893                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       129187                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              342080                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.001043                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885701                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.335135                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.001043                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885701                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.335135                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 94380.630631                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 92143.845972                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92148.177385                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 94380.630631                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 92143.845972                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92148.177385                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33166                       # number of writebacks
system.l2.writebacks::total                     33166                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       114421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            114643                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       114421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           114643                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     18732500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   9398981000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9417713500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     18732500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   9398981000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9417713500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.001043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.335135                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.001043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.335135                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 84380.630631                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 82143.845972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82148.177385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 84380.630631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 82143.845972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82148.177385                       # average overall mshr miss latency
system.l2.replacements                          33392                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36026                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36026                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36026                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36026                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       212893                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           212893                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       212893                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       212893                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        81305                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         81305                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         1087                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1087                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         5819                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5819                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         6906                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6906                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.842601                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.842601                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         5819                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5819                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     96040000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     96040000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.842601                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.842601                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16504.554047                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16504.554047                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1776                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1776                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        27326                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27326                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   2798535500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2798535500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        29102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.938973                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.938973                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 102412.921759                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102412.921759                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        27326                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27326                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2525275500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2525275500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.938973                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.938973                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 92412.921759                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92412.921759                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       212671                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        12990                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             225661                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          222                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data        87095                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            87317                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     20952500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data   7744655500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7765608000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       212893                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       100085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         312978                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.001043                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.870210                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.278988                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 94380.630631                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 88921.930076                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88935.808605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          222                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data        87095                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        87317                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     18732500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   6873705500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6892438000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.001043                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.870210                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.278988                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 84380.630631                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 78921.930076                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78935.808605                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1352608745000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4076.911904                       # Cycle average of tags in use
system.l2.tags.total_refs                      508710                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    253009                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.010640                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4076.911904                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.995340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995340                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2306                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1513                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996826                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5777447                       # Number of tag accesses
system.l2.tags.data_accesses                  5777447                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352608745000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           24                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data        11957                       # number of demand (read+write) hits
system.l3.demand_hits::total                    11981                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           24                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data        11957                       # number of overall hits
system.l3.overall_hits::total                   11981                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          198                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       102464                       # number of demand (read+write) misses
system.l3.demand_misses::total                 102662                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          198                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       102464                       # number of overall misses
system.l3.overall_misses::total                102662                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     17096500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   8562780000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       8579876500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     17096500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   8562780000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      8579876500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          222                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       114421                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               114643                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          222                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       114421                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              114643                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.891892                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.895500                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.895493                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.891892                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.895500                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.895493                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 86345.959596                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 83568.668020                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 83574.024469                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 86345.959596                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 83568.668020                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 83574.024469                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               45814                       # number of writebacks
system.l3.writebacks::total                     45814                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          198                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       102464                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            102662                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          198                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       102464                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           102662                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     14720500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   7333212000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   7347932500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     14720500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   7333212000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   7347932500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.891892                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.895500                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.895493                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.891892                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.895500                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.895493                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 74345.959596                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71568.668020                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 71574.024469                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 74345.959596                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71568.668020                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 71574.024469                       # average overall mshr miss latency
system.l3.replacements                         106713                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        33166                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            33166                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        33166                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        33166                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          225                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           225                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         5818                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 5818                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            1                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         5819                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             5819                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000172                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000172                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        19500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000172                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000172                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        19500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data            3                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        27323                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               27323                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   2361279000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2361279000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        27326                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             27326                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.999890                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999890                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86420.927424                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86420.927424                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        27323                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          27323                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2033403000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2033403000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.999890                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999890                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 74420.927424                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 74420.927424                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           24                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data        11954                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total              11978                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          198                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        75141                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            75339                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     17096500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   6201501000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   6218597500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          222                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data        87095                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total          87317                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.891892                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.862748                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.862822                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 86345.959596                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 82531.520741                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 82541.545547                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          198                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        75141                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        75339                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     14720500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   5299809000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   5314529500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.891892                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.862748                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.862822                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 74345.959596                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 70531.520741                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 70541.545547                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1352608745000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                      388266                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    139481                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.783648                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     183.537415                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         0.918424                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     13655.462533                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  4591.841165                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   113.807953                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 14222.432511                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.005601                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000028                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.416732                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.140132                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.003473                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.434034                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         3192                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        29265                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   1987985                       # Number of tag accesses
system.l3.tags.data_accesses                  1987985                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352608745000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp             87317                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        78980                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          142430                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            5819                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           5819                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            27326                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           27326                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq         87317                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       355621                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      9459776                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          106713                       # Total snoops (count)
system.tol3bus.snoopTraffic                   2932096                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           227175                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.018246                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.133840                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 223030     98.18%     98.18% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   4145      1.82%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             227175                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          150745500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         174874000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1352608745000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        12672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      6557696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6570368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        12672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2932096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2932096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       102464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              102662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        45814                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45814                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       136101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     70431571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              70567672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       136101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           136101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       31491568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             31491568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       31491568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       136101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     70431571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            102059240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     45814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    102446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011930050500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2702                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2702                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              272695                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43128                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      102662                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45814                       # Number of write requests accepted
system.mem_ctrls.readBursts                    102662                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45814                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2897                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1197419500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  513220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3121994500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11665.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30415.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    65185                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   39686                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                102662                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45814                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.080224                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.144397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.579443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        24078     55.28%     55.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8961     20.57%     75.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2543      5.84%     81.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1393      3.20%     84.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1435      3.29%     88.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1089      2.50%     90.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          825      1.89%     92.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          867      1.99%     94.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2362      5.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43553                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.783124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.945087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    581.842324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2698     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            2      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2702                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.944486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.915295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1406     52.04%     52.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               56      2.07%     54.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1224     45.30%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      0.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2702                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6569216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2930176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6570368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2932096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        70.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     70.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     31.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   93120714500                       # Total gap between requests
system.mem_ctrls.avgGap                     627176.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        12672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      6556544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2930176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 136100.982396534935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 70419198.194926351309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 31470946.353752296418                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          198                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       102464                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        45814                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      6558000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   3115436500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2167223842000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     33121.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     30405.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  47304837.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            155616300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             82704435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           370316100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          120550680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7349250480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20597333610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18408094080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47083865685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.694474                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  47649175250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3108820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42349341500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            155380680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             82579200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           362562060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          118441800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7349250480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20105570670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18822210240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46995995130                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.750719                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  48723047250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3108820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  41275469500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1352608745000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383804437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69166036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     48771330                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1501741803                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383804437                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69166036                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     48771330                       # number of overall hits
system.cpu.icache.overall_hits::total      1501741803                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       318426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        15917                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       233177                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         567520                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       318426                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        15917                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       233177                       # number of overall misses
system.cpu.icache.overall_misses::total        567520                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    206955000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   3002792500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3209747500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    206955000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   3002792500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3209747500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     49004507                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1502309323                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     49004507                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1502309323                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.004758                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000378                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.004758                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000378                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12877.738799                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5655.743410                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12877.738799                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5655.743410                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          992                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.206897                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       546724                       # number of writebacks
system.cpu.icache.writebacks::total            546724                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        20284                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        20284                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        20284                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        20284                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        15917                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       212893                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       228810                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        15917                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       212893                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       228810                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   2573466000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2764504000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   2573466000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2764504000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004344                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000152                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004344                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000152                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12088.072412                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12082.094314                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12088.072412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12082.094314                       # average overall mshr miss latency
system.cpu.icache.replacements                 546724                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383804437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69166036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     48771330                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1501741803                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       318426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        15917                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       233177                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        567520                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    206955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   3002792500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3209747500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     49004507                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1502309323                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.004758                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000378                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12877.738799                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5655.743410                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        20284                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        20284                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        15917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       212893                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       228810                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   2573466000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2764504000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004344                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12088.072412                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12082.094314                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1352608745000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.988377                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1502289039                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            547236                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2745.230648                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.683912                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.327261                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     9.977204                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.979851                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.019487                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6009784528                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6009784528                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352608745000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352608745000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1352608745000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352608745000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352608745000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1352608745000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352608745000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    398239074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19927067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    100220496                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        518386637                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    398239074                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19927067                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    100220496                       # number of overall hits
system.cpu.dcache.overall_hits::total       518386637                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       229301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         9464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       413185                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         651950                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       229301                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         9464                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       413185                       # number of overall misses
system.cpu.dcache.overall_misses::total        651950                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    651782000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  33786670000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34438452000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    651782000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  33786670000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34438452000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    100633681                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    519038587                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    100633681                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    519038587                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.004106                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001256                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.004106                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001256                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68869.611158                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 81771.288890                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52823.762558                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68869.611158                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 81771.288890                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52823.762558                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          533                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.380952                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       166028                       # number of writebacks
system.cpu.dcache.writebacks::total            166028                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       277179                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       277179                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       277179                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       277179                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         9464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       136006                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       145470                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         9464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       136006                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       145470                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    642318000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  11069779000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11712097000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    642318000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  11069779000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11712097000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.001351                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000280                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.001351                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000280                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67869.611158                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 81391.843007                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80512.112463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67869.611158                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 81391.843007                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80512.112463                       # average overall mshr miss latency
system.cpu.dcache.replacements                 365272                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222565313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11115150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     57567582                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       291248045                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       103833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data       377177                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        485652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    161370000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  30712804000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30874174000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     57944759                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    291733697                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.006509                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34763.033175                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 81428.093442                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63572.628137                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       277092                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       277092                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       100085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       104727                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    156728000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data   8031921000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8188649000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.001727                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000359                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33763.033175                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 80250.996653                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78190.428447                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175673761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8811917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     42652914                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      227138592                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       125468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        36008                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       166298                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    490412000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   3073866000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3564278000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     42688922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    227304890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000547                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.000843                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000732                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 101703.027789                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 85366.196401                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21433.077968                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           87                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        35921                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40743                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    485590000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   3037858000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3523448000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.000841                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000179                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 100703.027789                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 84570.529774                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86479.837027                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1352608745000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994464                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           518761517                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            365784                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1418.218175                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   454.643765                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    27.357888                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    29.992811                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.887976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.053433                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.058580                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2076520132                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2076520132                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352608745000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538802000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 183069943000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
