EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# a13
#
DEF a13 U 0 40 Y Y 1 F N
F0 "U" 750 -5750 60 H V C CNN
F1 "a13" -650 5150 60 H V C CNN
F2 "" 3300 -2350 60 H V C CNN
F3 "" 3300 -2350 60 H V C CNN
DRAW
S -850 5000 800 -5650 0 1 0 N
X NRE 1 -1150 -4400 300 R 50 50 1 1 B
X NCE0 2 -1150 -4300 300 R 50 50 1 1 B
X NCE1 3 -1150 -4200 300 R 50 50 1 1 B
X VDD1_CPU 4 -1150 4400 300 R 50 50 1 1 W
X VCC1 5 -1150 4900 300 R 50 50 1 1 W
X NCLE 6 -1150 -4100 300 R 50 50 1 1 B
X NALE 7 -1150 -4000 300 R 50 50 1 1 B
X NWE 8 -1150 -3900 300 R 50 50 1 1 B
X VDD2_CPU 9 -1150 4300 300 R 50 50 1 1 W
X PB10 10 -1150 -3300 300 R 50 50 1 1 B
X DDR3_D6 20 1100 4300 300 L 50 50 1 1 B
X VCC2_DRAM 30 -1150 2800 300 R 50 50 1 1 W
X DDR3_D1 40 1100 4800 300 L 50 50 1 1 B
X DDR3_A12 50 1100 1950 300 L 50 50 1 1 O
X DDR3_WE 60 1100 650 300 L 50 50 1 1 O
X DDR3_RST 70 1100 950 300 L 50 50 1 1 O
X VRP 80 -1150 450 300 R 50 50 1 1 I
X TPY1 90 -1150 -2600 300 R 50 50 1 1 I
X VDD3_CPU 11 -1150 4200 300 R 50 50 1 1 W
X DDR3_D2 21 1100 4700 300 L 50 50 1 1 B
X DDR3_DQS0 31 1100 350 300 L 50 50 1 1 B
X DDR3_D3 41 1100 4600 300 L 50 50 1 1 B
X DDR3_A4 51 1100 2750 300 L 50 50 1 1 O
X DDR3_BA2 61 1100 1400 300 L 50 50 1 1 O
X DDR3_A7 71 1100 2450 300 L 50 50 1 1 O
X AVCC 81 -1150 2300 300 R 50 50 1 1 W
X X24MOUT 91 -1150 1000 300 R 50 50 1 1 O
X PG9 12 1100 -5150 300 L 50 50 1 1 B
X DDR3_D0 22 1100 4900 300 L 50 50 1 1 B
X DDR3_DQS0_N 32 1100 250 300 L 50 50 1 1 B
X DDR3_D7 42 1100 4200 300 L 50 50 1 1 B
X DDR3_A1 52 1100 3050 300 L 50 50 1 1 O
X VCC5_DRAM 62 -1150 2500 300 R 50 50 1 1 W
X DDR3_ODT 72 1100 -50 300 L 50 50 1 1 O
X VRA2 82 -1150 50 300 R 50 50 1 1 I
X X24MIN 92 -1150 1500 300 R 50 50 1 1 I
X PG10 13 1100 -5250 300 L 50 50 1 1 B
X VCC1_DRAM 23 -1150 2900 300 R 50 50 1 1 W
X DDR3_DQS1 33 1100 150 300 L 50 50 1 1 B
X VCC3_DRAM 43 -1150 2700 300 R 50 50 1 1 W
X VCC4_DRAM 53 -1150 2600 300 R 50 50 1 1 W
X DDR3_BA0 63 1100 1600 300 L 50 50 1 1 O
X VDD2_INT 73 -1150 3400 300 R 50 50 1 1 W
X VRA1 83 -1150 250 300 R 50 50 1 1 I
X UDM0 93 -1150 -850 300 R 50 50 1 1 B
X PG11 14 1100 -5350 300 L 50 50 1 1 B
X DDR3_D11 24 1100 3800 300 L 50 50 1 1 B
X DDR3_DQS1_N 34 1100 50 300 L 50 50 1 1 B
X DDR3_D5 44 1100 4400 300 L 50 50 1 1 B
X DDR3_A6 54 1100 2550 300 L 50 50 1 1 O
X DDR3_A0 64 1100 3150 300 L 50 50 1 1 O
X HPOUTL 74 -1150 -1700 300 R 50 50 1 1 O
X MICIN1 84 -1150 -1100 300 R 50 50 1 1 I
X UDP0 94 -1150 -750 300 R 50 50 1 1 B
X PG12 15 1100 -5450 300 L 50 50 1 1 B
X DDR3_D9 25 1100 4000 300 L 50 50 1 1 B
X VDD1_INT 35 -1150 3500 300 R 50 50 1 1 W
X DDR3_CK 45 1100 1250 300 L 50 50 1 1 O
X DDR3_A8 55 1100 2350 300 L 50 50 1 1 O
X DDR3_A3 65 1100 2850 300 L 50 50 1 1 O
X HPBP 75 -1150 -1600 300 R 50 50 1 1 O
X VMIC 85 -1150 -1000 300 R 50 50 1 1 W
X UDM1 95 -1150 -650 300 R 50 50 1 1 B
X VDD4_CPU 16 -1150 4100 300 R 50 50 1 1 W
X DDR3_D13 26 1100 3600 300 L 50 50 1 1 B
X DDR3_D12 36 1100 3700 300 L 50 50 1 1 B
X DDR3_CK_N 46 1100 1150 300 L 50 50 1 1 O
X DDR3_A11 56 1100 2050 300 L 50 50 1 1 O
X DDR3_A2 66 1100 2950 300 L 50 50 1 1 O
X V33_HP 76 -1150 -1500 300 R 50 50 1 1 W
X LRADC 86 -1150 -2000 300 R 50 50 1 1 I
X UDP1 96 -1150 -550 300 R 50 50 1 1 B
X DZQ 17 1100 -300 300 L 50 50 1 1 I
X DDR3_D15 27 1100 3400 300 L 50 50 1 1 B
X DDR3_D8 37 1100 4100 300 L 50 50 1 1 B
X RRD3_CKE 47 1100 1050 300 L 50 50 1 1 O
X DDR3_A14 57 1100 1750 300 L 50 50 1 1 O
X DDR3_A5 67 1100 2650 300 L 50 50 1 1 O
X HPCOM 77 -1150 -1400 300 R 50 50 1 1 O
X TPX2 87 -1150 -2300 300 R 50 50 1 1 I
X V33_USB 97 -1150 -350 300 R 50 50 1 1 W
X SVREF 18 1100 -200 300 L 50 50 1 1 P
X DDR3_DM1 28 1100 450 300 L 50 50 1 1 O
X DDR3_D14 38 1100 3500 300 L 50 50 1 1 B
X DDR3_A10 48 1100 2150 300 L 50 50 1 1 O
X DDR3_RAS 58 1100 750 300 L 50 50 1 1 O
X DDR3_A13 68 1100 1850 300 L 50 50 1 1 O
X HPOUTR 78 -1150 -1300 300 R 50 50 1 1 O
X TPY2 88 -1150 -2400 300 R 50 50 1 1 I
X VDD3-INT 98 -1150 3300 300 R 50 50 1 1 W
X DDR3_D4 19 1100 4500 300 L 50 50 1 1 B
X DDR3_DM0 29 1100 550 300 L 50 50 1 1 O
X DDR3_D10 39 1100 3900 300 L 50 50 1 1 B
X DDR3_BA1 49 1100 1500 300 L 50 50 1 1 O
X DDR3_CAS 59 1100 850 300 L 50 50 1 1 O
X DDR3_A9 69 1100 2250 300 L 50 50 1 1 O
X AGND 79 -1150 2000 300 R 50 50 1 1 W
X TPX1 89 -1150 -2500 300 R 50 50 1 1 I
X NC 99 -400 -5950 300 U 50 50 1 1 N
X VCC2 100 -1150 4800 300 R 50 50 1 1 W
X SDC0_CLK 110 1100 -4200 300 L 50 50 1 1 O
X SCI_D2 120 1100 -3350 300 L 50 50 1 1 B
X LCD_D23 130 1100 -2150 300 L 50 50 1 1 B
X LCD_D11 140 1100 -1150 300 L 50 50 1 1 B
X PB3 150 -1150 -3100 300 R 50 50 1 1 B
X PB18 160 -1150 -3700 300 R 50 50 1 1 B
X NDQ3 170 -1150 -5000 300 R 50 50 1 1 B
X TWI0-SCK 101 -1150 -2800 300 R 50 50 1 1 B
X SDC0_CMD 111 1100 -4300 300 L 50 50 1 1 B
X CSI_D3 121 1100 -3450 300 L 50 50 1 1 B
X LCD_D22 131 1100 -2050 300 L 50 50 1 1 B
X LCD_D10 141 1100 -1050 300 L 50 50 1 1 B
X PG4 151 1100 -5050 300 L 50 50 1 1 B
X PB17 161 -1150 -3600 300 R 50 50 1 1 B
X NDQ2 171 -1150 -4900 300 R 50 50 1 1 B
X TWI0-SDA 102 -1150 -2900 300 R 50 50 1 1 B
X SDC0_D3 112 1100 -4400 300 L 50 50 1 1 B
X CSI_D4 122 1100 -3550 300 L 50 50 1 1 B
X LCD_D21 132 1100 -1950 300 L 50 50 1 1 B
X VCC3 142 -1150 4700 300 R 50 50 1 1 W
X PG3 152 1100 -4950 300 L 50 50 1 1 B
X NDQS 162 -1150 -5500 300 R 50 50 1 1 B
X NDQ1 172 -1150 -4800 300 R 50 50 1 1 B
X PB32/EINT16 103 -1150 -3000 300 R 50 50 1 1 B
X SDC0_D2 113 1100 -4500 300 L 50 50 1 1 B
X CSI_D5 123 1100 -3650 300 L 50 50 1 1 B
X LCD_D20 133 1100 -1850 300 L 50 50 1 1 B
X LCD_D7 143 1100 -950 300 L 50 50 1 1 B
X PG2 153 1100 -4850 300 L 50 50 1 1 B
X VCC4 163 -1150 4600 300 R 50 50 1 1 W
X VDD8_CPU 173 -1150 3700 300 R 50 50 1 1 W
X PB4/EINT18 104 -1150 -3200 300 R 50 50 1 1 B
X CSI_PCLK 114 1100 -2750 300 L 50 50 1 1 B
X CSI_D6 124 1100 -3750 300 L 50 50 1 1 B
X LCD_D19 134 1100 -1750 300 L 50 50 1 1 B
X LCD_D6 144 1100 -850 300 L 50 50 1 1 B
X PG1 154 1100 -4750 300 L 50 50 1 1 B
X VDD6_CPU 164 -1150 3900 300 R 50 50 1 1 W
X NDQ0 174 -1150 -4700 300 R 50 50 1 1 B
X PB15 105 -1150 -3400 300 R 50 50 1 1 B
X CSI_MCLK 115 1100 -2850 300 L 50 50 1 1 B
X CSI_D7 125 1100 -3850 300 L 50 50 1 1 B
X LCD_D18 135 1100 -1650 300 L 50 50 1 1 B
X LCD_D5 145 1100 -750 300 L 50 50 1 1 B
X PG0 155 1100 -4650 300 L 50 50 1 1 B
X NDQ7 165 -1150 -5400 300 R 50 50 1 1 B
X NRB1 175 -1150 -4600 300 R 50 50 1 1 B
X PB16 106 -1150 -3500 300 R 50 50 1 1 B
X CSI_HSYNC 116 1100 -2950 300 L 50 50 1 1 B
X LCD_VSYNC 126 1100 -2550 300 L 50 50 1 1 B
X LCD_D15 136 1100 -1550 300 L 50 50 1 1 B
X LCD_D4 146 1100 -650 300 L 50 50 1 1 B
X VDD5_CPU 156 -1150 4000 300 R 50 50 1 1 W
X NDQ6 166 -1150 -5300 300 R 50 50 1 1 B
X NRB0 176 -1150 -4500 300 R 50 50 1 1 B
X SDC0_D1 107 1100 -4000 300 L 50 50 1 1 B
X SCI_VSYNC 117 1100 -3050 300 L 50 50 1 1 B
X LCD_HSYNC 127 1100 -2450 300 L 50 50 1 1 B
X LCD_D14 137 1100 -1450 300 L 50 50 1 1 B
X LCD_D3 147 1100 -550 300 L 50 50 1 1 B
X UBOOT 157 -1150 600 300 R 50 50 1 1 B
X NDQ5 167 -1150 -5200 300 R 50 50 1 1 B
X GND 177 -1150 1800 300 R 50 50 1 1 W
X SDC0_D0 108 1100 -4100 300 L 50 50 1 1 B
X SCI_D0 118 1100 -3150 300 L 50 50 1 1 B
X LCD_DE 128 1100 -2350 300 L 50 50 1 1 B
X LCD_D13 138 1100 -1350 300 L 50 50 1 1 B
X LCD_D2 148 1100 -450 300 L 50 50 1 1 B
X NMI_N 158 -1150 700 300 R 50 50 1 1 I
X NDQ4 168 -1150 -5100 300 R 50 50 1 1 B
X VDD4_INT 109 -1150 3200 300 R 50 50 1 1 W
X SCI_D1 119 1100 -3250 300 L 50 50 1 1 B
X LCD_CLK 129 1100 -2250 300 L 50 50 1 1 B
X LCD_D12 139 1100 -1250 300 L 50 50 1 1 B
X VDD5_INT 149 -1150 3100 300 R 50 50 1 1 W
X RESET_N 159 -1150 800 300 R 50 50 1 1 I
X VDD7_CPU 169 -1150 3800 300 R 50 50 1 1 W
ENDDRAW
ENDDEF
#
#End Library
