Circuit,Succ,Input,Output,Lat,And,Lev
RISC_Prathama,1,9,5,0,42,11
8-bit-ALU-using-structural-and-behavioral-description,1,3,2,0,9,4
ArbiterRISCV,1,4,7,0,45,6
4-bit-Universal-Shift-Register-,1,27,27,0,103,27
ECG-signal-processing-using-ModelSim,1,63,32,0,207,81
5-stage-RISC-V-pipelined-processor,1,65,65,0,0,0
axiom-micro-gateware,1,65,33,0,95,25
risc_core,1,16,16,0,59,16
FSM_Motor_PWM_control_Timer,1,5,1,0,7,4
RTL-Day-6-Parallel-Adder-Subtractor,1,3,2,0,9,4
VerilogHDL-PulseWidthModulation,1,4,4,0,0,0
icestick-fpga-uart,1,8,8,0,27,8
FPGA_PWM_Moter,1,7,7,0,23,7
core_jpeg,1,16,16,0,45,16
tt03-verilog-pwm,1,2,1,0,1,1
RISC_MIPS_CPU,1,65,33,0,354,78
mojo_fpga_sn74ls49,1,10,10,0,35,10
RISCV-Multi-Cycle,1,129,64,0,192,2
16-bit-Arithmetic-Logic-Unit,1,3,2,0,9,4
foss-eda-tools,1,2,1,0,1,1
Risc5-Pipelined-Processor,1,65,33,0,115,30
RISC-Tai,1,2065,2367,0,13586,22
4_channel_DMA,1,10,8,0,15,6
FPGADecoder,1,2,4,0,4,1
RISC-V-Pipelined,1,65,33,0,115,30
RISC-V-chisel,1,65,33,0,115,30
nano_4k_quad_7segment,1,14,14,0,51,14
MIPS_AES,1,8,8,0,27,8
100Hz-PWM-1ppm,1,32,32,0,123,32
riskow,1,65,6,0,206,67
32bit_priority_encoder,1,9,5,0,23,7
riscv32i_piplined_cpu_verilog,1,32,32,0,123,32
simple-arbiter,1,93,95,0,416,9
ColourRunner,1,4,4,0,0,0
RISCV-Datapath,1,645,682,0,2519,10
tt_spi_pwm,1,4,4,0,1,1
riscv-cpu-verilog-code,1,546,578,0,3796,14
Hexadecimal-Keypad-Scanner-and-Encoder,1,13,17,0,85,11
KAUE,1,8,10,0,59,10
DigitalElectronicsProject,1,13,16,0,47,6
verilog-decoder-mux,1,2,4,0,4,1
PWM_1,1,24,1,0,47,7
TP-ISL-4-Bit-encoder-with-7-segments-display,1,11,10,0,43,8
CPU,1,32,32,0,93,32
CANDecoder,1,9,9,0,31,9
ECE09243-Lab4,1,3,2,0,9,4
RISC-V-Simulator,1,1042,1128,0,7025,11
FPGA_MotorControl,1,12,16,0,33,5
FFE_digital_implementation,1,68,63,0,234,5
16bit-RISC-Processor-Design,1,32,32,0,0,0
RISCV32I-Core,1,66,65,0,32,1
Half-adder-Day-001,1,2,2,0,4,2
Custom-RISC-CPU,1,18,9,0,117,24
anlogic_yosys,1,1044,1127,0,7027,11
Down-Counter-Day-019-,1,6,10,0,9,4
EncoderMultiplexer,1,7,3,0,33,10
Proyecto-1-Grupo-11-Sem-I-2016,1,2,1,0,1,1
DukeFrequencyCounter,1,2,4,0,4,1
LED-Blink-using-Verilog-Day-087-,1,26,26,0,99,26
DMA_Controller,1,612,619,0,2669,9
SNN-Accelerator,1,43,22,0,222,47
PS_PWM-Synopsys-AC3E,1,16,16,0,59,16
PWM_Shift_Verilog,1,8,8,0,27,8
arty-a7-blinky,1,26,26,0,75,26
RISC-V-Implementation-Verilog,1,14,4,0,46,11
Day-009-Comparator,1,65,6,0,190,48
VerilogHDL-PriorityEncoder,1,11,7,0,16,6
pwm-module-verilog,1,8,8,0,27,8
RISC-V-Verilog,1,39,22,0,93,10
16-bit-risc-cpu,1,35,18,0,171,44
Priority-Encoder-using-Verilog,1,9,3,0,9,3
RISCV-Processor-Simulator,1,5,11,0,34,6
RTL-Day-14-Decoder,1,3,4,0,7,2
BMP_decoder,1,16,16,0,59,16
Generic-Mod-N-Counter,1,7,12,0,25,5
UP_COUNTER_Day-018,1,6,10,0,11,4
Frequency-Divider-even-,1,4,3,0,1,1
RISCV-PROCESSOR,1,1042,1128,0,7025,11
Sequential-and-pipeline-Arithmetic-Logic-Unit,1,8,4,0,4,1
FSM_LightStand,1,9,10,0,29,7
ProgramCounter,1,195,195,0,0,0
32bit-RiscV-implementation,1,66,33,0,476,83
encoder4,1,4,2,0,10,4
FPGA,1,68,60,0,156,9
MAC_in_verilog,1,41,42,0,181,29
dvsd_pe_sky130,1,12,9,0,22,6
BCH_encoder,1,28,34,0,86,13
32_bit_RISCV_Processor,1,67,65,0,98,4
RISC-V-Implementation,1,66,33,0,476,83
gerador_sinal_pwm,1,4,7,0,29,5
100DAYS-OF-RTL-DAY-08-DECODER,1,3,8,0,14,2
Single-Cycle-32-bit-RISC-V-Processor,1,65,33,0,354,78
polar_bp_decoder,1,42,21,0,280,50
8-bit-bidirectionl-Shift-Register-on-Spartan-6-XC6SLX9-Mimas-V2-FPGA,1,27,27,0,103,27
RiscV-32I-Pipeline-Verilog,1,67,34,0,136,95
Verilog_ALU,1,11,10,0,217,23
ECE-2700-ClockDivider,1,25,25,0,95,25
AHD_RV32I,1,65,33,0,338,81
Round_Rubin_Arbiter,1,3,2,0,9,4
Master-Information-Block-Decoding-for-NR-5G-Technology,1,4,4,0,1,1
universal_shift_register_project1,1,14,11,0,36,5
Verilog_Morse_Decoder,1,32,38,0,222,39
PWM-Dc-Motor,1,4,4,0,0,0
FM-PWM-LED,1,24,24,0,91,24
Posit32-2-exact-multiply-accumulator,1,406,423,0,1532,4
8-3-Priority-encoder,1,5,3,0,8,3
Bus-Arbiter,1,6,4,0,24,4
Verilog-Combinational-Designs,1,4,8,0,17,3
PWM-Shift-Register,1,8,8,0,27,8
RISCV-computerarch,1,65,33,0,115,30
Half_Adder_Day-001,1,2,2,0,4,2
RISCV_Sample,1,31,32,0,44,5
PWM_configurable,1,11,9,0,24,7
serial_audio_encoder,1,47,32,0,121,10
PWM-generator-Verilog-,1,8,8,0,27,8
PROCESSOR-MICROARCHITECTURE,1,4,1,0,3,2
pwm_peanutbutter27,1,32,32,0,123,32
Arithmetic_Logic_Unit_Verilog,1,8,9,0,70,26
Analog-to-Digital-Converter,1,6,9,0,17,5
cavlc,1,88,82,0,989,25
debugging-axi-dma-issue,1,10,10,0,35,10
pwm-fpga,1,8,8,0,27,8
RISCV_pipeline_verilog,1,6,4,0,50,8
Clock_Divider_VLSI_AUTH,1,5,6,0,6,3
8-bit-single-cycle-computer-processor,1,17,8,0,24,2
Synchronous-4-bit-ALU,1,12,6,0,58,13
2023EE219_LAB,1,268,268,0,0,0
ECE09243-Lab7,1,18,18,0,0,0
FPGA-based-temperature-sensor-PWM-System-Project-DSD-,1,12,12,0,43,12
Mod-8-Up-Down-Synchronous-Counter-using-130nm-CMOS-Technology-,1,4,4,0,4,3
HUST_Digital,1,21,21,0,79,21
8237A-DMA,1,15,16,0,0,0
hdmi,1,12,6,0,77,16
TurboEncoder,1,19,18,0,8,1
FPGA-Counter,1,3,7,0,19,4
DDCO_Proj,1,2,1,0,1,1
freq_div,1,17,10,0,56,8
RISC-V-32-pipeline-CPU,1,131164,22902,0,267236,22
irig-decoder,1,14,27,0,165,15
4-bit-full-adder,1,3,2,0,9,4
hierarchical-design,1,2,2,0,2,1
4-Bit-Arithmetic-Logic-Unit-Design-with-registered-output,1,33,33,0,219,24
Multiplier-and-Accumulator,1,3,2,0,6,3
3-8-decoder,1,2,2,0,0,0
16-bit_RISC_Processor,1,4,11,0,20,5
Design-implement-a-3-bit-Up-Down-Counter-In-Digital-design-and-computer-organisation,1,6,8,0,14,8
Phy_PCIE-Capa-de-transaccion,1,8,11,0,15,5
risc-proj,1,65,33,0,115,30
Multiplier,1,2,2,0,4,2
Day-07-Decoder-Gate-Level-Modelling-,1,2,4,0,4,1
16_Bit_ALU,1,2,4,0,4,1
4bit_binary_counter,1,7,9,0,33,9
PISO_Day-017,1,12,8,0,12,2
RISC-Processor-on-FPGA,1,202,64,0,424,11
VLC-Hardware-Description,1,65,33,0,313,91
8bit-Single-Cycle-Processor-in-Verilog-HDL,1,84,81,0,501,6
2to4Decoder,1,1,2,0,0,0
Counter_Digit,1,4,7,0,30,5
RISCV-Processors,1,66,33,0,476,83
Practice1-ArithmeticLogicUnit,1,12,6,0,71,14
Fibonacci-LFSRs,1,18,33,0,32,8
Frequency-Divider-odd,1,5,7,0,12,5
ALU-with-decoder-,1,2,4,0,4,1
ALU4FPGA,1,4,2,0,0,0
Quardin-Clock_divider,1,6,13,0,17,5
ALU_8_bit,1,18,9,0,8,1
c101_soc_rv32i,1,5,5,0,0,0
Frequency_counter,0,0,0,0,0,0
Frequency-Divider-by-3,1,4,5,0,3,2
pwm3,1,26,26,0,99,26
Binary-counter-using-FF-and-Latches,1,4,6,0,3,2
Bidding-logic-arbiter,1,22,11,0,121,29
BCD,1,69,71,0,305,9
16-bit-Adder-in-Verilog,1,3,2,0,9,4
rs_dec,1,16,8,0,362,19
tn9k_breathing_led,1,8,8,0,27,8
RISCV-RV32I-LOGISIM,1,3,2,0,9,4
RISCV-MIPS,1,65,32,0,96,2
Serial-Peripheral-Interface-Controller-using-AMD-ZYNQ-7000-ARM-Cortex-Processor-ZEDBOARD,1,32,32,0,93,32
shiftReg_tests,1,4,4,0,0,0
16-bit-ALU-,1,53,33,0,3776,415
An-implementation-of-Arithmetic-logic-unit-using-Verilog-HDL,1,16,17,0,303,98
RISCV-CPU-2022,1,546,578,0,3796,14
WM8731_config_verilog,1,16,16,0,59,16
FPGA-LED-Brightness-PWM-,1,5,5,0,0,0
iiitb_usr,1,12,10,0,32,4
jku-tt06-pwm-analyzer-hadner,1,2,1,0,1,1
CenterAlignedPWM-Verilog,1,32,32,0,123,32
Magnitude-Comparator,1,8,3,0,26,7
RISC-V-CPU,1,546,578,0,3796,14
Convolution-encoder-and-Viterbi-Decoder,1,3,3,0,0,0
4-bit-SISO-Shift-Register,1,6,6,0,0,0
RISCV-ALU,1,12,4,0,28,11
RISCV-CPU-OJ,1,546,578,0,3796,14
Computer-Architecture-Project,1,6,6,0,0,0
smd-sixbutton-encoder,1,14,14,0,39,14
aRISC-V,1,18,18,0,0,0
FullAdder,1,3,2,0,9,4
RISC-V-Implementation-Piplined,1,65,33,0,356,80
Serial_Peripheral_Interface,1,28,20,0,84,14
Clock-Divider-Day-048-,1,12,12,0,15,5
4-bit-16-function-complete-alu,1,9,2,0,20,5
proyecto-PWM,1,7,9,0,44,10
RISCV-CPU-2023,1,65,33,0,354,78
riscv_openocd,1,65,33,0,115,30
binary_counter,1,8,8,0,27,8
Universal-Shift-Register,1,8,3,0,10,5
RISCV-CPU-Test,1,546,578,0,3796,14
RISC-V_Processor_Pipelined,1,65,32,0,96,2
pcie-crd,1,30,21,0,100,19
Implementing-1-Bit-Full-Adder-by-Behavioral-Design-and-4-Bit-Ripple-Carry-Adder-by-Structural-Design,0,0,0,0,0,0
3to8_decoder,1,4,8,0,17,3
RISC_V-core,1,2,2,0,0,0
Ripple-Counter,1,4,4,0,1,1
hamming_error,1,28,13,0,72,5
RISC-V_CONT,1,7,9,0,24,6
8X1MUX-using-decoder-and-tristate-buffer,1,3,8,0,14,2
Lib_myViterbi,1,52,55,0,314,16
RISC_V-multicycle,1,65,32,0,96,2
tt06-psg-saa1099,1,2,1,0,1,1
Basic-SIMD-Processor-Verilog-Tutorial,1,36,16,0,316,62
ASFRV32IM-super2,1,32,32,0,123,32
CAP19-Pipeline,1,25,1,0,84,11
dvsd_4bit_binary_counter,1,7,9,0,33,9
riscv32i,1,66,33,0,476,83
Arithmetic-and-Logical-Unit-Design-Project,1,22,18,0,174,19
Voter-circuit,1,15,3,0,112,19
PWM_MOD,1,17,17,0,63,17
DATAPATH-CONTROLPATH,1,67,65,0,101,4
seven-segment-display-verilog,1,12,12,0,0,0
pwm-repository,1,37,1,0,81,10
Day-005-Priority_encoder,1,9,3,0,22,8
8-Bit-Processor-in-VHDL,1,18,17,0,8,1
RoundRobinArbiter,1,12,11,0,54,9
ShiftRegister,1,4,5,0,0,0
RISCV32I-CPU,1,25,13,0,120,27
4-Bit-Frequency-Divider,1,10,9,0,46,15
8X3_Encoder-Day-006-,1,12,7,0,60,7
human-voice-seperation,1,128,128,0,0,0
ldpc-encoder-decoder,1,2085,573,0,4571,15
ENCODER,1,4,2,0,2,1
pipo-piso-sipo,1,10,10,0,0,0
Synchronous-Logic-Implementation-using-Verilog-HDL,1,3,4,0,2,1
RISC-V_32I,1,68,65,0,99,5
risc8_tcoonan,1,37,37,0,0,0
16-bit-RISC,0,0,0,0,0,0
PWM-Shifter,1,8,8,0,27,8
RISCVPipeline,1,98,32,0,163,4
LFSR-PRNG-Guessing-Game,1,34,41,0,41,5
Arithmetic-Logic-Unit,1,33,17,0,162,37
Encoder_Verilog,1,16,16,0,45,16
System-Synthesis-and-Modeling-project3,1,7,10,0,17,5
RISCV_Project,1,66,66,0,0,0
RISCV_32bit,0,0,0,0,0,0
Computer_Architecture,1,32,32,0,0,0
Inc_encoder_DE10-lite,1,5,8,0,43,6
SPI_master,1,14,21,0,36,6
Frequency_Divider,1,7,7,0,25,9
PWM-Generator,1,6,10,0,11,4
MOD-N-Counter-Day-022-,1,6,9,0,23,6
RISV,1,17,17,0,745,19
integrated_round_robin_arbiter,1,17,14,0,52,9
Shift-and-Add-Accumulator-Based-Multiplier-Design,1,20,17,0,42,4
Johnson-Counter,1,6,9,0,4,1
PWM_LED,1,20,20,0,38,11
RISC-Microcontroller,0,0,0,0,0,0
Decoders-and-JK-flip-flops,1,6,5,0,8,3
16-bit-Barrel-Shifter,1,3,1,0,3,2
RISCV_Network_Accelerator,1,130,65,0,934,163
Decoders-Verilog-Project,1,4,8,0,17,3
RISC-V-singlecycle-cpu,1,66,66,0,0,0
Priority_Encoder_8x3_Behavioural,1,12,7,0,14,6
RISC-y-Business,1,65,33,0,115,30
RISCV-Piplined-CPU,1,22,4,0,92,11
16bit-BarrelShifter-verilog,1,2,1,0,1,1
ElevatorSystem,1,26,26,0,99,26
4bit-Counter,1,27,27,0,103,27
tt05-4bits-ALU,1,2,1,0,1,1
PWM-Generator-in-Verilog,1,16,16,0,59,16
PipeViterbi,1,149,280,0,401,4
Binary-counter-MOJO-V3-VHDL,1,10,10,0,35,10
7-Segment-Hex-Decoder,1,4,7,0,45,6
SPI-master-for-MCP3202-ADC-and-MCP4822-DAC,1,8,8,0,27,8
PWM_shift_register_using_verilog,1,8,8,0,27,8
Gerador_PWM,1,11,11,0,16,6
PciArbiterController,1,2,1,0,1,1
RISCV-implementation,1,129,65,0,738,174
decoder_encoder,1,3,8,0,14,2
verilog-exercise,1,3,1,0,3,2
Shift-Register,1,10,10,0,0,0
abz_encoder_detector,1,4,5,0,2,1
uartTXfromPL,1,65,33,0,115,30
convEncoder,1,6,7,0,6,4
Encoder_32,1,32,5,0,52,8
RISC_V_architecture_design,1,65,33,0,203,49
verilog_examples,1,2,2,0,4,2
RISC-V_ERIC,1,65,6,0,184,43
reed_solomon_codes,1,16,8,0,288,15
Cyclone2-pwm,1,16,16,0,59,16
risc5,1,65,32,0,96,2
5-Stage_RISC-V_Processor,1,65,33,0,115,30
RISC-Pipelined-Microprocessor,1,67,34,0,131,34
RISC-V__Single,1,326,307,0,5131,22
pwm_light,1,7,7,0,23,7
Gray-Counter-Design-using-Verilog,1,4,4,0,9,2
frequency-divider--2f-3-,1,4,3,0,1,1
BCD-to-Seven-Segment-Decoder,1,9,12,0,43,5
risc-v-test,1,65,33,0,115,30
pcie_dma,1,272,256,0,15198,30
Viterbi-Decoder-in-Verilog,1,10,10,0,30,4
fpga9685,1,12,12,0,43,12
SISO_Day-014,1,3,3,0,0,0
fpga-ex,1,25,14,0,54,6
SISO,1,3,3,0,0,0
Verilog-Image-Processing,1,98342,18174,0,202464,22
16bit-pipelined-RISC-processor-using-Verilog-HDL,1,35,34,0,48,2
PWM,1,32,32,0,123,32
Round-robin-arbiter-using-Verilog-HDL,1,12,11,0,55,11
fpgapu,1,4,5,0,8,2
Turbo-Encoder,1,54,57,0,289,11
RISC-V-Semi-Core,1,611,616,0,2596,13
PWM_generator_Quartus_II,1,18,18,0,67,18
PWM_4Channels-chatGPT,1,8,8,0,27,8
5-Bit-Ripple-Carry-Adder-RCA-,1,5,5,0,0,0
PulseWidthModulation,1,8,8,0,27,8
Hamming_code,1,7,8,0,26,6
FSM_LightStand_PWM,1,7,7,0,23,7
Pipelining-5-Stages-MIPS-Processor,1,66,33,0,476,83
PWM_Hardware_Dings,1,32,32,0,123,32
Frequency-divider-in-Verilog,1,32,32,0,123,32
RISCV-SoC,1,66,33,0,476,83
serial_audio_decoder,1,82,113,0,239,13
RISC-MIPS,1,66,33,0,476,83
Cryptography_DE,1,4,4,0,0,0
fulladder_verilog,1,3,2,0,9,4
SMC_Controller_Verilog,1,8,8,0,27,8
RISC-Pipelined-CPU-RAM,1,8,8,0,27,8
PWMonFPGA,1,118,89,0,672,30
logic_synthesis,1,15,9,0,17,3
ASFRV32I,1,65,33,0,115,30
FullAdder4Bit,1,3,2,0,9,4
PCI_arbiter,0,0,0,0,0,0
FPGA-Based-Digital-Ticket-Counter,1,32,32,0,123,32
Simplified-Verilog-Processor,1,537,93,0,1101,11
RISC-V-SingleCycle,1,65,33,0,115,30
clock-divide-by-n,1,7,7,0,23,7
Ex2Verilog,1,66,33,0,476,83
alu2020,1,28,28,0,107,28
PWM-Generator-Module,1,8,8,0,27,8
CpE425-Verilog-,1,7,4,0,23,5
ALU_Verilog,1,8,9,0,58,21
Odd-Clock-Divider-,1,5,5,0,8,4
booth_wallace_multiplier,1,3,3,0,8,3
riscvDesign,1,39,32,0,2290,15
Decoder-2x4,1,2,4,0,4,1
Multiplier-Accumulator,1,65,32,0,96,2
8X3_ENCODER_Day-006,1,8,3,0,9,3
Synchronous_Asynchronous_FIFO,1,17,17,0,0,0
icestickPWM,1,14,14,0,39,14
Frequency-divider-with-50-Duty-CycleVerilog-Code,1,7,7,0,11,2
Step_Motor-Controller-,1,16,16,0,59,16
TMDS-encoder-8b-10b,1,22,21,0,102,23
riscvofdm,1,65,33,0,307,84
PWM_Controller,1,4,4,0,0,0
PMODE_Step_VerilogHDL_Basys3,1,26,26,0,99,26
FrequencyCounter,1,12,15,0,31,6
2x4decoder-4x1mux-majority-in-verilog,1,2,4,0,4,1
Synchronous_Frequency_divider_with_Ring_Oscillator_as_clock,1,5,8,0,7,3
FPGA_Motor_Controller,0,0,0,0,0,0
32-bit-single-cycle-microarchitecture,1,13,12,0,46,9
Verilog-Code-for-universal-shift-register-,1,20,18,0,62,6
RISC_PROC,1,50,16,0,82,4
4-bit-register-verilog,1,1,1,0,0,0
RISCV-SingleCycleCpu,1,21,21,0,0,0
verilog_mfm,1,10,10,0,36,7
CPU-Design-using-Verilog-HDL,1,3,1,0,3,2
Full-Adder-Day-002-,1,3,2,0,9,4
my_irig,1,5,8,0,8,3
4-Request_RoundRobinArbiter,1,13,12,0,44,8
riscv_basic,1,65669,11500,0,133952,20
RISC-V-A-didactic-platform,1,65,33,0,115,30
BinaryToSevenSegment,1,17,17,0,48,17
RiscV-Single-Cycle-Using-Verilog,1,8,10,0,10,2
riscv_i32_minimum,1,44,30,0,32,6
RTL-Day-12-One-Digit-BCD-Adder,1,3,2,0,9,4
Kogge-Stone-Adder-Day-035-,1,16,9,0,68,20
Stepper-Motor-Controller,1,11,13,0,22,6
pes_universal_shift_register,1,12,10,0,28,4
16bitALU,1,6,6,0,3,1
Low-Latency-Successive-Cancellation-Polar-Decoder,1,2,2,0,4,2
RISC-V_Processor,1,4,4,0,0,0
Day-03-Full-Adder-Gate-Level-Modelling-,1,3,2,0,6,4
Polar-codes---Hardware---Decoders-,1,2,1,0,1,1
8-bit-RISC-CPU,1,18,9,0,117,24
RISCV32-IC-single-cycle-processor,1,66,33,0,476,83
AutoFlex,1,65,33,0,115,30
50,1,3,2,0,9,4
riscv--verilog,1,132,129,0,194,4
PCIE_2,1,25,17,0,35,8
tt06-PWM-verilog-code,1,4,4,0,0,0
RISC-V_Processor_SingleCycle,1,66,65,0,32,1
RISCV-Pipeline-cpu,1,19,18,0,24,2
Auto-scaled-LF-counter,1,96,120,0,506,10
8bit_Barrel_Shifter,1,3,1,0,3,2
jpeg_enc,1,8,8,0,27,8
32-Bit-Arithmetic-Logic-Unit,1,6,1,0,9,4
cram_control,1,80,71,0,319,15
8-bit-single-cycle-processor,1,84,81,0,501,6
AHB_to_APB-Bridge,1,373,215,0,286,8
PCI-Bus-Arbiter,1,13,13,0,41,7
top_Ej_Decoder_3_to_8,1,3,8,0,14,2
octal-and-decimal-counter,1,8,14,0,63,6
tt05-muldiv6,1,2,1,0,1,1
16_Bit_RISC_Register_Files,1,16,16,0,59,16
RISC-V-Single-Cycle-Equipo-10,1,65,33,0,354,78
Queue-Arbiter,1,6,7,0,12,4
seven-segment-display-decoder,1,5,8,0,49,6
Floating-point-arithmetic-unit-old-,1,17,9,0,78,23
SPI,1,32,32,0,123,32
fpga_audio,1,10,10,0,24,6
tang_nano_9k_PWM,1,7,6,0,57,10
4x2-encoder-in-verilog,1,4,3,0,5,2
FPGA_PWM_LED_DIMMER,1,9,9,0,31,9
riscv-lanzones,0,0,0,0,0,0
Y86-Instruction-Set-Architecture-Processor,1,26,18,0,0,0
Matrix-display-controller,1,32,32,0,123,32
bluspec_riscv,1,65,33,0,338,81
RISCV-Verilog,1,96,96,0,0,0
Pulse-Width-Modulation-IP,1,65,6,0,127,9
RISC-V-Project-OB,1,72,45,0,0,0
Ripple_Carry_Adder_Day-003,1,3,2,0,9,4
ASD-LAB3,1,8291,8845,0,41512,15
asic-frequency_counter,1,16,16,0,59,16
RISCVCPU,1,51,27,0,52,8
RISC-V_RV32I,1,64,64,0,0,0
decoder2to4,1,2,4,0,4,1
step_motor_controller,1,5,5,0,1,1
8_3-priority-encoder-using-dataflow-modeling,0,0,0,0,0,0
RISC_SPM_Assignment,1,19,18,0,24,2
papilio-example-clock-div,1,25,25,0,95,25
img_inv_dma_uart_microblaze_soc,1,32,32,0,123,32
RISCV-Single-Cycle,1,129,64,0,192,2
Btech-Final-Year-Project-16-bit-RISC-Processor-,1,2,2,0,0,0
Gray_Counter-Day-020-,1,8,8,0,27,8
Design_Simple_Arithmetic_Logic_Unit-,1,2,4,0,4,1
PWM-LED,1,8,8,0,27,8
rs_parallel_encoder,1,8,8,0,27,8
RISCV_Three_Stage,1,32899,8872,0,70784,21
tt06-clock-divider,1,17,9,0,76,17
RISCV-Single-Stage,0,0,0,0,0,0
UACJ-PWM-DIGITALES,1,8,8,0,27,8
Clock_freq_divider,1,32,32,0,123,32
Verilog_PWM_something,1,32,32,0,123,32
PWM-Modulation-Verilog,1,1049,1115,0,5365,15
ASFRV32IM-super,1,66,33,0,476,83
PCIE18,1,1,1,0,0,0
RISC_V_CPU,1,66,33,0,476,83
A-4-week-Research-Internship-on-RISC-V-using-VSDSquadron-Mini-RISC-V-Dev-Board,1,4,4,0,0,0
RISCV-CPU-ACMOJ-Sample,1,546,578,0,3796,14
PWMCtrl,1,32,32,0,123,32
Convolutional_encoder,1,5,6,0,6,4
MIPS-ALU-32-Bit,1,64,32,0,32,1
Barrel-Shifter-Day-093-,1,3,1,0,3,2
Motor-Speed-Controller-According-to-the-Temperature-with-FPGA,1,20,20,0,75,20
ALU-shift-unit-multiplexer-and-registers,1,20,19,0,9,1
PWM_Sinewave,1,32,32,0,123,32
RISCVPipelinedProcessor,1,65,33,0,115,30
Half-Adder-Day-001-,1,2,2,0,4,2
4-Request-First-Come-First-Serve-Arbiter,1,16,17,0,97,8
ALU-32bits,1,36,18,0,238,42
Priority-Arbiter,1,25,31,0,671,54
2022_Spring_Computer_Organization,1,66,33,0,476,83
CVSD-PCM-codec,1,9,9,0,31,9
8-Bit-ALU-Design,1,20,10,0,119,22
DDCO-project,1,4,3,0,4,3
clk_divider,1,32,32,0,123,32
RISCV_Verilog_implementation,1,7,7,0,23,7
riscv-pipelined,1,32871,8869,0,70178,18
iCEStick-Quadrature-Decoder,1,29,29,0,111,29
SrProjectPWMControl,1,18,18,0,67,18
tn9k_pwm_controller,1,8,8,0,27,8
Median-circuit,1,24,8,0,106,24
RISCV32I_Processor-Design,1,65,33,0,354,78
2023_HAPS_Finalproject_111064559,1,16,16,0,45,16
RISCV-Pipelined-CPU,1,66,33,0,476,83
seven-segment-decoder,1,4,7,0,33,4
3X8_Decoder-Day-007-,1,4,8,0,17,3
countgen,1,32,32,0,123,32
Arithmetic-Logic-Unit-ALU-Design-and-Simulation-In-Verilog-and-Proteus,1,13,5,0,214,18
mp3codec,1,9,9,0,31,9
viterbiENCODER,1,258,270,0,192,2
PCIarbiter,1,24,2,0,44,15
beta-risc,1,66,33,0,476,83
CSARCH1-Decoder-Implementation-of-Boolean-Function,1,3,4,0,8,2
RISC-V-3-STAGE-PIPLINE-IMPLEMENTATION-,1,66,65,0,32,1
100-DAYS-OF-RTL-DAY-18,1,12,7,0,14,6
JPEG-1992-lossless-encoder-core,1,8,7,0,19,5
Breathing_lights4ArtyA7,1,5,4,0,2,1
RISCVSingleCycleProcessor,1,18,17,0,8,1
Slow_Decade_Counter,1,7,9,0,23,6
RISC-CPU-Components,1,17,9,0,76,17
ASIC_Compressor,1,41,21,0,173,55
RISC-V-on-Zynq-7000,1,15,13,0,20,3
ai-edge-contest-6,1,8,8,0,27,8
DDS-Mini-Project-23-24-The-Chess-Clock,1,23,78,0,94,14
one-hot-address-Decoder,1,3,4,0,4,1
Fullsubstractor,1,3,2,0,10,4
AHB2APB--bridge-design,1,233,353,0,498,6
basic-risc-microprocessor,1,67,34,0,362,84
riscv-cocotb,1,66,33,0,476,83
Undergraduate-senior-project_PWM-power-Regulator-smart-air-purifier,1,15,15,0,55,15
riscv-cpu-environment,1,32,32,0,123,32
RISCV-32I-Processor,0,0,0,0,0,0
3_8decode,1,2,2,0,0,0
RISC_pipelining,0,0,0,0,0,0
riscv-hackbox,1,256,256,0,0,0
Down_counter_Day19,1,6,10,0,9,4
32-Bit-Arithmetic-Logic-Unit-Design,1,36,4,0,0,0
16bit-RISC-Processor,1,2,2,0,0,0
Modeling-a-Multifunction-ALU,1,11,6,0,200,26
Half_Adder_Day-01,1,2,2,0,4,2
FPGA-Frequency-Counter,1,2,2,0,0,0
RISC-V-Processor-16bit,1,33,33,0,0,0
CMOS_3_To_8_Decoder_VLSI,1,5,5,0,4,2
Uart_pwm,1,32,32,0,123,32
pci-bus-device-control,1,65,33,0,123,32
Virtual-Arithmetic-Logic-Unit,1,20,10,0,135,26
Half_adder_Day_001,1,2,2,0,4,2
VHDL-and-Verilog-mini-projects,1,66,33,0,476,83
RV32I_Decoder,1,5,14,0,19,3
ov7670_i2c_controller,1,8,16,0,721,16
FPGA-Design,1,7,1,0,0,0
LFSR-Verilog,1,4,4,0,0,0
verilog-alu,1,65,32,0,96,2
Counter_test,1,7,9,0,37,7
risc_v_sample,1,65,32,0,96,2
Barrel-Shifter-16-bit-Using-Verilog,1,3,1,0,3,2
DeBAM_Decoder_based_Approximate_Multiplier,1,2,2,0,4,2
DDCO-mini-project-UE22CS251A-,1,4,4,0,0,0
Computer-Architecture,1,33,32,0,32,1
RISC-V-Watch-Dog-Timer-,1,32,32,0,93,32
RISCV_IoT,1,36,4,0,6,5
the-controller-of-incremental-encoder-,1,9,9,0,24,5
risc16f84,1,8,8,0,27,8
chip-comparator,1,4,3,0,13,4
RISC-V-Ladder,1,129,65,0,243,64
DigitalLab_exp9,0,0,0,0,0,0
PWM_shiftregister,1,8,8,0,27,8
Single_Cycle_RISC_V_Processor,1,66,33,0,476,83
TinyFPGA-BX-SPI,1,12,12,0,43,12
32-bit-Five-Stage-Pipeline-MIPS-Design-and-Implementation,1,66,66,0,0,0
BitMap-Image-Processor,0,0,0,0,0,0
Full-Adder-using-Synopsys-VCS-Verdi-at-UMN-TwinCities,1,3,2,0,9,4
8-bit-Arithmatic-Logic-Unit-Design-Verilog,1,20,10,0,119,22
ELEC-326-Hwk3,1,66,33,0,476,83
Three_To_Eight_Decoder,1,3,8,0,14,2
CPSC4210_ALU,1,3,1,0,3,2
iVerilog-Team-Projects,1,4,10,0,41,8
Binary-Loadable-Up-Counter,1,11,9,0,29,8
pwm_verilog,1,8,8,0,27,8
Project_9_BCDAdder,1,3,2,0,9,4
32-bit-ALU-RISC-Processor,1,17,9,0,52,17
PCI-bus-Protocol-in-Verilog,1,12,11,0,16,3
clock-divider-mealy-state-machine,1,4,7,0,44,6
Computer-Organization,1,2,4,0,4,1
iiitb_pwm_gen,1,28,28,0,107,28
pwm-76,1,4,4,0,0,0
Parallel-IN-Parallel-OUT,1,10,10,0,0,0
FPGA_DEMO_FOR_STEP,1,9,9,0,31,9
MIPS-16b,0,0,0,0,0,0
try_sr_bcdc_verilog,1,6,10,0,15,4
Decoder-using-Shifting-operator,1,11,11,0,0,0
Up_Counter-Day-018-,1,6,10,0,11,4
Snake_Game,1,7,12,0,41,5
can_bus_controller,1,10,10,0,35,10
riscv_cpu_test,1,546,578,0,3796,14
Verilog-a-simple-Voltmeter,1,56,55,0,2378,104
PCI-bus-Arbiter-using-Verilog,1,13,13,0,41,7
tt05-wta-pwm,1,2,1,0,1,1
Clock-Dividers,1,4,5,0,0,0
RISCV-32,1,17,17,0,23,4
RISC-V-Pipeline-CPU,1,1074,1162,0,9527,16
BusArbiter,1,7,9,0,9,2
Verilog-basic-programmes,1,5,5,0,1,1
FPGA-Based-Temperature-Sensitive-LED-Control,1,8,8,0,27,8
Frequency-Divider-by-Odd-Number,1,4,6,0,2,1
3-8decoder,1,2,2,0,0,0
SevenSegmentDecoder,1,4,7,0,44,6
differential_manchester,1,16,16,0,45,16
RISC-V-pipelined-processor,1,130,130,0,0,0
RISCVi-and-Cache,1,65,33,0,115,30
BCDtoFND,1,3,4,0,7,2
8-bit-Arithmetic-Logical-Unit,1,20,10,0,119,22
RISCV_Pipeline_Core,1,65,32,0,96,2
Rotary-Encoder-FPGA,1,2,1,0,1,1
pci-slave-verilog,1,32,2,0,34,8
Decade_Counter,1,27,27,0,103,27
Mano-Basic-Computer-Using-verilog-language,1,8,8,0,27,8
PWM_FPGA,1,8,8,0,27,8
Mux-4-to-1,1,3,4,0,8,2
AES128-chisel3,1,256,128,0,384,2
VerilogPWM,1,34,34,0,0,0
ALU_Day-030,1,16,17,0,303,98
Parallel-IN-Serial-OUT,1,11,7,0,10,2
riscv-soft,1,66,33,0,476,83
RISC16BitProcessor,1,34,17,0,236,44
32bit_RISC_processor-BETA,1,3,2,0,9,4
Verilog_IMG_PROC,1,49,25,0,179,46
bees_dont,1,65,33,0,115,30
digital_tube,1,32,32,0,123,32
RISCV-CPU,1,546,578,0,3796,14
spi_core_dsp_s3ean_kits,1,38,57,0,96,2
AES_System_with_Arbiter_PUF,1,3,1,0,3,2
DODC-3-Binary-to-Hex-Decoder--Verilog-,1,4,7,0,43,6
RISC-V-Single-Cycle,1,62,62,0,0,0
32bit-ALU,1,66,33,0,476,83
3bit_binary-gray_counter,1,4,3,0,1,1
IC-Desgin-Dividor,1,12,7,0,150,55
round-robin,1,34,33,0,140,18
Depth-wise-separable-convolution-and-RLC-Encoding,1,45,23,0,108,30
Barrel_Shifter_V,1,6,1,0,9,4
4-Bit-Arithmetic-Logic-Unit,1,6,1,0,9,4
Verilog-Project,1,6,8,0,9,4
Verilog_a-simple-Voltmeter,1,56,55,0,2378,104
iiitb_piso,1,10,6,0,10,2
FPGA-Fan_PWM_control_IP_chip_design,1,2,3,0,3,1
tacho_fpga,1,33,32,0,382,62
Cyclic-Round-Robin-Arbiter-for-Resource-Allocation,1,7,7,0,13,5
32-bit-RISC-Processor-,1,66,33,0,476,83
lr_4_to_16_bin_decoder,1,4,8,0,17,3
shift-register-siso,1,7,6,0,1,1
clock_divider_to32,1,7,11,0,1,1
3bit_Binary_Counter_With_Astable_Multivibrator_As_Clock_Circuit,1,5,8,0,7,3
16BIT-MAC-UNIT,1,2,2,0,4,2
Verilog_Decoder,1,6,8,0,19,5
RISCVProcessor,1,66,65,0,32,1
2017_10_30_PWM,1,66,33,0,351,68
FPGA-DE10_LITE-PRNG_LFSR,1,9,10,0,9,4
Serial-Peripheral-Interface-SPI-Verilog-HDL-Project,1,1,2,0,0,0
4BitFrequencyDivider,1,10,9,0,46,15
decoder4,1,2,4,0,4,1
aRiScKy-,1,65,32,0,96,2
AES_ENCODER,1,8,8,0,745,19
FPGA-PWM,1,9,9,0,31,9
WallaceTreeEncoder,1,2,2,0,4,2
Ripple-Carry-Adder-Day-003-,1,2,2,0,4,2
RodriguezFrequencyCounter,1,12,12,0,43,12
PPI-Project-,0,0,0,0,0,0
Barrel-Shifter-with-SLT,1,3,1,0,3,2
RISCV-CPU-PIPELINE-verilog,1,2128,224,0,8210,11
Sound_Display_Entertainment-System_on_Baysys3,1,11,11,0,39,11
RISCY-Processor,1,66,33,0,476,83
PRIORITY-ENCODER-SN74LS148N,1,9,5,0,23,7
SIPO_Day-016,1,3,3,0,0,0
Posit_Decoder_LDD,1,4,3,0,3,3
RISC-V-Implementation-,1,66,33,0,476,83
Decoder_4x16,1,3,4,0,8,2
8-Bit-Serial-Adder-Design-using-Mealy-machine,1,19,4,0,10,5
CLOCK_DIVIDER,1,13,9,0,67,12
stack-cpu,1,32,34,0,238,13
RISCV-32BitCPU,1,4,4,0,0,0
bic-RV32IM-islemci,1,66,33,0,476,83
RISC-Machine,1,8,8,0,27,8
PWM-Generator-Using-Verilog,1,4,4,0,0,0
MorseCodeDecoder,1,5,7,0,86,13
dds-lab,1,4,4,0,5,2
RISCV-Architecture,1,96,96,0,0,0
axi-stream-arbiter,1,9,12,0,62,8
Memory-Counters-Verilog,1,12,9,0,31,8
PWM_Gold_Team,1,32,32,0,123,32
Arbiter-PUF,1,3,3,0,0,0
combined_Mux_Demux,1,28,28,0,107,28
Design-and-Verification-of-LDPC-Decoder,1,32,32,0,123,32
MorseCodeTranslator,1,19,26,0,181,15
4-Bit-UP-DOWN-counters-Icarus-Verilog_Project,1,6,10,0,9,4
VerilogHDL-4x16_Decoder,1,6,8,0,19,5
ama-riscv,1,100,59,0,200,12
16bit_barrel_shifter,1,3,1,0,3,2
32_Bit_Pipelined_RISC_Processor,1,65,33,0,354,78
A-Cute-CAR_Bluetooth,1,16,16,0,59,16
Serial-in-Serial-out-Shift-Register,1,8,7,0,5,1
PWM_Breathe_lights,1,26,26,0,99,26
3X8_Decoder_Day-007,1,4,8,0,17,3
Design-of-Area-Effcient-Low-Latency-5G-Compliant-LDPC-Decoder-Architecture,1,5,5,0,16,5
digital_timer,1,25,25,0,95,25
AHB2APB-BRDIGE,1,232,306,0,168,11
Verilog_ASCII_Decoder,1,8,7,0,119,11
Word-Frequency-Counter,1,19,19,0,0,0
wm8731,1,291,315,0,709,24
Up-Down_Binary_Counter_with_Dynamic_Count_to_Flag,1,17,11,0,69,10
Programmable-Logic-Device,1,3,7,0,3,1
Arbiter_Implimentation,1,12,11,0,54,9
RISCV_uC,1,39,32,0,487,9
Verilog-PWM,1,32,32,0,123,32
Arch_2018,1,546,578,0,3796,14
PRBS,1,10,11,0,3,2
Reed_solomon-ECC-Encoder-Design-with-Verilog,1,18,18,0,0,0
pretty-secure-processor,1,65,33,0,115,30
hamming_verilog,1,30,27,0,192,22
linear_feedback_shift_register,1,6,7,0,3,2
8-bit-ALU-Adder-Subtractor,1,18,9,0,117,24
RISC-CPU-Verilog,1,10,10,0,35,10
bicantor,1,137,128,0,2072,8
Ring-Counter,1,6,9,0,4,1
RoundRobinArbiter--course-project,1,13,12,0,44,8
ExpandableDaisyChainArbiter,1,4,4,0,5,3
ALU-Verilog,1,66,33,0,365,69
RAM,0,0,0,0,0,0
Decoder-verilog-code,1,3,8,0,14,2
Serial-IN-Serial-OUT,1,7,7,0,0,0
RiscV-Computer-Architecture,1,65,32,0,96,2
ahbsdc,1,20,33,0,58,6
morse-code-encoder,1,5,8,0,15,3
2-to-4-Binary-Decoder,1,3,4,0,8,2
DDI_P2,1,3,3,0,0,0
32_bits_processor,1,65,80,0,0,0
RISC-V_single_cycle_processor,1,8,3,0,8,3
Frequency-counter-with-LCD-display,1,5,6,0,2,1
tt07_ps2_decoder,1,8,8,0,27,8
Serial-Peripheral-Interface-Protocol-Using-Verilog,1,47,67,0,131,8
step-motor-controller,1,8,11,0,24,6
HDB3_FPGA,1,12,6,0,18,7
encoder8to3-decoder3to8,1,3,8,0,14,2
spdif_frame_encoder,1,16,14,0,37,5
DigitalDesignI-P3,1,5,5,0,3,2
Risc-Processor,1,32813,5765,0,67235,19
Design-of-Corsstalk-Avoidance-CODEC,1,4,5,0,5,2
Program-Counter,1,13,7,0,52,13
motor_drive,1,11,10,0,29,10
RISCV32-IC-5-stage-pipeline-processor,1,66,33,0,476,83
RISCV32-Processor,1,18,18,0,67,18
7-segment-Decoder-Basys3,1,16,16,0,59,16
PCI_proj_verilog,1,14,17,0,28,5
FPGA-CAN,1,11,11,0,39,11
Floating-point-MAC-verilog,1,56,28,0,405,65
ALU-module,1,2,1,0,3,2
kv260_lvdsspi_dma,1,49,51,0,156,12
RISC_2,1,21,18,0,59,6
ELD-Assignment10,1,3,2,0,3,2
RISCV-CPU-verilog,1,546,578,0,3796,14
MIPS-Datapath-Addition,1,129,35,0,234,8
PWM_Messages,1,11,11,0,39,11
even_clock_divider,1,3,3,0,0,0
Embedded_Systems_lab1_GRAY,1,8,11,0,15,4
riscv_group8,1,19,18,0,24,2
ALU,1,3,2,0,9,4
ASIC-Implementation-UART,1,18,18,0,0,0
SPI_Serial_Peripheral_Interface_Verilog_Modules,1,13,5,0,1,1
Arithmetic-Logic-Unit-Design,1,26,13,0,175,34
Basic-CPU-Design,1,3,8,0,14,2
Mix_signal_clock_Divider,1,4,7,0,7,3
Verilog-Labs,1,35,18,0,174,39
RISC-V-CPU-2023,1,85,85,0,0,0
469Lab1,1,66,65,0,32,1
RTL-Day-13-Encoder,1,4,2,0,2,1
RISC-V-32bit,1,65,33,0,115,30
32_Bit_RISC_Arithmetic_Logic_Unit,1,66,33,0,476,83
32-bit-RISC-MIPS-Processor-,1,1,1,0,0,0
PCIe_PHY_Layer,1,1,1,0,0,0
Day1_RTL_Half_Adder,1,2,2,0,4,2
PCI-Arbiter,0,0,0,0,0,0
x86_decoder,1,562,614,0,3605,8
mano-basic-computer-,1,19,10,0,84,18
PRIORITY-ENCODER,1,4,2,0,3,2
Sensored-Brushless-DC-Motor-Controller,1,19,19,0,65,7
8-to-3-bit-Priority-Encoder,1,8,3,0,20,7
arithmetic-encoder-av1,1,2,2,0,4,2
zynq-dma-cyclic,1,32,32,0,123,32
ClockDivider,1,6,9,0,0,0
FPGA_PS2_VGA_PWM,1,4,5,0,4,2
Gray-to-Binary-Day-038-,1,4,4,0,9,6
RISC-V32b,1,65,32,0,96,2
Decoder-CircuitDesignProgect-,1,13,17,0,33,5
ImageProcessing1,1,23,12,0,80,21
HDB3_encoder_verilog_FPGA,1,37,37,0,47,6
risc-simple,1,1063,1130,0,5168,11
Lab_7,1,65,33,0,354,78
reed_solomon_decoder,1,1467,1873,0,7559,15
decoder-3to8-verilog,1,3,8,0,14,2
Round_Robin_Arbiter_Design_Verify,1,32,32,0,123,32
Serial-2-s-Complementer-with-a-Shift-Register-and-a-flip-flop,0,0,0,0,0,0
PWM-Generator---Verilog,1,8,8,0,27,8
unit-addr-decoder-4-sw-v-design,1,18,18,0,0,0
HW8-Decoder-Control,1,36,56,0,55,5
Verilog-Programming-for-Computer-Systems-Structure,1,6,1,0,9,4
Risc-V-32I-Single-Cycle-Processor,1,65,33,0,354,78
Up-Down-Counter-using-Verilog,1,5,7,0,14,8
LZ77-DECODER,1,102,97,0,420,11
binary_to_bcd_converter,1,58,63,0,349,31
Single_Cycle_Arbiter,1,32,32,0,75,18
fpga_shift_counter,1,8,8,0,27,8
RISCBench,1,65,33,0,115,30
4x16_Decoder,1,25,37,0,24,2
RISC-V---IF,1,96,96,0,0,0
RISCV_Single_Cycle_Core,1,66,65,0,32,1
RISC-V-32I-based-core-with-Advanced-Extensible-Interface,1,3,2,0,9,4
e18-co502-RV32IM-pipeline-implementation-group7,1,67,65,0,84,5
ALU-Arithmetic-Logic-Unit--Implementation,1,66,33,0,476,83
Passcoder,1,36,37,0,167,81
Arithmetic-Logic-Unit-Example,1,34,17,0,236,44
Design-and-Simulation-of-Frequency-Divider-Circuit,1,5,6,0,7,3
ADC-DAC_Drivers,1,32,32,0,123,32
RISC_V_SC-main,1,65,33,0,354,78
Sucu_PWM_mod,1,2,1,0,1,1
8237A-DMA-master,1,15,16,0,0,0
SPI-Commuication-protocol-and-PWM-implementation-in-verilog,1,32,32,0,123,32
Clock-divider-100MHz-to-1Hz-verilog-program,1,26,26,0,99,26
Arbiter32,1,11,9,0,45,11
QC_LDPC-ECC,1,8,12,0,15,4
Verilog-code,0,0,0,0,0,0
RISC_SPM,1,19,18,0,24,2
ECE-2700-Decoder,1,25,25,0,95,25
Advanced-Digital-Design_Lab1-Build-Adders-Subtractors-and-Multipliers,1,6,5,0,5,3
4bit_Full_Adder_Substractor,1,2,2,0,4,2
Sub-unit_CPU_ARM,1,68,34,0,372,92
absolute-encoder,1,103,133,0,340,25
pwm_motor_system,1,30,31,0,333,188
decoder_7,1,4,7,0,28,5
RISC-v-32,1,66,33,0,476,83
riscy,1,66,33,0,476,83
risc8,1,20,10,0,119,22
2-stage-pipeline-Risc-V-Processor,1,130,2,0,253,131
ADCD_7seg_Comparator,1,5,8,0,45,6
32-bit-Single-Cycle-RISC-V,1,7,12,0,25,7
riscv_tests,1,2,1,0,1,1
BarrelShifter,1,3,1,0,3,2
Linear_Block_Coding_Encoder,1,218,222,0,227,2
riscv_SPAR_project,1,65,33,0,354,78
riscv_picorv32,1,65,64,0,251,64
Round-Robin-Arbiter-Fixed-Time-Sclices,1,9,9,0,35,7
RISCV-CPU-Design,1,65,32,0,96,2
Wallace-Multiplier,1,2,2,0,4,2
Johnson-Counter-Day-070-,1,6,9,0,4,1
Synchronous-RAM-design-in-Quartus-prime-lite,1,8220,2219,0,18095,25
Verilog-Simulator,1,3,2,0,9,4
fpga-cpu,1,6,8,0,0,0
dvsd_4bit_magnitude_comparator,1,8,3,0,25,8
BCD-DecoderFPGA,1,4,7,0,43,6
Hierarchical-Design-of-3-8-decoder,1,3,4,0,8,2
Priority_Encoder_using_Task,1,8,4,0,20,7
PISO_Shift_Register-Day-017-,1,11,8,0,10,2
A-pipelined-RISC-32-bit-processor-implemented-in-verilog,1,1,1,0,0,0
Phy_Pcie,1,32,32,0,123,32
mux-decoder,1,3,8,0,14,2
ecc_enc_dec,1,64,32,0,336,24
UACJ-PWM-Sistemas-Digitales,1,17,9,0,76,17
RyanGrayFrequencyCounter,1,21,21,0,79,21
linear-feedback,1,12,11,0,18,4
Viterbi_Decoder_in_Verilog,1,32,32,0,123,32
riscv-iitg,1,39,32,0,551,10
RISC-V_Processor_MultiCycle,1,67,65,0,98,4
riscv-src,1,546,578,0,3796,14
TransactionLayerPCIe,1,1,1,0,0,0
RISC-V-Datapath-and-Control,1,3,1,0,3,2
riscv_debug,1,65,33,0,115,30
frequency-counter,1,16,16,0,59,16
PCIe_transaction_layer,1,65,97,0,147,8
FPGA-SDES-Implementation,1,10,10,0,0,0
pwm-chisel,1,32,32,0,123,32
CRC,1,20,20,0,60,8
PWM-design,1,8,8,0,27,8
ima_adpcm_enc_dec,1,42,21,0,294,52
tt07-bep-decode,1,20,21,0,183,98
IR-Transreceiver,1,10,12,0,12,5
3_8_Decoder,1,3,8,0,14,2
riscv-tlv-core,1,5,3,0,3,2
Decoder-verilog-,1,3,8,0,14,2
jt7759,1,24,19,0,95,13
Decade_Counter-Day-008-,1,5,9,0,15,4
pdm_modulation,1,65,33,0,313,91
Creating-PWM-with-Vriable-Signal-Width-in-Xilinx-Spartan-6,1,32,32,0,123,32
risc-vapor,1,39,32,0,551,10
Pipelined-Multiplier,1,18,18,0,0,0
EF_ACMP_DI,1,3,3,0,0,0
Mod-N_Counter-Day-022,1,6,10,0,12,4
TRNG,1,3,3,0,0,0
RISCV_CPU_Verilog,1,7,10,0,16,5
Rotary-Encoder-MK991-Driver,1,8,8,0,27,8
Glowing-led,1,10,10,0,33,9
RISC-V_HDP,1,141,46,0,1084,66
PWMGenerator,1,18,3,0,29,16
Chakravyuh-,1,173,184,0,322,24
Decade_counter_008,1,6,10,0,15,4
HDB3_Encoder,1,8,8,0,11,4
4-Bit-Universal-Shifter,1,2,1,0,1,1
UT_460M_Lab3,1,32,32,0,123,32
morse-tx-ch-rx,1,5,5,0,0,0
AllArbiterRTLCode,1,10,10,0,19,7
4-bit-alu,1,3,2,0,9,4
pes_pwm,1,4,4,0,0,0
VoiceTransformer,1,33,17,0,162,37
ahb_arbiter,1,611,471,0,610,31
decoder-encoder,1,3,4,0,7,2
MS_DMAC_AHBL,1,16,16,0,59,16
3bit-PWM-Generator-using-eSim,1,4,8,0,17,3
aes220-peak-counter,1,12,12,0,0,0
ECE441-Project-2,1,26,26,0,99,26
lr_3_to_8_bin_decoder,1,4,8,0,17,3
PWMVerilog,1,7,7,0,23,7
RTL-Day-2-Adder-Subtractor,1,3,2,0,9,4
pwm-controller,1,5,5,0,1,1
Proyecto_PCIE,1,1,1,0,0,0
RISCV_NO_PIPELINE,1,11,11,0,39,11
High-Frequency-PWM,1,8,8,0,27,8
Verilog-Program-Counter-and-Shifter,1,3,3,0,0,0
FullAdder_Subtractor_4bit,1,2,2,0,4,2
Day-014_freq_divider,1,7,7,0,14,4
iiitb_sipo,1,7,9,0,4,1
clock_divide,1,8,8,0,27,8
Priority_Encoder_RTL,1,11,7,0,16,6
64-bit-Single-Cycle-RISC-V-CPU,1,129,65,0,738,174
Decoder-and-Multiplexer,1,4,8,0,17,3
Shift-Registers,1,4,4,0,0,0
SPI_Protocol_Verilog-_Code,1,23,12,0,46,7
scompliment,1,2,1,0,3,2
Day-004-8bit_Encoder,1,12,7,0,60,10
accomdemy_rv32i,1,65,33,0,115,30
RISC-SPM,1,18,9,0,117,24
tn9k_rotary_encoder,1,16,16,0,45,16
A_simplified_Quasi_Cyclic_LDPC_decoder_implementation_with_Verilog_FPGA,1,368,410,0,2140,11
Basys3-Pmod-AD1-DA3-ADC-to-DAC-Signal-Pass-Through,1,25,25,0,95,25
Lodable_4bit_up_counter,1,11,9,0,29,8
11-15-Hamming-Encoder-Decoder,1,71,67,0,342,21
RICS-MIPS-32bitCPU,1,3,2,0,0,0
RISC-V_Practice,1,1098,1244,0,5244,14
Keyboard---VGA-Controller-using-SPARTAN---3-FPGA,1,4,5,0,4,2
Design-of-reduced-latency-and-increased-throughput-Polar-Decoder,1,9,9,0,31,9
FPGA_uart_2_pwm,1,20,20,0,75,20
First-task,1,19,15,0,50,5
OzoudeFrequencyCounter,1,12,12,0,43,12
LFR_with_FPGA,1,67,105,0,232,7
tt03p5-4-trit-balanced-ternary-counter-bt_signb_bt-radix-convertor,1,2,1,0,1,1
Arch2018,1,17,17,0,48,17
AES_Decoder,1,16,32,0,0,0
Frequency-Divider,1,27,27,0,103,27
Structural-Modeling-Decoder,1,3,4,0,8,2
PHY-PCIenUSB,1,9,10,0,58,10
RISC-V-Single-Cycle-Processor,1,1042,1204,0,7027,11
Barrel-Shifter-8-bit,1,3,1,0,3,2
Arithmetic-Logical-Unit,1,4,1,0,7,3
Round-robin-arbiter-VERILOG,1,12,11,0,54,9
FIFO,1,153,163,0,747,15
Local-Binary-pattern-encoder,1,7,6,0,57,10
RISC-V_pipelined_cpu,1,65,33,0,115,30
RISC-V-FPGA,1,40,40,0,0,0
Sequence-detector,1,35,18,0,170,36
Single-Cycle-RV-32I-Processor,1,64,64,0,0,0
tt06_pwm,1,4,4,0,0,0
tt06-ALU-Decoders,1,8,4,0,67,14
Artix-7-PCIE-Riffa,1,8,8,0,27,8
SpencerFrequencyCounter,1,4,7,0,28,5
tt4-pwm-audio,1,2,1,0,1,1
FPGA_robin,1,10,9,0,49,16
FPGA-JPEG-LS-encoder,1,15,15,0,52,14
IEEE754AdderASIC,1,17,9,0,73,19
general_clk_div_by_odd,1,8,10,0,31,5
barrel-shifter-16bits-DDCO,1,2,2,0,2,1
RISC_V-processor,1,612,640,0,10064,21
Project_10_3bitComparator,1,6,3,0,12,5
hex_keypad_scanner_encoder,1,13,17,0,85,11
about_risccpu,1,17,9,0,76,17
Decade_Counter_Day-008,1,5,9,0,15,4
UART-to-PWM-Generator,1,8,8,0,27,8
Hamming_encoder_decoder,1,13,14,0,107,13
Sevent-Segment-Display-Decoder,1,6,8,0,16,4
Fast-Binary-Counters-and-Compressors-Generated-by-Sorting-Network,1,2,2,0,4,2
SparkLink_1,1,9,5,0,42,11
MIPS32_Pipeline,1,2,2,0,0,0
Packet-Arbiter,1,252,211,0,1053,11
CodecPowerEvaluation,1,33,38,0,87,8
thirty-two-bits-ALU,1,2,1,0,3,2
configurable-fabric,1,8,1,0,0,0
Parametric_barrel_shifter,1,67,64,0,644,6
PCI-Arbiter-verilog-,1,24,2,0,44,15
Traffic-Light-Indicator,1,8,8,0,27,8
Pipelined-RISC,1,66,33,0,476,83
floating-point-multiplication,1,3,3,0,6,4
Decoder3_8,1,4,8,0,17,3
Chenhui_RV32,1,99,98,0,32,1
RISC-V-implementation-using-Verilog-,1,66,33,0,476,83
RISC-Pipelined-Processor,1,32,32,0,123,32
LDD_Posit_Decoder,1,4,3,0,3,3
Counter_using_clock_divider_Verilog,1,32,32,0,123,32
Verilog_Project_Sharif,1,6,5,0,32,6
matmul_PCIe,1,65,33,0,354,78
AXI_DMA,1,20,10,0,135,26
Encoder_8_1_006,1,12,7,0,60,7
CAD-Encoder-Function,1,13,17,0,60,10
bincnt,1,2,2,0,2,1
DDCO_Proj_Verilog,1,2,1,0,1,1
213-Viterbi-Decoder-using-Verilog,1,37,66,0,74,4
bittyCore_RISC-V,1,65,33,0,115,30
RISC-V-SoC,1,49,50,0,180,11
DMA_CPU,1,34,17,0,236,44
Day-008-5_to_32_decoder,1,6,32,0,63,10
Shift_Registers,1,10,9,0,4,1
Computer-Aided-Design-Projects,1,65,32,0,96,2
16-bit-microprocessor,1,50,16,0,83,4
Arbiter-RoundRobin,1,12,11,0,54,9
RISCVSimulator,1,65,33,0,115,30
PWM-Generator-with-Variable-Duty-Cycle-Using-FPGA,1,5,3,0,4,3
simple_arbiter,1,13,13,0,30,7
fre_div,1,7,8,0,18,5
RoundRobinArbiterPipeline,1,1,1,0,0,0
PIPO_Day-013,1,10,11,0,0,0
32bit_RISC-V,1,65,6,0,164,53
Fan_motor_controller,1,10,4,0,23,7
PISO,1,11,8,0,10,2
RISCV_Single_Cycle_Processor,1,65,32,0,96,2
codec-on-fpga,1,10,10,0,35,10
RC-CL-Adders,1,17,9,0,78,21
8-bit-Shift-Register,1,3,1,0,3,2
RISCProcessor,1,9,7,0,22,7
Full_Adder_Day-002,1,3,2,0,9,4
midiDecoder,1,11,11,0,39,11
audio_multi_effects_processor,0,0,0,0,0,0
Adder-Cum-Subtractor-Day-046-,1,3,2,0,9,4
Binary-Encoded-Image-Buffer,1,9,9,0,31,9
two-switch-mode,1,7,7,0,6,3
Decoder_3_8_007,1,4,8,0,17,3
SparkLink_1,1,7,17,0,46,8
xk264,1,23,12,0,78,27
riscv_de10lite,1,32,32,0,123,32
tt04-muldiv4,1,2,1,0,1,1
risc_multicycle_processor,1,7,9,0,16,6
4Bit-Adder_Subtractor,1,3,2,0,9,4
4-bit-full-adder-using-half-adder,1,3,2,0,9,4
Hexadecimal-Keypad-Scanner-using-Verilog,1,13,17,0,85,11
Matrix-Encoder-function,1,53,51,0,77,4
PCI-Bus,1,24,2,0,44,15
RISCV_pipelined_cpu,1,65,32,0,96,2
RISCV_MICROARQ,1,16,10,0,90,14
riscv32im_pipelined_cpu,1,65,32,0,96,2
kianFpgaPong,1,11,11,0,39,11
Design-of-Arbiter-Verilog-Siba-Kumar-Panda,1,4,7,0,7,3
RISC-V-Processor-with-Pipelining,1,66,33,0,476,83
NDI-DCT-encoder,1,21,11,0,93,25
Day-02-Half-Adder-Gate-Level-Modelling-,1,2,2,0,4,2
RTL-Day-29-Carry-Look-Ahead-Adder,1,3,1,0,6,4
Verilog-Arbiter,1,13,12,0,44,7
ADCD-Lab-FPGA-Register-Shift,1,5,8,0,45,6
Cube-Welcomer,1,32,32,0,93,32
ALUmojo,1,34,17,0,236,44
ASIC-Design-of-Low-Power-Configurable-Multi-Clock-Digital-System-With-UART-Transceiver,1,40,15,0,87,7
Combinational_Circuits_Verilog,1,3,1,0,3,2
Serial-IN-Parallel-OUT,1,7,7,0,0,0
ARMLEGv8Processor,1,66,33,0,476,83
32-BIT-ALU,1,64,65,0,8631,1511
pes_rr_arbiter,1,12,11,0,54,9
CAFinal,1,130,65,0,934,163
UART-Tx-Rx,1,8,8,0,27,8
ALU_Basys3,1,18,9,0,117,24
ADVD-Digital-Project,1,17,9,0,76,21
alaw,1,13,8,0,80,9
Clk-Division-By-3-Day-075-,1,3,4,0,2,1
Verilog-Code-for-free-running-binary-counter,1,8,8,0,27,8
EC311_Lab3,1,32,32,0,123,32
LZ77-Encoder-and-Decoder,1,66,56,0,167,17
SISO_Using_D-FF-Day-015-,1,3,3,0,0,0
50002_cohort4group2_4bitFullAdder_2019,1,27,27,0,103,27
FSM_Motor_PWM_control,1,5,8,0,35,6
CAD-CA2-Encoder,1,12,8,0,36,7
RISCV_PIPELINE,1,11,11,0,39,11
Up-Down-Counter,1,7,9,0,37,7
Enc_Dec_Xor,1,26,26,0,99,26
riscv_stb,1,65,33,0,115,30
RISC-V_progect,1,18,9,0,117,24
RISC-V_CPU_TEST,1,546,578,0,3796,14
Cascaded-Decade-Counters-,1,5,3,0,2,2
ARBITER,1,8,8,0,15,6
Binary-Decoder,1,20,20,0,75,20
Weighted-Round-Robin-Arbiter,0,0,0,0,0,0
