Running: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/jessb/Projects/hdl/oaksdram/syn/oaksdram/system_tb_isim_beh.exe -prj /home/jessb/Projects/hdl/oaksdram/syn/oaksdram/system_tb_beh.prj work.system_tb work.glbl 
ISim M.53d (signature 0x2f7eec00)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing Verilog file "/home/jessb/Projects/hdl/oaksdram/syn/oaksdram/../../graycounter.v" into library work
Parsing Verilog file "/home/jessb/Projects/hdl/oaksdram/syn/oaksdram/../../sdram_write.v" into library work
Parsing Verilog file "/home/jessb/Projects/hdl/oaksdram/syn/oaksdram/../../sdram_read.v" into library work
Parsing Verilog file "/home/jessb/Projects/hdl/oaksdram/syn/oaksdram/../../sdram_clkgen.v" into library work
Parsing Verilog file "/home/jessb/Projects/hdl/oaksdram/syn/oaksdram/../../afifo.v" into library work
Parsing Verilog file "/home/jessb/Projects/hdl/oaksdram/syn/oaksdram/../../sdram.v" into library work
Parsing Verilog file "/home/jessb/Projects/hdl/oaksdram/syn/oaksdram/../../wb_sdram.v" into library work
Parsing Verilog file "/home/jessb/Projects/hdl/oaksdram/syn/oaksdram/../../fsmc.v" into library work
Parsing Verilog file "/home/jessb/Projects/hdl/oaksdram/syn/oaksdram/../../system.v" into library work
Parsing Verilog file "/home/jessb/Projects/hdl/oaksdram/syn/oaksdram/../../mt48lc16m16a2.v" into library work
Parsing Verilog file "/home/jessb/Projects/hdl/oaksdram/syn/oaksdram/../../system_tb.v" into library work
Parsing Verilog file "/opt/Xilinx/12.1/ISE_DS/ISE/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 29308 KB
Fuse CPU Usage: 290 ms
Compiling module fsmc_module
Compiling module dcm_sp_clock_divide_by_2
Compiling module dcm_sp_maximum_period_check(cloc...
Compiling module dcm_sp_maximum_period_check(cloc...
Compiling module dcm_sp_clock_lost
Compiling module DCM_SP(CLKFX_MULTIPLY=2,CLK_FEED...
Compiling module ODDR2_default
Compiling module BUFG
Compiling module sdram_clkgen
Compiling module GrayCounter(COUNTER_WIDTH=8)
Compiling module afifo(DATA_WIDTH=36,ADDRESS_WIDT...
Compiling module afifo(DATA_WIDTH=32,ADDRESS_WIDT...
Compiling module sdram_write
Compiling module sdram_read
Compiling module sdram
Compiling module wb_sdram
Compiling module system
Compiling module mt48lc16m16a2
Compiling module system_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 20 Verilog Units
Built simulation executable /home/jessb/Projects/hdl/oaksdram/syn/oaksdram/system_tb_isim_beh.exe
Fuse Memory Usage: 35956 KB
Fuse CPU Usage: 760 ms
GCC CPU Usage: 7980 ms
