 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -input_pins
        -nets
        -group REGOUT
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Tue Mar 17 20:18:33 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 25.95%

  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4019     0.4019
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2017   0.0000   0.4019 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0721   0.2372   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  21.0307   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   21.0307              0.0000     0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            21.0307              0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6390 f
  core/be/csr_cmd[73] (net)                            21.0307              0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/icc_place20/INP (INVX1)                      0.0721    0.0009 &   0.6399 f
  core/be/be_mem/csr/icc_place20/ZN (INVX1)                       0.1977    0.1075     0.7475 r
  core/be/be_mem/csr/n968 (net)                14      61.8181              0.0000     0.7475 r
  core/be/be_mem/csr/icc_place25/IN1 (OR2X1)                      0.1977    0.0004 &   0.7479 r
  core/be/be_mem/csr/icc_place25/Q (OR2X1)                        0.0814    0.1040     0.8519 r
  core/be/be_mem/csr/n2077 (net)                5      20.1363              0.0000     0.8519 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.0814    0.0000 &   0.8519 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0594    0.0402     0.8922 f
  core/be/be_mem/csr/n19 (net)                  1       2.9375              0.0000     0.8922 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0594    0.0000 &   0.8922 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.1047    0.0580     0.9502 r
  core/be/be_mem/csr/n83 (net)                  2       7.6695              0.0000     0.9502 r
  core/be/be_mem/csr/U156/IN1 (NOR2X0)                            0.1047    0.0001 &   0.9502 r
  core/be/be_mem/csr/U156/QN (NOR2X0)                             0.0624    0.0471     0.9974 f
  core/be/be_mem/csr/n84 (net)                  1       3.6816              0.0000     0.9974 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0624    0.0000 &   0.9974 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0795    0.0441     1.0414 r
  core/be/be_mem/csr/n86 (net)                  1       4.8992              0.0000     1.0414 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0795    0.0000 &   1.0415 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0576    0.0444     1.0858 f
  core/be/be_mem/csr/n249 (net)                 1       3.9338              0.0000     1.0858 f
  core/be/be_mem/csr/icc_place63/INP (NBUFFX4)                    0.0576    0.0010 &   1.0868 f
  core/be/be_mem/csr/icc_place63/Z (NBUFFX4)                      0.1469    0.1406 @   1.2274 f
  core/be/be_mem/csr/n1557 (net)               43     159.5147              0.0000     1.2274 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X0)                           0.1470    0.0019 @   1.2293 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.1002    0.0557     1.2850 r
  core/be/be_mem/csr/n922 (net)                 1       5.2395              0.0000     1.2850 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X1)                          0.1002    0.0000 &   1.2850 r
  core/be/be_mem/csr/U1204/QN (NAND2X1)                           0.1069    0.0717     1.3567 f
  core/be/be_mem/csr/n1602 (net)                3      17.4885              0.0000     1.3567 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1069    0.0076 &   1.3642 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1696    0.0882     1.4524 r
  core/be/be_mem/csr/n1587 (net)                4      21.0049              0.0000     1.4524 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1696    0.0003 &   1.4528 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0742    0.0482     1.5010 f
  core/be/be_mem/csr/n1332 (net)                4      16.7852              0.0000     1.5010 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0742    0.0002 &   1.5012 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0348    0.0202     1.5214 r
  core/be/be_mem/csr/n1275 (net)                1       2.7457              0.0000     1.5214 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0348    0.0000 &   1.5214 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1178    0.0515     1.5729 f
  core/be/be_mem/csr/n1278 (net)                1       8.1789              0.0000     1.5729 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1178    0.0036 &   1.5765 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.1097    0.0661     1.6426 r
  core/be/be_mem/csr/n1280 (net)                1       9.3946              0.0000     1.6426 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.1097    0.0031 &   1.6458 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0572    0.0380     1.6838 f
  core/be/be_mem/csr/n1285 (net)                1       3.8761              0.0000     1.6838 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0572    0.0000 &   1.6838 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0304     1.7142 r
  core/be/be_mem/csr/n1287 (net)                1       4.1208              0.0000     1.7142 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0562    0.0000 &   1.7142 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0539    0.0274     1.7416 f
  core/be/be_mem/csr/n1295 (net)                1       2.2854              0.0000     1.7416 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0539    0.0000 &   1.7417 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0353    0.1026     1.8442 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.6520              0.0000     1.8442 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8442 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.6520              0.0000     1.8442 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0353    0.0001 &   1.8443 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1459    0.0350     1.8793 f
  core/be/be_mem/n8 (net)                       1       6.9994              0.0000     1.8793 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1459    0.0000 &   1.8793 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0864    0.0529     1.9322 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  19.5025   0.0000   1.9322 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9322 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    19.5025              0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   19.5025              0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  19.5025             0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  19.5025   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0864   0.0001 &   1.9323 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0462   0.0702   2.0025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   8.9134   0.0000   2.0025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0462   0.0000 &   2.0026 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0526   0.0726   2.0752 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1235   0.0000   2.0752 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0526   0.0001 &   2.0753 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0489   0.0739   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8754   0.0000   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0489   0.0000 &   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0677   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.5062   0.0000   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0398   0.0000 &   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0520   0.0724   2.2894 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  11.1129   0.0000   2.2894 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0520   0.0001 &   2.2895 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0459   0.0722   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7656   0.0000   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0459   0.0000 &   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0661   2.4278 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.0324   0.0000   2.4278 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4279 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0480   0.0702   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6107   0.0000   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0480   0.0000 &   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0457   0.0710   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6972   0.0000   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0457   0.0000 &   2.5692 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0291   0.0600   2.6291 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   2.5842   0.0000   2.6291 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6291 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   2.5842      0.0000     2.6291 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0291    0.0000 &   2.6292 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0324    0.0537     2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2250      0.0000     2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2250         0.0000     2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2250            0.0000     2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2250   0.0000   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2250   0.0000   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2250   0.0000   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2250   0.0000   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0324   0.0000 &   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0308   0.0537   2.7366 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.9318   0.0000   2.7366 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7366 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.9318   0.0000   2.7366 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0308   0.0001 &   2.7366 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0464   0.0582   2.7948 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   9.0226   0.0000   2.7948 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.7948 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   9.0226   0.0000   2.7948 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0464   0.0001 &   2.7949 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0489   0.0633   2.8582 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   9.9690   0.0000   2.8582 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8582 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   9.9690   0.0000   2.8582 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0489   0.0001 &   2.8583 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0773   0.0887 @   2.9470 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  39.4778   0.0000   2.9470 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9470 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  39.4778        0.0000     2.9470 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0773    0.0019 @   2.9489 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0316    0.0598     3.0087 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5884        0.0000     3.0087 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0087 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5884              0.0000     3.0087 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0087 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5884              0.0000     3.0087 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0316    0.0000 &   3.0087 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0708     3.0795 f
  core/be/be_mem/csr/n1115 (net)                4      18.2593              0.0000     3.0795 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1774    0.0003 &   3.0798 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0949    0.0558     3.1356 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.6630              0.0000     3.1356 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X2)                           0.0949    0.0001 &   3.1357 r
  core/be/be_mem/csr/U1251/QN (NOR2X2)                            0.0841    0.0349     3.1706 f
  core/be/be_mem/csr/n1202 (net)                3       7.9502              0.0000     3.1706 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0841    0.0000 &   3.1707 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3597    0.2437 @   3.4143 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     213.5259              0.0000     3.4143 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4143 f
  core/be/be_mem/trap_pkt_o[2] (net)                  213.5259              0.0000     3.4143 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4143 f
  core/be/trap_pkt[2] (net)                           213.5259              0.0000     3.4143 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4143 f
  core/be/be_checker/trap_pkt_i[2] (net)              213.5259              0.0000     3.4143 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4143 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     213.5259              0.0000     3.4143 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3590    0.0011 @   3.4155 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3000    0.2680 @   3.6835 f
  core/be/be_checker/director/n_3_net_ (net)    42    236.7324              0.0000     3.6835 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3004    0.0053 @   3.6888 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2068    0.1261     3.8149 r
  core/be/be_checker/director/n302 (net)        4      28.6439              0.0000     3.8149 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2068    0.0002 &   3.8151 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1644    0.1772 @   3.9923 f
  core/be/be_checker/director/flush_o (net)     7      48.2679              0.0000     3.9923 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9923 f
  core/be/be_checker/flush_o (net)                     48.2679              0.0000     3.9923 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9923 f
  core/be/flush (net)                                  48.2679              0.0000     3.9923 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9923 f
  core/be/be_calculator/flush_i (net)                  48.2679              0.0000     3.9923 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1646    0.0086 @   4.0009 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1176    0.1204     4.1213 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.8064       0.0000     4.1213 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1213 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.8064              0.0000     4.1213 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1176    0.0046 &   4.1259 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1360    0.0772     4.2032 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  23.2097           0.0000     4.2032 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2032 r
  core/be/be_calculator/mmu_cmd_v_o (net)              23.2097              0.0000     4.2032 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2032 r
  core/be/mmu_cmd_v (net)                              23.2097              0.0000     4.2032 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2032 r
  core/be/be_mem/mmu_cmd_v_i (net)                     23.2097              0.0000     4.2032 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1360    0.0002 &   4.2033 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1162    0.1361     4.3395 r
  core/be/be_mem/dcache_pkt_v (net)             2      27.7228              0.0000     4.3395 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3395 r
  core/be/be_mem/dcache/v_i (net)                      27.7228              0.0000     4.3395 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1162    0.0253 &   4.3648 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0825    0.1495 @   4.5143 f
  core/be/be_mem/dcache/n664 (net)              9      46.8708              0.0000     4.5143 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X4)                         0.0826    0.0014 @   4.5157 f
  core/be/be_mem/dcache/U138/QN (NOR2X4)                          0.0835    0.0441     4.5598 r
  core/be/be_mem/dcache/n734 (net)              6      20.3898              0.0000     4.5598 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.0835    0.0002 &   4.5599 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1439    0.0981     4.6580 f
  core/be/be_mem/dcache/n733 (net)              7      19.7231              0.0000     4.6580 f
  core/be/be_mem/dcache/icc_place93/INP (INVX0)                   0.1439    0.0003 &   4.6583 f
  core/be/be_mem/dcache/icc_place93/ZN (INVX0)                    0.0687    0.0399     4.6981 r
  core/be/be_mem/dcache/n720 (net)              1       3.7835              0.0000     4.6981 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0687    0.0000 &   4.6981 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.2012    0.1009     4.7991 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  16.5018           0.0000     4.7991 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.7991 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            16.5018              0.0000     4.7991 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.7991 f
  core/be/data_mem_pkt_ready_o (net)                   16.5018              0.0000     4.7991 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.7991 f
  core/data_mem_pkt_ready_o[1] (net)                   16.5018              0.0000     4.7991 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.7991 f
  data_mem_pkt_ready_lo[1] (net)                       16.5018              0.0000     4.7991 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.7991 f
  uce_1__uce/data_mem_pkt_ready_i (net)                16.5018              0.0000     4.7991 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.2012    0.0237 &   4.8228 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1486    0.0771     4.8998 r
  uce_1__uce/n19 (net)                          2       5.4091              0.0000     4.8998 r
  uce_1__uce/U52/INP (INVX0)                                      0.1486    0.0000 &   4.8999 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1004    0.0719     4.9718 f
  uce_1__uce/n36 (net)                          4      11.3706              0.0000     4.9718 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1004    0.0001 &   4.9719 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0691    0.1106     5.0825 f
  uce_1__uce/cache_req_complete_o (net)         2      11.5424              0.0000     5.0825 f
  uce_1__uce/U72/INP (INVX0)                                      0.0691    0.0001 &   5.0826 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0716    0.0452     5.1278 r
  uce_1__uce/n106 (net)                         2       7.6004              0.0000     5.1278 r
  uce_1__uce/U720/IN3 (NAND3X0)                                   0.0716    0.0001 &   5.1279 r
  uce_1__uce/U720/QN (NAND3X0)                                    0.3882    0.1936 @   5.3215 f
  uce_1__uce/mem_resp_yumi_o (net)              3      61.6280              0.0000     5.3215 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.3215 f
  mem_resp_yumi_lo[1] (net)                            61.6280              0.0000     5.3215 f
  U3127/IN4 (OA221X1)                                             0.3890    0.0274 @   5.3488 f
  U3127/Q (OA221X1)                                               0.0728    0.1453     5.4942 f
  n2743 (net)                                   1      11.6999              0.0000     5.4942 f
  icc_place2006/INP (NBUFFX2)                                     0.0728    0.0060 &   5.5001 f
  icc_place2006/Z (NBUFFX2)                                       0.3708    0.2009 @   5.7011 f
  n2664 (net)                                   1     229.6090              0.0000     5.7011 f
  mem_resp_yumi_o (out)                                           0.4180    0.0884 @   5.7894 f
  data arrival time                                                                    5.7894

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1106


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4019     0.4019
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2017   0.0000   0.4019 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0721   0.2372   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  21.0307   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   21.0307              0.0000     0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            21.0307              0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6390 f
  core/be/csr_cmd[73] (net)                            21.0307              0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/icc_place20/INP (INVX1)                      0.0721    0.0009 &   0.6399 f
  core/be/be_mem/csr/icc_place20/ZN (INVX1)                       0.1977    0.1075     0.7475 r
  core/be/be_mem/csr/n968 (net)                14      61.8181              0.0000     0.7475 r
  core/be/be_mem/csr/icc_place25/IN1 (OR2X1)                      0.1977    0.0004 &   0.7479 r
  core/be/be_mem/csr/icc_place25/Q (OR2X1)                        0.0814    0.1040     0.8519 r
  core/be/be_mem/csr/n2077 (net)                5      20.1363              0.0000     0.8519 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.0814    0.0000 &   0.8519 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0594    0.0402     0.8922 f
  core/be/be_mem/csr/n19 (net)                  1       2.9375              0.0000     0.8922 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0594    0.0000 &   0.8922 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.1047    0.0580     0.9502 r
  core/be/be_mem/csr/n83 (net)                  2       7.6695              0.0000     0.9502 r
  core/be/be_mem/csr/U156/IN1 (NOR2X0)                            0.1047    0.0001 &   0.9502 r
  core/be/be_mem/csr/U156/QN (NOR2X0)                             0.0624    0.0471     0.9974 f
  core/be/be_mem/csr/n84 (net)                  1       3.6816              0.0000     0.9974 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0624    0.0000 &   0.9974 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0795    0.0441     1.0414 r
  core/be/be_mem/csr/n86 (net)                  1       4.8992              0.0000     1.0414 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0795    0.0000 &   1.0415 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0576    0.0444     1.0858 f
  core/be/be_mem/csr/n249 (net)                 1       3.9338              0.0000     1.0858 f
  core/be/be_mem/csr/icc_place63/INP (NBUFFX4)                    0.0576    0.0010 &   1.0868 f
  core/be/be_mem/csr/icc_place63/Z (NBUFFX4)                      0.1469    0.1406 @   1.2274 f
  core/be/be_mem/csr/n1557 (net)               43     159.5147              0.0000     1.2274 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X0)                           0.1470    0.0019 @   1.2293 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.1002    0.0557     1.2850 r
  core/be/be_mem/csr/n922 (net)                 1       5.2395              0.0000     1.2850 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X1)                          0.1002    0.0000 &   1.2850 r
  core/be/be_mem/csr/U1204/QN (NAND2X1)                           0.1069    0.0717     1.3567 f
  core/be/be_mem/csr/n1602 (net)                3      17.4885              0.0000     1.3567 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1069    0.0076 &   1.3642 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1696    0.0882     1.4524 r
  core/be/be_mem/csr/n1587 (net)                4      21.0049              0.0000     1.4524 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1696    0.0003 &   1.4528 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0742    0.0482     1.5010 f
  core/be/be_mem/csr/n1332 (net)                4      16.7852              0.0000     1.5010 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0742    0.0002 &   1.5012 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0348    0.0202     1.5214 r
  core/be/be_mem/csr/n1275 (net)                1       2.7457              0.0000     1.5214 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0348    0.0000 &   1.5214 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1178    0.0515     1.5729 f
  core/be/be_mem/csr/n1278 (net)                1       8.1789              0.0000     1.5729 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1178    0.0036 &   1.5765 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.1097    0.0661     1.6426 r
  core/be/be_mem/csr/n1280 (net)                1       9.3946              0.0000     1.6426 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.1097    0.0031 &   1.6458 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0572    0.0380     1.6838 f
  core/be/be_mem/csr/n1285 (net)                1       3.8761              0.0000     1.6838 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0572    0.0000 &   1.6838 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0304     1.7142 r
  core/be/be_mem/csr/n1287 (net)                1       4.1208              0.0000     1.7142 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0562    0.0000 &   1.7142 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0539    0.0274     1.7416 f
  core/be/be_mem/csr/n1295 (net)                1       2.2854              0.0000     1.7416 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0539    0.0000 &   1.7417 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0353    0.1026     1.8442 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.6520              0.0000     1.8442 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8442 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.6520              0.0000     1.8442 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0353    0.0001 &   1.8443 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1459    0.0350     1.8793 f
  core/be/be_mem/n8 (net)                       1       6.9994              0.0000     1.8793 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1459    0.0000 &   1.8793 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0864    0.0529     1.9322 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  19.5025   0.0000   1.9322 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9322 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    19.5025              0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   19.5025              0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  19.5025             0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  19.5025   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0864   0.0001 &   1.9323 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0462   0.0702   2.0025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   8.9134   0.0000   2.0025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0462   0.0000 &   2.0026 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0526   0.0726   2.0752 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1235   0.0000   2.0752 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0526   0.0001 &   2.0753 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0489   0.0739   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8754   0.0000   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0489   0.0000 &   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0677   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.5062   0.0000   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0398   0.0000 &   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0520   0.0724   2.2894 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  11.1129   0.0000   2.2894 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0520   0.0001 &   2.2895 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0459   0.0722   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7656   0.0000   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0459   0.0000 &   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0661   2.4278 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.0324   0.0000   2.4278 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4279 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0480   0.0702   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6107   0.0000   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0480   0.0000 &   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0457   0.0710   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6972   0.0000   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0457   0.0000 &   2.5692 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0313   0.0572   2.6263 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   7.9726   0.0000   2.6263 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6263 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   7.9726      0.0000     2.6263 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX1)       0.0313    0.0000 &   2.6263 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX1)        0.0218    0.0179     2.6442 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.4199         0.0000     2.6442 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0218    0.0000 &   2.6442 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0544    0.0310     2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   2.5785      0.0000     2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   2.5785         0.0000     2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   2.5785            0.0000     2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   2.5785   0.0000   2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   2.5785   0.0000   2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   2.5785   0.0000   2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   2.5785   0.0000   2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0544   0.0000 &   2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0307   0.0588   2.7339 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.3160   0.0000   2.7339 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7339 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.3160   0.0000   2.7339 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0307   0.0000 &   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0329   0.0501   2.7841 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0368   0.0000   2.7841 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.7841 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0368   0.0000   2.7841 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0329   0.0000 &   2.7841 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0489   0.0690   2.8531 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   9.9690   0.0000   2.8531 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8531 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   9.9690   0.0000   2.8531 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0489   0.0001 &   2.8532 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0773   0.0887 @   2.9419 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  39.4778   0.0000   2.9419 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9419 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  39.4778        0.0000     2.9419 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0773    0.0019 @   2.9438 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0316    0.0598     3.0036 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5884        0.0000     3.0036 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0036 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5884              0.0000     3.0036 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0036 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5884              0.0000     3.0036 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0316    0.0000 &   3.0036 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0708     3.0744 f
  core/be/be_mem/csr/n1115 (net)                4      18.2593              0.0000     3.0744 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1774    0.0003 &   3.0747 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0949    0.0558     3.1305 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.6630              0.0000     3.1305 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X2)                           0.0949    0.0001 &   3.1306 r
  core/be/be_mem/csr/U1251/QN (NOR2X2)                            0.0841    0.0349     3.1655 f
  core/be/be_mem/csr/n1202 (net)                3       7.9502              0.0000     3.1655 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0841    0.0000 &   3.1656 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3597    0.2437 @   3.4092 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     213.5259              0.0000     3.4092 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4092 f
  core/be/be_mem/trap_pkt_o[2] (net)                  213.5259              0.0000     3.4092 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4092 f
  core/be/trap_pkt[2] (net)                           213.5259              0.0000     3.4092 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4092 f
  core/be/be_checker/trap_pkt_i[2] (net)              213.5259              0.0000     3.4092 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4092 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     213.5259              0.0000     3.4092 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3590    0.0011 @   3.4104 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3000    0.2680 @   3.6784 f
  core/be/be_checker/director/n_3_net_ (net)    42    236.7324              0.0000     3.6784 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3004    0.0053 @   3.6837 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2068    0.1261     3.8098 r
  core/be/be_checker/director/n302 (net)        4      28.6439              0.0000     3.8098 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2068    0.0002 &   3.8100 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1644    0.1772 @   3.9872 f
  core/be/be_checker/director/flush_o (net)     7      48.2679              0.0000     3.9872 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9872 f
  core/be/be_checker/flush_o (net)                     48.2679              0.0000     3.9872 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9872 f
  core/be/flush (net)                                  48.2679              0.0000     3.9872 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9872 f
  core/be/be_calculator/flush_i (net)                  48.2679              0.0000     3.9872 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1646    0.0086 @   3.9958 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1176    0.1204     4.1162 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.8064       0.0000     4.1162 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1162 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.8064              0.0000     4.1162 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1176    0.0046 &   4.1208 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1360    0.0772     4.1981 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  23.2097           0.0000     4.1981 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1981 r
  core/be/be_calculator/mmu_cmd_v_o (net)              23.2097              0.0000     4.1981 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1981 r
  core/be/mmu_cmd_v (net)                              23.2097              0.0000     4.1981 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1981 r
  core/be/be_mem/mmu_cmd_v_i (net)                     23.2097              0.0000     4.1981 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1360    0.0002 &   4.1982 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1162    0.1361     4.3344 r
  core/be/be_mem/dcache_pkt_v (net)             2      27.7228              0.0000     4.3344 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3344 r
  core/be/be_mem/dcache/v_i (net)                      27.7228              0.0000     4.3344 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1162    0.0253 &   4.3597 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0825    0.1495 @   4.5092 f
  core/be/be_mem/dcache/n664 (net)              9      46.8708              0.0000     4.5092 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X4)                         0.0826    0.0014 @   4.5106 f
  core/be/be_mem/dcache/U138/QN (NOR2X4)                          0.0835    0.0441     4.5547 r
  core/be/be_mem/dcache/n734 (net)              6      20.3898              0.0000     4.5547 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.0835    0.0002 &   4.5548 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1439    0.0981     4.6529 f
  core/be/be_mem/dcache/n733 (net)              7      19.7231              0.0000     4.6529 f
  core/be/be_mem/dcache/icc_place93/INP (INVX0)                   0.1439    0.0003 &   4.6532 f
  core/be/be_mem/dcache/icc_place93/ZN (INVX0)                    0.0687    0.0399     4.6930 r
  core/be/be_mem/dcache/n720 (net)              1       3.7835              0.0000     4.6930 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0687    0.0000 &   4.6930 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.2012    0.1009     4.7940 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  16.5018           0.0000     4.7940 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.7940 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            16.5018              0.0000     4.7940 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.7940 f
  core/be/data_mem_pkt_ready_o (net)                   16.5018              0.0000     4.7940 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.7940 f
  core/data_mem_pkt_ready_o[1] (net)                   16.5018              0.0000     4.7940 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.7940 f
  data_mem_pkt_ready_lo[1] (net)                       16.5018              0.0000     4.7940 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.7940 f
  uce_1__uce/data_mem_pkt_ready_i (net)                16.5018              0.0000     4.7940 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.2012    0.0237 &   4.8177 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1486    0.0771     4.8947 r
  uce_1__uce/n19 (net)                          2       5.4091              0.0000     4.8947 r
  uce_1__uce/U52/INP (INVX0)                                      0.1486    0.0000 &   4.8948 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1004    0.0719     4.9667 f
  uce_1__uce/n36 (net)                          4      11.3706              0.0000     4.9667 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1004    0.0001 &   4.9668 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0691    0.1106     5.0774 f
  uce_1__uce/cache_req_complete_o (net)         2      11.5424              0.0000     5.0774 f
  uce_1__uce/U72/INP (INVX0)                                      0.0691    0.0001 &   5.0775 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0716    0.0452     5.1227 r
  uce_1__uce/n106 (net)                         2       7.6004              0.0000     5.1227 r
  uce_1__uce/U720/IN3 (NAND3X0)                                   0.0716    0.0001 &   5.1228 r
  uce_1__uce/U720/QN (NAND3X0)                                    0.3882    0.1936 @   5.3164 f
  uce_1__uce/mem_resp_yumi_o (net)              3      61.6280              0.0000     5.3164 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.3164 f
  mem_resp_yumi_lo[1] (net)                            61.6280              0.0000     5.3164 f
  U3127/IN4 (OA221X1)                                             0.3890    0.0274 @   5.3437 f
  U3127/Q (OA221X1)                                               0.0728    0.1453     5.4891 f
  n2743 (net)                                   1      11.6999              0.0000     5.4891 f
  icc_place2006/INP (NBUFFX2)                                     0.0728    0.0060 &   5.4950 f
  icc_place2006/Z (NBUFFX2)                                       0.3708    0.2009 @   5.6960 f
  n2664 (net)                                   1     229.6090              0.0000     5.6960 f
  mem_resp_yumi_o (out)                                           0.4180    0.0884 @   5.7843 f
  data arrival time                                                                    5.7843

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1157


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4019     0.4019
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2017   0.0000   0.4019 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0721   0.2372   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  21.0307   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   21.0307              0.0000     0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            21.0307              0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6390 f
  core/be/csr_cmd[73] (net)                            21.0307              0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/icc_place20/INP (INVX1)                      0.0721    0.0009 &   0.6399 f
  core/be/be_mem/csr/icc_place20/ZN (INVX1)                       0.1977    0.1075     0.7475 r
  core/be/be_mem/csr/n968 (net)                14      61.8181              0.0000     0.7475 r
  core/be/be_mem/csr/icc_place25/IN1 (OR2X1)                      0.1977    0.0004 &   0.7479 r
  core/be/be_mem/csr/icc_place25/Q (OR2X1)                        0.0814    0.1040     0.8519 r
  core/be/be_mem/csr/n2077 (net)                5      20.1363              0.0000     0.8519 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.0814    0.0000 &   0.8519 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0594    0.0402     0.8922 f
  core/be/be_mem/csr/n19 (net)                  1       2.9375              0.0000     0.8922 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0594    0.0000 &   0.8922 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.1047    0.0580     0.9502 r
  core/be/be_mem/csr/n83 (net)                  2       7.6695              0.0000     0.9502 r
  core/be/be_mem/csr/U156/IN1 (NOR2X0)                            0.1047    0.0001 &   0.9502 r
  core/be/be_mem/csr/U156/QN (NOR2X0)                             0.0624    0.0471     0.9974 f
  core/be/be_mem/csr/n84 (net)                  1       3.6816              0.0000     0.9974 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0624    0.0000 &   0.9974 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0795    0.0441     1.0414 r
  core/be/be_mem/csr/n86 (net)                  1       4.8992              0.0000     1.0414 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0795    0.0000 &   1.0415 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0576    0.0444     1.0858 f
  core/be/be_mem/csr/n249 (net)                 1       3.9338              0.0000     1.0858 f
  core/be/be_mem/csr/icc_place63/INP (NBUFFX4)                    0.0576    0.0010 &   1.0868 f
  core/be/be_mem/csr/icc_place63/Z (NBUFFX4)                      0.1469    0.1406 @   1.2274 f
  core/be/be_mem/csr/n1557 (net)               43     159.5147              0.0000     1.2274 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X0)                           0.1470    0.0019 @   1.2293 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.1002    0.0557     1.2850 r
  core/be/be_mem/csr/n922 (net)                 1       5.2395              0.0000     1.2850 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X1)                          0.1002    0.0000 &   1.2850 r
  core/be/be_mem/csr/U1204/QN (NAND2X1)                           0.1069    0.0717     1.3567 f
  core/be/be_mem/csr/n1602 (net)                3      17.4885              0.0000     1.3567 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1069    0.0076 &   1.3642 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1696    0.0882     1.4524 r
  core/be/be_mem/csr/n1587 (net)                4      21.0049              0.0000     1.4524 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1696    0.0003 &   1.4528 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0742    0.0482     1.5010 f
  core/be/be_mem/csr/n1332 (net)                4      16.7852              0.0000     1.5010 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0742    0.0002 &   1.5012 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0348    0.0202     1.5214 r
  core/be/be_mem/csr/n1275 (net)                1       2.7457              0.0000     1.5214 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0348    0.0000 &   1.5214 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1178    0.0515     1.5729 f
  core/be/be_mem/csr/n1278 (net)                1       8.1789              0.0000     1.5729 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1178    0.0036 &   1.5765 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.1097    0.0661     1.6426 r
  core/be/be_mem/csr/n1280 (net)                1       9.3946              0.0000     1.6426 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.1097    0.0031 &   1.6458 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0572    0.0380     1.6838 f
  core/be/be_mem/csr/n1285 (net)                1       3.8761              0.0000     1.6838 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0572    0.0000 &   1.6838 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0304     1.7142 r
  core/be/be_mem/csr/n1287 (net)                1       4.1208              0.0000     1.7142 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0562    0.0000 &   1.7142 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0539    0.0274     1.7416 f
  core/be/be_mem/csr/n1295 (net)                1       2.2854              0.0000     1.7416 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0539    0.0000 &   1.7417 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0353    0.1026     1.8442 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.6520              0.0000     1.8442 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8442 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.6520              0.0000     1.8442 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0353    0.0001 &   1.8443 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1459    0.0350     1.8793 f
  core/be/be_mem/n8 (net)                       1       6.9994              0.0000     1.8793 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1459    0.0000 &   1.8793 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0864    0.0529     1.9322 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  19.5025   0.0000   1.9322 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9322 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    19.5025              0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   19.5025              0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  19.5025             0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  19.5025   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0864   0.0001 &   1.9323 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0462   0.0702   2.0025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   8.9134   0.0000   2.0025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0462   0.0000 &   2.0026 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0526   0.0726   2.0752 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1235   0.0000   2.0752 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0526   0.0001 &   2.0753 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0489   0.0739   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8754   0.0000   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0489   0.0000 &   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0677   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.5062   0.0000   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0398   0.0000 &   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0520   0.0724   2.2894 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  11.1129   0.0000   2.2894 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0520   0.0001 &   2.2895 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0459   0.0722   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7656   0.0000   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0459   0.0000 &   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0661   2.4278 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.0324   0.0000   2.4278 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4279 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0480   0.0702   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6107   0.0000   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0480   0.0000 &   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0457   0.0710   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6972   0.0000   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.6972      0.0000     2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0457    0.0000 &   2.5692 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0473    0.0357     2.6049 f
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.9702         0.0000     2.6049 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0473    0.0000 &   2.6049 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0297    0.0599     2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.1658      0.0000     2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.1658         0.0000     2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.1658            0.0000     2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.1658   0.0000   2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.1658   0.0000   2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.1658   0.0000   2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.1658   0.0000   2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0297   0.0000 &   2.6649 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0271   0.0508   2.7156 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.7380   0.0000   2.7156 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7156 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.7380   0.0000   2.7156 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0271   0.0001 &   2.7157 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0411   0.0594   2.7750 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   8.8295   0.0000   2.7750 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.7750 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   8.8295   0.0000   2.7750 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0411   0.0001 &   2.7751 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0437   0.0635   2.8386 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   9.7714   0.0000   2.8386 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8386 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   9.7714   0.0000   2.8386 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0437   0.0001 &   2.8387 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0690   0.0892 @   2.9279 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  39.0685   0.0000   2.9279 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9279 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  39.0685        0.0000     2.9279 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0690    0.0018 @   2.9297 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0296    0.0571     2.9868 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5244        0.0000     2.9868 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.9868 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5244              0.0000     2.9868 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.9868 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5244              0.0000     2.9868 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0296    0.0000 &   2.9868 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2202    0.0701     3.0569 r
  core/be/be_mem/csr/n1115 (net)                4      18.5114              0.0000     3.0569 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2202    0.0003 &   3.0572 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0959    0.0615     3.1188 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.4069              0.0000     3.1188 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X2)                           0.0959    0.0001 &   3.1188 f
  core/be/be_mem/csr/U1251/QN (NOR2X2)                            0.0927    0.0410     3.1598 r
  core/be/be_mem/csr/n1202 (net)                3       8.0169              0.0000     3.1598 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0927    0.0000 &   3.1599 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3515    0.2253 @   3.3852 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     216.8321              0.0000     3.3852 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3852 r
  core/be/be_mem/trap_pkt_o[2] (net)                  216.8321              0.0000     3.3852 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3852 r
  core/be/trap_pkt[2] (net)                           216.8321              0.0000     3.3852 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3852 r
  core/be/be_checker/trap_pkt_i[2] (net)              216.8321              0.0000     3.3852 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3852 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     216.8321              0.0000     3.3852 r
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3507    0.0011 @   3.3864 r
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3854    0.2854 @   3.6718 r
  core/be/be_checker/director/n_3_net_ (net)    42    240.2410              0.0000     3.6718 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3858    0.0055 @   3.6773 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2212    0.1420     3.8193 f
  core/be/be_checker/director/n302 (net)        4      28.4281              0.0000     3.8193 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2212    0.0002 &   3.8195 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1624    0.1804 @   3.9999 r
  core/be/be_checker/director/flush_o (net)     7      48.9461              0.0000     3.9999 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9999 r
  core/be/be_checker/flush_o (net)                     48.9461              0.0000     3.9999 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9999 r
  core/be/flush (net)                                  48.9461              0.0000     3.9999 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9999 r
  core/be/be_calculator/flush_i (net)                  48.9461              0.0000     3.9999 r
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1632    0.0086 @   4.0086 r
  core/be/be_calculator/U21/Q (OR2X1)                             0.1326    0.1243     4.1329 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  39.2180       0.0000     4.1329 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1329 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      39.2180              0.0000     4.1329 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1326    0.0052 &   4.1381 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1043    0.0776     4.2157 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  22.9986           0.0000     4.2157 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2157 f
  core/be/be_calculator/mmu_cmd_v_o (net)              22.9986              0.0000     4.2157 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2157 f
  core/be/mmu_cmd_v (net)                              22.9986              0.0000     4.2157 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2157 f
  core/be/be_mem/mmu_cmd_v_i (net)                     22.9986              0.0000     4.2157 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1043    0.0002 &   4.2159 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1109    0.1264     4.3424 f
  core/be/be_mem/dcache_pkt_v (net)             2      27.6481              0.0000     4.3424 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3424 f
  core/be/be_mem/dcache/v_i (net)                      27.6481              0.0000     4.3424 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1109    0.0224 &   4.3648 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0902    0.1493 @   4.5140 r
  core/be/be_mem/dcache/n664 (net)              9      47.3268              0.0000     4.5140 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X4)                         0.0908    0.0014 @   4.5155 r
  core/be/be_mem/dcache/U138/QN (NOR2X4)                          0.0612    0.0459     4.5613 f
  core/be/be_mem/dcache/n734 (net)              6      20.1538              0.0000     4.5613 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.0612    0.0002 &   4.5615 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1869    0.0975     4.6590 r
  core/be/be_mem/dcache/n733 (net)              7      19.7818              0.0000     4.6590 r
  core/be/be_mem/dcache/icc_place93/INP (INVX0)                   0.1869    0.0003 &   4.6593 r
  core/be/be_mem/dcache/icc_place93/ZN (INVX0)                    0.0717    0.0444     4.7037 f
  core/be/be_mem/dcache/n720 (net)              1       3.6809              0.0000     4.7037 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0717    0.0000 &   4.7037 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.2140    0.1032     4.8069 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  16.6945           0.0000     4.8069 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.8069 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            16.6945              0.0000     4.8069 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.8069 r
  core/be/data_mem_pkt_ready_o (net)                   16.6945              0.0000     4.8069 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.8069 r
  core/data_mem_pkt_ready_o[1] (net)                   16.6945              0.0000     4.8069 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.8069 r
  data_mem_pkt_ready_lo[1] (net)                       16.6945              0.0000     4.8069 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.8069 r
  uce_1__uce/data_mem_pkt_ready_i (net)                16.6945              0.0000     4.8069 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.2140    0.0279 &   4.8348 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1453    0.0655     4.9002 f
  uce_1__uce/n19 (net)                          2       5.3261              0.0000     4.9002 f
  uce_1__uce/U52/INP (INVX0)                                      0.1453    0.0000 &   4.9003 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1137    0.0706     4.9708 r
  uce_1__uce/n36 (net)                          4      11.4808              0.0000     4.9708 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1137    0.0001 &   4.9709 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0710    0.0949     5.0658 r
  uce_1__uce/cache_req_complete_o (net)         2      11.6708              0.0000     5.0658 r
  uce_1__uce/U72/INP (INVX0)                                      0.0710    0.0001 &   5.0659 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0610    0.0461     5.1121 f
  uce_1__uce/n106 (net)                         2       7.5289              0.0000     5.1121 f
  uce_1__uce/U720/IN3 (NAND3X0)                                   0.0610    0.0001 &   5.1121 f
  uce_1__uce/U720/QN (NAND3X0)                                    0.4146    0.1935 @   5.3056 r
  uce_1__uce/mem_resp_yumi_o (net)              3      61.7342              0.0000     5.3056 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.3056 r
  mem_resp_yumi_lo[1] (net)                            61.7342              0.0000     5.3056 r
  U3127/IN4 (OA221X1)                                             0.4168    0.0296 @   5.3352 r
  U3127/Q (OA221X1)                                               0.0783    0.1493     5.4844 r
  n2743 (net)                                   1      11.7591              0.0000     5.4844 r
  icc_place2006/INP (NBUFFX2)                                     0.0783    0.0067 &   5.4912 r
  icc_place2006/Z (NBUFFX2)                                       0.3829    0.1905 @   5.6817 r
  n2664 (net)                                   1     229.6090              0.0000     5.6817 r
  mem_resp_yumi_o (out)                                           0.4286    0.0885 @   5.7702 r
  data arrival time                                                                    5.7702

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1298


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4019     0.4019
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2017   0.0000   0.4019 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0721   0.2372   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  21.0307   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   21.0307              0.0000     0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            21.0307              0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6390 f
  core/be/csr_cmd[73] (net)                            21.0307              0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/icc_place20/INP (INVX1)                      0.0721    0.0009 &   0.6399 f
  core/be/be_mem/csr/icc_place20/ZN (INVX1)                       0.1977    0.1075     0.7475 r
  core/be/be_mem/csr/n968 (net)                14      61.8181              0.0000     0.7475 r
  core/be/be_mem/csr/icc_place125/IN1 (NOR2X0)                    0.1977    0.0003 &   0.7477 r
  core/be/be_mem/csr/icc_place125/QN (NOR2X0)                     0.0838    0.0537     0.8014 f
  core/be/be_mem/csr/n1684 (net)                1       2.9822              0.0000     0.8014 f
  core/be/be_mem/csr/U90/IN1 (NAND2X0)                            0.0838    0.0000 &   0.8015 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                             0.0734    0.0470     0.8484 r
  core/be/be_mem/csr/n38 (net)                  1       3.8172              0.0000     0.8484 r
  core/be/be_mem/csr/U91/IN2 (NOR2X0)                             0.0734    0.0000 &   0.8485 r
  core/be/be_mem/csr/U91/QN (NOR2X0)                              0.0908    0.0680     0.9164 f
  core/be/be_mem/csr/n53 (net)                  3       9.3514              0.0000     0.9164 f
  core/be/be_mem/csr/U106/IN1 (NAND2X0)                           0.0908    0.0001 &   0.9165 f
  core/be/be_mem/csr/U106/QN (NAND2X0)                            0.1293    0.0780     0.9945 r
  core/be/be_mem/csr/n51 (net)                  2      10.9406              0.0000     0.9945 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.1293    0.0078 &   1.0023 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.0944    0.0490     1.0512 f
  core/be/be_mem/csr/n50 (net)                  1       3.3456              0.0000     1.0512 f
  core/be/be_mem/csr/icc_place48/INP (NBUFFX4)                    0.0944    0.0000 &   1.0512 f
  core/be/be_mem/csr/icc_place48/Z (NBUFFX4)                      0.1443    0.1520 @   1.2033 f
  core/be/be_mem/csr/n1375 (net)               43     159.8617              0.0000     1.2033 f
  core/be/be_mem/csr/icc_place49/INP (INVX0)                      0.1446    0.0014 @   1.2046 f
  core/be/be_mem/csr/icc_place49/ZN (INVX0)                       0.1024    0.0631     1.2677 r
  core/be/be_mem/csr/n1377 (net)                3       9.4699              0.0000     1.2677 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X0)                          0.1024    0.0001 &   1.2678 r
  core/be/be_mem/csr/U1196/QN (NAND2X0)                           0.0842    0.0515     1.3193 f
  core/be/be_mem/csr/n916 (net)                 1       3.6203              0.0000     1.3193 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X0)                           0.0842    0.0000 &   1.3193 f
  core/be/be_mem/csr/U1197/QN (NOR2X0)                            0.0844    0.0424     1.3617 r
  core/be/be_mem/csr/n917 (net)                 1       3.8254              0.0000     1.3617 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0844    0.0000 &   1.3617 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0681    0.0422     1.4039 f
  core/be/be_mem/csr/n1116 (net)                2       7.7206              0.0000     1.4039 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X2)                           0.0681    0.0000 &   1.4040 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                            0.0639    0.0357     1.4396 r
  core/be/be_mem/csr/n923 (net)                 1       7.2679              0.0000     1.4396 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0639    0.0000 &   1.4397 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0742    0.0409     1.4806 f
  core/be/be_mem/csr/n1332 (net)                4      16.7852              0.0000     1.4806 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0742    0.0002 &   1.4808 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0348    0.0202     1.5010 r
  core/be/be_mem/csr/n1275 (net)                1       2.7457              0.0000     1.5010 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0348    0.0000 &   1.5010 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1178    0.0515     1.5525 f
  core/be/be_mem/csr/n1278 (net)                1       8.1789              0.0000     1.5525 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1178    0.0036 &   1.5561 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.1097    0.0661     1.6222 r
  core/be/be_mem/csr/n1280 (net)                1       9.3946              0.0000     1.6222 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.1097    0.0031 &   1.6254 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0572    0.0380     1.6634 f
  core/be/be_mem/csr/n1285 (net)                1       3.8761              0.0000     1.6634 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0572    0.0000 &   1.6634 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0304     1.6938 r
  core/be/be_mem/csr/n1287 (net)                1       4.1208              0.0000     1.6938 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0562    0.0000 &   1.6938 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0539    0.0274     1.7212 f
  core/be/be_mem/csr/n1295 (net)                1       2.2854              0.0000     1.7212 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0539    0.0000 &   1.7212 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0353    0.1026     1.8238 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.6520              0.0000     1.8238 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8238 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.6520              0.0000     1.8238 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0353    0.0001 &   1.8239 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1459    0.0350     1.8589 f
  core/be/be_mem/n8 (net)                       1       6.9994              0.0000     1.8589 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1459    0.0000 &   1.8589 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0864    0.0529     1.9118 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  19.5025   0.0000   1.9118 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9118 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    19.5025              0.0000     1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   19.5025              0.0000     1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  19.5025             0.0000     1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  19.5025   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0864   0.0001 &   1.9119 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0462   0.0702   1.9821 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   8.9134   0.0000   1.9821 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0462   0.0000 &   1.9822 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0526   0.0726   2.0548 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1235   0.0000   2.0548 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0526   0.0001 &   2.0549 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0489   0.0739   2.1288 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8754   0.0000   2.1288 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0489   0.0000 &   2.1288 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0677   2.1966 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.5062   0.0000   2.1966 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0398   0.0000 &   2.1966 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0520   0.0724   2.2690 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  11.1129   0.0000   2.2690 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0520   0.0001 &   2.2691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0459   0.0722   2.3413 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7656   0.0000   2.3413 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0459   0.0000 &   2.3413 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0661   2.4074 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.0324   0.0000   2.4074 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4075 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0480   0.0702   2.4777 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6107   0.0000   2.4777 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0480   0.0000 &   2.4777 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0457   0.0710   2.5487 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6972   0.0000   2.5487 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0457   0.0000 &   2.5488 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0291   0.0600   2.6087 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   2.5842   0.0000   2.6087 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6087 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   2.5842      0.0000     2.6087 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0291    0.0000 &   2.6087 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0324    0.0537     2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2250      0.0000     2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2250         0.0000     2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2250            0.0000     2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2250   0.0000   2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2250   0.0000   2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2250   0.0000   2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2250   0.0000   2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0324   0.0000 &   2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0308   0.0537   2.7162 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.9318   0.0000   2.7162 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7162 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.9318   0.0000   2.7162 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0308   0.0001 &   2.7162 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0464   0.0582   2.7744 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   9.0226   0.0000   2.7744 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.7744 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   9.0226   0.0000   2.7744 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0464   0.0001 &   2.7744 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0489   0.0633   2.8378 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   9.9690   0.0000   2.8378 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8378 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   9.9690   0.0000   2.8378 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0489   0.0001 &   2.8379 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0773   0.0887 @   2.9266 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  39.4778   0.0000   2.9266 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9266 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  39.4778        0.0000     2.9266 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0773    0.0019 @   2.9285 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0316    0.0598     2.9883 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5884        0.0000     2.9883 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.9883 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5884              0.0000     2.9883 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.9883 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5884              0.0000     2.9883 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0316    0.0000 &   2.9883 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0708     3.0591 f
  core/be/be_mem/csr/n1115 (net)                4      18.2593              0.0000     3.0591 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1774    0.0003 &   3.0594 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0949    0.0558     3.1152 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.6630              0.0000     3.1152 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X2)                           0.0949    0.0001 &   3.1153 r
  core/be/be_mem/csr/U1251/QN (NOR2X2)                            0.0841    0.0349     3.1502 f
  core/be/be_mem/csr/n1202 (net)                3       7.9502              0.0000     3.1502 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0841    0.0000 &   3.1503 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3597    0.2437 @   3.3939 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     213.5259              0.0000     3.3939 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3939 f
  core/be/be_mem/trap_pkt_o[2] (net)                  213.5259              0.0000     3.3939 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3939 f
  core/be/trap_pkt[2] (net)                           213.5259              0.0000     3.3939 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3939 f
  core/be/be_checker/trap_pkt_i[2] (net)              213.5259              0.0000     3.3939 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3939 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     213.5259              0.0000     3.3939 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3590    0.0011 @   3.3950 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3000    0.2680 @   3.6631 f
  core/be/be_checker/director/n_3_net_ (net)    42    236.7324              0.0000     3.6631 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3004    0.0053 @   3.6684 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2068    0.1261     3.7945 r
  core/be/be_checker/director/n302 (net)        4      28.6439              0.0000     3.7945 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2068    0.0002 &   3.7947 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1644    0.1772 @   3.9719 f
  core/be/be_checker/director/flush_o (net)     7      48.2679              0.0000     3.9719 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9719 f
  core/be/be_checker/flush_o (net)                     48.2679              0.0000     3.9719 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9719 f
  core/be/flush (net)                                  48.2679              0.0000     3.9719 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9719 f
  core/be/be_calculator/flush_i (net)                  48.2679              0.0000     3.9719 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1646    0.0086 @   3.9805 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1176    0.1204     4.1009 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.8064       0.0000     4.1009 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1009 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.8064              0.0000     4.1009 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1176    0.0046 &   4.1055 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1360    0.0772     4.1827 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  23.2097           0.0000     4.1827 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1827 r
  core/be/be_calculator/mmu_cmd_v_o (net)              23.2097              0.0000     4.1827 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1827 r
  core/be/mmu_cmd_v (net)                              23.2097              0.0000     4.1827 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1827 r
  core/be/be_mem/mmu_cmd_v_i (net)                     23.2097              0.0000     4.1827 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1360    0.0002 &   4.1829 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1162    0.1361     4.3191 r
  core/be/be_mem/dcache_pkt_v (net)             2      27.7228              0.0000     4.3191 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3191 r
  core/be/be_mem/dcache/v_i (net)                      27.7228              0.0000     4.3191 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1162    0.0253 &   4.3444 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0825    0.1495 @   4.4939 f
  core/be/be_mem/dcache/n664 (net)              9      46.8708              0.0000     4.4939 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X4)                         0.0826    0.0014 @   4.4953 f
  core/be/be_mem/dcache/U138/QN (NOR2X4)                          0.0835    0.0441     4.5393 r
  core/be/be_mem/dcache/n734 (net)              6      20.3898              0.0000     4.5393 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.0835    0.0002 &   4.5395 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1439    0.0981     4.6376 f
  core/be/be_mem/dcache/n733 (net)              7      19.7231              0.0000     4.6376 f
  core/be/be_mem/dcache/icc_place93/INP (INVX0)                   0.1439    0.0003 &   4.6378 f
  core/be/be_mem/dcache/icc_place93/ZN (INVX0)                    0.0687    0.0399     4.6777 r
  core/be/be_mem/dcache/n720 (net)              1       3.7835              0.0000     4.6777 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0687    0.0000 &   4.6777 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.2012    0.1009     4.7787 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  16.5018           0.0000     4.7787 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.7787 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            16.5018              0.0000     4.7787 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.7787 f
  core/be/data_mem_pkt_ready_o (net)                   16.5018              0.0000     4.7787 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.7787 f
  core/data_mem_pkt_ready_o[1] (net)                   16.5018              0.0000     4.7787 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.7787 f
  data_mem_pkt_ready_lo[1] (net)                       16.5018              0.0000     4.7787 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.7787 f
  uce_1__uce/data_mem_pkt_ready_i (net)                16.5018              0.0000     4.7787 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.2012    0.0237 &   4.8024 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1486    0.0771     4.8794 r
  uce_1__uce/n19 (net)                          2       5.4091              0.0000     4.8794 r
  uce_1__uce/U52/INP (INVX0)                                      0.1486    0.0000 &   4.8794 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1004    0.0719     4.9514 f
  uce_1__uce/n36 (net)                          4      11.3706              0.0000     4.9514 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1004    0.0001 &   4.9515 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0691    0.1106     5.0621 f
  uce_1__uce/cache_req_complete_o (net)         2      11.5424              0.0000     5.0621 f
  uce_1__uce/U72/INP (INVX0)                                      0.0691    0.0001 &   5.0622 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0716    0.0452     5.1074 r
  uce_1__uce/n106 (net)                         2       7.6004              0.0000     5.1074 r
  uce_1__uce/U720/IN3 (NAND3X0)                                   0.0716    0.0001 &   5.1075 r
  uce_1__uce/U720/QN (NAND3X0)                                    0.3882    0.1936 @   5.3011 f
  uce_1__uce/mem_resp_yumi_o (net)              3      61.6280              0.0000     5.3011 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.3011 f
  mem_resp_yumi_lo[1] (net)                            61.6280              0.0000     5.3011 f
  U3127/IN4 (OA221X1)                                             0.3890    0.0274 @   5.3284 f
  U3127/Q (OA221X1)                                               0.0728    0.1453     5.4738 f
  n2743 (net)                                   1      11.6999              0.0000     5.4738 f
  icc_place2006/INP (NBUFFX2)                                     0.0728    0.0060 &   5.4797 f
  icc_place2006/Z (NBUFFX2)                                       0.3708    0.2009 @   5.6807 f
  n2664 (net)                                   1     229.6090              0.0000     5.6807 f
  mem_resp_yumi_o (out)                                           0.4180    0.0884 @   5.7690 f
  data arrival time                                                                    5.7690

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7690
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1310


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4019     0.4019
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2017   0.0000   0.4019 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0721   0.2372   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  21.0307   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   21.0307              0.0000     0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            21.0307              0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6390 f
  core/be/csr_cmd[73] (net)                            21.0307              0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/icc_place20/INP (INVX1)                      0.0721    0.0009 &   0.6399 f
  core/be/be_mem/csr/icc_place20/ZN (INVX1)                       0.1977    0.1075     0.7475 r
  core/be/be_mem/csr/n968 (net)                14      61.8181              0.0000     0.7475 r
  core/be/be_mem/csr/icc_place25/IN1 (OR2X1)                      0.1977    0.0004 &   0.7479 r
  core/be/be_mem/csr/icc_place25/Q (OR2X1)                        0.0814    0.1040     0.8519 r
  core/be/be_mem/csr/n2077 (net)                5      20.1363              0.0000     0.8519 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.0814    0.0000 &   0.8519 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0594    0.0402     0.8922 f
  core/be/be_mem/csr/n19 (net)                  1       2.9375              0.0000     0.8922 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0594    0.0000 &   0.8922 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.1047    0.0580     0.9502 r
  core/be/be_mem/csr/n83 (net)                  2       7.6695              0.0000     0.9502 r
  core/be/be_mem/csr/U156/IN1 (NOR2X0)                            0.1047    0.0001 &   0.9502 r
  core/be/be_mem/csr/U156/QN (NOR2X0)                             0.0624    0.0471     0.9974 f
  core/be/be_mem/csr/n84 (net)                  1       3.6816              0.0000     0.9974 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0624    0.0000 &   0.9974 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0795    0.0441     1.0414 r
  core/be/be_mem/csr/n86 (net)                  1       4.8992              0.0000     1.0414 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0795    0.0000 &   1.0415 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0576    0.0444     1.0858 f
  core/be/be_mem/csr/n249 (net)                 1       3.9338              0.0000     1.0858 f
  core/be/be_mem/csr/icc_place63/INP (NBUFFX4)                    0.0576    0.0010 &   1.0868 f
  core/be/be_mem/csr/icc_place63/Z (NBUFFX4)                      0.1469    0.1406 @   1.2274 f
  core/be/be_mem/csr/n1557 (net)               43     159.5147              0.0000     1.2274 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X0)                           0.1470    0.0019 @   1.2293 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.1002    0.0557     1.2850 r
  core/be/be_mem/csr/n922 (net)                 1       5.2395              0.0000     1.2850 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X1)                          0.1002    0.0000 &   1.2850 r
  core/be/be_mem/csr/U1204/QN (NAND2X1)                           0.1069    0.0717     1.3567 f
  core/be/be_mem/csr/n1602 (net)                3      17.4885              0.0000     1.3567 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1069    0.0076 &   1.3642 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1696    0.0882     1.4524 r
  core/be/be_mem/csr/n1587 (net)                4      21.0049              0.0000     1.4524 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1696    0.0003 &   1.4528 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0742    0.0482     1.5010 f
  core/be/be_mem/csr/n1332 (net)                4      16.7852              0.0000     1.5010 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0742    0.0002 &   1.5012 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0348    0.0202     1.5214 r
  core/be/be_mem/csr/n1275 (net)                1       2.7457              0.0000     1.5214 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0348    0.0000 &   1.5214 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1178    0.0515     1.5729 f
  core/be/be_mem/csr/n1278 (net)                1       8.1789              0.0000     1.5729 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1178    0.0036 &   1.5765 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.1097    0.0661     1.6426 r
  core/be/be_mem/csr/n1280 (net)                1       9.3946              0.0000     1.6426 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.1097    0.0031 &   1.6458 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0572    0.0380     1.6838 f
  core/be/be_mem/csr/n1285 (net)                1       3.8761              0.0000     1.6838 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0572    0.0000 &   1.6838 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0304     1.7142 r
  core/be/be_mem/csr/n1287 (net)                1       4.1208              0.0000     1.7142 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0562    0.0000 &   1.7142 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0539    0.0274     1.7416 f
  core/be/be_mem/csr/n1295 (net)                1       2.2854              0.0000     1.7416 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0539    0.0000 &   1.7417 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0353    0.1026     1.8442 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.6520              0.0000     1.8442 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8442 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.6520              0.0000     1.8442 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0353    0.0001 &   1.8443 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1459    0.0350     1.8793 f
  core/be/be_mem/n8 (net)                       1       6.9994              0.0000     1.8793 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1459    0.0000 &   1.8793 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0864    0.0529     1.9322 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  19.5025   0.0000   1.9322 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9322 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    19.5025              0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   19.5025              0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  19.5025             0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  19.5025   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0864   0.0001 &   1.9323 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0462   0.0702   2.0025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   8.9134   0.0000   2.0025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0462   0.0000 &   2.0026 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0526   0.0726   2.0752 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1235   0.0000   2.0752 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0526   0.0001 &   2.0753 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0489   0.0739   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8754   0.0000   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0489   0.0000 &   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0677   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.5062   0.0000   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0398   0.0000 &   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0520   0.0724   2.2894 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  11.1129   0.0000   2.2894 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0520   0.0001 &   2.2895 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0459   0.0722   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7656   0.0000   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0459   0.0000 &   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0661   2.4278 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.0324   0.0000   2.4278 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4279 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0480   0.0702   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6107   0.0000   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0480   0.0000 &   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0457   0.0710   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6972   0.0000   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0457   0.0000 &   2.5692 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0313   0.0572   2.6263 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   7.9726   0.0000   2.6263 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6263 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   7.9726      0.0000     2.6263 r
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0313    0.0000 &   2.6263 r
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0505    0.0299     2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   2.6502      0.0000     2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   2.6502         0.0000     2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   2.6502            0.0000     2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   2.6502   0.0000   2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   2.6502   0.0000   2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   2.6502   0.0000   2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   2.6502   0.0000   2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0505   0.0000 &   2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0230   0.0516   2.7079 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.9307   0.0000   2.7079 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.7079 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.9307   0.0000   2.7079 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0230   0.0000 &   2.7080 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0411   0.0629   2.7708 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   8.8295   0.0000   2.7708 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.7708 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   8.8295   0.0000   2.7708 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0411   0.0001 &   2.7709 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0437   0.0635   2.8344 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   9.7714   0.0000   2.8344 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8344 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   9.7714   0.0000   2.8344 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0437   0.0001 &   2.8345 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0690   0.0892 @   2.9237 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  39.0685   0.0000   2.9237 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9237 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  39.0685        0.0000     2.9237 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0690    0.0018 @   2.9255 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0296    0.0571     2.9825 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5244        0.0000     2.9825 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.9825 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5244              0.0000     2.9825 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.9825 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5244              0.0000     2.9825 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0296    0.0000 &   2.9825 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2202    0.0701     3.0527 r
  core/be/be_mem/csr/n1115 (net)                4      18.5114              0.0000     3.0527 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2202    0.0003 &   3.0530 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0959    0.0615     3.1145 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.4069              0.0000     3.1145 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X2)                           0.0959    0.0001 &   3.1146 f
  core/be/be_mem/csr/U1251/QN (NOR2X2)                            0.0927    0.0410     3.1556 r
  core/be/be_mem/csr/n1202 (net)                3       8.0169              0.0000     3.1556 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0927    0.0000 &   3.1556 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3515    0.2253 @   3.3810 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     216.8321              0.0000     3.3810 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3810 r
  core/be/be_mem/trap_pkt_o[2] (net)                  216.8321              0.0000     3.3810 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3810 r
  core/be/trap_pkt[2] (net)                           216.8321              0.0000     3.3810 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3810 r
  core/be/be_checker/trap_pkt_i[2] (net)              216.8321              0.0000     3.3810 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3810 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     216.8321              0.0000     3.3810 r
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3507    0.0011 @   3.3821 r
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3854    0.2854 @   3.6675 r
  core/be/be_checker/director/n_3_net_ (net)    42    240.2410              0.0000     3.6675 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3858    0.0055 @   3.6730 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2212    0.1420     3.8151 f
  core/be/be_checker/director/n302 (net)        4      28.4281              0.0000     3.8151 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2212    0.0002 &   3.8153 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1624    0.1804 @   3.9957 r
  core/be/be_checker/director/flush_o (net)     7      48.9461              0.0000     3.9957 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9957 r
  core/be/be_checker/flush_o (net)                     48.9461              0.0000     3.9957 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9957 r
  core/be/flush (net)                                  48.9461              0.0000     3.9957 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9957 r
  core/be/be_calculator/flush_i (net)                  48.9461              0.0000     3.9957 r
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1632    0.0086 @   4.0043 r
  core/be/be_calculator/U21/Q (OR2X1)                             0.1326    0.1243     4.1287 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  39.2180       0.0000     4.1287 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1287 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      39.2180              0.0000     4.1287 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1326    0.0052 &   4.1339 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1043    0.0776     4.2115 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  22.9986           0.0000     4.2115 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2115 f
  core/be/be_calculator/mmu_cmd_v_o (net)              22.9986              0.0000     4.2115 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2115 f
  core/be/mmu_cmd_v (net)                              22.9986              0.0000     4.2115 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2115 f
  core/be/be_mem/mmu_cmd_v_i (net)                     22.9986              0.0000     4.2115 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1043    0.0002 &   4.2117 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1109    0.1264     4.3381 f
  core/be/be_mem/dcache_pkt_v (net)             2      27.6481              0.0000     4.3381 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3381 f
  core/be/be_mem/dcache/v_i (net)                      27.6481              0.0000     4.3381 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1109    0.0224 &   4.3605 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0902    0.1493 @   4.5098 r
  core/be/be_mem/dcache/n664 (net)              9      47.3268              0.0000     4.5098 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X4)                         0.0908    0.0014 @   4.5112 r
  core/be/be_mem/dcache/U138/QN (NOR2X4)                          0.0612    0.0459     4.5571 f
  core/be/be_mem/dcache/n734 (net)              6      20.1538              0.0000     4.5571 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.0612    0.0002 &   4.5573 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1869    0.0975     4.6548 r
  core/be/be_mem/dcache/n733 (net)              7      19.7818              0.0000     4.6548 r
  core/be/be_mem/dcache/icc_place93/INP (INVX0)                   0.1869    0.0003 &   4.6550 r
  core/be/be_mem/dcache/icc_place93/ZN (INVX0)                    0.0717    0.0444     4.6995 f
  core/be/be_mem/dcache/n720 (net)              1       3.6809              0.0000     4.6995 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0717    0.0000 &   4.6995 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.2140    0.1032     4.8026 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  16.6945           0.0000     4.8026 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.8026 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            16.6945              0.0000     4.8026 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.8026 r
  core/be/data_mem_pkt_ready_o (net)                   16.6945              0.0000     4.8026 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.8026 r
  core/data_mem_pkt_ready_o[1] (net)                   16.6945              0.0000     4.8026 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.8026 r
  data_mem_pkt_ready_lo[1] (net)                       16.6945              0.0000     4.8026 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.8026 r
  uce_1__uce/data_mem_pkt_ready_i (net)                16.6945              0.0000     4.8026 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.2140    0.0279 &   4.8305 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1453    0.0655     4.8960 f
  uce_1__uce/n19 (net)                          2       5.3261              0.0000     4.8960 f
  uce_1__uce/U52/INP (INVX0)                                      0.1453    0.0000 &   4.8960 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1137    0.0706     4.9666 r
  uce_1__uce/n36 (net)                          4      11.4808              0.0000     4.9666 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1137    0.0001 &   4.9667 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0710    0.0949     5.0616 r
  uce_1__uce/cache_req_complete_o (net)         2      11.6708              0.0000     5.0616 r
  uce_1__uce/U72/INP (INVX0)                                      0.0710    0.0001 &   5.0617 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0610    0.0461     5.1078 f
  uce_1__uce/n106 (net)                         2       7.5289              0.0000     5.1078 f
  uce_1__uce/U720/IN3 (NAND3X0)                                   0.0610    0.0001 &   5.1079 f
  uce_1__uce/U720/QN (NAND3X0)                                    0.4146    0.1935 @   5.3014 r
  uce_1__uce/mem_resp_yumi_o (net)              3      61.7342              0.0000     5.3014 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.3014 r
  mem_resp_yumi_lo[1] (net)                            61.7342              0.0000     5.3014 r
  U3127/IN4 (OA221X1)                                             0.4168    0.0296 @   5.3309 r
  U3127/Q (OA221X1)                                               0.0783    0.1493     5.4802 r
  n2743 (net)                                   1      11.7591              0.0000     5.4802 r
  icc_place2006/INP (NBUFFX2)                                     0.0783    0.0067 &   5.4869 r
  icc_place2006/Z (NBUFFX2)                                       0.3829    0.1905 @   5.6774 r
  n2664 (net)                                   1     229.6090              0.0000     5.6774 r
  mem_resp_yumi_o (out)                                           0.4286    0.0885 @   5.7659 r
  data arrival time                                                                    5.7659

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7659
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1341


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4019     0.4019
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2017   0.0000   0.4019 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0721   0.2372   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  21.0307   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   21.0307              0.0000     0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            21.0307              0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6390 f
  core/be/csr_cmd[73] (net)                            21.0307              0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/icc_place20/INP (INVX1)                      0.0721    0.0009 &   0.6399 f
  core/be/be_mem/csr/icc_place20/ZN (INVX1)                       0.1977    0.1075     0.7475 r
  core/be/be_mem/csr/n968 (net)                14      61.8181              0.0000     0.7475 r
  core/be/be_mem/csr/icc_place125/IN1 (NOR2X0)                    0.1977    0.0003 &   0.7477 r
  core/be/be_mem/csr/icc_place125/QN (NOR2X0)                     0.0838    0.0537     0.8014 f
  core/be/be_mem/csr/n1684 (net)                1       2.9822              0.0000     0.8014 f
  core/be/be_mem/csr/U90/IN1 (NAND2X0)                            0.0838    0.0000 &   0.8015 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                             0.0734    0.0470     0.8484 r
  core/be/be_mem/csr/n38 (net)                  1       3.8172              0.0000     0.8484 r
  core/be/be_mem/csr/U91/IN2 (NOR2X0)                             0.0734    0.0000 &   0.8485 r
  core/be/be_mem/csr/U91/QN (NOR2X0)                              0.0908    0.0680     0.9164 f
  core/be/be_mem/csr/n53 (net)                  3       9.3514              0.0000     0.9164 f
  core/be/be_mem/csr/U106/IN1 (NAND2X0)                           0.0908    0.0001 &   0.9165 f
  core/be/be_mem/csr/U106/QN (NAND2X0)                            0.1293    0.0780     0.9945 r
  core/be/be_mem/csr/n51 (net)                  2      10.9406              0.0000     0.9945 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.1293    0.0078 &   1.0023 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.0944    0.0490     1.0512 f
  core/be/be_mem/csr/n50 (net)                  1       3.3456              0.0000     1.0512 f
  core/be/be_mem/csr/icc_place48/INP (NBUFFX4)                    0.0944    0.0000 &   1.0512 f
  core/be/be_mem/csr/icc_place48/Z (NBUFFX4)                      0.1443    0.1520 @   1.2033 f
  core/be/be_mem/csr/n1375 (net)               43     159.8617              0.0000     1.2033 f
  core/be/be_mem/csr/icc_place49/INP (INVX0)                      0.1446    0.0014 @   1.2046 f
  core/be/be_mem/csr/icc_place49/ZN (INVX0)                       0.1024    0.0631     1.2677 r
  core/be/be_mem/csr/n1377 (net)                3       9.4699              0.0000     1.2677 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X0)                          0.1024    0.0001 &   1.2678 r
  core/be/be_mem/csr/U1196/QN (NAND2X0)                           0.0842    0.0515     1.3193 f
  core/be/be_mem/csr/n916 (net)                 1       3.6203              0.0000     1.3193 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X0)                           0.0842    0.0000 &   1.3193 f
  core/be/be_mem/csr/U1197/QN (NOR2X0)                            0.0844    0.0424     1.3617 r
  core/be/be_mem/csr/n917 (net)                 1       3.8254              0.0000     1.3617 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0844    0.0000 &   1.3617 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0681    0.0422     1.4039 f
  core/be/be_mem/csr/n1116 (net)                2       7.7206              0.0000     1.4039 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X2)                           0.0681    0.0000 &   1.4040 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                            0.0639    0.0357     1.4396 r
  core/be/be_mem/csr/n923 (net)                 1       7.2679              0.0000     1.4396 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0639    0.0000 &   1.4397 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0742    0.0409     1.4806 f
  core/be/be_mem/csr/n1332 (net)                4      16.7852              0.0000     1.4806 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0742    0.0002 &   1.4808 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0348    0.0202     1.5010 r
  core/be/be_mem/csr/n1275 (net)                1       2.7457              0.0000     1.5010 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0348    0.0000 &   1.5010 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1178    0.0515     1.5525 f
  core/be/be_mem/csr/n1278 (net)                1       8.1789              0.0000     1.5525 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1178    0.0036 &   1.5561 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.1097    0.0661     1.6222 r
  core/be/be_mem/csr/n1280 (net)                1       9.3946              0.0000     1.6222 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.1097    0.0031 &   1.6254 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0572    0.0380     1.6634 f
  core/be/be_mem/csr/n1285 (net)                1       3.8761              0.0000     1.6634 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0572    0.0000 &   1.6634 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0304     1.6938 r
  core/be/be_mem/csr/n1287 (net)                1       4.1208              0.0000     1.6938 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0562    0.0000 &   1.6938 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0539    0.0274     1.7212 f
  core/be/be_mem/csr/n1295 (net)                1       2.2854              0.0000     1.7212 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0539    0.0000 &   1.7212 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0353    0.1026     1.8238 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.6520              0.0000     1.8238 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8238 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.6520              0.0000     1.8238 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0353    0.0001 &   1.8239 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1459    0.0350     1.8589 f
  core/be/be_mem/n8 (net)                       1       6.9994              0.0000     1.8589 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1459    0.0000 &   1.8589 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0864    0.0529     1.9118 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  19.5025   0.0000   1.9118 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9118 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    19.5025              0.0000     1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   19.5025              0.0000     1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  19.5025             0.0000     1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  19.5025   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0864   0.0001 &   1.9119 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0462   0.0702   1.9821 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   8.9134   0.0000   1.9821 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0462   0.0000 &   1.9822 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0526   0.0726   2.0548 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1235   0.0000   2.0548 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0526   0.0001 &   2.0549 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0489   0.0739   2.1288 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8754   0.0000   2.1288 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0489   0.0000 &   2.1288 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0677   2.1966 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.5062   0.0000   2.1966 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0398   0.0000 &   2.1966 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0520   0.0724   2.2690 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  11.1129   0.0000   2.2690 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0520   0.0001 &   2.2691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0459   0.0722   2.3413 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7656   0.0000   2.3413 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0459   0.0000 &   2.3413 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0661   2.4074 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.0324   0.0000   2.4074 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4075 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0480   0.0702   2.4777 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6107   0.0000   2.4777 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0480   0.0000 &   2.4777 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0457   0.0710   2.5487 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6972   0.0000   2.5487 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0457   0.0000 &   2.5487 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0313   0.0572   2.6059 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   7.9726   0.0000   2.6059 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6059 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   7.9726      0.0000     2.6059 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX1)       0.0313    0.0000 &   2.6059 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX1)        0.0218    0.0179     2.6238 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.4199         0.0000     2.6238 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0218    0.0000 &   2.6238 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0544    0.0310     2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   2.5785      0.0000     2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   2.5785         0.0000     2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   2.5785            0.0000     2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   2.5785   0.0000   2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   2.5785   0.0000   2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   2.5785   0.0000   2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   2.5785   0.0000   2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0544   0.0000 &   2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0307   0.0588   2.7135 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.3160   0.0000   2.7135 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7135 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.3160   0.0000   2.7135 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0307   0.0000 &   2.7136 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0329   0.0501   2.7637 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0368   0.0000   2.7637 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.7637 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0368   0.0000   2.7637 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0329   0.0000 &   2.7637 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0489   0.0690   2.8327 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   9.9690   0.0000   2.8327 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8327 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   9.9690   0.0000   2.8327 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0489   0.0001 &   2.8328 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0773   0.0887 @   2.9215 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  39.4778   0.0000   2.9215 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9215 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  39.4778        0.0000     2.9215 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0773    0.0019 @   2.9234 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0316    0.0598     2.9832 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5884        0.0000     2.9832 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.9832 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5884              0.0000     2.9832 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.9832 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5884              0.0000     2.9832 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0316    0.0000 &   2.9832 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0708     3.0540 f
  core/be/be_mem/csr/n1115 (net)                4      18.2593              0.0000     3.0540 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1774    0.0003 &   3.0543 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0949    0.0558     3.1101 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.6630              0.0000     3.1101 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X2)                           0.0949    0.0001 &   3.1102 r
  core/be/be_mem/csr/U1251/QN (NOR2X2)                            0.0841    0.0349     3.1451 f
  core/be/be_mem/csr/n1202 (net)                3       7.9502              0.0000     3.1451 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0841    0.0000 &   3.1452 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3597    0.2437 @   3.3888 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     213.5259              0.0000     3.3888 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3888 f
  core/be/be_mem/trap_pkt_o[2] (net)                  213.5259              0.0000     3.3888 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3888 f
  core/be/trap_pkt[2] (net)                           213.5259              0.0000     3.3888 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3888 f
  core/be/be_checker/trap_pkt_i[2] (net)              213.5259              0.0000     3.3888 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3888 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     213.5259              0.0000     3.3888 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3590    0.0011 @   3.3899 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3000    0.2680 @   3.6580 f
  core/be/be_checker/director/n_3_net_ (net)    42    236.7324              0.0000     3.6580 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3004    0.0053 @   3.6633 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2068    0.1261     3.7894 r
  core/be/be_checker/director/n302 (net)        4      28.6439              0.0000     3.7894 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2068    0.0002 &   3.7896 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1644    0.1772 @   3.9668 f
  core/be/be_checker/director/flush_o (net)     7      48.2679              0.0000     3.9668 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9668 f
  core/be/be_checker/flush_o (net)                     48.2679              0.0000     3.9668 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9668 f
  core/be/flush (net)                                  48.2679              0.0000     3.9668 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9668 f
  core/be/be_calculator/flush_i (net)                  48.2679              0.0000     3.9668 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1646    0.0086 @   3.9754 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1176    0.1204     4.0958 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.8064       0.0000     4.0958 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0958 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.8064              0.0000     4.0958 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1176    0.0046 &   4.1004 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1360    0.0772     4.1776 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  23.2097           0.0000     4.1776 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1776 r
  core/be/be_calculator/mmu_cmd_v_o (net)              23.2097              0.0000     4.1776 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1776 r
  core/be/mmu_cmd_v (net)                              23.2097              0.0000     4.1776 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1776 r
  core/be/be_mem/mmu_cmd_v_i (net)                     23.2097              0.0000     4.1776 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1360    0.0002 &   4.1778 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1162    0.1361     4.3140 r
  core/be/be_mem/dcache_pkt_v (net)             2      27.7228              0.0000     4.3140 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3140 r
  core/be/be_mem/dcache/v_i (net)                      27.7228              0.0000     4.3140 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1162    0.0253 &   4.3393 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0825    0.1495 @   4.4888 f
  core/be/be_mem/dcache/n664 (net)              9      46.8708              0.0000     4.4888 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X4)                         0.0826    0.0014 @   4.4902 f
  core/be/be_mem/dcache/U138/QN (NOR2X4)                          0.0835    0.0441     4.5342 r
  core/be/be_mem/dcache/n734 (net)              6      20.3898              0.0000     4.5342 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.0835    0.0002 &   4.5344 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1439    0.0981     4.6325 f
  core/be/be_mem/dcache/n733 (net)              7      19.7231              0.0000     4.6325 f
  core/be/be_mem/dcache/icc_place93/INP (INVX0)                   0.1439    0.0003 &   4.6328 f
  core/be/be_mem/dcache/icc_place93/ZN (INVX0)                    0.0687    0.0399     4.6726 r
  core/be/be_mem/dcache/n720 (net)              1       3.7835              0.0000     4.6726 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0687    0.0000 &   4.6726 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.2012    0.1009     4.7736 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  16.5018           0.0000     4.7736 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.7736 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            16.5018              0.0000     4.7736 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.7736 f
  core/be/data_mem_pkt_ready_o (net)                   16.5018              0.0000     4.7736 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.7736 f
  core/data_mem_pkt_ready_o[1] (net)                   16.5018              0.0000     4.7736 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.7736 f
  data_mem_pkt_ready_lo[1] (net)                       16.5018              0.0000     4.7736 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.7736 f
  uce_1__uce/data_mem_pkt_ready_i (net)                16.5018              0.0000     4.7736 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.2012    0.0237 &   4.7973 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1486    0.0771     4.8743 r
  uce_1__uce/n19 (net)                          2       5.4091              0.0000     4.8743 r
  uce_1__uce/U52/INP (INVX0)                                      0.1486    0.0000 &   4.8743 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1004    0.0719     4.9463 f
  uce_1__uce/n36 (net)                          4      11.3706              0.0000     4.9463 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1004    0.0001 &   4.9464 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0691    0.1106     5.0570 f
  uce_1__uce/cache_req_complete_o (net)         2      11.5424              0.0000     5.0570 f
  uce_1__uce/U72/INP (INVX0)                                      0.0691    0.0001 &   5.0571 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0716    0.0452     5.1023 r
  uce_1__uce/n106 (net)                         2       7.6004              0.0000     5.1023 r
  uce_1__uce/U720/IN3 (NAND3X0)                                   0.0716    0.0001 &   5.1024 r
  uce_1__uce/U720/QN (NAND3X0)                                    0.3882    0.1936 @   5.2960 f
  uce_1__uce/mem_resp_yumi_o (net)              3      61.6280              0.0000     5.2960 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.2960 f
  mem_resp_yumi_lo[1] (net)                            61.6280              0.0000     5.2960 f
  U3127/IN4 (OA221X1)                                             0.3890    0.0274 @   5.3233 f
  U3127/Q (OA221X1)                                               0.0728    0.1453     5.4687 f
  n2743 (net)                                   1      11.6999              0.0000     5.4687 f
  icc_place2006/INP (NBUFFX2)                                     0.0728    0.0060 &   5.4746 f
  icc_place2006/Z (NBUFFX2)                                       0.3708    0.2009 @   5.6756 f
  n2664 (net)                                   1     229.6090              0.0000     5.6756 f
  mem_resp_yumi_o (out)                                           0.4180    0.0884 @   5.7639 f
  data arrival time                                                                    5.7639

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1361


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4019     0.4019
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2017   0.0000   0.4019 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0721   0.2372   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  21.0307   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   21.0307              0.0000     0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            21.0307              0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6390 f
  core/be/csr_cmd[73] (net)                            21.0307              0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/icc_place20/INP (INVX1)                      0.0721    0.0009 &   0.6399 f
  core/be/be_mem/csr/icc_place20/ZN (INVX1)                       0.1977    0.1075     0.7475 r
  core/be/be_mem/csr/n968 (net)                14      61.8181              0.0000     0.7475 r
  core/be/be_mem/csr/icc_place25/IN1 (OR2X1)                      0.1977    0.0004 &   0.7479 r
  core/be/be_mem/csr/icc_place25/Q (OR2X1)                        0.0814    0.1040     0.8519 r
  core/be/be_mem/csr/n2077 (net)                5      20.1363              0.0000     0.8519 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.0814    0.0000 &   0.8519 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0594    0.0402     0.8922 f
  core/be/be_mem/csr/n19 (net)                  1       2.9375              0.0000     0.8922 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0594    0.0000 &   0.8922 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.1047    0.0580     0.9502 r
  core/be/be_mem/csr/n83 (net)                  2       7.6695              0.0000     0.9502 r
  core/be/be_mem/csr/U156/IN1 (NOR2X0)                            0.1047    0.0001 &   0.9502 r
  core/be/be_mem/csr/U156/QN (NOR2X0)                             0.0624    0.0471     0.9974 f
  core/be/be_mem/csr/n84 (net)                  1       3.6816              0.0000     0.9974 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0624    0.0000 &   0.9974 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0795    0.0441     1.0414 r
  core/be/be_mem/csr/n86 (net)                  1       4.8992              0.0000     1.0414 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0795    0.0000 &   1.0415 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0576    0.0444     1.0858 f
  core/be/be_mem/csr/n249 (net)                 1       3.9338              0.0000     1.0858 f
  core/be/be_mem/csr/icc_place63/INP (NBUFFX4)                    0.0576    0.0010 &   1.0868 f
  core/be/be_mem/csr/icc_place63/Z (NBUFFX4)                      0.1469    0.1406 @   1.2274 f
  core/be/be_mem/csr/n1557 (net)               43     159.5147              0.0000     1.2274 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X0)                           0.1470    0.0019 @   1.2293 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.1002    0.0557     1.2850 r
  core/be/be_mem/csr/n922 (net)                 1       5.2395              0.0000     1.2850 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X1)                          0.1002    0.0000 &   1.2850 r
  core/be/be_mem/csr/U1204/QN (NAND2X1)                           0.1069    0.0717     1.3567 f
  core/be/be_mem/csr/n1602 (net)                3      17.4885              0.0000     1.3567 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1069    0.0076 &   1.3642 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1696    0.0882     1.4524 r
  core/be/be_mem/csr/n1587 (net)                4      21.0049              0.0000     1.4524 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1696    0.0003 &   1.4528 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0742    0.0482     1.5010 f
  core/be/be_mem/csr/n1332 (net)                4      16.7852              0.0000     1.5010 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0742    0.0002 &   1.5012 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0348    0.0202     1.5214 r
  core/be/be_mem/csr/n1275 (net)                1       2.7457              0.0000     1.5214 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0348    0.0000 &   1.5214 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1178    0.0515     1.5729 f
  core/be/be_mem/csr/n1278 (net)                1       8.1789              0.0000     1.5729 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1178    0.0036 &   1.5765 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.1097    0.0661     1.6426 r
  core/be/be_mem/csr/n1280 (net)                1       9.3946              0.0000     1.6426 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.1097    0.0031 &   1.6458 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0572    0.0380     1.6838 f
  core/be/be_mem/csr/n1285 (net)                1       3.8761              0.0000     1.6838 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0572    0.0000 &   1.6838 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0304     1.7142 r
  core/be/be_mem/csr/n1287 (net)                1       4.1208              0.0000     1.7142 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0562    0.0000 &   1.7142 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0539    0.0274     1.7416 f
  core/be/be_mem/csr/n1295 (net)                1       2.2854              0.0000     1.7416 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0539    0.0000 &   1.7417 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0353    0.1026     1.8442 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.6520              0.0000     1.8442 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8442 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.6520              0.0000     1.8442 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0353    0.0001 &   1.8443 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1459    0.0350     1.8793 f
  core/be/be_mem/n8 (net)                       1       6.9994              0.0000     1.8793 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1459    0.0000 &   1.8793 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0864    0.0529     1.9322 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  19.5025   0.0000   1.9322 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9322 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    19.5025              0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   19.5025              0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  19.5025             0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  19.5025   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0864   0.0001 &   1.9323 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0462   0.0702   2.0025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   8.9134   0.0000   2.0025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0462   0.0000 &   2.0026 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0526   0.0726   2.0752 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1235   0.0000   2.0752 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0526   0.0001 &   2.0753 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0489   0.0739   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8754   0.0000   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0489   0.0000 &   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0677   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.5062   0.0000   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0398   0.0000 &   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0520   0.0724   2.2894 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  11.1129   0.0000   2.2894 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0520   0.0001 &   2.2895 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0459   0.0722   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7656   0.0000   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0459   0.0000 &   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0661   2.4278 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.0324   0.0000   2.4278 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4279 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0480   0.0702   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6107   0.0000   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0480   0.0000 &   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0457   0.0710   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6972   0.0000   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.6972      0.0000     2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0457    0.0000 &   2.5692 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0473    0.0357     2.6049 f
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.9702         0.0000     2.6049 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN2 (NOR2X0)      0.0473    0.0000 &   2.6049 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0532    0.0340     2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   2.7094      0.0000     2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   2.7094         0.0000     2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   2.7094            0.0000     2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   2.7094   0.0000   2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   2.7094   0.0000   2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   2.7094   0.0000   2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   2.7094   0.0000   2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0532   0.0000 &   2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0262   0.0553   2.6942 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0269   0.0000   2.6942 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.6942 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0269   0.0000   2.6942 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0262   0.0000 &   2.6942 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0464   0.0660   2.7602 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   9.0226   0.0000   2.7602 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.7602 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   9.0226   0.0000   2.7602 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0464   0.0001 &   2.7602 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0489   0.0633   2.8235 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   9.9690   0.0000   2.8235 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8235 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   9.9690   0.0000   2.8235 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0489   0.0001 &   2.8237 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0773   0.0887 @   2.9124 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  39.4778   0.0000   2.9124 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9124 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  39.4778        0.0000     2.9124 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0773    0.0019 @   2.9143 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0316    0.0598     2.9740 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5884        0.0000     2.9740 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.9740 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5884              0.0000     2.9740 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.9740 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5884              0.0000     2.9740 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0316    0.0000 &   2.9741 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0708     3.0448 f
  core/be/be_mem/csr/n1115 (net)                4      18.2593              0.0000     3.0448 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1774    0.0003 &   3.0452 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0949    0.0558     3.1010 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.6630              0.0000     3.1010 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X2)                           0.0949    0.0001 &   3.1011 r
  core/be/be_mem/csr/U1251/QN (NOR2X2)                            0.0841    0.0349     3.1360 f
  core/be/be_mem/csr/n1202 (net)                3       7.9502              0.0000     3.1360 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0841    0.0000 &   3.1360 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3597    0.2437 @   3.3797 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     213.5259              0.0000     3.3797 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3797 f
  core/be/be_mem/trap_pkt_o[2] (net)                  213.5259              0.0000     3.3797 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3797 f
  core/be/trap_pkt[2] (net)                           213.5259              0.0000     3.3797 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3797 f
  core/be/be_checker/trap_pkt_i[2] (net)              213.5259              0.0000     3.3797 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3797 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     213.5259              0.0000     3.3797 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3590    0.0011 @   3.3808 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3000    0.2680 @   3.6489 f
  core/be/be_checker/director/n_3_net_ (net)    42    236.7324              0.0000     3.6489 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3004    0.0053 @   3.6541 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2068    0.1261     3.7802 r
  core/be/be_checker/director/n302 (net)        4      28.6439              0.0000     3.7802 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2068    0.0002 &   3.7805 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1644    0.1772 @   3.9577 f
  core/be/be_checker/director/flush_o (net)     7      48.2679              0.0000     3.9577 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9577 f
  core/be/be_checker/flush_o (net)                     48.2679              0.0000     3.9577 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9577 f
  core/be/flush (net)                                  48.2679              0.0000     3.9577 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9577 f
  core/be/be_calculator/flush_i (net)                  48.2679              0.0000     3.9577 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1646    0.0086 @   3.9662 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1176    0.1204     4.0867 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.8064       0.0000     4.0867 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0867 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.8064              0.0000     4.0867 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1176    0.0046 &   4.0913 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1360    0.0772     4.1685 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  23.2097           0.0000     4.1685 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1685 r
  core/be/be_calculator/mmu_cmd_v_o (net)              23.2097              0.0000     4.1685 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1685 r
  core/be/mmu_cmd_v (net)                              23.2097              0.0000     4.1685 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1685 r
  core/be/be_mem/mmu_cmd_v_i (net)                     23.2097              0.0000     4.1685 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1360    0.0002 &   4.1687 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1162    0.1361     4.3048 r
  core/be/be_mem/dcache_pkt_v (net)             2      27.7228              0.0000     4.3048 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3048 r
  core/be/be_mem/dcache/v_i (net)                      27.7228              0.0000     4.3048 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1162    0.0253 &   4.3302 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0825    0.1495 @   4.4796 f
  core/be/be_mem/dcache/n664 (net)              9      46.8708              0.0000     4.4796 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X4)                         0.0826    0.0014 @   4.4811 f
  core/be/be_mem/dcache/U138/QN (NOR2X4)                          0.0835    0.0441     4.5251 r
  core/be/be_mem/dcache/n734 (net)              6      20.3898              0.0000     4.5251 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.0835    0.0002 &   4.5253 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1439    0.0981     4.6234 f
  core/be/be_mem/dcache/n733 (net)              7      19.7231              0.0000     4.6234 f
  core/be/be_mem/dcache/icc_place93/INP (INVX0)                   0.1439    0.0003 &   4.6236 f
  core/be/be_mem/dcache/icc_place93/ZN (INVX0)                    0.0687    0.0399     4.6635 r
  core/be/be_mem/dcache/n720 (net)              1       3.7835              0.0000     4.6635 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0687    0.0000 &   4.6635 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.2012    0.1009     4.7644 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  16.5018           0.0000     4.7644 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.7644 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            16.5018              0.0000     4.7644 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.7644 f
  core/be/data_mem_pkt_ready_o (net)                   16.5018              0.0000     4.7644 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.7644 f
  core/data_mem_pkt_ready_o[1] (net)                   16.5018              0.0000     4.7644 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.7644 f
  data_mem_pkt_ready_lo[1] (net)                       16.5018              0.0000     4.7644 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.7644 f
  uce_1__uce/data_mem_pkt_ready_i (net)                16.5018              0.0000     4.7644 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.2012    0.0237 &   4.7881 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1486    0.0771     4.8652 r
  uce_1__uce/n19 (net)                          2       5.4091              0.0000     4.8652 r
  uce_1__uce/U52/INP (INVX0)                                      0.1486    0.0000 &   4.8652 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1004    0.0719     4.9372 f
  uce_1__uce/n36 (net)                          4      11.3706              0.0000     4.9372 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1004    0.0001 &   4.9372 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0691    0.1106     5.0479 f
  uce_1__uce/cache_req_complete_o (net)         2      11.5424              0.0000     5.0479 f
  uce_1__uce/U72/INP (INVX0)                                      0.0691    0.0001 &   5.0480 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0716    0.0452     5.0932 r
  uce_1__uce/n106 (net)                         2       7.6004              0.0000     5.0932 r
  uce_1__uce/U720/IN3 (NAND3X0)                                   0.0716    0.0001 &   5.0933 r
  uce_1__uce/U720/QN (NAND3X0)                                    0.3882    0.1936 @   5.2868 f
  uce_1__uce/mem_resp_yumi_o (net)              3      61.6280              0.0000     5.2868 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.2868 f
  mem_resp_yumi_lo[1] (net)                            61.6280              0.0000     5.2868 f
  U3127/IN4 (OA221X1)                                             0.3890    0.0274 @   5.3142 f
  U3127/Q (OA221X1)                                               0.0728    0.1453     5.4595 f
  n2743 (net)                                   1      11.6999              0.0000     5.4595 f
  icc_place2006/INP (NBUFFX2)                                     0.0728    0.0060 &   5.4655 f
  icc_place2006/Z (NBUFFX2)                                       0.3708    0.2009 @   5.6664 f
  n2664 (net)                                   1     229.6090              0.0000     5.6664 f
  mem_resp_yumi_o (out)                                           0.4180    0.0884 @   5.7548 f
  data arrival time                                                                    5.7548

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1452


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4019     0.4019
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2017   0.0000   0.4019 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0721   0.2372   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  21.0307   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   21.0307              0.0000     0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            21.0307              0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6390 f
  core/be/csr_cmd[73] (net)                            21.0307              0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/icc_place20/INP (INVX1)                      0.0721    0.0009 &   0.6399 f
  core/be/be_mem/csr/icc_place20/ZN (INVX1)                       0.1977    0.1075     0.7475 r
  core/be/be_mem/csr/n968 (net)                14      61.8181              0.0000     0.7475 r
  core/be/be_mem/csr/icc_place125/IN1 (NOR2X0)                    0.1977    0.0003 &   0.7477 r
  core/be/be_mem/csr/icc_place125/QN (NOR2X0)                     0.0838    0.0537     0.8014 f
  core/be/be_mem/csr/n1684 (net)                1       2.9822              0.0000     0.8014 f
  core/be/be_mem/csr/U90/IN1 (NAND2X0)                            0.0838    0.0000 &   0.8015 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                             0.0734    0.0470     0.8484 r
  core/be/be_mem/csr/n38 (net)                  1       3.8172              0.0000     0.8484 r
  core/be/be_mem/csr/U91/IN2 (NOR2X0)                             0.0734    0.0000 &   0.8485 r
  core/be/be_mem/csr/U91/QN (NOR2X0)                              0.0908    0.0680     0.9164 f
  core/be/be_mem/csr/n53 (net)                  3       9.3514              0.0000     0.9164 f
  core/be/be_mem/csr/U106/IN1 (NAND2X0)                           0.0908    0.0001 &   0.9165 f
  core/be/be_mem/csr/U106/QN (NAND2X0)                            0.1293    0.0780     0.9945 r
  core/be/be_mem/csr/n51 (net)                  2      10.9406              0.0000     0.9945 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.1293    0.0078 &   1.0023 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.0944    0.0490     1.0512 f
  core/be/be_mem/csr/n50 (net)                  1       3.3456              0.0000     1.0512 f
  core/be/be_mem/csr/icc_place48/INP (NBUFFX4)                    0.0944    0.0000 &   1.0512 f
  core/be/be_mem/csr/icc_place48/Z (NBUFFX4)                      0.1443    0.1520 @   1.2033 f
  core/be/be_mem/csr/n1375 (net)               43     159.8617              0.0000     1.2033 f
  core/be/be_mem/csr/icc_place49/INP (INVX0)                      0.1446    0.0014 @   1.2046 f
  core/be/be_mem/csr/icc_place49/ZN (INVX0)                       0.1024    0.0631     1.2677 r
  core/be/be_mem/csr/n1377 (net)                3       9.4699              0.0000     1.2677 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X0)                          0.1024    0.0001 &   1.2678 r
  core/be/be_mem/csr/U1196/QN (NAND2X0)                           0.0842    0.0515     1.3193 f
  core/be/be_mem/csr/n916 (net)                 1       3.6203              0.0000     1.3193 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X0)                           0.0842    0.0000 &   1.3193 f
  core/be/be_mem/csr/U1197/QN (NOR2X0)                            0.0844    0.0424     1.3617 r
  core/be/be_mem/csr/n917 (net)                 1       3.8254              0.0000     1.3617 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0844    0.0000 &   1.3617 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0681    0.0422     1.4039 f
  core/be/be_mem/csr/n1116 (net)                2       7.7206              0.0000     1.4039 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X2)                           0.0681    0.0000 &   1.4040 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                            0.0639    0.0357     1.4396 r
  core/be/be_mem/csr/n923 (net)                 1       7.2679              0.0000     1.4396 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0639    0.0000 &   1.4397 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0742    0.0409     1.4806 f
  core/be/be_mem/csr/n1332 (net)                4      16.7852              0.0000     1.4806 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0742    0.0002 &   1.4808 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0348    0.0202     1.5010 r
  core/be/be_mem/csr/n1275 (net)                1       2.7457              0.0000     1.5010 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0348    0.0000 &   1.5010 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1178    0.0515     1.5525 f
  core/be/be_mem/csr/n1278 (net)                1       8.1789              0.0000     1.5525 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1178    0.0036 &   1.5561 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.1097    0.0661     1.6222 r
  core/be/be_mem/csr/n1280 (net)                1       9.3946              0.0000     1.6222 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.1097    0.0031 &   1.6254 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0572    0.0380     1.6634 f
  core/be/be_mem/csr/n1285 (net)                1       3.8761              0.0000     1.6634 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0572    0.0000 &   1.6634 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0304     1.6938 r
  core/be/be_mem/csr/n1287 (net)                1       4.1208              0.0000     1.6938 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0562    0.0000 &   1.6938 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0539    0.0274     1.7212 f
  core/be/be_mem/csr/n1295 (net)                1       2.2854              0.0000     1.7212 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0539    0.0000 &   1.7212 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0353    0.1026     1.8238 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.6520              0.0000     1.8238 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8238 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.6520              0.0000     1.8238 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0353    0.0001 &   1.8239 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1459    0.0350     1.8589 f
  core/be/be_mem/n8 (net)                       1       6.9994              0.0000     1.8589 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1459    0.0000 &   1.8589 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0864    0.0529     1.9118 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  19.5025   0.0000   1.9118 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9118 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    19.5025              0.0000     1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   19.5025              0.0000     1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  19.5025             0.0000     1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  19.5025   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0864   0.0001 &   1.9119 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0462   0.0702   1.9821 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   8.9134   0.0000   1.9821 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0462   0.0000 &   1.9822 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0526   0.0726   2.0548 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1235   0.0000   2.0548 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0526   0.0001 &   2.0549 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0489   0.0739   2.1288 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8754   0.0000   2.1288 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0489   0.0000 &   2.1288 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0677   2.1966 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.5062   0.0000   2.1966 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0398   0.0000 &   2.1966 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0520   0.0724   2.2690 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  11.1129   0.0000   2.2690 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0520   0.0001 &   2.2691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0459   0.0722   2.3413 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7656   0.0000   2.3413 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0459   0.0000 &   2.3413 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0661   2.4074 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.0324   0.0000   2.4074 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4075 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0480   0.0702   2.4777 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6107   0.0000   2.4777 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0480   0.0000 &   2.4777 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0457   0.0710   2.5487 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6972   0.0000   2.5487 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.5487 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.6972      0.0000     2.5487 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0457    0.0000 &   2.5488 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0473    0.0357     2.5845 f
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.9702         0.0000     2.5845 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0473    0.0000 &   2.5845 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0297    0.0599     2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.1658      0.0000     2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.1658         0.0000     2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.1658            0.0000     2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.1658   0.0000   2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.1658   0.0000   2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.1658   0.0000   2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.1658   0.0000   2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0297   0.0000 &   2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0271   0.0508   2.6952 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.7380   0.0000   2.6952 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.6952 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.7380   0.0000   2.6952 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0271   0.0001 &   2.6953 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0411   0.0594   2.7546 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   8.8295   0.0000   2.7546 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.7546 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   8.8295   0.0000   2.7546 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0411   0.0001 &   2.7547 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0437   0.0635   2.8182 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   9.7714   0.0000   2.8182 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8182 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   9.7714   0.0000   2.8182 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0437   0.0001 &   2.8183 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0690   0.0892 @   2.9075 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  39.0685   0.0000   2.9075 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9075 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  39.0685        0.0000     2.9075 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0690    0.0018 @   2.9093 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0296    0.0571     2.9663 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5244        0.0000     2.9663 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.9663 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5244              0.0000     2.9663 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.9663 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5244              0.0000     2.9663 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0296    0.0000 &   2.9664 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2202    0.0701     3.0365 r
  core/be/be_mem/csr/n1115 (net)                4      18.5114              0.0000     3.0365 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2202    0.0003 &   3.0368 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0959    0.0615     3.0984 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.4069              0.0000     3.0984 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X2)                           0.0959    0.0001 &   3.0984 f
  core/be/be_mem/csr/U1251/QN (NOR2X2)                            0.0927    0.0410     3.1394 r
  core/be/be_mem/csr/n1202 (net)                3       8.0169              0.0000     3.1394 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0927    0.0000 &   3.1395 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3515    0.2253 @   3.3648 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     216.8321              0.0000     3.3648 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3648 r
  core/be/be_mem/trap_pkt_o[2] (net)                  216.8321              0.0000     3.3648 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3648 r
  core/be/trap_pkt[2] (net)                           216.8321              0.0000     3.3648 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3648 r
  core/be/be_checker/trap_pkt_i[2] (net)              216.8321              0.0000     3.3648 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3648 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     216.8321              0.0000     3.3648 r
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3507    0.0011 @   3.3659 r
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3854    0.2854 @   3.6513 r
  core/be/be_checker/director/n_3_net_ (net)    42    240.2410              0.0000     3.6513 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3858    0.0055 @   3.6569 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2212    0.1420     3.7989 f
  core/be/be_checker/director/n302 (net)        4      28.4281              0.0000     3.7989 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2212    0.0002 &   3.7991 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1624    0.1804 @   3.9795 r
  core/be/be_checker/director/flush_o (net)     7      48.9461              0.0000     3.9795 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9795 r
  core/be/be_checker/flush_o (net)                     48.9461              0.0000     3.9795 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9795 r
  core/be/flush (net)                                  48.9461              0.0000     3.9795 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9795 r
  core/be/be_calculator/flush_i (net)                  48.9461              0.0000     3.9795 r
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1632    0.0086 @   3.9881 r
  core/be/be_calculator/U21/Q (OR2X1)                             0.1326    0.1243     4.1125 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  39.2180       0.0000     4.1125 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1125 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      39.2180              0.0000     4.1125 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1326    0.0052 &   4.1177 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1043    0.0776     4.1953 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  22.9986           0.0000     4.1953 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1953 f
  core/be/be_calculator/mmu_cmd_v_o (net)              22.9986              0.0000     4.1953 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1953 f
  core/be/mmu_cmd_v (net)                              22.9986              0.0000     4.1953 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1953 f
  core/be/be_mem/mmu_cmd_v_i (net)                     22.9986              0.0000     4.1953 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1043    0.0002 &   4.1955 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1109    0.1264     4.3220 f
  core/be/be_mem/dcache_pkt_v (net)             2      27.6481              0.0000     4.3220 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3220 f
  core/be/be_mem/dcache/v_i (net)                      27.6481              0.0000     4.3220 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1109    0.0224 &   4.3443 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0902    0.1493 @   4.4936 r
  core/be/be_mem/dcache/n664 (net)              9      47.3268              0.0000     4.4936 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X4)                         0.0908    0.0014 @   4.4951 r
  core/be/be_mem/dcache/U138/QN (NOR2X4)                          0.0612    0.0459     4.5409 f
  core/be/be_mem/dcache/n734 (net)              6      20.1538              0.0000     4.5409 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.0612    0.0002 &   4.5411 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1869    0.0975     4.6386 r
  core/be/be_mem/dcache/n733 (net)              7      19.7818              0.0000     4.6386 r
  core/be/be_mem/dcache/icc_place93/INP (INVX0)                   0.1869    0.0003 &   4.6389 r
  core/be/be_mem/dcache/icc_place93/ZN (INVX0)                    0.0717    0.0444     4.6833 f
  core/be/be_mem/dcache/n720 (net)              1       3.6809              0.0000     4.6833 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0717    0.0000 &   4.6833 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.2140    0.1032     4.7865 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  16.6945           0.0000     4.7865 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.7865 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            16.6945              0.0000     4.7865 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.7865 r
  core/be/data_mem_pkt_ready_o (net)                   16.6945              0.0000     4.7865 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.7865 r
  core/data_mem_pkt_ready_o[1] (net)                   16.6945              0.0000     4.7865 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.7865 r
  data_mem_pkt_ready_lo[1] (net)                       16.6945              0.0000     4.7865 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.7865 r
  uce_1__uce/data_mem_pkt_ready_i (net)                16.6945              0.0000     4.7865 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.2140    0.0279 &   4.8144 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1453    0.0655     4.8798 f
  uce_1__uce/n19 (net)                          2       5.3261              0.0000     4.8798 f
  uce_1__uce/U52/INP (INVX0)                                      0.1453    0.0000 &   4.8798 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1137    0.0706     4.9504 r
  uce_1__uce/n36 (net)                          4      11.4808              0.0000     4.9504 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1137    0.0001 &   4.9505 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0710    0.0949     5.0454 r
  uce_1__uce/cache_req_complete_o (net)         2      11.6708              0.0000     5.0454 r
  uce_1__uce/U72/INP (INVX0)                                      0.0710    0.0001 &   5.0455 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0610    0.0461     5.0916 f
  uce_1__uce/n106 (net)                         2       7.5289              0.0000     5.0916 f
  uce_1__uce/U720/IN3 (NAND3X0)                                   0.0610    0.0001 &   5.0917 f
  uce_1__uce/U720/QN (NAND3X0)                                    0.4146    0.1935 @   5.2852 r
  uce_1__uce/mem_resp_yumi_o (net)              3      61.7342              0.0000     5.2852 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.2852 r
  mem_resp_yumi_lo[1] (net)                            61.7342              0.0000     5.2852 r
  U3127/IN4 (OA221X1)                                             0.4168    0.0296 @   5.3148 r
  U3127/Q (OA221X1)                                               0.0783    0.1493     5.4640 r
  n2743 (net)                                   1      11.7591              0.0000     5.4640 r
  icc_place2006/INP (NBUFFX2)                                     0.0783    0.0067 &   5.4708 r
  icc_place2006/Z (NBUFFX2)                                       0.3829    0.1905 @   5.6612 r
  n2664 (net)                                   1     229.6090              0.0000     5.6612 r
  mem_resp_yumi_o (out)                                           0.4286    0.0885 @   5.7498 r
  data arrival time                                                                    5.7498

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7498
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1502


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4017     0.4017
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2021   0.0000   0.4017 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.1005   0.2280   0.6296 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  27.8631   0.0000   0.6296 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6296 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   27.8631              0.0000     0.6296 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.6296 r
  core/be/be_calculator/csr_cmd_o[71] (net)            27.8631              0.0000     0.6296 r
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.6296 r
  core/be/csr_cmd[71] (net)                            27.8631              0.0000     0.6296 r
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.6296 r
  core/be/be_mem/csr_cmd_i[71] (net)                   27.8631              0.0000     0.6296 r
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.6296 r
  core/be/be_mem/csr/csr_cmd_i[71] (net)               27.8631              0.0000     0.6296 r
  core/be/be_mem/csr/U6/INP (INVX0)                               0.1005    0.0042 &   0.6338 r
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0662    0.0483     0.6822 f
  core/be/be_mem/csr/n24 (net)                  2       6.8038              0.0000     0.6822 f
  core/be/be_mem/csr/U7/IN1 (NAND2X0)                             0.0662    0.0000 &   0.6822 f
  core/be/be_mem/csr/U7/QN (NAND2X0)                              0.0835    0.0462     0.7284 r
  core/be/be_mem/csr/n1 (net)                   1       4.3008              0.0000     0.7284 r
  core/be/be_mem/csr/U8/IN1 (NOR2X1)                              0.0835    0.0000 &   0.7284 r
  core/be/be_mem/csr/U8/QN (NOR2X1)                               0.0744    0.0442     0.7726 f
  core/be/be_mem/csr/n18 (net)                  2       5.6494              0.0000     0.7726 f
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0744    0.0014 &   0.7739 f
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1831    0.0995     0.8735 r
  core/be/be_mem/csr/n139 (net)                 5      17.6550              0.0000     0.8735 r
  core/be/be_mem/csr/U47/INP (INVX0)                              0.1831    0.0001 &   0.8736 r
  core/be/be_mem/csr/U47/ZN (INVX0)                               0.0777    0.0501     0.9237 f
  core/be/be_mem/csr/n146 (net)                 2       4.9822              0.0000     0.9237 f
  core/be/be_mem/csr/U49/IN1 (NAND2X0)                            0.0777    0.0000 &   0.9237 f
  core/be/be_mem/csr/U49/QN (NAND2X0)                             0.1405    0.0780     1.0017 r
  core/be/be_mem/csr/n58 (net)                  3      11.7754              0.0000     1.0017 r
  core/be/be_mem/csr/U123/IN1 (NOR2X0)                            0.1405    0.0001 &   1.0019 r
  core/be/be_mem/csr/U123/QN (NOR2X0)                             0.0717    0.0507     1.0525 f
  core/be/be_mem/csr/n57 (net)                  1       3.4534              0.0000     1.0525 f
  core/be/be_mem/csr/icc_place56/INP (NBUFFX2)                    0.0717    0.0000 &   1.0526 f
  core/be/be_mem/csr/icc_place56/Z (NBUFFX2)                      0.2666    0.1886 @   1.2412 f
  core/be/be_mem/csr/n1496 (net)               43     173.2192              0.0000     1.2412 f
  core/be/be_mem/csr/icc_place57/INP (INVX0)                      0.2669    0.0027 @   1.2439 f
  core/be/be_mem/csr/icc_place57/ZN (INVX0)                       0.1338    0.0777     1.3216 r
  core/be/be_mem/csr/n1509 (net)                3       9.8006              0.0000     1.3216 r
  core/be/be_mem/csr/U1200/IN2 (NAND2X1)                          0.1338    0.0000 &   1.3216 r
  core/be/be_mem/csr/U1200/QN (NAND2X1)                           0.0871    0.0583     1.3799 f
  core/be/be_mem/csr/n1218 (net)                3      12.3356              0.0000     1.3799 f
  core/be/be_mem/csr/U1201/IN2 (NOR2X2)                           0.0871    0.0001 &   1.3800 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                            0.0639    0.0376     1.4176 r
  core/be/be_mem/csr/n923 (net)                 1       7.2679              0.0000     1.4176 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0639    0.0000 &   1.4176 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0742    0.0409     1.4585 f
  core/be/be_mem/csr/n1332 (net)                4      16.7852              0.0000     1.4585 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0742    0.0002 &   1.4587 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0348    0.0202     1.4789 r
  core/be/be_mem/csr/n1275 (net)                1       2.7457              0.0000     1.4789 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0348    0.0000 &   1.4789 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1178    0.0515     1.5305 f
  core/be/be_mem/csr/n1278 (net)                1       8.1789              0.0000     1.5305 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1178    0.0036 &   1.5340 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.1097    0.0661     1.6002 r
  core/be/be_mem/csr/n1280 (net)                1       9.3946              0.0000     1.6002 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.1097    0.0031 &   1.6033 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0572    0.0380     1.6413 f
  core/be/be_mem/csr/n1285 (net)                1       3.8761              0.0000     1.6413 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0572    0.0000 &   1.6413 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0304     1.6717 r
  core/be/be_mem/csr/n1287 (net)                1       4.1208              0.0000     1.6717 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0562    0.0000 &   1.6718 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0539    0.0274     1.6992 f
  core/be/be_mem/csr/n1295 (net)                1       2.2854              0.0000     1.6992 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0539    0.0000 &   1.6992 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0353    0.1026     1.8018 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.6520              0.0000     1.8018 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8018 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.6520              0.0000     1.8018 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0353    0.0001 &   1.8019 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1459    0.0350     1.8369 f
  core/be/be_mem/n8 (net)                       1       6.9994              0.0000     1.8369 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1459    0.0000 &   1.8369 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0864    0.0529     1.8898 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  19.5025   0.0000   1.8898 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.8898 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    19.5025              0.0000     1.8898 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.8898 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   19.5025              0.0000     1.8898 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.8898 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  19.5025             0.0000     1.8898 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.8898 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  19.5025   0.0000   1.8898 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0864   0.0001 &   1.8899 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0462   0.0702   1.9601 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   8.9134   0.0000   1.9601 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0462   0.0000 &   1.9601 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0526   0.0726   2.0327 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1235   0.0000   2.0327 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0526   0.0001 &   2.0328 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0489   0.0739   2.1067 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8754   0.0000   2.1067 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0489   0.0000 &   2.1068 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0677   2.1745 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.5062   0.0000   2.1745 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0398   0.0000 &   2.1745 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0520   0.0724   2.2470 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  11.1129   0.0000   2.2470 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0520   0.0001 &   2.2471 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0459   0.0722   2.3192 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7656   0.0000   2.3192 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0459   0.0000 &   2.3193 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0661   2.3854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.0324   0.0000   2.3854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.3854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0480   0.0702   2.4556 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6107   0.0000   2.4556 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0480   0.0000 &   2.4557 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0457   0.0710   2.5267 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6972   0.0000   2.5267 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0457   0.0000 &   2.5267 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0291   0.0600   2.5867 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   2.5842   0.0000   2.5867 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.5867 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   2.5842      0.0000     2.5867 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0291    0.0000 &   2.5867 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0324    0.0537     2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2250      0.0000     2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2250         0.0000     2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2250            0.0000     2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2250   0.0000   2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2250   0.0000   2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2250   0.0000   2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2250   0.0000   2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0324   0.0000 &   2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0308   0.0537   2.6941 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.9318   0.0000   2.6941 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.6941 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.9318   0.0000   2.6941 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0308   0.0001 &   2.6942 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0464   0.0582   2.7524 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   9.0226   0.0000   2.7524 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.7524 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   9.0226   0.0000   2.7524 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0464   0.0001 &   2.7524 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0489   0.0633   2.8157 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   9.9690   0.0000   2.8157 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8157 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   9.9690   0.0000   2.8157 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0489   0.0001 &   2.8158 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0773   0.0887 @   2.9045 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  39.4778   0.0000   2.9045 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9045 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  39.4778        0.0000     2.9045 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0773    0.0019 @   2.9064 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0316    0.0598     2.9662 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5884        0.0000     2.9662 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.9662 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5884              0.0000     2.9662 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.9662 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5884              0.0000     2.9662 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0316    0.0000 &   2.9662 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0708     3.0370 f
  core/be/be_mem/csr/n1115 (net)                4      18.2593              0.0000     3.0370 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1774    0.0003 &   3.0374 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0949    0.0558     3.0932 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.6630              0.0000     3.0932 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X2)                           0.0949    0.0001 &   3.0932 r
  core/be/be_mem/csr/U1251/QN (NOR2X2)                            0.0841    0.0349     3.1282 f
  core/be/be_mem/csr/n1202 (net)                3       7.9502              0.0000     3.1282 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0841    0.0000 &   3.1282 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3597    0.2437 @   3.3719 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     213.5259              0.0000     3.3719 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3719 f
  core/be/be_mem/trap_pkt_o[2] (net)                  213.5259              0.0000     3.3719 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3719 f
  core/be/trap_pkt[2] (net)                           213.5259              0.0000     3.3719 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3719 f
  core/be/be_checker/trap_pkt_i[2] (net)              213.5259              0.0000     3.3719 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3719 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     213.5259              0.0000     3.3719 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3590    0.0011 @   3.3730 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3000    0.2680 @   3.6410 f
  core/be/be_checker/director/n_3_net_ (net)    42    236.7324              0.0000     3.6410 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3004    0.0053 @   3.6463 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2068    0.1261     3.7724 r
  core/be/be_checker/director/n302 (net)        4      28.6439              0.0000     3.7724 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2068    0.0002 &   3.7726 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1644    0.1772 @   3.9498 f
  core/be/be_checker/director/flush_o (net)     7      48.2679              0.0000     3.9498 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9498 f
  core/be/be_checker/flush_o (net)                     48.2679              0.0000     3.9498 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9498 f
  core/be/flush (net)                                  48.2679              0.0000     3.9498 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9498 f
  core/be/be_calculator/flush_i (net)                  48.2679              0.0000     3.9498 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1646    0.0086 @   3.9584 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1176    0.1204     4.0789 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.8064       0.0000     4.0789 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0789 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.8064              0.0000     4.0789 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1176    0.0046 &   4.0835 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1360    0.0772     4.1607 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  23.2097           0.0000     4.1607 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1607 r
  core/be/be_calculator/mmu_cmd_v_o (net)              23.2097              0.0000     4.1607 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1607 r
  core/be/mmu_cmd_v (net)                              23.2097              0.0000     4.1607 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1607 r
  core/be/be_mem/mmu_cmd_v_i (net)                     23.2097              0.0000     4.1607 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1360    0.0002 &   4.1609 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1162    0.1361     4.2970 r
  core/be/be_mem/dcache_pkt_v (net)             2      27.7228              0.0000     4.2970 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2970 r
  core/be/be_mem/dcache/v_i (net)                      27.7228              0.0000     4.2970 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1162    0.0253 &   4.3224 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0825    0.1495 @   4.4718 f
  core/be/be_mem/dcache/n664 (net)              9      46.8708              0.0000     4.4718 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X4)                         0.0826    0.0014 @   4.4732 f
  core/be/be_mem/dcache/U138/QN (NOR2X4)                          0.0835    0.0441     4.5173 r
  core/be/be_mem/dcache/n734 (net)              6      20.3898              0.0000     4.5173 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.0835    0.0002 &   4.5175 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1439    0.0981     4.6155 f
  core/be/be_mem/dcache/n733 (net)              7      19.7231              0.0000     4.6155 f
  core/be/be_mem/dcache/icc_place93/INP (INVX0)                   0.1439    0.0003 &   4.6158 f
  core/be/be_mem/dcache/icc_place93/ZN (INVX0)                    0.0687    0.0399     4.6557 r
  core/be/be_mem/dcache/n720 (net)              1       3.7835              0.0000     4.6557 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0687    0.0000 &   4.6557 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.2012    0.1009     4.7566 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  16.5018           0.0000     4.7566 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.7566 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            16.5018              0.0000     4.7566 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.7566 f
  core/be/data_mem_pkt_ready_o (net)                   16.5018              0.0000     4.7566 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.7566 f
  core/data_mem_pkt_ready_o[1] (net)                   16.5018              0.0000     4.7566 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.7566 f
  data_mem_pkt_ready_lo[1] (net)                       16.5018              0.0000     4.7566 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.7566 f
  uce_1__uce/data_mem_pkt_ready_i (net)                16.5018              0.0000     4.7566 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.2012    0.0237 &   4.7803 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1486    0.0771     4.8574 r
  uce_1__uce/n19 (net)                          2       5.4091              0.0000     4.8574 r
  uce_1__uce/U52/INP (INVX0)                                      0.1486    0.0000 &   4.8574 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1004    0.0719     4.9293 f
  uce_1__uce/n36 (net)                          4      11.3706              0.0000     4.9293 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1004    0.0001 &   4.9294 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0691    0.1106     5.0401 f
  uce_1__uce/cache_req_complete_o (net)         2      11.5424              0.0000     5.0401 f
  uce_1__uce/U72/INP (INVX0)                                      0.0691    0.0001 &   5.0401 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0716    0.0452     5.0854 r
  uce_1__uce/n106 (net)                         2       7.6004              0.0000     5.0854 r
  uce_1__uce/U720/IN3 (NAND3X0)                                   0.0716    0.0001 &   5.0854 r
  uce_1__uce/U720/QN (NAND3X0)                                    0.3882    0.1936 @   5.2790 f
  uce_1__uce/mem_resp_yumi_o (net)              3      61.6280              0.0000     5.2790 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.2790 f
  mem_resp_yumi_lo[1] (net)                            61.6280              0.0000     5.2790 f
  U3127/IN4 (OA221X1)                                             0.3890    0.0274 @   5.3064 f
  U3127/Q (OA221X1)                                               0.0728    0.1453     5.4517 f
  n2743 (net)                                   1      11.6999              0.0000     5.4517 f
  icc_place2006/INP (NBUFFX2)                                     0.0728    0.0060 &   5.4577 f
  icc_place2006/Z (NBUFFX2)                                       0.3708    0.2009 @   5.6586 f
  n2664 (net)                                   1     229.6090              0.0000     5.6586 f
  mem_resp_yumi_o (out)                                           0.4180    0.0884 @   5.7470 f
  data arrival time                                                                    5.7470

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7470
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1530


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4019     0.4019
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2017   0.0000   0.4019 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0721   0.2372   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  21.0307   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   21.0307              0.0000     0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            21.0307              0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6390 f
  core/be/csr_cmd[73] (net)                            21.0307              0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/icc_place20/INP (INVX1)                      0.0721    0.0009 &   0.6399 f
  core/be/be_mem/csr/icc_place20/ZN (INVX1)                       0.1977    0.1075     0.7475 r
  core/be/be_mem/csr/n968 (net)                14      61.8181              0.0000     0.7475 r
  core/be/be_mem/csr/icc_place125/IN1 (NOR2X0)                    0.1977    0.0003 &   0.7477 r
  core/be/be_mem/csr/icc_place125/QN (NOR2X0)                     0.0838    0.0537     0.8014 f
  core/be/be_mem/csr/n1684 (net)                1       2.9822              0.0000     0.8014 f
  core/be/be_mem/csr/U90/IN1 (NAND2X0)                            0.0838    0.0000 &   0.8015 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                             0.0734    0.0470     0.8484 r
  core/be/be_mem/csr/n38 (net)                  1       3.8172              0.0000     0.8484 r
  core/be/be_mem/csr/U91/IN2 (NOR2X0)                             0.0734    0.0000 &   0.8485 r
  core/be/be_mem/csr/U91/QN (NOR2X0)                              0.0908    0.0680     0.9164 f
  core/be/be_mem/csr/n53 (net)                  3       9.3514              0.0000     0.9164 f
  core/be/be_mem/csr/U106/IN1 (NAND2X0)                           0.0908    0.0001 &   0.9165 f
  core/be/be_mem/csr/U106/QN (NAND2X0)                            0.1293    0.0780     0.9945 r
  core/be/be_mem/csr/n51 (net)                  2      10.9406              0.0000     0.9945 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.1293    0.0078 &   1.0023 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.0944    0.0490     1.0512 f
  core/be/be_mem/csr/n50 (net)                  1       3.3456              0.0000     1.0512 f
  core/be/be_mem/csr/icc_place48/INP (NBUFFX4)                    0.0944    0.0000 &   1.0512 f
  core/be/be_mem/csr/icc_place48/Z (NBUFFX4)                      0.1443    0.1520 @   1.2033 f
  core/be/be_mem/csr/n1375 (net)               43     159.8617              0.0000     1.2033 f
  core/be/be_mem/csr/icc_place49/INP (INVX0)                      0.1446    0.0014 @   1.2046 f
  core/be/be_mem/csr/icc_place49/ZN (INVX0)                       0.1024    0.0631     1.2677 r
  core/be/be_mem/csr/n1377 (net)                3       9.4699              0.0000     1.2677 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X0)                          0.1024    0.0001 &   1.2678 r
  core/be/be_mem/csr/U1196/QN (NAND2X0)                           0.0842    0.0515     1.3193 f
  core/be/be_mem/csr/n916 (net)                 1       3.6203              0.0000     1.3193 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X0)                           0.0842    0.0000 &   1.3193 f
  core/be/be_mem/csr/U1197/QN (NOR2X0)                            0.0844    0.0424     1.3617 r
  core/be/be_mem/csr/n917 (net)                 1       3.8254              0.0000     1.3617 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0844    0.0000 &   1.3617 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0681    0.0422     1.4039 f
  core/be/be_mem/csr/n1116 (net)                2       7.7206              0.0000     1.4039 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X2)                           0.0681    0.0000 &   1.4040 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                            0.0639    0.0357     1.4396 r
  core/be/be_mem/csr/n923 (net)                 1       7.2679              0.0000     1.4396 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0639    0.0000 &   1.4397 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0742    0.0409     1.4806 f
  core/be/be_mem/csr/n1332 (net)                4      16.7852              0.0000     1.4806 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0742    0.0002 &   1.4808 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0348    0.0202     1.5010 r
  core/be/be_mem/csr/n1275 (net)                1       2.7457              0.0000     1.5010 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0348    0.0000 &   1.5010 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1178    0.0515     1.5525 f
  core/be/be_mem/csr/n1278 (net)                1       8.1789              0.0000     1.5525 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1178    0.0036 &   1.5561 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.1097    0.0661     1.6222 r
  core/be/be_mem/csr/n1280 (net)                1       9.3946              0.0000     1.6222 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.1097    0.0031 &   1.6254 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0572    0.0380     1.6634 f
  core/be/be_mem/csr/n1285 (net)                1       3.8761              0.0000     1.6634 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0572    0.0000 &   1.6634 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0304     1.6938 r
  core/be/be_mem/csr/n1287 (net)                1       4.1208              0.0000     1.6938 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0562    0.0000 &   1.6938 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0539    0.0274     1.7212 f
  core/be/be_mem/csr/n1295 (net)                1       2.2854              0.0000     1.7212 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0539    0.0000 &   1.7212 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0353    0.1026     1.8238 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.6520              0.0000     1.8238 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8238 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.6520              0.0000     1.8238 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0353    0.0001 &   1.8239 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1459    0.0350     1.8589 f
  core/be/be_mem/n8 (net)                       1       6.9994              0.0000     1.8589 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1459    0.0000 &   1.8589 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0864    0.0529     1.9118 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  19.5025   0.0000   1.9118 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9118 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    19.5025              0.0000     1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   19.5025              0.0000     1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  19.5025             0.0000     1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  19.5025   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0864   0.0001 &   1.9119 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0462   0.0702   1.9821 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   8.9134   0.0000   1.9821 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0462   0.0000 &   1.9822 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0526   0.0726   2.0548 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1235   0.0000   2.0548 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0526   0.0001 &   2.0549 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0489   0.0739   2.1288 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8754   0.0000   2.1288 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0489   0.0000 &   2.1288 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0677   2.1966 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.5062   0.0000   2.1966 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0398   0.0000 &   2.1966 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0520   0.0724   2.2690 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  11.1129   0.0000   2.2690 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0520   0.0001 &   2.2691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0459   0.0722   2.3413 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7656   0.0000   2.3413 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0459   0.0000 &   2.3413 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0661   2.4074 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.0324   0.0000   2.4074 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4075 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0480   0.0702   2.4777 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6107   0.0000   2.4777 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0480   0.0000 &   2.4777 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0457   0.0710   2.5487 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6972   0.0000   2.5487 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0457   0.0000 &   2.5487 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0313   0.0572   2.6059 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   7.9726   0.0000   2.6059 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6059 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   7.9726      0.0000     2.6059 r
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0313    0.0000 &   2.6059 r
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0505    0.0299     2.6359 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   2.6502      0.0000     2.6359 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6359 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   2.6502         0.0000     2.6359 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6359 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   2.6502            0.0000     2.6359 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6359 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   2.6502   0.0000   2.6359 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6359 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   2.6502   0.0000   2.6359 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6359 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   2.6502   0.0000   2.6359 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.6359 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   2.6502   0.0000   2.6359 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0505   0.0000 &   2.6359 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0230   0.0516   2.6875 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.9307   0.0000   2.6875 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.6875 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.9307   0.0000   2.6875 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0230   0.0000 &   2.6876 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0411   0.0629   2.7504 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   8.8295   0.0000   2.7504 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.7504 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   8.8295   0.0000   2.7504 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0411   0.0001 &   2.7505 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0437   0.0635   2.8140 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   9.7714   0.0000   2.8140 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8140 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   9.7714   0.0000   2.8140 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0437   0.0001 &   2.8141 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0690   0.0892 @   2.9032 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  39.0685   0.0000   2.9032 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9032 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  39.0685        0.0000     2.9032 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0690    0.0018 @   2.9050 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0296    0.0571     2.9621 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5244        0.0000     2.9621 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.9621 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5244              0.0000     2.9621 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.9621 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5244              0.0000     2.9621 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0296    0.0000 &   2.9621 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2202    0.0701     3.0322 r
  core/be/be_mem/csr/n1115 (net)                4      18.5114              0.0000     3.0322 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2202    0.0003 &   3.0326 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0959    0.0615     3.0941 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.4069              0.0000     3.0941 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X2)                           0.0959    0.0001 &   3.0942 f
  core/be/be_mem/csr/U1251/QN (NOR2X2)                            0.0927    0.0410     3.1352 r
  core/be/be_mem/csr/n1202 (net)                3       8.0169              0.0000     3.1352 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0927    0.0000 &   3.1352 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3515    0.2253 @   3.3606 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     216.8321              0.0000     3.3606 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3606 r
  core/be/be_mem/trap_pkt_o[2] (net)                  216.8321              0.0000     3.3606 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3606 r
  core/be/trap_pkt[2] (net)                           216.8321              0.0000     3.3606 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3606 r
  core/be/be_checker/trap_pkt_i[2] (net)              216.8321              0.0000     3.3606 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3606 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     216.8321              0.0000     3.3606 r
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3507    0.0011 @   3.3617 r
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3854    0.2854 @   3.6471 r
  core/be/be_checker/director/n_3_net_ (net)    42    240.2410              0.0000     3.6471 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3858    0.0055 @   3.6526 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2212    0.1420     3.7947 f
  core/be/be_checker/director/n302 (net)        4      28.4281              0.0000     3.7947 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2212    0.0002 &   3.7949 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1624    0.1804 @   3.9753 r
  core/be/be_checker/director/flush_o (net)     7      48.9461              0.0000     3.9753 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9753 r
  core/be/be_checker/flush_o (net)                     48.9461              0.0000     3.9753 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9753 r
  core/be/flush (net)                                  48.9461              0.0000     3.9753 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9753 r
  core/be/be_calculator/flush_i (net)                  48.9461              0.0000     3.9753 r
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1632    0.0086 @   3.9839 r
  core/be/be_calculator/U21/Q (OR2X1)                             0.1326    0.1243     4.1083 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  39.2180       0.0000     4.1083 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1083 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      39.2180              0.0000     4.1083 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1326    0.0052 &   4.1135 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1043    0.0776     4.1911 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  22.9986           0.0000     4.1911 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1911 f
  core/be/be_calculator/mmu_cmd_v_o (net)              22.9986              0.0000     4.1911 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1911 f
  core/be/mmu_cmd_v (net)                              22.9986              0.0000     4.1911 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1911 f
  core/be/be_mem/mmu_cmd_v_i (net)                     22.9986              0.0000     4.1911 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1043    0.0002 &   4.1913 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1109    0.1264     4.3177 f
  core/be/be_mem/dcache_pkt_v (net)             2      27.6481              0.0000     4.3177 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3177 f
  core/be/be_mem/dcache/v_i (net)                      27.6481              0.0000     4.3177 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1109    0.0224 &   4.3401 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0902    0.1493 @   4.4894 r
  core/be/be_mem/dcache/n664 (net)              9      47.3268              0.0000     4.4894 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X4)                         0.0908    0.0014 @   4.4908 r
  core/be/be_mem/dcache/U138/QN (NOR2X4)                          0.0612    0.0459     4.5367 f
  core/be/be_mem/dcache/n734 (net)              6      20.1538              0.0000     4.5367 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.0612    0.0002 &   4.5369 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1869    0.0975     4.6344 r
  core/be/be_mem/dcache/n733 (net)              7      19.7818              0.0000     4.6344 r
  core/be/be_mem/dcache/icc_place93/INP (INVX0)                   0.1869    0.0003 &   4.6346 r
  core/be/be_mem/dcache/icc_place93/ZN (INVX0)                    0.0717    0.0444     4.6790 f
  core/be/be_mem/dcache/n720 (net)              1       3.6809              0.0000     4.6790 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0717    0.0000 &   4.6791 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.2140    0.1032     4.7822 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  16.6945           0.0000     4.7822 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.7822 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            16.6945              0.0000     4.7822 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.7822 r
  core/be/data_mem_pkt_ready_o (net)                   16.6945              0.0000     4.7822 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.7822 r
  core/data_mem_pkt_ready_o[1] (net)                   16.6945              0.0000     4.7822 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.7822 r
  data_mem_pkt_ready_lo[1] (net)                       16.6945              0.0000     4.7822 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.7822 r
  uce_1__uce/data_mem_pkt_ready_i (net)                16.6945              0.0000     4.7822 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.2140    0.0279 &   4.8101 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1453    0.0655     4.8756 f
  uce_1__uce/n19 (net)                          2       5.3261              0.0000     4.8756 f
  uce_1__uce/U52/INP (INVX0)                                      0.1453    0.0000 &   4.8756 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1137    0.0706     4.9462 r
  uce_1__uce/n36 (net)                          4      11.4808              0.0000     4.9462 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1137    0.0001 &   4.9463 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0710    0.0949     5.0412 r
  uce_1__uce/cache_req_complete_o (net)         2      11.6708              0.0000     5.0412 r
  uce_1__uce/U72/INP (INVX0)                                      0.0710    0.0001 &   5.0413 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0610    0.0461     5.0874 f
  uce_1__uce/n106 (net)                         2       7.5289              0.0000     5.0874 f
  uce_1__uce/U720/IN3 (NAND3X0)                                   0.0610    0.0001 &   5.0875 f
  uce_1__uce/U720/QN (NAND3X0)                                    0.4146    0.1935 @   5.2810 r
  uce_1__uce/mem_resp_yumi_o (net)              3      61.7342              0.0000     5.2810 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.2810 r
  mem_resp_yumi_lo[1] (net)                            61.7342              0.0000     5.2810 r
  U3127/IN4 (OA221X1)                                             0.4168    0.0296 @   5.3105 r
  U3127/Q (OA221X1)                                               0.0783    0.1493     5.4598 r
  n2743 (net)                                   1      11.7591              0.0000     5.4598 r
  icc_place2006/INP (NBUFFX2)                                     0.0783    0.0067 &   5.4665 r
  icc_place2006/Z (NBUFFX2)                                       0.3829    0.1905 @   5.6570 r
  n2664 (net)                                   1     229.6090              0.0000     5.6570 r
  mem_resp_yumi_o (out)                                           0.4286    0.0885 @   5.7455 r
  data arrival time                                                                    5.7455

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.7455
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.1545


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4019     0.4019
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2017   0.0000   0.4019 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0721   0.2372   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  21.0307   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   21.0307              0.0000     0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            21.0307              0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6390 f
  core/be/csr_cmd[73] (net)                            21.0307              0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/icc_place20/INP (INVX1)                      0.0721    0.0009 &   0.6399 f
  core/be/be_mem/csr/icc_place20/ZN (INVX1)                       0.1977    0.1075     0.7475 r
  core/be/be_mem/csr/n968 (net)                14      61.8181              0.0000     0.7475 r
  core/be/be_mem/csr/icc_place25/IN1 (OR2X1)                      0.1977    0.0004 &   0.7479 r
  core/be/be_mem/csr/icc_place25/Q (OR2X1)                        0.0814    0.1040     0.8519 r
  core/be/be_mem/csr/n2077 (net)                5      20.1363              0.0000     0.8519 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.0814    0.0000 &   0.8519 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0594    0.0402     0.8922 f
  core/be/be_mem/csr/n19 (net)                  1       2.9375              0.0000     0.8922 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0594    0.0000 &   0.8922 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.1047    0.0580     0.9502 r
  core/be/be_mem/csr/n83 (net)                  2       7.6695              0.0000     0.9502 r
  core/be/be_mem/csr/U156/IN1 (NOR2X0)                            0.1047    0.0001 &   0.9502 r
  core/be/be_mem/csr/U156/QN (NOR2X0)                             0.0624    0.0471     0.9974 f
  core/be/be_mem/csr/n84 (net)                  1       3.6816              0.0000     0.9974 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0624    0.0000 &   0.9974 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0795    0.0441     1.0414 r
  core/be/be_mem/csr/n86 (net)                  1       4.8992              0.0000     1.0414 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0795    0.0000 &   1.0415 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0576    0.0444     1.0858 f
  core/be/be_mem/csr/n249 (net)                 1       3.9338              0.0000     1.0858 f
  core/be/be_mem/csr/icc_place63/INP (NBUFFX4)                    0.0576    0.0010 &   1.0868 f
  core/be/be_mem/csr/icc_place63/Z (NBUFFX4)                      0.1469    0.1406 @   1.2274 f
  core/be/be_mem/csr/n1557 (net)               43     159.5147              0.0000     1.2274 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X0)                           0.1470    0.0019 @   1.2293 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.1002    0.0557     1.2850 r
  core/be/be_mem/csr/n922 (net)                 1       5.2395              0.0000     1.2850 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X1)                          0.1002    0.0000 &   1.2850 r
  core/be/be_mem/csr/U1204/QN (NAND2X1)                           0.1069    0.0717     1.3567 f
  core/be/be_mem/csr/n1602 (net)                3      17.4885              0.0000     1.3567 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1069    0.0076 &   1.3642 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1696    0.0882     1.4524 r
  core/be/be_mem/csr/n1587 (net)                4      21.0049              0.0000     1.4524 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1696    0.0003 &   1.4528 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0742    0.0482     1.5010 f
  core/be/be_mem/csr/n1332 (net)                4      16.7852              0.0000     1.5010 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0742    0.0002 &   1.5012 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0348    0.0202     1.5214 r
  core/be/be_mem/csr/n1275 (net)                1       2.7457              0.0000     1.5214 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0348    0.0000 &   1.5214 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1178    0.0515     1.5729 f
  core/be/be_mem/csr/n1278 (net)                1       8.1789              0.0000     1.5729 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1178    0.0036 &   1.5765 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.1097    0.0661     1.6426 r
  core/be/be_mem/csr/n1280 (net)                1       9.3946              0.0000     1.6426 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.1097    0.0031 &   1.6458 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0572    0.0380     1.6838 f
  core/be/be_mem/csr/n1285 (net)                1       3.8761              0.0000     1.6838 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0572    0.0000 &   1.6838 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0304     1.7142 r
  core/be/be_mem/csr/n1287 (net)                1       4.1208              0.0000     1.7142 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0562    0.0000 &   1.7142 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0539    0.0274     1.7416 f
  core/be/be_mem/csr/n1295 (net)                1       2.2854              0.0000     1.7416 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0539    0.0000 &   1.7417 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0353    0.1026     1.8442 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.6520              0.0000     1.8442 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8442 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.6520              0.0000     1.8442 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0353    0.0001 &   1.8443 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1459    0.0350     1.8793 f
  core/be/be_mem/n8 (net)                       1       6.9994              0.0000     1.8793 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1459    0.0000 &   1.8793 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0864    0.0529     1.9322 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  19.5025   0.0000   1.9322 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9322 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    19.5025              0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   19.5025              0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  19.5025             0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  19.5025   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0864   0.0001 &   1.9323 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0462   0.0702   2.0025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   8.9134   0.0000   2.0025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0462   0.0000 &   2.0026 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0526   0.0726   2.0752 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1235   0.0000   2.0752 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0526   0.0001 &   2.0753 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0489   0.0739   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8754   0.0000   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0489   0.0000 &   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0677   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.5062   0.0000   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0398   0.0000 &   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0520   0.0724   2.2894 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  11.1129   0.0000   2.2894 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0520   0.0001 &   2.2895 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0459   0.0722   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7656   0.0000   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0459   0.0000 &   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0661   2.4278 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.0324   0.0000   2.4278 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4279 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0480   0.0702   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6107   0.0000   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0480   0.0000 &   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0457   0.0710   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6972   0.0000   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0457   0.0000 &   2.5692 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0291   0.0600   2.6291 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   2.5842   0.0000   2.6291 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6291 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   2.5842      0.0000     2.6291 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0291    0.0000 &   2.6291 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0324    0.0537     2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2250      0.0000     2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2250         0.0000     2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2250            0.0000     2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2250   0.0000   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2250   0.0000   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2250   0.0000   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2250   0.0000   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0324   0.0000 &   2.6828 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0308   0.0537   2.7366 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.9318   0.0000   2.7366 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7366 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.9318   0.0000   2.7366 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0308   0.0001 &   2.7366 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0464   0.0582   2.7948 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   9.0226   0.0000   2.7948 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.7948 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   9.0226   0.0000   2.7948 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0464   0.0001 &   2.7949 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0489   0.0633   2.8582 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   9.9690   0.0000   2.8582 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8582 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   9.9690   0.0000   2.8582 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0489   0.0001 &   2.8583 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0773   0.0887 @   2.9470 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  39.4778   0.0000   2.9470 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9470 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  39.4778        0.0000     2.9470 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0773    0.0019 @   2.9489 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0316    0.0598     3.0087 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5884        0.0000     3.0087 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0087 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5884              0.0000     3.0087 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0087 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5884              0.0000     3.0087 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0316    0.0000 &   3.0087 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0708     3.0795 f
  core/be/be_mem/csr/n1115 (net)                4      18.2593              0.0000     3.0795 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1774    0.0003 &   3.0798 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0949    0.0558     3.1356 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.6630              0.0000     3.1356 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X2)                           0.0949    0.0001 &   3.1357 r
  core/be/be_mem/csr/U1251/QN (NOR2X2)                            0.0841    0.0349     3.1706 f
  core/be/be_mem/csr/n1202 (net)                3       7.9502              0.0000     3.1706 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0841    0.0000 &   3.1707 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3597    0.2437 @   3.4143 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     213.5259              0.0000     3.4143 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4143 f
  core/be/be_mem/trap_pkt_o[2] (net)                  213.5259              0.0000     3.4143 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4143 f
  core/be/trap_pkt[2] (net)                           213.5259              0.0000     3.4143 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4143 f
  core/be/be_checker/trap_pkt_i[2] (net)              213.5259              0.0000     3.4143 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4143 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     213.5259              0.0000     3.4143 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3590    0.0011 @   3.4155 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3000    0.2680 @   3.6835 f
  core/be/be_checker/director/n_3_net_ (net)    42    236.7324              0.0000     3.6835 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3004    0.0053 @   3.6888 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2068    0.1261     3.8149 r
  core/be/be_checker/director/n302 (net)        4      28.6439              0.0000     3.8149 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2068    0.0002 &   3.8151 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1644    0.1772 @   3.9923 f
  core/be/be_checker/director/flush_o (net)     7      48.2679              0.0000     3.9923 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9923 f
  core/be/be_checker/flush_o (net)                     48.2679              0.0000     3.9923 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9923 f
  core/be/flush (net)                                  48.2679              0.0000     3.9923 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9923 f
  core/be/be_calculator/flush_i (net)                  48.2679              0.0000     3.9923 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1646    0.0086 @   4.0009 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1176    0.1204     4.1213 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.8064       0.0000     4.1213 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1213 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.8064              0.0000     4.1213 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1176    0.0046 &   4.1259 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1360    0.0772     4.2032 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  23.2097           0.0000     4.2032 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2032 r
  core/be/be_calculator/mmu_cmd_v_o (net)              23.2097              0.0000     4.2032 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2032 r
  core/be/mmu_cmd_v (net)                              23.2097              0.0000     4.2032 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2032 r
  core/be/be_mem/mmu_cmd_v_i (net)                     23.2097              0.0000     4.2032 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1360    0.0002 &   4.2033 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1162    0.1361     4.3395 r
  core/be/be_mem/dcache_pkt_v (net)             2      27.7228              0.0000     4.3395 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3395 r
  core/be/be_mem/dcache/v_i (net)                      27.7228              0.0000     4.3395 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1162    0.0253 &   4.3648 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0825    0.1495 @   4.5143 f
  core/be/be_mem/dcache/n664 (net)              9      46.8708              0.0000     4.5143 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X4)                         0.0826    0.0014 @   4.5157 f
  core/be/be_mem/dcache/U138/QN (NOR2X4)                          0.0835    0.0441     4.5598 r
  core/be/be_mem/dcache/n734 (net)              6      20.3898              0.0000     4.5598 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.0835    0.0002 &   4.5599 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1439    0.0981     4.6580 f
  core/be/be_mem/dcache/n733 (net)              7      19.7231              0.0000     4.6580 f
  core/be/be_mem/dcache/icc_place93/INP (INVX0)                   0.1439    0.0003 &   4.6583 f
  core/be/be_mem/dcache/icc_place93/ZN (INVX0)                    0.0687    0.0399     4.6981 r
  core/be/be_mem/dcache/n720 (net)              1       3.7835              0.0000     4.6981 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0687    0.0000 &   4.6981 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.2012    0.1009     4.7991 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  16.5018           0.0000     4.7991 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.7991 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            16.5018              0.0000     4.7991 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.7991 f
  core/be/data_mem_pkt_ready_o (net)                   16.5018              0.0000     4.7991 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.7991 f
  core/data_mem_pkt_ready_o[1] (net)                   16.5018              0.0000     4.7991 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.7991 f
  data_mem_pkt_ready_lo[1] (net)                       16.5018              0.0000     4.7991 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.7991 f
  uce_1__uce/data_mem_pkt_ready_i (net)                16.5018              0.0000     4.7991 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.2012    0.0237 &   4.8228 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1486    0.0771     4.8998 r
  uce_1__uce/n19 (net)                          2       5.4091              0.0000     4.8998 r
  uce_1__uce/U52/INP (INVX0)                                      0.1486    0.0000 &   4.8999 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1004    0.0719     4.9718 f
  uce_1__uce/n36 (net)                          4      11.3706              0.0000     4.9718 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1004    0.0001 &   4.9719 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0691    0.1106     5.0825 f
  uce_1__uce/cache_req_complete_o (net)         2      11.5424              0.0000     5.0825 f
  uce_1__uce/U72/INP (INVX0)                                      0.0691    0.0001 &   5.0826 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0716    0.0452     5.1278 r
  uce_1__uce/n106 (net)                         2       7.6004              0.0000     5.1278 r
  uce_1__uce/U720/IN3 (NAND3X0)                                   0.0716    0.0001 &   5.1279 r
  uce_1__uce/U720/QN (NAND3X0)                                    0.3882    0.1936 @   5.3215 f
  uce_1__uce/mem_resp_yumi_o (net)              3      61.6280              0.0000     5.3215 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.3215 f
  mem_resp_yumi_lo[1] (net)                            61.6280              0.0000     5.3215 f
  U3128/IN2 (AO22X1)                                              0.3889    0.0293 @   5.3508 f
  U3128/Q (AO22X1)                                                0.4015    0.2974 @   5.6482 f
  io_resp_yumi_o (net)                          1     120.8811              0.0000     5.6482 f
  io_resp_yumi_o (out)                                            0.4135    0.0479 @   5.6961 f
  data arrival time                                                                    5.6961

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6961
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2039


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4019     0.4019
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2017   0.0000   0.4019 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0721   0.2372   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  21.0307   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   21.0307              0.0000     0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            21.0307              0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6390 f
  core/be/csr_cmd[73] (net)                            21.0307              0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/icc_place20/INP (INVX1)                      0.0721    0.0009 &   0.6399 f
  core/be/be_mem/csr/icc_place20/ZN (INVX1)                       0.1977    0.1075     0.7475 r
  core/be/be_mem/csr/n968 (net)                14      61.8181              0.0000     0.7475 r
  core/be/be_mem/csr/icc_place25/IN1 (OR2X1)                      0.1977    0.0004 &   0.7479 r
  core/be/be_mem/csr/icc_place25/Q (OR2X1)                        0.0814    0.1040     0.8519 r
  core/be/be_mem/csr/n2077 (net)                5      20.1363              0.0000     0.8519 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.0814    0.0000 &   0.8519 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0594    0.0402     0.8922 f
  core/be/be_mem/csr/n19 (net)                  1       2.9375              0.0000     0.8922 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0594    0.0000 &   0.8922 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.1047    0.0580     0.9502 r
  core/be/be_mem/csr/n83 (net)                  2       7.6695              0.0000     0.9502 r
  core/be/be_mem/csr/U156/IN1 (NOR2X0)                            0.1047    0.0001 &   0.9502 r
  core/be/be_mem/csr/U156/QN (NOR2X0)                             0.0624    0.0471     0.9974 f
  core/be/be_mem/csr/n84 (net)                  1       3.6816              0.0000     0.9974 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0624    0.0000 &   0.9974 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0795    0.0441     1.0414 r
  core/be/be_mem/csr/n86 (net)                  1       4.8992              0.0000     1.0414 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0795    0.0000 &   1.0415 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0576    0.0444     1.0858 f
  core/be/be_mem/csr/n249 (net)                 1       3.9338              0.0000     1.0858 f
  core/be/be_mem/csr/icc_place63/INP (NBUFFX4)                    0.0576    0.0010 &   1.0868 f
  core/be/be_mem/csr/icc_place63/Z (NBUFFX4)                      0.1469    0.1406 @   1.2274 f
  core/be/be_mem/csr/n1557 (net)               43     159.5147              0.0000     1.2274 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X0)                           0.1470    0.0019 @   1.2293 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.1002    0.0557     1.2850 r
  core/be/be_mem/csr/n922 (net)                 1       5.2395              0.0000     1.2850 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X1)                          0.1002    0.0000 &   1.2850 r
  core/be/be_mem/csr/U1204/QN (NAND2X1)                           0.1069    0.0717     1.3567 f
  core/be/be_mem/csr/n1602 (net)                3      17.4885              0.0000     1.3567 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1069    0.0076 &   1.3642 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1696    0.0882     1.4524 r
  core/be/be_mem/csr/n1587 (net)                4      21.0049              0.0000     1.4524 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1696    0.0003 &   1.4528 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0742    0.0482     1.5010 f
  core/be/be_mem/csr/n1332 (net)                4      16.7852              0.0000     1.5010 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0742    0.0002 &   1.5012 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0348    0.0202     1.5214 r
  core/be/be_mem/csr/n1275 (net)                1       2.7457              0.0000     1.5214 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0348    0.0000 &   1.5214 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1178    0.0515     1.5729 f
  core/be/be_mem/csr/n1278 (net)                1       8.1789              0.0000     1.5729 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1178    0.0036 &   1.5765 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.1097    0.0661     1.6426 r
  core/be/be_mem/csr/n1280 (net)                1       9.3946              0.0000     1.6426 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.1097    0.0031 &   1.6458 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0572    0.0380     1.6838 f
  core/be/be_mem/csr/n1285 (net)                1       3.8761              0.0000     1.6838 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0572    0.0000 &   1.6838 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0304     1.7142 r
  core/be/be_mem/csr/n1287 (net)                1       4.1208              0.0000     1.7142 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0562    0.0000 &   1.7142 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0539    0.0274     1.7416 f
  core/be/be_mem/csr/n1295 (net)                1       2.2854              0.0000     1.7416 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0539    0.0000 &   1.7417 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0353    0.1026     1.8442 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.6520              0.0000     1.8442 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8442 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.6520              0.0000     1.8442 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0353    0.0001 &   1.8443 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1459    0.0350     1.8793 f
  core/be/be_mem/n8 (net)                       1       6.9994              0.0000     1.8793 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1459    0.0000 &   1.8793 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0864    0.0529     1.9322 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  19.5025   0.0000   1.9322 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9322 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    19.5025              0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   19.5025              0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  19.5025             0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  19.5025   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0864   0.0001 &   1.9323 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0462   0.0702   2.0025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   8.9134   0.0000   2.0025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0462   0.0000 &   2.0026 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0526   0.0726   2.0752 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1235   0.0000   2.0752 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0526   0.0001 &   2.0753 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0489   0.0739   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8754   0.0000   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0489   0.0000 &   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0677   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.5062   0.0000   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0398   0.0000 &   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0520   0.0724   2.2894 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  11.1129   0.0000   2.2894 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0520   0.0001 &   2.2895 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0459   0.0722   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7656   0.0000   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0459   0.0000 &   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0661   2.4278 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.0324   0.0000   2.4278 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4279 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0480   0.0702   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6107   0.0000   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0480   0.0000 &   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0457   0.0710   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6972   0.0000   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0457   0.0000 &   2.5692 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0313   0.0572   2.6263 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   7.9726   0.0000   2.6263 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6263 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   7.9726      0.0000     2.6263 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX1)       0.0313    0.0000 &   2.6263 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX1)        0.0218    0.0179     2.6442 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.4199         0.0000     2.6442 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0218    0.0000 &   2.6442 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0544    0.0310     2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   2.5785      0.0000     2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   2.5785         0.0000     2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   2.5785            0.0000     2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   2.5785   0.0000   2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   2.5785   0.0000   2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   2.5785   0.0000   2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   2.5785   0.0000   2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0544   0.0000 &   2.6752 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0307   0.0588   2.7339 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.3160   0.0000   2.7339 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7339 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.3160   0.0000   2.7339 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0307   0.0000 &   2.7340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0329   0.0501   2.7841 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0368   0.0000   2.7841 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.7841 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0368   0.0000   2.7841 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0329   0.0000 &   2.7841 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0489   0.0690   2.8531 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   9.9690   0.0000   2.8531 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8531 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   9.9690   0.0000   2.8531 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0489   0.0001 &   2.8532 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0773   0.0887 @   2.9419 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  39.4778   0.0000   2.9419 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9419 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  39.4778        0.0000     2.9419 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0773    0.0019 @   2.9438 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0316    0.0598     3.0036 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5884        0.0000     3.0036 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0036 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5884              0.0000     3.0036 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0036 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5884              0.0000     3.0036 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0316    0.0000 &   3.0036 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0708     3.0744 f
  core/be/be_mem/csr/n1115 (net)                4      18.2593              0.0000     3.0744 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1774    0.0003 &   3.0747 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0949    0.0558     3.1305 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.6630              0.0000     3.1305 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X2)                           0.0949    0.0001 &   3.1306 r
  core/be/be_mem/csr/U1251/QN (NOR2X2)                            0.0841    0.0349     3.1655 f
  core/be/be_mem/csr/n1202 (net)                3       7.9502              0.0000     3.1655 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0841    0.0000 &   3.1656 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3597    0.2437 @   3.4092 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     213.5259              0.0000     3.4092 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4092 f
  core/be/be_mem/trap_pkt_o[2] (net)                  213.5259              0.0000     3.4092 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4092 f
  core/be/trap_pkt[2] (net)                           213.5259              0.0000     3.4092 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4092 f
  core/be/be_checker/trap_pkt_i[2] (net)              213.5259              0.0000     3.4092 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4092 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     213.5259              0.0000     3.4092 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3590    0.0011 @   3.4104 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3000    0.2680 @   3.6784 f
  core/be/be_checker/director/n_3_net_ (net)    42    236.7324              0.0000     3.6784 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3004    0.0053 @   3.6837 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2068    0.1261     3.8098 r
  core/be/be_checker/director/n302 (net)        4      28.6439              0.0000     3.8098 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2068    0.0002 &   3.8100 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1644    0.1772 @   3.9872 f
  core/be/be_checker/director/flush_o (net)     7      48.2679              0.0000     3.9872 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9872 f
  core/be/be_checker/flush_o (net)                     48.2679              0.0000     3.9872 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9872 f
  core/be/flush (net)                                  48.2679              0.0000     3.9872 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9872 f
  core/be/be_calculator/flush_i (net)                  48.2679              0.0000     3.9872 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1646    0.0086 @   3.9958 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1176    0.1204     4.1162 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.8064       0.0000     4.1162 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1162 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.8064              0.0000     4.1162 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1176    0.0046 &   4.1208 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1360    0.0772     4.1981 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  23.2097           0.0000     4.1981 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1981 r
  core/be/be_calculator/mmu_cmd_v_o (net)              23.2097              0.0000     4.1981 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1981 r
  core/be/mmu_cmd_v (net)                              23.2097              0.0000     4.1981 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1981 r
  core/be/be_mem/mmu_cmd_v_i (net)                     23.2097              0.0000     4.1981 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1360    0.0002 &   4.1982 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1162    0.1361     4.3344 r
  core/be/be_mem/dcache_pkt_v (net)             2      27.7228              0.0000     4.3344 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3344 r
  core/be/be_mem/dcache/v_i (net)                      27.7228              0.0000     4.3344 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1162    0.0253 &   4.3597 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0825    0.1495 @   4.5092 f
  core/be/be_mem/dcache/n664 (net)              9      46.8708              0.0000     4.5092 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X4)                         0.0826    0.0014 @   4.5106 f
  core/be/be_mem/dcache/U138/QN (NOR2X4)                          0.0835    0.0441     4.5547 r
  core/be/be_mem/dcache/n734 (net)              6      20.3898              0.0000     4.5547 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.0835    0.0002 &   4.5548 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1439    0.0981     4.6529 f
  core/be/be_mem/dcache/n733 (net)              7      19.7231              0.0000     4.6529 f
  core/be/be_mem/dcache/icc_place93/INP (INVX0)                   0.1439    0.0003 &   4.6532 f
  core/be/be_mem/dcache/icc_place93/ZN (INVX0)                    0.0687    0.0399     4.6930 r
  core/be/be_mem/dcache/n720 (net)              1       3.7835              0.0000     4.6930 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0687    0.0000 &   4.6930 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.2012    0.1009     4.7940 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  16.5018           0.0000     4.7940 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.7940 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            16.5018              0.0000     4.7940 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.7940 f
  core/be/data_mem_pkt_ready_o (net)                   16.5018              0.0000     4.7940 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.7940 f
  core/data_mem_pkt_ready_o[1] (net)                   16.5018              0.0000     4.7940 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.7940 f
  data_mem_pkt_ready_lo[1] (net)                       16.5018              0.0000     4.7940 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.7940 f
  uce_1__uce/data_mem_pkt_ready_i (net)                16.5018              0.0000     4.7940 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.2012    0.0237 &   4.8177 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1486    0.0771     4.8947 r
  uce_1__uce/n19 (net)                          2       5.4091              0.0000     4.8947 r
  uce_1__uce/U52/INP (INVX0)                                      0.1486    0.0000 &   4.8948 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1004    0.0719     4.9667 f
  uce_1__uce/n36 (net)                          4      11.3706              0.0000     4.9667 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1004    0.0001 &   4.9668 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0691    0.1106     5.0774 f
  uce_1__uce/cache_req_complete_o (net)         2      11.5424              0.0000     5.0774 f
  uce_1__uce/U72/INP (INVX0)                                      0.0691    0.0001 &   5.0775 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0716    0.0452     5.1227 r
  uce_1__uce/n106 (net)                         2       7.6004              0.0000     5.1227 r
  uce_1__uce/U720/IN3 (NAND3X0)                                   0.0716    0.0001 &   5.1228 r
  uce_1__uce/U720/QN (NAND3X0)                                    0.3882    0.1936 @   5.3164 f
  uce_1__uce/mem_resp_yumi_o (net)              3      61.6280              0.0000     5.3164 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.3164 f
  mem_resp_yumi_lo[1] (net)                            61.6280              0.0000     5.3164 f
  U3128/IN2 (AO22X1)                                              0.3889    0.0293 @   5.3457 f
  U3128/Q (AO22X1)                                                0.4015    0.2974 @   5.6431 f
  io_resp_yumi_o (net)                          1     120.8811              0.0000     5.6431 f
  io_resp_yumi_o (out)                                            0.4135    0.0479 @   5.6910 f
  data arrival time                                                                    5.6910

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2090


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4019     0.4019
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2017   0.0000   0.4019 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0721   0.2372   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  21.0307   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   21.0307              0.0000     0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            21.0307              0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6390 f
  core/be/csr_cmd[73] (net)                            21.0307              0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/icc_place20/INP (INVX1)                      0.0721    0.0009 &   0.6399 f
  core/be/be_mem/csr/icc_place20/ZN (INVX1)                       0.1977    0.1075     0.7475 r
  core/be/be_mem/csr/n968 (net)                14      61.8181              0.0000     0.7475 r
  core/be/be_mem/csr/icc_place125/IN1 (NOR2X0)                    0.1977    0.0003 &   0.7477 r
  core/be/be_mem/csr/icc_place125/QN (NOR2X0)                     0.0838    0.0537     0.8014 f
  core/be/be_mem/csr/n1684 (net)                1       2.9822              0.0000     0.8014 f
  core/be/be_mem/csr/U90/IN1 (NAND2X0)                            0.0838    0.0000 &   0.8015 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                             0.0734    0.0470     0.8484 r
  core/be/be_mem/csr/n38 (net)                  1       3.8172              0.0000     0.8484 r
  core/be/be_mem/csr/U91/IN2 (NOR2X0)                             0.0734    0.0000 &   0.8485 r
  core/be/be_mem/csr/U91/QN (NOR2X0)                              0.0908    0.0680     0.9164 f
  core/be/be_mem/csr/n53 (net)                  3       9.3514              0.0000     0.9164 f
  core/be/be_mem/csr/U106/IN1 (NAND2X0)                           0.0908    0.0001 &   0.9165 f
  core/be/be_mem/csr/U106/QN (NAND2X0)                            0.1293    0.0780     0.9945 r
  core/be/be_mem/csr/n51 (net)                  2      10.9406              0.0000     0.9945 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.1293    0.0078 &   1.0023 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.0944    0.0490     1.0512 f
  core/be/be_mem/csr/n50 (net)                  1       3.3456              0.0000     1.0512 f
  core/be/be_mem/csr/icc_place48/INP (NBUFFX4)                    0.0944    0.0000 &   1.0512 f
  core/be/be_mem/csr/icc_place48/Z (NBUFFX4)                      0.1443    0.1520 @   1.2033 f
  core/be/be_mem/csr/n1375 (net)               43     159.8617              0.0000     1.2033 f
  core/be/be_mem/csr/icc_place49/INP (INVX0)                      0.1446    0.0014 @   1.2046 f
  core/be/be_mem/csr/icc_place49/ZN (INVX0)                       0.1024    0.0631     1.2677 r
  core/be/be_mem/csr/n1377 (net)                3       9.4699              0.0000     1.2677 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X0)                          0.1024    0.0001 &   1.2678 r
  core/be/be_mem/csr/U1196/QN (NAND2X0)                           0.0842    0.0515     1.3193 f
  core/be/be_mem/csr/n916 (net)                 1       3.6203              0.0000     1.3193 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X0)                           0.0842    0.0000 &   1.3193 f
  core/be/be_mem/csr/U1197/QN (NOR2X0)                            0.0844    0.0424     1.3617 r
  core/be/be_mem/csr/n917 (net)                 1       3.8254              0.0000     1.3617 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0844    0.0000 &   1.3617 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0681    0.0422     1.4039 f
  core/be/be_mem/csr/n1116 (net)                2       7.7206              0.0000     1.4039 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X2)                           0.0681    0.0000 &   1.4040 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                            0.0639    0.0357     1.4396 r
  core/be/be_mem/csr/n923 (net)                 1       7.2679              0.0000     1.4396 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0639    0.0000 &   1.4397 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0742    0.0409     1.4806 f
  core/be/be_mem/csr/n1332 (net)                4      16.7852              0.0000     1.4806 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0742    0.0002 &   1.4808 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0348    0.0202     1.5010 r
  core/be/be_mem/csr/n1275 (net)                1       2.7457              0.0000     1.5010 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0348    0.0000 &   1.5010 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1178    0.0515     1.5525 f
  core/be/be_mem/csr/n1278 (net)                1       8.1789              0.0000     1.5525 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1178    0.0036 &   1.5561 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.1097    0.0661     1.6222 r
  core/be/be_mem/csr/n1280 (net)                1       9.3946              0.0000     1.6222 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.1097    0.0031 &   1.6254 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0572    0.0380     1.6634 f
  core/be/be_mem/csr/n1285 (net)                1       3.8761              0.0000     1.6634 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0572    0.0000 &   1.6634 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0304     1.6938 r
  core/be/be_mem/csr/n1287 (net)                1       4.1208              0.0000     1.6938 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0562    0.0000 &   1.6938 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0539    0.0274     1.7212 f
  core/be/be_mem/csr/n1295 (net)                1       2.2854              0.0000     1.7212 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0539    0.0000 &   1.7212 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0353    0.1026     1.8238 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.6520              0.0000     1.8238 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8238 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.6520              0.0000     1.8238 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0353    0.0001 &   1.8239 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1459    0.0350     1.8589 f
  core/be/be_mem/n8 (net)                       1       6.9994              0.0000     1.8589 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1459    0.0000 &   1.8589 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0864    0.0529     1.9118 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  19.5025   0.0000   1.9118 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9118 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    19.5025              0.0000     1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   19.5025              0.0000     1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  19.5025             0.0000     1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  19.5025   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0864   0.0001 &   1.9119 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0462   0.0702   1.9821 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   8.9134   0.0000   1.9821 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0462   0.0000 &   1.9822 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0526   0.0726   2.0548 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1235   0.0000   2.0548 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0526   0.0001 &   2.0549 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0489   0.0739   2.1288 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8754   0.0000   2.1288 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0489   0.0000 &   2.1288 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0677   2.1966 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.5062   0.0000   2.1966 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0398   0.0000 &   2.1966 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0520   0.0724   2.2690 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  11.1129   0.0000   2.2690 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0520   0.0001 &   2.2691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0459   0.0722   2.3413 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7656   0.0000   2.3413 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0459   0.0000 &   2.3413 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0661   2.4074 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.0324   0.0000   2.4074 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4075 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0480   0.0702   2.4776 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6107   0.0000   2.4776 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0480   0.0000 &   2.4777 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0457   0.0710   2.5487 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6972   0.0000   2.5487 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0457   0.0000 &   2.5488 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0291   0.0600   2.6087 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   2.5842   0.0000   2.6087 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6087 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   2.5842      0.0000     2.6087 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0291    0.0000 &   2.6087 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0324    0.0537     2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2250      0.0000     2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2250         0.0000     2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2250            0.0000     2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2250   0.0000   2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2250   0.0000   2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2250   0.0000   2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2250   0.0000   2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0324   0.0000 &   2.6624 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0308   0.0537   2.7162 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.9318   0.0000   2.7162 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7162 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.9318   0.0000   2.7162 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0308   0.0001 &   2.7162 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0464   0.0582   2.7744 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   9.0226   0.0000   2.7744 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.7744 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   9.0226   0.0000   2.7744 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0464   0.0001 &   2.7744 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0489   0.0633   2.8378 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   9.9690   0.0000   2.8378 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8378 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   9.9690   0.0000   2.8378 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0489   0.0001 &   2.8379 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0773   0.0887 @   2.9266 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  39.4778   0.0000   2.9266 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9266 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  39.4778        0.0000     2.9266 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0773    0.0019 @   2.9285 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0316    0.0598     2.9883 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5884        0.0000     2.9883 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.9883 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5884              0.0000     2.9883 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.9883 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5884              0.0000     2.9883 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0316    0.0000 &   2.9883 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0708     3.0591 f
  core/be/be_mem/csr/n1115 (net)                4      18.2593              0.0000     3.0591 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1774    0.0003 &   3.0594 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0949    0.0558     3.1152 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.6630              0.0000     3.1152 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X2)                           0.0949    0.0001 &   3.1153 r
  core/be/be_mem/csr/U1251/QN (NOR2X2)                            0.0841    0.0349     3.1502 f
  core/be/be_mem/csr/n1202 (net)                3       7.9502              0.0000     3.1502 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0841    0.0000 &   3.1503 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3597    0.2437 @   3.3939 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     213.5259              0.0000     3.3939 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3939 f
  core/be/be_mem/trap_pkt_o[2] (net)                  213.5259              0.0000     3.3939 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3939 f
  core/be/trap_pkt[2] (net)                           213.5259              0.0000     3.3939 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3939 f
  core/be/be_checker/trap_pkt_i[2] (net)              213.5259              0.0000     3.3939 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3939 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     213.5259              0.0000     3.3939 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3590    0.0011 @   3.3950 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3000    0.2680 @   3.6631 f
  core/be/be_checker/director/n_3_net_ (net)    42    236.7324              0.0000     3.6631 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3004    0.0053 @   3.6684 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2068    0.1261     3.7945 r
  core/be/be_checker/director/n302 (net)        4      28.6439              0.0000     3.7945 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2068    0.0002 &   3.7947 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1644    0.1772 @   3.9719 f
  core/be/be_checker/director/flush_o (net)     7      48.2679              0.0000     3.9719 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9719 f
  core/be/be_checker/flush_o (net)                     48.2679              0.0000     3.9719 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9719 f
  core/be/flush (net)                                  48.2679              0.0000     3.9719 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9719 f
  core/be/be_calculator/flush_i (net)                  48.2679              0.0000     3.9719 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1646    0.0086 @   3.9805 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1176    0.1204     4.1009 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.8064       0.0000     4.1009 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1009 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.8064              0.0000     4.1009 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1176    0.0046 &   4.1055 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1360    0.0772     4.1827 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  23.2097           0.0000     4.1827 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1827 r
  core/be/be_calculator/mmu_cmd_v_o (net)              23.2097              0.0000     4.1827 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1827 r
  core/be/mmu_cmd_v (net)                              23.2097              0.0000     4.1827 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1827 r
  core/be/be_mem/mmu_cmd_v_i (net)                     23.2097              0.0000     4.1827 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1360    0.0002 &   4.1829 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1162    0.1361     4.3191 r
  core/be/be_mem/dcache_pkt_v (net)             2      27.7228              0.0000     4.3191 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3191 r
  core/be/be_mem/dcache/v_i (net)                      27.7228              0.0000     4.3191 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1162    0.0253 &   4.3444 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0825    0.1495 @   4.4939 f
  core/be/be_mem/dcache/n664 (net)              9      46.8708              0.0000     4.4939 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X4)                         0.0826    0.0014 @   4.4953 f
  core/be/be_mem/dcache/U138/QN (NOR2X4)                          0.0835    0.0441     4.5393 r
  core/be/be_mem/dcache/n734 (net)              6      20.3898              0.0000     4.5393 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.0835    0.0002 &   4.5395 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1439    0.0981     4.6376 f
  core/be/be_mem/dcache/n733 (net)              7      19.7231              0.0000     4.6376 f
  core/be/be_mem/dcache/icc_place93/INP (INVX0)                   0.1439    0.0003 &   4.6378 f
  core/be/be_mem/dcache/icc_place93/ZN (INVX0)                    0.0687    0.0399     4.6777 r
  core/be/be_mem/dcache/n720 (net)              1       3.7835              0.0000     4.6777 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0687    0.0000 &   4.6777 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.2012    0.1009     4.7787 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  16.5018           0.0000     4.7787 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.7787 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            16.5018              0.0000     4.7787 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.7787 f
  core/be/data_mem_pkt_ready_o (net)                   16.5018              0.0000     4.7787 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.7787 f
  core/data_mem_pkt_ready_o[1] (net)                   16.5018              0.0000     4.7787 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.7787 f
  data_mem_pkt_ready_lo[1] (net)                       16.5018              0.0000     4.7787 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.7787 f
  uce_1__uce/data_mem_pkt_ready_i (net)                16.5018              0.0000     4.7787 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.2012    0.0237 &   4.8024 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1486    0.0771     4.8794 r
  uce_1__uce/n19 (net)                          2       5.4091              0.0000     4.8794 r
  uce_1__uce/U52/INP (INVX0)                                      0.1486    0.0000 &   4.8794 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1004    0.0719     4.9514 f
  uce_1__uce/n36 (net)                          4      11.3706              0.0000     4.9514 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1004    0.0001 &   4.9515 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0691    0.1106     5.0621 f
  uce_1__uce/cache_req_complete_o (net)         2      11.5424              0.0000     5.0621 f
  uce_1__uce/U72/INP (INVX0)                                      0.0691    0.0001 &   5.0622 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0716    0.0452     5.1074 r
  uce_1__uce/n106 (net)                         2       7.6004              0.0000     5.1074 r
  uce_1__uce/U720/IN3 (NAND3X0)                                   0.0716    0.0001 &   5.1075 r
  uce_1__uce/U720/QN (NAND3X0)                                    0.3882    0.1936 @   5.3011 f
  uce_1__uce/mem_resp_yumi_o (net)              3      61.6280              0.0000     5.3011 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.3011 f
  mem_resp_yumi_lo[1] (net)                            61.6280              0.0000     5.3011 f
  U3128/IN2 (AO22X1)                                              0.3889    0.0293 @   5.3304 f
  U3128/Q (AO22X1)                                                0.4015    0.2974 @   5.6278 f
  io_resp_yumi_o (net)                          1     120.8811              0.0000     5.6278 f
  io_resp_yumi_o (out)                                            0.4135    0.0479 @   5.6757 f
  data arrival time                                                                    5.6757

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6757
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2243


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4019     0.4019
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2017   0.0000   0.4019 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0721   0.2372   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  21.0307   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   21.0307              0.0000     0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            21.0307              0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6390 f
  core/be/csr_cmd[73] (net)                            21.0307              0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/icc_place20/INP (INVX1)                      0.0721    0.0009 &   0.6399 f
  core/be/be_mem/csr/icc_place20/ZN (INVX1)                       0.1977    0.1075     0.7475 r
  core/be/be_mem/csr/n968 (net)                14      61.8181              0.0000     0.7475 r
  core/be/be_mem/csr/icc_place125/IN1 (NOR2X0)                    0.1977    0.0003 &   0.7477 r
  core/be/be_mem/csr/icc_place125/QN (NOR2X0)                     0.0838    0.0537     0.8014 f
  core/be/be_mem/csr/n1684 (net)                1       2.9822              0.0000     0.8014 f
  core/be/be_mem/csr/U90/IN1 (NAND2X0)                            0.0838    0.0000 &   0.8015 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                             0.0734    0.0470     0.8484 r
  core/be/be_mem/csr/n38 (net)                  1       3.8172              0.0000     0.8484 r
  core/be/be_mem/csr/U91/IN2 (NOR2X0)                             0.0734    0.0000 &   0.8485 r
  core/be/be_mem/csr/U91/QN (NOR2X0)                              0.0908    0.0680     0.9164 f
  core/be/be_mem/csr/n53 (net)                  3       9.3514              0.0000     0.9164 f
  core/be/be_mem/csr/U106/IN1 (NAND2X0)                           0.0908    0.0001 &   0.9165 f
  core/be/be_mem/csr/U106/QN (NAND2X0)                            0.1293    0.0780     0.9945 r
  core/be/be_mem/csr/n51 (net)                  2      10.9406              0.0000     0.9945 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.1293    0.0078 &   1.0023 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.0944    0.0490     1.0512 f
  core/be/be_mem/csr/n50 (net)                  1       3.3456              0.0000     1.0512 f
  core/be/be_mem/csr/icc_place48/INP (NBUFFX4)                    0.0944    0.0000 &   1.0512 f
  core/be/be_mem/csr/icc_place48/Z (NBUFFX4)                      0.1443    0.1520 @   1.2033 f
  core/be/be_mem/csr/n1375 (net)               43     159.8617              0.0000     1.2033 f
  core/be/be_mem/csr/icc_place49/INP (INVX0)                      0.1446    0.0014 @   1.2046 f
  core/be/be_mem/csr/icc_place49/ZN (INVX0)                       0.1024    0.0631     1.2677 r
  core/be/be_mem/csr/n1377 (net)                3       9.4699              0.0000     1.2677 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X0)                          0.1024    0.0001 &   1.2678 r
  core/be/be_mem/csr/U1196/QN (NAND2X0)                           0.0842    0.0515     1.3193 f
  core/be/be_mem/csr/n916 (net)                 1       3.6203              0.0000     1.3193 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X0)                           0.0842    0.0000 &   1.3193 f
  core/be/be_mem/csr/U1197/QN (NOR2X0)                            0.0844    0.0424     1.3617 r
  core/be/be_mem/csr/n917 (net)                 1       3.8254              0.0000     1.3617 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0844    0.0000 &   1.3617 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0681    0.0422     1.4039 f
  core/be/be_mem/csr/n1116 (net)                2       7.7206              0.0000     1.4039 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X2)                           0.0681    0.0000 &   1.4040 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                            0.0639    0.0357     1.4396 r
  core/be/be_mem/csr/n923 (net)                 1       7.2679              0.0000     1.4396 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0639    0.0000 &   1.4397 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0742    0.0409     1.4806 f
  core/be/be_mem/csr/n1332 (net)                4      16.7852              0.0000     1.4806 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0742    0.0002 &   1.4808 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0348    0.0202     1.5010 r
  core/be/be_mem/csr/n1275 (net)                1       2.7457              0.0000     1.5010 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0348    0.0000 &   1.5010 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1178    0.0515     1.5525 f
  core/be/be_mem/csr/n1278 (net)                1       8.1789              0.0000     1.5525 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1178    0.0036 &   1.5561 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.1097    0.0661     1.6222 r
  core/be/be_mem/csr/n1280 (net)                1       9.3946              0.0000     1.6222 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.1097    0.0031 &   1.6254 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0572    0.0380     1.6634 f
  core/be/be_mem/csr/n1285 (net)                1       3.8761              0.0000     1.6634 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0572    0.0000 &   1.6634 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0304     1.6938 r
  core/be/be_mem/csr/n1287 (net)                1       4.1208              0.0000     1.6938 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0562    0.0000 &   1.6938 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0539    0.0274     1.7212 f
  core/be/be_mem/csr/n1295 (net)                1       2.2854              0.0000     1.7212 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0539    0.0000 &   1.7212 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0353    0.1026     1.8238 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.6520              0.0000     1.8238 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8238 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.6520              0.0000     1.8238 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0353    0.0001 &   1.8239 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1459    0.0350     1.8589 f
  core/be/be_mem/n8 (net)                       1       6.9994              0.0000     1.8589 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1459    0.0000 &   1.8589 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0864    0.0529     1.9118 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  19.5025   0.0000   1.9118 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9118 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    19.5025              0.0000     1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   19.5025              0.0000     1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  19.5025             0.0000     1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  19.5025   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0864   0.0001 &   1.9119 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0462   0.0702   1.9821 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   8.9134   0.0000   1.9821 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0462   0.0000 &   1.9822 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0526   0.0726   2.0548 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1235   0.0000   2.0548 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0526   0.0001 &   2.0549 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0489   0.0739   2.1288 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8754   0.0000   2.1288 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0489   0.0000 &   2.1288 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0677   2.1966 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.5062   0.0000   2.1966 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0398   0.0000 &   2.1966 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0520   0.0724   2.2690 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  11.1129   0.0000   2.2690 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0520   0.0001 &   2.2691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0459   0.0722   2.3413 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7656   0.0000   2.3413 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0459   0.0000 &   2.3413 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0661   2.4074 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.0324   0.0000   2.4074 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4075 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0480   0.0702   2.4776 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6107   0.0000   2.4776 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0480   0.0000 &   2.4777 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0457   0.0710   2.5487 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6972   0.0000   2.5487 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0457   0.0000 &   2.5487 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0313   0.0572   2.6059 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   7.9726   0.0000   2.6059 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6059 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   7.9726      0.0000     2.6059 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX1)       0.0313    0.0000 &   2.6059 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX1)        0.0218    0.0179     2.6238 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.4199         0.0000     2.6238 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0218    0.0000 &   2.6238 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0544    0.0310     2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   2.5785      0.0000     2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   2.5785         0.0000     2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   2.5785            0.0000     2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   2.5785   0.0000   2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   2.5785   0.0000   2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   2.5785   0.0000   2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   2.5785   0.0000   2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0544   0.0000 &   2.6548 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0307   0.0588   2.7135 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.3160   0.0000   2.7135 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7135 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.3160   0.0000   2.7135 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0307   0.0000 &   2.7136 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0329   0.0501   2.7636 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0368   0.0000   2.7636 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.7636 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0368   0.0000   2.7636 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0329   0.0000 &   2.7637 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0489   0.0690   2.8327 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   9.9690   0.0000   2.8327 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8327 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   9.9690   0.0000   2.8327 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0489   0.0001 &   2.8328 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0773   0.0887 @   2.9215 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  39.4778   0.0000   2.9215 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9215 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  39.4778        0.0000     2.9215 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0773    0.0019 @   2.9234 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0316    0.0598     2.9832 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5884        0.0000     2.9832 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.9832 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5884              0.0000     2.9832 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.9832 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5884              0.0000     2.9832 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0316    0.0000 &   2.9832 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0708     3.0540 f
  core/be/be_mem/csr/n1115 (net)                4      18.2593              0.0000     3.0540 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1774    0.0003 &   3.0543 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0949    0.0558     3.1101 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.6630              0.0000     3.1101 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X2)                           0.0949    0.0001 &   3.1102 r
  core/be/be_mem/csr/U1251/QN (NOR2X2)                            0.0841    0.0349     3.1451 f
  core/be/be_mem/csr/n1202 (net)                3       7.9502              0.0000     3.1451 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0841    0.0000 &   3.1452 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3597    0.2437 @   3.3888 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     213.5259              0.0000     3.3888 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3888 f
  core/be/be_mem/trap_pkt_o[2] (net)                  213.5259              0.0000     3.3888 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3888 f
  core/be/trap_pkt[2] (net)                           213.5259              0.0000     3.3888 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3888 f
  core/be/be_checker/trap_pkt_i[2] (net)              213.5259              0.0000     3.3888 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3888 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     213.5259              0.0000     3.3888 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3590    0.0011 @   3.3899 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3000    0.2680 @   3.6580 f
  core/be/be_checker/director/n_3_net_ (net)    42    236.7324              0.0000     3.6580 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3004    0.0053 @   3.6633 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2068    0.1261     3.7894 r
  core/be/be_checker/director/n302 (net)        4      28.6439              0.0000     3.7894 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2068    0.0002 &   3.7896 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1644    0.1772 @   3.9668 f
  core/be/be_checker/director/flush_o (net)     7      48.2679              0.0000     3.9668 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9668 f
  core/be/be_checker/flush_o (net)                     48.2679              0.0000     3.9668 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9668 f
  core/be/flush (net)                                  48.2679              0.0000     3.9668 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9668 f
  core/be/be_calculator/flush_i (net)                  48.2679              0.0000     3.9668 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1646    0.0086 @   3.9754 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1176    0.1204     4.0958 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.8064       0.0000     4.0958 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0958 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.8064              0.0000     4.0958 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1176    0.0046 &   4.1004 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1360    0.0772     4.1776 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  23.2097           0.0000     4.1776 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1776 r
  core/be/be_calculator/mmu_cmd_v_o (net)              23.2097              0.0000     4.1776 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1776 r
  core/be/mmu_cmd_v (net)                              23.2097              0.0000     4.1776 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1776 r
  core/be/be_mem/mmu_cmd_v_i (net)                     23.2097              0.0000     4.1776 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1360    0.0002 &   4.1778 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1162    0.1361     4.3140 r
  core/be/be_mem/dcache_pkt_v (net)             2      27.7228              0.0000     4.3140 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3140 r
  core/be/be_mem/dcache/v_i (net)                      27.7228              0.0000     4.3140 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1162    0.0253 &   4.3393 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0825    0.1495 @   4.4888 f
  core/be/be_mem/dcache/n664 (net)              9      46.8708              0.0000     4.4888 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X4)                         0.0826    0.0014 @   4.4902 f
  core/be/be_mem/dcache/U138/QN (NOR2X4)                          0.0835    0.0441     4.5342 r
  core/be/be_mem/dcache/n734 (net)              6      20.3898              0.0000     4.5342 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.0835    0.0002 &   4.5344 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1439    0.0981     4.6325 f
  core/be/be_mem/dcache/n733 (net)              7      19.7231              0.0000     4.6325 f
  core/be/be_mem/dcache/icc_place93/INP (INVX0)                   0.1439    0.0003 &   4.6328 f
  core/be/be_mem/dcache/icc_place93/ZN (INVX0)                    0.0687    0.0399     4.6726 r
  core/be/be_mem/dcache/n720 (net)              1       3.7835              0.0000     4.6726 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0687    0.0000 &   4.6726 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.2012    0.1009     4.7736 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  16.5018           0.0000     4.7736 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.7736 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            16.5018              0.0000     4.7736 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.7736 f
  core/be/data_mem_pkt_ready_o (net)                   16.5018              0.0000     4.7736 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.7736 f
  core/data_mem_pkt_ready_o[1] (net)                   16.5018              0.0000     4.7736 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.7736 f
  data_mem_pkt_ready_lo[1] (net)                       16.5018              0.0000     4.7736 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.7736 f
  uce_1__uce/data_mem_pkt_ready_i (net)                16.5018              0.0000     4.7736 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.2012    0.0237 &   4.7973 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1486    0.0771     4.8743 r
  uce_1__uce/n19 (net)                          2       5.4091              0.0000     4.8743 r
  uce_1__uce/U52/INP (INVX0)                                      0.1486    0.0000 &   4.8743 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1004    0.0719     4.9463 f
  uce_1__uce/n36 (net)                          4      11.3706              0.0000     4.9463 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1004    0.0001 &   4.9464 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0691    0.1106     5.0570 f
  uce_1__uce/cache_req_complete_o (net)         2      11.5424              0.0000     5.0570 f
  uce_1__uce/U72/INP (INVX0)                                      0.0691    0.0001 &   5.0571 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0716    0.0452     5.1023 r
  uce_1__uce/n106 (net)                         2       7.6004              0.0000     5.1023 r
  uce_1__uce/U720/IN3 (NAND3X0)                                   0.0716    0.0001 &   5.1024 r
  uce_1__uce/U720/QN (NAND3X0)                                    0.3882    0.1936 @   5.2960 f
  uce_1__uce/mem_resp_yumi_o (net)              3      61.6280              0.0000     5.2960 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.2960 f
  mem_resp_yumi_lo[1] (net)                            61.6280              0.0000     5.2960 f
  U3128/IN2 (AO22X1)                                              0.3889    0.0293 @   5.3253 f
  U3128/Q (AO22X1)                                                0.4015    0.2974 @   5.6227 f
  io_resp_yumi_o (net)                          1     120.8811              0.0000     5.6227 f
  io_resp_yumi_o (out)                                            0.4135    0.0479 @   5.6706 f
  data arrival time                                                                    5.6706

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2294


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4019     0.4019
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2017   0.0000   0.4019 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0721   0.2372   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  21.0307   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   21.0307              0.0000     0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            21.0307              0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6390 f
  core/be/csr_cmd[73] (net)                            21.0307              0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/icc_place20/INP (INVX1)                      0.0721    0.0009 &   0.6399 f
  core/be/be_mem/csr/icc_place20/ZN (INVX1)                       0.1977    0.1075     0.7475 r
  core/be/be_mem/csr/n968 (net)                14      61.8181              0.0000     0.7475 r
  core/be/be_mem/csr/icc_place25/IN1 (OR2X1)                      0.1977    0.0004 &   0.7479 r
  core/be/be_mem/csr/icc_place25/Q (OR2X1)                        0.0814    0.1040     0.8519 r
  core/be/be_mem/csr/n2077 (net)                5      20.1363              0.0000     0.8519 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.0814    0.0000 &   0.8519 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0594    0.0402     0.8922 f
  core/be/be_mem/csr/n19 (net)                  1       2.9375              0.0000     0.8922 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0594    0.0000 &   0.8922 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.1047    0.0580     0.9502 r
  core/be/be_mem/csr/n83 (net)                  2       7.6695              0.0000     0.9502 r
  core/be/be_mem/csr/U156/IN1 (NOR2X0)                            0.1047    0.0001 &   0.9502 r
  core/be/be_mem/csr/U156/QN (NOR2X0)                             0.0624    0.0471     0.9974 f
  core/be/be_mem/csr/n84 (net)                  1       3.6816              0.0000     0.9974 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0624    0.0000 &   0.9974 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0795    0.0441     1.0414 r
  core/be/be_mem/csr/n86 (net)                  1       4.8992              0.0000     1.0414 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0795    0.0000 &   1.0415 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0576    0.0444     1.0858 f
  core/be/be_mem/csr/n249 (net)                 1       3.9338              0.0000     1.0858 f
  core/be/be_mem/csr/icc_place63/INP (NBUFFX4)                    0.0576    0.0010 &   1.0868 f
  core/be/be_mem/csr/icc_place63/Z (NBUFFX4)                      0.1469    0.1406 @   1.2274 f
  core/be/be_mem/csr/n1557 (net)               43     159.5147              0.0000     1.2274 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X0)                           0.1470    0.0019 @   1.2293 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.1002    0.0557     1.2850 r
  core/be/be_mem/csr/n922 (net)                 1       5.2395              0.0000     1.2850 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X1)                          0.1002    0.0000 &   1.2850 r
  core/be/be_mem/csr/U1204/QN (NAND2X1)                           0.1069    0.0717     1.3567 f
  core/be/be_mem/csr/n1602 (net)                3      17.4885              0.0000     1.3567 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1069    0.0076 &   1.3642 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1696    0.0882     1.4524 r
  core/be/be_mem/csr/n1587 (net)                4      21.0049              0.0000     1.4524 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1696    0.0003 &   1.4528 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0742    0.0482     1.5010 f
  core/be/be_mem/csr/n1332 (net)                4      16.7852              0.0000     1.5010 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0742    0.0002 &   1.5012 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0348    0.0202     1.5214 r
  core/be/be_mem/csr/n1275 (net)                1       2.7457              0.0000     1.5214 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0348    0.0000 &   1.5214 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1178    0.0515     1.5729 f
  core/be/be_mem/csr/n1278 (net)                1       8.1789              0.0000     1.5729 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1178    0.0036 &   1.5765 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.1097    0.0661     1.6426 r
  core/be/be_mem/csr/n1280 (net)                1       9.3946              0.0000     1.6426 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.1097    0.0031 &   1.6458 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0572    0.0380     1.6838 f
  core/be/be_mem/csr/n1285 (net)                1       3.8761              0.0000     1.6838 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0572    0.0000 &   1.6838 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0304     1.7142 r
  core/be/be_mem/csr/n1287 (net)                1       4.1208              0.0000     1.7142 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0562    0.0000 &   1.7142 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0539    0.0274     1.7416 f
  core/be/be_mem/csr/n1295 (net)                1       2.2854              0.0000     1.7416 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0539    0.0000 &   1.7417 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0353    0.1026     1.8442 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.6520              0.0000     1.8442 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8442 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.6520              0.0000     1.8442 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0353    0.0001 &   1.8443 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1459    0.0350     1.8793 f
  core/be/be_mem/n8 (net)                       1       6.9994              0.0000     1.8793 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1459    0.0000 &   1.8793 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0864    0.0529     1.9322 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  19.5025   0.0000   1.9322 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9322 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    19.5025              0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   19.5025              0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  19.5025             0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  19.5025   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0864   0.0001 &   1.9323 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0462   0.0702   2.0025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   8.9134   0.0000   2.0025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0462   0.0000 &   2.0026 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0526   0.0726   2.0752 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1235   0.0000   2.0752 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0526   0.0001 &   2.0753 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0489   0.0739   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8754   0.0000   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0489   0.0000 &   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0677   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.5062   0.0000   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0398   0.0000 &   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0520   0.0724   2.2894 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  11.1129   0.0000   2.2894 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0520   0.0001 &   2.2895 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0459   0.0722   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7656   0.0000   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0459   0.0000 &   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0661   2.4278 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.0324   0.0000   2.4278 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4279 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0480   0.0702   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6107   0.0000   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0480   0.0000 &   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0457   0.0710   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6972   0.0000   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.6972      0.0000     2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0457    0.0000 &   2.5692 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0473    0.0357     2.6049 f
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.9702         0.0000     2.6049 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0473    0.0000 &   2.6049 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0297    0.0599     2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.1658      0.0000     2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.1658         0.0000     2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.1658            0.0000     2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.1658   0.0000   2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.1658   0.0000   2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.1658   0.0000   2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.1658   0.0000   2.6648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0297   0.0000 &   2.6649 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0271   0.0508   2.7156 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.7380   0.0000   2.7156 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7156 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.7380   0.0000   2.7156 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0271   0.0001 &   2.7157 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0411   0.0594   2.7750 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   8.8295   0.0000   2.7750 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.7750 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   8.8295   0.0000   2.7750 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0411   0.0001 &   2.7751 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0437   0.0635   2.8386 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   9.7714   0.0000   2.8386 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8386 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   9.7714   0.0000   2.8386 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0437   0.0001 &   2.8387 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0690   0.0892 @   2.9279 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  39.0685   0.0000   2.9279 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9279 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  39.0685        0.0000     2.9279 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0690    0.0018 @   2.9297 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0296    0.0571     2.9868 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5244        0.0000     2.9868 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.9868 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5244              0.0000     2.9868 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.9868 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5244              0.0000     2.9868 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0296    0.0000 &   2.9868 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2202    0.0701     3.0569 r
  core/be/be_mem/csr/n1115 (net)                4      18.5114              0.0000     3.0569 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2202    0.0003 &   3.0572 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0959    0.0615     3.1188 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.4069              0.0000     3.1188 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X2)                           0.0959    0.0001 &   3.1188 f
  core/be/be_mem/csr/U1251/QN (NOR2X2)                            0.0927    0.0410     3.1598 r
  core/be/be_mem/csr/n1202 (net)                3       8.0169              0.0000     3.1598 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0927    0.0000 &   3.1599 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3515    0.2253 @   3.3852 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     216.8321              0.0000     3.3852 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3852 r
  core/be/be_mem/trap_pkt_o[2] (net)                  216.8321              0.0000     3.3852 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3852 r
  core/be/trap_pkt[2] (net)                           216.8321              0.0000     3.3852 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3852 r
  core/be/be_checker/trap_pkt_i[2] (net)              216.8321              0.0000     3.3852 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3852 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     216.8321              0.0000     3.3852 r
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3507    0.0011 @   3.3864 r
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3854    0.2854 @   3.6718 r
  core/be/be_checker/director/n_3_net_ (net)    42    240.2410              0.0000     3.6718 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3858    0.0055 @   3.6773 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2212    0.1420     3.8193 f
  core/be/be_checker/director/n302 (net)        4      28.4281              0.0000     3.8193 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2212    0.0002 &   3.8195 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1624    0.1804 @   3.9999 r
  core/be/be_checker/director/flush_o (net)     7      48.9461              0.0000     3.9999 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9999 r
  core/be/be_checker/flush_o (net)                     48.9461              0.0000     3.9999 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9999 r
  core/be/flush (net)                                  48.9461              0.0000     3.9999 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9999 r
  core/be/be_calculator/flush_i (net)                  48.9461              0.0000     3.9999 r
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1632    0.0086 @   4.0086 r
  core/be/be_calculator/U21/Q (OR2X1)                             0.1326    0.1243     4.1329 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  39.2180       0.0000     4.1329 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1329 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      39.2180              0.0000     4.1329 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1326    0.0052 &   4.1381 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1043    0.0776     4.2157 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  22.9986           0.0000     4.2157 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2157 f
  core/be/be_calculator/mmu_cmd_v_o (net)              22.9986              0.0000     4.2157 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2157 f
  core/be/mmu_cmd_v (net)                              22.9986              0.0000     4.2157 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2157 f
  core/be/be_mem/mmu_cmd_v_i (net)                     22.9986              0.0000     4.2157 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1043    0.0002 &   4.2159 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1109    0.1264     4.3424 f
  core/be/be_mem/dcache_pkt_v (net)             2      27.6481              0.0000     4.3424 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3424 f
  core/be/be_mem/dcache/v_i (net)                      27.6481              0.0000     4.3424 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1109    0.0224 &   4.3648 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0902    0.1493 @   4.5140 r
  core/be/be_mem/dcache/n664 (net)              9      47.3268              0.0000     4.5140 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X4)                         0.0908    0.0014 @   4.5155 r
  core/be/be_mem/dcache/U138/QN (NOR2X4)                          0.0612    0.0459     4.5613 f
  core/be/be_mem/dcache/n734 (net)              6      20.1538              0.0000     4.5613 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.0612    0.0002 &   4.5615 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1869    0.0975     4.6590 r
  core/be/be_mem/dcache/n733 (net)              7      19.7818              0.0000     4.6590 r
  core/be/be_mem/dcache/icc_place93/INP (INVX0)                   0.1869    0.0003 &   4.6593 r
  core/be/be_mem/dcache/icc_place93/ZN (INVX0)                    0.0717    0.0444     4.7037 f
  core/be/be_mem/dcache/n720 (net)              1       3.6809              0.0000     4.7037 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0717    0.0000 &   4.7037 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.2140    0.1032     4.8069 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  16.6945           0.0000     4.8069 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.8069 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            16.6945              0.0000     4.8069 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.8069 r
  core/be/data_mem_pkt_ready_o (net)                   16.6945              0.0000     4.8069 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.8069 r
  core/data_mem_pkt_ready_o[1] (net)                   16.6945              0.0000     4.8069 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.8069 r
  data_mem_pkt_ready_lo[1] (net)                       16.6945              0.0000     4.8069 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.8069 r
  uce_1__uce/data_mem_pkt_ready_i (net)                16.6945              0.0000     4.8069 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.2140    0.0279 &   4.8348 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1453    0.0655     4.9002 f
  uce_1__uce/n19 (net)                          2       5.3261              0.0000     4.9002 f
  uce_1__uce/U52/INP (INVX0)                                      0.1453    0.0000 &   4.9003 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1137    0.0706     4.9708 r
  uce_1__uce/n36 (net)                          4      11.4808              0.0000     4.9708 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1137    0.0001 &   4.9709 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0710    0.0949     5.0658 r
  uce_1__uce/cache_req_complete_o (net)         2      11.6708              0.0000     5.0658 r
  uce_1__uce/U72/INP (INVX0)                                      0.0710    0.0001 &   5.0659 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0610    0.0461     5.1121 f
  uce_1__uce/n106 (net)                         2       7.5289              0.0000     5.1121 f
  uce_1__uce/U720/IN3 (NAND3X0)                                   0.0610    0.0001 &   5.1121 f
  uce_1__uce/U720/QN (NAND3X0)                                    0.4146    0.1935 @   5.3056 r
  uce_1__uce/mem_resp_yumi_o (net)              3      61.7342              0.0000     5.3056 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.3056 r
  mem_resp_yumi_lo[1] (net)                            61.7342              0.0000     5.3056 r
  U3128/IN2 (AO22X1)                                              0.4153    0.0314 @   5.3370 r
  U3128/Q (AO22X1)                                                0.4120    0.2812 @   5.6182 r
  io_resp_yumi_o (net)                          1     120.8811              0.0000     5.6182 r
  io_resp_yumi_o (out)                                            0.4237    0.0479 @   5.6661 r
  data arrival time                                                                    5.6661

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6661
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2339


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4019     0.4019
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2017   0.0000   0.4019 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0721   0.2372   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  21.0307   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   21.0307              0.0000     0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            21.0307              0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6390 f
  core/be/csr_cmd[73] (net)                            21.0307              0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/icc_place20/INP (INVX1)                      0.0721    0.0009 &   0.6399 f
  core/be/be_mem/csr/icc_place20/ZN (INVX1)                       0.1977    0.1075     0.7475 r
  core/be/be_mem/csr/n968 (net)                14      61.8181              0.0000     0.7475 r
  core/be/be_mem/csr/icc_place25/IN1 (OR2X1)                      0.1977    0.0004 &   0.7479 r
  core/be/be_mem/csr/icc_place25/Q (OR2X1)                        0.0814    0.1040     0.8519 r
  core/be/be_mem/csr/n2077 (net)                5      20.1363              0.0000     0.8519 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.0814    0.0000 &   0.8519 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0594    0.0402     0.8922 f
  core/be/be_mem/csr/n19 (net)                  1       2.9375              0.0000     0.8922 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0594    0.0000 &   0.8922 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.1047    0.0580     0.9502 r
  core/be/be_mem/csr/n83 (net)                  2       7.6695              0.0000     0.9502 r
  core/be/be_mem/csr/U156/IN1 (NOR2X0)                            0.1047    0.0001 &   0.9502 r
  core/be/be_mem/csr/U156/QN (NOR2X0)                             0.0624    0.0471     0.9974 f
  core/be/be_mem/csr/n84 (net)                  1       3.6816              0.0000     0.9974 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0624    0.0000 &   0.9974 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0795    0.0441     1.0414 r
  core/be/be_mem/csr/n86 (net)                  1       4.8992              0.0000     1.0414 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0795    0.0000 &   1.0415 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0576    0.0444     1.0858 f
  core/be/be_mem/csr/n249 (net)                 1       3.9338              0.0000     1.0858 f
  core/be/be_mem/csr/icc_place63/INP (NBUFFX4)                    0.0576    0.0010 &   1.0868 f
  core/be/be_mem/csr/icc_place63/Z (NBUFFX4)                      0.1469    0.1406 @   1.2274 f
  core/be/be_mem/csr/n1557 (net)               43     159.5147              0.0000     1.2274 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X0)                           0.1470    0.0019 @   1.2293 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.1002    0.0557     1.2850 r
  core/be/be_mem/csr/n922 (net)                 1       5.2395              0.0000     1.2850 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X1)                          0.1002    0.0000 &   1.2850 r
  core/be/be_mem/csr/U1204/QN (NAND2X1)                           0.1069    0.0717     1.3567 f
  core/be/be_mem/csr/n1602 (net)                3      17.4885              0.0000     1.3567 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1069    0.0076 &   1.3642 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1696    0.0882     1.4524 r
  core/be/be_mem/csr/n1587 (net)                4      21.0049              0.0000     1.4524 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1696    0.0003 &   1.4528 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0742    0.0482     1.5010 f
  core/be/be_mem/csr/n1332 (net)                4      16.7852              0.0000     1.5010 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0742    0.0002 &   1.5012 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0348    0.0202     1.5214 r
  core/be/be_mem/csr/n1275 (net)                1       2.7457              0.0000     1.5214 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0348    0.0000 &   1.5214 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1178    0.0515     1.5729 f
  core/be/be_mem/csr/n1278 (net)                1       8.1789              0.0000     1.5729 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1178    0.0036 &   1.5765 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.1097    0.0661     1.6426 r
  core/be/be_mem/csr/n1280 (net)                1       9.3946              0.0000     1.6426 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.1097    0.0031 &   1.6458 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0572    0.0380     1.6838 f
  core/be/be_mem/csr/n1285 (net)                1       3.8761              0.0000     1.6838 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0572    0.0000 &   1.6838 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0304     1.7142 r
  core/be/be_mem/csr/n1287 (net)                1       4.1208              0.0000     1.7142 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0562    0.0000 &   1.7142 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0539    0.0274     1.7416 f
  core/be/be_mem/csr/n1295 (net)                1       2.2854              0.0000     1.7416 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0539    0.0000 &   1.7417 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0353    0.1026     1.8442 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.6520              0.0000     1.8442 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8442 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.6520              0.0000     1.8442 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0353    0.0001 &   1.8443 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1459    0.0350     1.8793 f
  core/be/be_mem/n8 (net)                       1       6.9994              0.0000     1.8793 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1459    0.0000 &   1.8793 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0864    0.0529     1.9322 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  19.5025   0.0000   1.9322 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9322 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    19.5025              0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   19.5025              0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  19.5025             0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  19.5025   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0864   0.0001 &   1.9323 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0462   0.0702   2.0025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   8.9134   0.0000   2.0025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0462   0.0000 &   2.0026 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0526   0.0726   2.0752 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1235   0.0000   2.0752 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0526   0.0001 &   2.0753 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0489   0.0739   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8754   0.0000   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0489   0.0000 &   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0677   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.5062   0.0000   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0398   0.0000 &   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0520   0.0724   2.2894 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  11.1129   0.0000   2.2894 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0520   0.0001 &   2.2895 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0459   0.0722   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7656   0.0000   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0459   0.0000 &   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0661   2.4278 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.0324   0.0000   2.4278 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4279 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0480   0.0702   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6107   0.0000   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0480   0.0000 &   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0457   0.0710   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6972   0.0000   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0457   0.0000 &   2.5692 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0313   0.0572   2.6263 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   7.9726   0.0000   2.6263 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6263 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   7.9726      0.0000     2.6263 r
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0313    0.0000 &   2.6263 r
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0505    0.0299     2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   2.6502      0.0000     2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   2.6502         0.0000     2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   2.6502            0.0000     2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   2.6502   0.0000   2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   2.6502   0.0000   2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   2.6502   0.0000   2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   2.6502   0.0000   2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0505   0.0000 &   2.6563 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0230   0.0516   2.7079 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.9307   0.0000   2.7079 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.7079 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.9307   0.0000   2.7079 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0230   0.0000 &   2.7080 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0411   0.0629   2.7708 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   8.8295   0.0000   2.7708 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.7708 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   8.8295   0.0000   2.7708 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0411   0.0001 &   2.7709 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0437   0.0635   2.8344 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   9.7714   0.0000   2.8344 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8344 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   9.7714   0.0000   2.8344 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0437   0.0001 &   2.8345 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0690   0.0892 @   2.9237 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  39.0685   0.0000   2.9237 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9237 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  39.0685        0.0000     2.9237 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0690    0.0018 @   2.9255 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0296    0.0571     2.9825 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5244        0.0000     2.9825 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.9825 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5244              0.0000     2.9825 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.9825 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5244              0.0000     2.9825 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0296    0.0000 &   2.9825 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2202    0.0701     3.0527 r
  core/be/be_mem/csr/n1115 (net)                4      18.5114              0.0000     3.0527 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2202    0.0003 &   3.0530 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0959    0.0615     3.1145 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.4069              0.0000     3.1145 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X2)                           0.0959    0.0001 &   3.1146 f
  core/be/be_mem/csr/U1251/QN (NOR2X2)                            0.0927    0.0410     3.1556 r
  core/be/be_mem/csr/n1202 (net)                3       8.0169              0.0000     3.1556 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0927    0.0000 &   3.1556 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3515    0.2253 @   3.3810 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     216.8321              0.0000     3.3810 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3810 r
  core/be/be_mem/trap_pkt_o[2] (net)                  216.8321              0.0000     3.3810 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3810 r
  core/be/trap_pkt[2] (net)                           216.8321              0.0000     3.3810 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3810 r
  core/be/be_checker/trap_pkt_i[2] (net)              216.8321              0.0000     3.3810 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3810 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     216.8321              0.0000     3.3810 r
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3507    0.0011 @   3.3821 r
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3854    0.2854 @   3.6675 r
  core/be/be_checker/director/n_3_net_ (net)    42    240.2410              0.0000     3.6675 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3858    0.0055 @   3.6730 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2212    0.1420     3.8151 f
  core/be/be_checker/director/n302 (net)        4      28.4281              0.0000     3.8151 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2212    0.0002 &   3.8153 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1624    0.1804 @   3.9957 r
  core/be/be_checker/director/flush_o (net)     7      48.9461              0.0000     3.9957 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9957 r
  core/be/be_checker/flush_o (net)                     48.9461              0.0000     3.9957 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9957 r
  core/be/flush (net)                                  48.9461              0.0000     3.9957 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9957 r
  core/be/be_calculator/flush_i (net)                  48.9461              0.0000     3.9957 r
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1632    0.0086 @   4.0043 r
  core/be/be_calculator/U21/Q (OR2X1)                             0.1326    0.1243     4.1287 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  39.2180       0.0000     4.1287 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1287 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      39.2180              0.0000     4.1287 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1326    0.0052 &   4.1339 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1043    0.0776     4.2115 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  22.9986           0.0000     4.2115 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2115 f
  core/be/be_calculator/mmu_cmd_v_o (net)              22.9986              0.0000     4.2115 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2115 f
  core/be/mmu_cmd_v (net)                              22.9986              0.0000     4.2115 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2115 f
  core/be/be_mem/mmu_cmd_v_i (net)                     22.9986              0.0000     4.2115 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1043    0.0002 &   4.2117 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1109    0.1264     4.3381 f
  core/be/be_mem/dcache_pkt_v (net)             2      27.6481              0.0000     4.3381 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3381 f
  core/be/be_mem/dcache/v_i (net)                      27.6481              0.0000     4.3381 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1109    0.0224 &   4.3605 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0902    0.1493 @   4.5098 r
  core/be/be_mem/dcache/n664 (net)              9      47.3268              0.0000     4.5098 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X4)                         0.0908    0.0014 @   4.5112 r
  core/be/be_mem/dcache/U138/QN (NOR2X4)                          0.0612    0.0459     4.5571 f
  core/be/be_mem/dcache/n734 (net)              6      20.1538              0.0000     4.5571 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.0612    0.0002 &   4.5573 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1869    0.0975     4.6548 r
  core/be/be_mem/dcache/n733 (net)              7      19.7818              0.0000     4.6548 r
  core/be/be_mem/dcache/icc_place93/INP (INVX0)                   0.1869    0.0003 &   4.6550 r
  core/be/be_mem/dcache/icc_place93/ZN (INVX0)                    0.0717    0.0444     4.6995 f
  core/be/be_mem/dcache/n720 (net)              1       3.6809              0.0000     4.6995 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0717    0.0000 &   4.6995 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.2140    0.1032     4.8026 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  16.6945           0.0000     4.8026 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.8026 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            16.6945              0.0000     4.8026 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.8026 r
  core/be/data_mem_pkt_ready_o (net)                   16.6945              0.0000     4.8026 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.8026 r
  core/data_mem_pkt_ready_o[1] (net)                   16.6945              0.0000     4.8026 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.8026 r
  data_mem_pkt_ready_lo[1] (net)                       16.6945              0.0000     4.8026 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.8026 r
  uce_1__uce/data_mem_pkt_ready_i (net)                16.6945              0.0000     4.8026 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.2140    0.0279 &   4.8305 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1453    0.0655     4.8960 f
  uce_1__uce/n19 (net)                          2       5.3261              0.0000     4.8960 f
  uce_1__uce/U52/INP (INVX0)                                      0.1453    0.0000 &   4.8960 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1137    0.0706     4.9666 r
  uce_1__uce/n36 (net)                          4      11.4808              0.0000     4.9666 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1137    0.0001 &   4.9667 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0710    0.0949     5.0616 r
  uce_1__uce/cache_req_complete_o (net)         2      11.6708              0.0000     5.0616 r
  uce_1__uce/U72/INP (INVX0)                                      0.0710    0.0001 &   5.0617 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0610    0.0461     5.1078 f
  uce_1__uce/n106 (net)                         2       7.5289              0.0000     5.1078 f
  uce_1__uce/U720/IN3 (NAND3X0)                                   0.0610    0.0001 &   5.1079 f
  uce_1__uce/U720/QN (NAND3X0)                                    0.4146    0.1935 @   5.3014 r
  uce_1__uce/mem_resp_yumi_o (net)              3      61.7342              0.0000     5.3014 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.3014 r
  mem_resp_yumi_lo[1] (net)                            61.7342              0.0000     5.3014 r
  U3128/IN2 (AO22X1)                                              0.4153    0.0314 @   5.3328 r
  U3128/Q (AO22X1)                                                0.4120    0.2812 @   5.6140 r
  io_resp_yumi_o (net)                          1     120.8811              0.0000     5.6140 r
  io_resp_yumi_o (out)                                            0.4237    0.0479 @   5.6619 r
  data arrival time                                                                    5.6619

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6619
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2381


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4019     0.4019
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2017   0.0000   0.4019 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0721   0.2372   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  21.0307   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   21.0307              0.0000     0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            21.0307              0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6390 f
  core/be/csr_cmd[73] (net)                            21.0307              0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/icc_place20/INP (INVX1)                      0.0721    0.0009 &   0.6399 f
  core/be/be_mem/csr/icc_place20/ZN (INVX1)                       0.1977    0.1075     0.7475 r
  core/be/be_mem/csr/n968 (net)                14      61.8181              0.0000     0.7475 r
  core/be/be_mem/csr/icc_place25/IN1 (OR2X1)                      0.1977    0.0004 &   0.7479 r
  core/be/be_mem/csr/icc_place25/Q (OR2X1)                        0.0814    0.1040     0.8519 r
  core/be/be_mem/csr/n2077 (net)                5      20.1363              0.0000     0.8519 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.0814    0.0000 &   0.8519 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0594    0.0402     0.8922 f
  core/be/be_mem/csr/n19 (net)                  1       2.9375              0.0000     0.8922 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0594    0.0000 &   0.8922 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.1047    0.0580     0.9502 r
  core/be/be_mem/csr/n83 (net)                  2       7.6695              0.0000     0.9502 r
  core/be/be_mem/csr/U156/IN1 (NOR2X0)                            0.1047    0.0001 &   0.9502 r
  core/be/be_mem/csr/U156/QN (NOR2X0)                             0.0624    0.0471     0.9974 f
  core/be/be_mem/csr/n84 (net)                  1       3.6816              0.0000     0.9974 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0624    0.0000 &   0.9974 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0795    0.0441     1.0414 r
  core/be/be_mem/csr/n86 (net)                  1       4.8992              0.0000     1.0414 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0795    0.0000 &   1.0415 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0576    0.0444     1.0858 f
  core/be/be_mem/csr/n249 (net)                 1       3.9338              0.0000     1.0858 f
  core/be/be_mem/csr/icc_place63/INP (NBUFFX4)                    0.0576    0.0010 &   1.0868 f
  core/be/be_mem/csr/icc_place63/Z (NBUFFX4)                      0.1469    0.1406 @   1.2274 f
  core/be/be_mem/csr/n1557 (net)               43     159.5147              0.0000     1.2274 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X0)                           0.1470    0.0019 @   1.2293 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.1002    0.0557     1.2850 r
  core/be/be_mem/csr/n922 (net)                 1       5.2395              0.0000     1.2850 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X1)                          0.1002    0.0000 &   1.2850 r
  core/be/be_mem/csr/U1204/QN (NAND2X1)                           0.1069    0.0717     1.3567 f
  core/be/be_mem/csr/n1602 (net)                3      17.4885              0.0000     1.3567 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1069    0.0076 &   1.3642 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1696    0.0882     1.4524 r
  core/be/be_mem/csr/n1587 (net)                4      21.0049              0.0000     1.4524 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1696    0.0003 &   1.4528 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0742    0.0482     1.5010 f
  core/be/be_mem/csr/n1332 (net)                4      16.7852              0.0000     1.5010 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0742    0.0002 &   1.5012 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0348    0.0202     1.5214 r
  core/be/be_mem/csr/n1275 (net)                1       2.7457              0.0000     1.5214 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0348    0.0000 &   1.5214 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1178    0.0515     1.5729 f
  core/be/be_mem/csr/n1278 (net)                1       8.1789              0.0000     1.5729 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1178    0.0036 &   1.5765 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.1097    0.0661     1.6426 r
  core/be/be_mem/csr/n1280 (net)                1       9.3946              0.0000     1.6426 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.1097    0.0031 &   1.6458 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0572    0.0380     1.6838 f
  core/be/be_mem/csr/n1285 (net)                1       3.8761              0.0000     1.6838 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0572    0.0000 &   1.6838 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0304     1.7142 r
  core/be/be_mem/csr/n1287 (net)                1       4.1208              0.0000     1.7142 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0562    0.0000 &   1.7142 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0539    0.0274     1.7416 f
  core/be/be_mem/csr/n1295 (net)                1       2.2854              0.0000     1.7416 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0539    0.0000 &   1.7417 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0353    0.1026     1.8442 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.6520              0.0000     1.8442 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8442 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.6520              0.0000     1.8442 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0353    0.0001 &   1.8443 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1459    0.0350     1.8793 f
  core/be/be_mem/n8 (net)                       1       6.9994              0.0000     1.8793 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1459    0.0000 &   1.8793 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0864    0.0529     1.9322 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  19.5025   0.0000   1.9322 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9322 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    19.5025              0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   19.5025              0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  19.5025             0.0000     1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  19.5025   0.0000   1.9322 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0864   0.0001 &   1.9323 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0462   0.0702   2.0025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   8.9134   0.0000   2.0025 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0462   0.0000 &   2.0026 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0526   0.0726   2.0752 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1235   0.0000   2.0752 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0526   0.0001 &   2.0753 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0489   0.0739   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8754   0.0000   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0489   0.0000 &   2.1492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0677   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.5062   0.0000   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0398   0.0000 &   2.2170 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0520   0.0724   2.2894 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  11.1129   0.0000   2.2894 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0520   0.0001 &   2.2895 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0459   0.0722   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7656   0.0000   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0459   0.0000 &   2.3617 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0661   2.4278 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.0324   0.0000   2.4278 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4279 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0480   0.0702   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6107   0.0000   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0480   0.0000 &   2.4981 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0457   0.0710   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6972   0.0000   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.6972      0.0000     2.5691 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0457    0.0000 &   2.5692 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0473    0.0357     2.6049 f
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.9702         0.0000     2.6049 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN2 (NOR2X0)      0.0473    0.0000 &   2.6049 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0532    0.0340     2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   2.7094      0.0000     2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   2.7094         0.0000     2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   2.7094            0.0000     2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   2.7094   0.0000   2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   2.7094   0.0000   2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   2.7094   0.0000   2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   2.7094   0.0000   2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0532   0.0000 &   2.6389 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0262   0.0553   2.6942 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0269   0.0000   2.6942 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.6942 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0269   0.0000   2.6942 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0262   0.0000 &   2.6942 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0464   0.0660   2.7602 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   9.0226   0.0000   2.7602 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.7602 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   9.0226   0.0000   2.7602 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0464   0.0001 &   2.7602 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0489   0.0633   2.8235 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   9.9690   0.0000   2.8235 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8235 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   9.9690   0.0000   2.8235 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0489   0.0001 &   2.8237 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0773   0.0887 @   2.9124 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  39.4778   0.0000   2.9124 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9124 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  39.4778        0.0000     2.9124 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0773    0.0019 @   2.9143 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0316    0.0598     2.9740 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5884        0.0000     2.9740 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.9740 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5884              0.0000     2.9740 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.9740 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5884              0.0000     2.9740 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0316    0.0000 &   2.9741 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0708     3.0448 f
  core/be/be_mem/csr/n1115 (net)                4      18.2593              0.0000     3.0448 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1774    0.0003 &   3.0452 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0949    0.0558     3.1010 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.6630              0.0000     3.1010 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X2)                           0.0949    0.0001 &   3.1011 r
  core/be/be_mem/csr/U1251/QN (NOR2X2)                            0.0841    0.0349     3.1360 f
  core/be/be_mem/csr/n1202 (net)                3       7.9502              0.0000     3.1360 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0841    0.0000 &   3.1360 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3597    0.2437 @   3.3797 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     213.5259              0.0000     3.3797 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3797 f
  core/be/be_mem/trap_pkt_o[2] (net)                  213.5259              0.0000     3.3797 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3797 f
  core/be/trap_pkt[2] (net)                           213.5259              0.0000     3.3797 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3797 f
  core/be/be_checker/trap_pkt_i[2] (net)              213.5259              0.0000     3.3797 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3797 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     213.5259              0.0000     3.3797 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3590    0.0011 @   3.3808 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3000    0.2680 @   3.6489 f
  core/be/be_checker/director/n_3_net_ (net)    42    236.7324              0.0000     3.6489 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3004    0.0053 @   3.6541 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2068    0.1261     3.7802 r
  core/be/be_checker/director/n302 (net)        4      28.6439              0.0000     3.7802 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2068    0.0002 &   3.7805 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1644    0.1772 @   3.9577 f
  core/be/be_checker/director/flush_o (net)     7      48.2679              0.0000     3.9577 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9577 f
  core/be/be_checker/flush_o (net)                     48.2679              0.0000     3.9577 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9577 f
  core/be/flush (net)                                  48.2679              0.0000     3.9577 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9577 f
  core/be/be_calculator/flush_i (net)                  48.2679              0.0000     3.9577 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1646    0.0086 @   3.9662 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1176    0.1204     4.0867 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.8064       0.0000     4.0867 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0867 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.8064              0.0000     4.0867 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1176    0.0046 &   4.0913 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1360    0.0772     4.1685 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  23.2097           0.0000     4.1685 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1685 r
  core/be/be_calculator/mmu_cmd_v_o (net)              23.2097              0.0000     4.1685 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1685 r
  core/be/mmu_cmd_v (net)                              23.2097              0.0000     4.1685 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1685 r
  core/be/be_mem/mmu_cmd_v_i (net)                     23.2097              0.0000     4.1685 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1360    0.0002 &   4.1687 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1162    0.1361     4.3048 r
  core/be/be_mem/dcache_pkt_v (net)             2      27.7228              0.0000     4.3048 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3048 r
  core/be/be_mem/dcache/v_i (net)                      27.7228              0.0000     4.3048 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1162    0.0253 &   4.3302 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0825    0.1495 @   4.4796 f
  core/be/be_mem/dcache/n664 (net)              9      46.8708              0.0000     4.4796 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X4)                         0.0826    0.0014 @   4.4811 f
  core/be/be_mem/dcache/U138/QN (NOR2X4)                          0.0835    0.0441     4.5251 r
  core/be/be_mem/dcache/n734 (net)              6      20.3898              0.0000     4.5251 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.0835    0.0002 &   4.5253 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1439    0.0981     4.6234 f
  core/be/be_mem/dcache/n733 (net)              7      19.7231              0.0000     4.6234 f
  core/be/be_mem/dcache/icc_place93/INP (INVX0)                   0.1439    0.0003 &   4.6236 f
  core/be/be_mem/dcache/icc_place93/ZN (INVX0)                    0.0687    0.0399     4.6635 r
  core/be/be_mem/dcache/n720 (net)              1       3.7835              0.0000     4.6635 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0687    0.0000 &   4.6635 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.2012    0.1009     4.7644 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  16.5018           0.0000     4.7644 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.7644 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            16.5018              0.0000     4.7644 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.7644 f
  core/be/data_mem_pkt_ready_o (net)                   16.5018              0.0000     4.7644 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.7644 f
  core/data_mem_pkt_ready_o[1] (net)                   16.5018              0.0000     4.7644 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.7644 f
  data_mem_pkt_ready_lo[1] (net)                       16.5018              0.0000     4.7644 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.7644 f
  uce_1__uce/data_mem_pkt_ready_i (net)                16.5018              0.0000     4.7644 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.2012    0.0237 &   4.7881 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1486    0.0771     4.8652 r
  uce_1__uce/n19 (net)                          2       5.4091              0.0000     4.8652 r
  uce_1__uce/U52/INP (INVX0)                                      0.1486    0.0000 &   4.8652 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1004    0.0719     4.9372 f
  uce_1__uce/n36 (net)                          4      11.3706              0.0000     4.9372 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1004    0.0001 &   4.9372 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0691    0.1106     5.0479 f
  uce_1__uce/cache_req_complete_o (net)         2      11.5424              0.0000     5.0479 f
  uce_1__uce/U72/INP (INVX0)                                      0.0691    0.0001 &   5.0480 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0716    0.0452     5.0932 r
  uce_1__uce/n106 (net)                         2       7.6004              0.0000     5.0932 r
  uce_1__uce/U720/IN3 (NAND3X0)                                   0.0716    0.0001 &   5.0933 r
  uce_1__uce/U720/QN (NAND3X0)                                    0.3882    0.1936 @   5.2868 f
  uce_1__uce/mem_resp_yumi_o (net)              3      61.6280              0.0000     5.2868 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.2868 f
  mem_resp_yumi_lo[1] (net)                            61.6280              0.0000     5.2868 f
  U3128/IN2 (AO22X1)                                              0.3889    0.0293 @   5.3162 f
  U3128/Q (AO22X1)                                                0.4015    0.2974 @   5.6136 f
  io_resp_yumi_o (net)                          1     120.8811              0.0000     5.6136 f
  io_resp_yumi_o (out)                                            0.4135    0.0479 @   5.6615 f
  data arrival time                                                                    5.6615

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6615
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2385


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4017     0.4017
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2021   0.0000   0.4017 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.1005   0.2280   0.6296 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  27.8631   0.0000   0.6296 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6296 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   27.8631              0.0000     0.6296 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.6296 r
  core/be/be_calculator/csr_cmd_o[71] (net)            27.8631              0.0000     0.6296 r
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.6296 r
  core/be/csr_cmd[71] (net)                            27.8631              0.0000     0.6296 r
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.6296 r
  core/be/be_mem/csr_cmd_i[71] (net)                   27.8631              0.0000     0.6296 r
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.6296 r
  core/be/be_mem/csr/csr_cmd_i[71] (net)               27.8631              0.0000     0.6296 r
  core/be/be_mem/csr/U6/INP (INVX0)                               0.1005    0.0042 &   0.6338 r
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0662    0.0483     0.6822 f
  core/be/be_mem/csr/n24 (net)                  2       6.8038              0.0000     0.6822 f
  core/be/be_mem/csr/U7/IN1 (NAND2X0)                             0.0662    0.0000 &   0.6822 f
  core/be/be_mem/csr/U7/QN (NAND2X0)                              0.0835    0.0462     0.7284 r
  core/be/be_mem/csr/n1 (net)                   1       4.3008              0.0000     0.7284 r
  core/be/be_mem/csr/U8/IN1 (NOR2X1)                              0.0835    0.0000 &   0.7284 r
  core/be/be_mem/csr/U8/QN (NOR2X1)                               0.0744    0.0442     0.7726 f
  core/be/be_mem/csr/n18 (net)                  2       5.6494              0.0000     0.7726 f
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0744    0.0014 &   0.7739 f
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1831    0.0995     0.8735 r
  core/be/be_mem/csr/n139 (net)                 5      17.6550              0.0000     0.8735 r
  core/be/be_mem/csr/U47/INP (INVX0)                              0.1831    0.0001 &   0.8736 r
  core/be/be_mem/csr/U47/ZN (INVX0)                               0.0777    0.0501     0.9237 f
  core/be/be_mem/csr/n146 (net)                 2       4.9822              0.0000     0.9237 f
  core/be/be_mem/csr/U49/IN1 (NAND2X0)                            0.0777    0.0000 &   0.9237 f
  core/be/be_mem/csr/U49/QN (NAND2X0)                             0.1405    0.0780     1.0017 r
  core/be/be_mem/csr/n58 (net)                  3      11.7754              0.0000     1.0017 r
  core/be/be_mem/csr/U123/IN1 (NOR2X0)                            0.1405    0.0001 &   1.0019 r
  core/be/be_mem/csr/U123/QN (NOR2X0)                             0.0717    0.0507     1.0525 f
  core/be/be_mem/csr/n57 (net)                  1       3.4534              0.0000     1.0525 f
  core/be/be_mem/csr/icc_place56/INP (NBUFFX2)                    0.0717    0.0000 &   1.0526 f
  core/be/be_mem/csr/icc_place56/Z (NBUFFX2)                      0.2666    0.1886 @   1.2412 f
  core/be/be_mem/csr/n1496 (net)               43     173.2192              0.0000     1.2412 f
  core/be/be_mem/csr/icc_place57/INP (INVX0)                      0.2669    0.0027 @   1.2439 f
  core/be/be_mem/csr/icc_place57/ZN (INVX0)                       0.1338    0.0777     1.3216 r
  core/be/be_mem/csr/n1509 (net)                3       9.8006              0.0000     1.3216 r
  core/be/be_mem/csr/U1200/IN2 (NAND2X1)                          0.1338    0.0000 &   1.3216 r
  core/be/be_mem/csr/U1200/QN (NAND2X1)                           0.0871    0.0583     1.3799 f
  core/be/be_mem/csr/n1218 (net)                3      12.3356              0.0000     1.3799 f
  core/be/be_mem/csr/U1201/IN2 (NOR2X2)                           0.0871    0.0001 &   1.3800 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                            0.0639    0.0376     1.4176 r
  core/be/be_mem/csr/n923 (net)                 1       7.2679              0.0000     1.4176 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0639    0.0000 &   1.4176 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0742    0.0409     1.4585 f
  core/be/be_mem/csr/n1332 (net)                4      16.7852              0.0000     1.4585 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0742    0.0002 &   1.4587 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0348    0.0202     1.4789 r
  core/be/be_mem/csr/n1275 (net)                1       2.7457              0.0000     1.4789 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0348    0.0000 &   1.4789 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1178    0.0515     1.5305 f
  core/be/be_mem/csr/n1278 (net)                1       8.1789              0.0000     1.5305 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1178    0.0036 &   1.5340 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.1097    0.0661     1.6002 r
  core/be/be_mem/csr/n1280 (net)                1       9.3946              0.0000     1.6002 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.1097    0.0031 &   1.6033 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0572    0.0380     1.6413 f
  core/be/be_mem/csr/n1285 (net)                1       3.8761              0.0000     1.6413 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0572    0.0000 &   1.6413 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0304     1.6717 r
  core/be/be_mem/csr/n1287 (net)                1       4.1208              0.0000     1.6717 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0562    0.0000 &   1.6718 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0539    0.0274     1.6992 f
  core/be/be_mem/csr/n1295 (net)                1       2.2854              0.0000     1.6992 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0539    0.0000 &   1.6992 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0353    0.1026     1.8018 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.6520              0.0000     1.8018 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8018 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.6520              0.0000     1.8018 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0353    0.0001 &   1.8018 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1459    0.0350     1.8369 f
  core/be/be_mem/n8 (net)                       1       6.9994              0.0000     1.8369 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1459    0.0000 &   1.8369 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0864    0.0529     1.8898 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  19.5025   0.0000   1.8898 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.8898 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    19.5025              0.0000     1.8898 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.8898 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   19.5025              0.0000     1.8898 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.8898 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  19.5025             0.0000     1.8898 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.8898 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  19.5025   0.0000   1.8898 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0864   0.0001 &   1.8899 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0462   0.0702   1.9601 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   8.9134   0.0000   1.9601 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0462   0.0000 &   1.9601 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0526   0.0726   2.0327 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1235   0.0000   2.0327 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0526   0.0001 &   2.0328 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0489   0.0739   2.1067 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8754   0.0000   2.1067 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0489   0.0000 &   2.1068 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0677   2.1745 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.5062   0.0000   2.1745 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0398   0.0000 &   2.1745 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0520   0.0724   2.2470 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  11.1129   0.0000   2.2470 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0520   0.0001 &   2.2471 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0459   0.0722   2.3192 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7656   0.0000   2.3192 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0459   0.0000 &   2.3193 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0661   2.3854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.0324   0.0000   2.3854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.3854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0480   0.0702   2.4556 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6107   0.0000   2.4556 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0480   0.0000 &   2.4557 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0457   0.0710   2.5267 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6972   0.0000   2.5267 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0457   0.0000 &   2.5267 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0291   0.0600   2.5867 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   2.5842   0.0000   2.5867 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.5867 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   2.5842      0.0000     2.5867 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0291    0.0000 &   2.5867 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0324    0.0537     2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2250      0.0000     2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2250         0.0000     2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2250            0.0000     2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2250   0.0000   2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2250   0.0000   2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2250   0.0000   2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2250   0.0000   2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0324   0.0000 &   2.6404 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0308   0.0537   2.6941 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.9318   0.0000   2.6941 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.6941 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.9318   0.0000   2.6941 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0308   0.0001 &   2.6942 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0464   0.0582   2.7524 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   9.0226   0.0000   2.7524 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.7524 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   9.0226   0.0000   2.7524 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0464   0.0001 &   2.7524 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0489   0.0633   2.8157 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   9.9690   0.0000   2.8157 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8157 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   9.9690   0.0000   2.8157 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0489   0.0001 &   2.8158 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0773   0.0887 @   2.9045 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  39.4778   0.0000   2.9045 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9045 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  39.4778        0.0000     2.9045 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0773    0.0019 @   2.9064 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0316    0.0598     2.9662 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5884        0.0000     2.9662 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.9662 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5884              0.0000     2.9662 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.9662 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5884              0.0000     2.9662 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0316    0.0000 &   2.9662 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0708     3.0370 f
  core/be/be_mem/csr/n1115 (net)                4      18.2593              0.0000     3.0370 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1774    0.0003 &   3.0374 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0949    0.0558     3.0932 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.6630              0.0000     3.0932 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X2)                           0.0949    0.0001 &   3.0932 r
  core/be/be_mem/csr/U1251/QN (NOR2X2)                            0.0841    0.0349     3.1282 f
  core/be/be_mem/csr/n1202 (net)                3       7.9502              0.0000     3.1282 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0841    0.0000 &   3.1282 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3597    0.2437 @   3.3719 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     213.5259              0.0000     3.3719 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3719 f
  core/be/be_mem/trap_pkt_o[2] (net)                  213.5259              0.0000     3.3719 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3719 f
  core/be/trap_pkt[2] (net)                           213.5259              0.0000     3.3719 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3719 f
  core/be/be_checker/trap_pkt_i[2] (net)              213.5259              0.0000     3.3719 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3719 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     213.5259              0.0000     3.3719 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3590    0.0011 @   3.3730 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3000    0.2680 @   3.6410 f
  core/be/be_checker/director/n_3_net_ (net)    42    236.7324              0.0000     3.6410 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3004    0.0053 @   3.6463 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2068    0.1261     3.7724 r
  core/be/be_checker/director/n302 (net)        4      28.6439              0.0000     3.7724 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2068    0.0002 &   3.7726 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1644    0.1772 @   3.9498 f
  core/be/be_checker/director/flush_o (net)     7      48.2679              0.0000     3.9498 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9498 f
  core/be/be_checker/flush_o (net)                     48.2679              0.0000     3.9498 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9498 f
  core/be/flush (net)                                  48.2679              0.0000     3.9498 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9498 f
  core/be/be_calculator/flush_i (net)                  48.2679              0.0000     3.9498 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1646    0.0086 @   3.9584 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1176    0.1204     4.0789 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.8064       0.0000     4.0789 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0789 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.8064              0.0000     4.0789 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1176    0.0046 &   4.0835 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1360    0.0772     4.1607 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  23.2097           0.0000     4.1607 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1607 r
  core/be/be_calculator/mmu_cmd_v_o (net)              23.2097              0.0000     4.1607 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1607 r
  core/be/mmu_cmd_v (net)                              23.2097              0.0000     4.1607 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1607 r
  core/be/be_mem/mmu_cmd_v_i (net)                     23.2097              0.0000     4.1607 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1360    0.0002 &   4.1609 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1162    0.1361     4.2970 r
  core/be/be_mem/dcache_pkt_v (net)             2      27.7228              0.0000     4.2970 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2970 r
  core/be/be_mem/dcache/v_i (net)                      27.7228              0.0000     4.2970 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1162    0.0253 &   4.3224 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0825    0.1495 @   4.4718 f
  core/be/be_mem/dcache/n664 (net)              9      46.8708              0.0000     4.4718 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X4)                         0.0826    0.0014 @   4.4732 f
  core/be/be_mem/dcache/U138/QN (NOR2X4)                          0.0835    0.0441     4.5173 r
  core/be/be_mem/dcache/n734 (net)              6      20.3898              0.0000     4.5173 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.0835    0.0002 &   4.5175 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1439    0.0981     4.6155 f
  core/be/be_mem/dcache/n733 (net)              7      19.7231              0.0000     4.6155 f
  core/be/be_mem/dcache/icc_place93/INP (INVX0)                   0.1439    0.0003 &   4.6158 f
  core/be/be_mem/dcache/icc_place93/ZN (INVX0)                    0.0687    0.0399     4.6557 r
  core/be/be_mem/dcache/n720 (net)              1       3.7835              0.0000     4.6557 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0687    0.0000 &   4.6557 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.2012    0.1009     4.7566 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  16.5018           0.0000     4.7566 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.7566 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            16.5018              0.0000     4.7566 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.7566 f
  core/be/data_mem_pkt_ready_o (net)                   16.5018              0.0000     4.7566 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.7566 f
  core/data_mem_pkt_ready_o[1] (net)                   16.5018              0.0000     4.7566 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.7566 f
  data_mem_pkt_ready_lo[1] (net)                       16.5018              0.0000     4.7566 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.7566 f
  uce_1__uce/data_mem_pkt_ready_i (net)                16.5018              0.0000     4.7566 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.2012    0.0237 &   4.7803 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1486    0.0771     4.8574 r
  uce_1__uce/n19 (net)                          2       5.4091              0.0000     4.8574 r
  uce_1__uce/U52/INP (INVX0)                                      0.1486    0.0000 &   4.8574 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1004    0.0719     4.9293 f
  uce_1__uce/n36 (net)                          4      11.3706              0.0000     4.9293 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1004    0.0001 &   4.9294 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0691    0.1106     5.0401 f
  uce_1__uce/cache_req_complete_o (net)         2      11.5424              0.0000     5.0401 f
  uce_1__uce/U72/INP (INVX0)                                      0.0691    0.0001 &   5.0401 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0716    0.0452     5.0854 r
  uce_1__uce/n106 (net)                         2       7.6004              0.0000     5.0854 r
  uce_1__uce/U720/IN3 (NAND3X0)                                   0.0716    0.0001 &   5.0854 r
  uce_1__uce/U720/QN (NAND3X0)                                    0.3882    0.1936 @   5.2790 f
  uce_1__uce/mem_resp_yumi_o (net)              3      61.6280              0.0000     5.2790 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.2790 f
  mem_resp_yumi_lo[1] (net)                            61.6280              0.0000     5.2790 f
  U3128/IN2 (AO22X1)                                              0.3889    0.0293 @   5.3084 f
  U3128/Q (AO22X1)                                                0.4015    0.2974 @   5.6058 f
  io_resp_yumi_o (net)                          1     120.8811              0.0000     5.6058 f
  io_resp_yumi_o (out)                                            0.4135    0.0479 @   5.6537 f
  data arrival time                                                                    5.6537

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2463


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4017     0.4017
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2021   0.0000   0.4017 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.1005   0.2280   0.6296 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  27.8631   0.0000   0.6296 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6296 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   27.8631              0.0000     0.6296 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.6296 r
  core/be/be_calculator/csr_cmd_o[71] (net)            27.8631              0.0000     0.6296 r
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.6296 r
  core/be/csr_cmd[71] (net)                            27.8631              0.0000     0.6296 r
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.6296 r
  core/be/be_mem/csr_cmd_i[71] (net)                   27.8631              0.0000     0.6296 r
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.6296 r
  core/be/be_mem/csr/csr_cmd_i[71] (net)               27.8631              0.0000     0.6296 r
  core/be/be_mem/csr/U6/INP (INVX0)                               0.1005    0.0042 &   0.6338 r
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0662    0.0483     0.6822 f
  core/be/be_mem/csr/n24 (net)                  2       6.8038              0.0000     0.6822 f
  core/be/be_mem/csr/U7/IN1 (NAND2X0)                             0.0662    0.0000 &   0.6822 f
  core/be/be_mem/csr/U7/QN (NAND2X0)                              0.0835    0.0462     0.7284 r
  core/be/be_mem/csr/n1 (net)                   1       4.3008              0.0000     0.7284 r
  core/be/be_mem/csr/U8/IN1 (NOR2X1)                              0.0835    0.0000 &   0.7284 r
  core/be/be_mem/csr/U8/QN (NOR2X1)                               0.0744    0.0442     0.7726 f
  core/be/be_mem/csr/n18 (net)                  2       5.6494              0.0000     0.7726 f
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0744    0.0014 &   0.7739 f
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1831    0.0995     0.8735 r
  core/be/be_mem/csr/n139 (net)                 5      17.6550              0.0000     0.8735 r
  core/be/be_mem/csr/U47/INP (INVX0)                              0.1831    0.0001 &   0.8736 r
  core/be/be_mem/csr/U47/ZN (INVX0)                               0.0777    0.0501     0.9237 f
  core/be/be_mem/csr/n146 (net)                 2       4.9822              0.0000     0.9237 f
  core/be/be_mem/csr/U49/IN1 (NAND2X0)                            0.0777    0.0000 &   0.9237 f
  core/be/be_mem/csr/U49/QN (NAND2X0)                             0.1405    0.0780     1.0017 r
  core/be/be_mem/csr/n58 (net)                  3      11.7754              0.0000     1.0017 r
  core/be/be_mem/csr/U123/IN1 (NOR2X0)                            0.1405    0.0001 &   1.0019 r
  core/be/be_mem/csr/U123/QN (NOR2X0)                             0.0717    0.0507     1.0525 f
  core/be/be_mem/csr/n57 (net)                  1       3.4534              0.0000     1.0525 f
  core/be/be_mem/csr/icc_place56/INP (NBUFFX2)                    0.0717    0.0000 &   1.0526 f
  core/be/be_mem/csr/icc_place56/Z (NBUFFX2)                      0.2666    0.1886 @   1.2412 f
  core/be/be_mem/csr/n1496 (net)               43     173.2192              0.0000     1.2412 f
  core/be/be_mem/csr/icc_place57/INP (INVX0)                      0.2669    0.0027 @   1.2439 f
  core/be/be_mem/csr/icc_place57/ZN (INVX0)                       0.1338    0.0777     1.3216 r
  core/be/be_mem/csr/n1509 (net)                3       9.8006              0.0000     1.3216 r
  core/be/be_mem/csr/U1200/IN2 (NAND2X1)                          0.1338    0.0000 &   1.3216 r
  core/be/be_mem/csr/U1200/QN (NAND2X1)                           0.0871    0.0583     1.3799 f
  core/be/be_mem/csr/n1218 (net)                3      12.3356              0.0000     1.3799 f
  core/be/be_mem/csr/U1201/IN2 (NOR2X2)                           0.0871    0.0001 &   1.3800 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                            0.0639    0.0376     1.4176 r
  core/be/be_mem/csr/n923 (net)                 1       7.2679              0.0000     1.4176 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0639    0.0000 &   1.4176 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0742    0.0409     1.4585 f
  core/be/be_mem/csr/n1332 (net)                4      16.7852              0.0000     1.4585 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0742    0.0002 &   1.4587 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0348    0.0202     1.4789 r
  core/be/be_mem/csr/n1275 (net)                1       2.7457              0.0000     1.4789 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0348    0.0000 &   1.4789 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1178    0.0515     1.5305 f
  core/be/be_mem/csr/n1278 (net)                1       8.1789              0.0000     1.5305 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1178    0.0036 &   1.5340 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.1097    0.0661     1.6002 r
  core/be/be_mem/csr/n1280 (net)                1       9.3946              0.0000     1.6002 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.1097    0.0031 &   1.6033 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0572    0.0380     1.6413 f
  core/be/be_mem/csr/n1285 (net)                1       3.8761              0.0000     1.6413 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0572    0.0000 &   1.6413 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0304     1.6717 r
  core/be/be_mem/csr/n1287 (net)                1       4.1208              0.0000     1.6717 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0562    0.0000 &   1.6718 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0539    0.0274     1.6992 f
  core/be/be_mem/csr/n1295 (net)                1       2.2854              0.0000     1.6992 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0539    0.0000 &   1.6992 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0353    0.1026     1.8018 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.6520              0.0000     1.8018 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8018 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.6520              0.0000     1.8018 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0353    0.0001 &   1.8018 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1459    0.0350     1.8369 f
  core/be/be_mem/n8 (net)                       1       6.9994              0.0000     1.8369 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1459    0.0000 &   1.8369 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0864    0.0529     1.8898 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  19.5025   0.0000   1.8898 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.8898 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    19.5025              0.0000     1.8898 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.8898 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   19.5025              0.0000     1.8898 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.8898 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  19.5025             0.0000     1.8898 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.8898 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  19.5025   0.0000   1.8898 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0864   0.0001 &   1.8899 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0462   0.0702   1.9601 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   8.9134   0.0000   1.9601 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0462   0.0000 &   1.9601 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0526   0.0726   2.0327 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1235   0.0000   2.0327 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0526   0.0001 &   2.0328 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0489   0.0739   2.1067 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8754   0.0000   2.1067 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0489   0.0000 &   2.1068 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0677   2.1745 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.5062   0.0000   2.1745 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0398   0.0000 &   2.1745 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0520   0.0724   2.2470 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  11.1129   0.0000   2.2470 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0520   0.0001 &   2.2471 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0459   0.0722   2.3192 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7656   0.0000   2.3192 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0459   0.0000 &   2.3193 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0661   2.3854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.0324   0.0000   2.3854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.3854 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0480   0.0702   2.4556 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6107   0.0000   2.4556 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0480   0.0000 &   2.4557 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0457   0.0710   2.5267 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6972   0.0000   2.5267 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0457   0.0000 &   2.5267 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0313   0.0572   2.5839 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   7.9726   0.0000   2.5839 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.5839 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   7.9726      0.0000     2.5839 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX1)       0.0313    0.0000 &   2.5839 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX1)        0.0218    0.0179     2.6017 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.4199         0.0000     2.6017 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0218    0.0000 &   2.6018 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0544    0.0310     2.6327 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   2.5785      0.0000     2.6327 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6327 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   2.5785         0.0000     2.6327 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6327 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   2.5785            0.0000     2.6327 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6327 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   2.5785   0.0000   2.6327 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6327 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   2.5785   0.0000   2.6327 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.6327 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   2.5785   0.0000   2.6327 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.6327 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   2.5785   0.0000   2.6327 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0544   0.0000 &   2.6327 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0307   0.0588   2.6915 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.3160   0.0000   2.6915 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.6915 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.3160   0.0000   2.6915 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0307   0.0000 &   2.6915 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0329   0.0501   2.7416 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0368   0.0000   2.7416 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.7416 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0368   0.0000   2.7416 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0329   0.0000 &   2.7416 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0489   0.0690   2.8106 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   9.9690   0.0000   2.8106 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8106 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   9.9690   0.0000   2.8106 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0489   0.0001 &   2.8107 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0773   0.0887 @   2.8994 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  39.4778   0.0000   2.8994 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.8994 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  39.4778        0.0000     2.8994 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0773    0.0019 @   2.9013 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0316    0.0598     2.9611 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5884        0.0000     2.9611 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.9611 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5884              0.0000     2.9611 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.9611 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5884              0.0000     2.9611 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0316    0.0000 &   2.9611 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0708     3.0319 f
  core/be/be_mem/csr/n1115 (net)                4      18.2593              0.0000     3.0319 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1774    0.0003 &   3.0323 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0949    0.0558     3.0881 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.6630              0.0000     3.0881 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X2)                           0.0949    0.0001 &   3.0881 r
  core/be/be_mem/csr/U1251/QN (NOR2X2)                            0.0841    0.0349     3.1231 f
  core/be/be_mem/csr/n1202 (net)                3       7.9502              0.0000     3.1231 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0841    0.0000 &   3.1231 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3597    0.2437 @   3.3668 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     213.5259              0.0000     3.3668 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3668 f
  core/be/be_mem/trap_pkt_o[2] (net)                  213.5259              0.0000     3.3668 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3668 f
  core/be/trap_pkt[2] (net)                           213.5259              0.0000     3.3668 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3668 f
  core/be/be_checker/trap_pkt_i[2] (net)              213.5259              0.0000     3.3668 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3668 f
  core/be/be_checker/director/trap_pkt_i[2] (net)     213.5259              0.0000     3.3668 f
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3590    0.0011 @   3.3679 f
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3000    0.2680 @   3.6359 f
  core/be/be_checker/director/n_3_net_ (net)    42    236.7324              0.0000     3.6359 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3004    0.0053 @   3.6412 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2068    0.1261     3.7673 r
  core/be/be_checker/director/n302 (net)        4      28.6439              0.0000     3.7673 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2068    0.0002 &   3.7675 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1644    0.1772 @   3.9447 f
  core/be/be_checker/director/flush_o (net)     7      48.2679              0.0000     3.9447 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9447 f
  core/be/be_checker/flush_o (net)                     48.2679              0.0000     3.9447 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9447 f
  core/be/flush (net)                                  48.2679              0.0000     3.9447 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9447 f
  core/be/be_calculator/flush_i (net)                  48.2679              0.0000     3.9447 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1646    0.0086 @   3.9533 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1176    0.1204     4.0738 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.8064       0.0000     4.0738 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0738 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.8064              0.0000     4.0738 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1176    0.0046 &   4.0784 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1360    0.0772     4.1556 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  23.2097           0.0000     4.1556 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1556 r
  core/be/be_calculator/mmu_cmd_v_o (net)              23.2097              0.0000     4.1556 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1556 r
  core/be/mmu_cmd_v (net)                              23.2097              0.0000     4.1556 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1556 r
  core/be/be_mem/mmu_cmd_v_i (net)                     23.2097              0.0000     4.1556 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1360    0.0002 &   4.1558 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1162    0.1361     4.2919 r
  core/be/be_mem/dcache_pkt_v (net)             2      27.7228              0.0000     4.2919 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.2919 r
  core/be/be_mem/dcache/v_i (net)                      27.7228              0.0000     4.2919 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1162    0.0253 &   4.3173 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0825    0.1495 @   4.4667 f
  core/be/be_mem/dcache/n664 (net)              9      46.8708              0.0000     4.4667 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X4)                         0.0826    0.0014 @   4.4681 f
  core/be/be_mem/dcache/U138/QN (NOR2X4)                          0.0835    0.0441     4.5122 r
  core/be/be_mem/dcache/n734 (net)              6      20.3898              0.0000     4.5122 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.0835    0.0002 &   4.5124 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1439    0.0981     4.6104 f
  core/be/be_mem/dcache/n733 (net)              7      19.7231              0.0000     4.6104 f
  core/be/be_mem/dcache/icc_place93/INP (INVX0)                   0.1439    0.0003 &   4.6107 f
  core/be/be_mem/dcache/icc_place93/ZN (INVX0)                    0.0687    0.0399     4.6506 r
  core/be/be_mem/dcache/n720 (net)              1       3.7835              0.0000     4.6506 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0687    0.0000 &   4.6506 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.2012    0.1009     4.7515 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  16.5018           0.0000     4.7515 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.7515 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            16.5018              0.0000     4.7515 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.7515 f
  core/be/data_mem_pkt_ready_o (net)                   16.5018              0.0000     4.7515 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.7515 f
  core/data_mem_pkt_ready_o[1] (net)                   16.5018              0.0000     4.7515 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.7515 f
  data_mem_pkt_ready_lo[1] (net)                       16.5018              0.0000     4.7515 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.7515 f
  uce_1__uce/data_mem_pkt_ready_i (net)                16.5018              0.0000     4.7515 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.2012    0.0237 &   4.7752 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1486    0.0771     4.8523 r
  uce_1__uce/n19 (net)                          2       5.4091              0.0000     4.8523 r
  uce_1__uce/U52/INP (INVX0)                                      0.1486    0.0000 &   4.8523 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1004    0.0719     4.9242 f
  uce_1__uce/n36 (net)                          4      11.3706              0.0000     4.9242 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1004    0.0001 &   4.9243 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0691    0.1106     5.0350 f
  uce_1__uce/cache_req_complete_o (net)         2      11.5424              0.0000     5.0350 f
  uce_1__uce/U72/INP (INVX0)                                      0.0691    0.0001 &   5.0350 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0716    0.0452     5.0803 r
  uce_1__uce/n106 (net)                         2       7.6004              0.0000     5.0803 r
  uce_1__uce/U720/IN3 (NAND3X0)                                   0.0716    0.0001 &   5.0803 r
  uce_1__uce/U720/QN (NAND3X0)                                    0.3882    0.1936 @   5.2739 f
  uce_1__uce/mem_resp_yumi_o (net)              3      61.6280              0.0000     5.2739 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.2739 f
  mem_resp_yumi_lo[1] (net)                            61.6280              0.0000     5.2739 f
  U3128/IN2 (AO22X1)                                              0.3889    0.0293 @   5.3033 f
  U3128/Q (AO22X1)                                                0.4015    0.2974 @   5.6007 f
  io_resp_yumi_o (net)                          1     120.8811              0.0000     5.6007 f
  io_resp_yumi_o (out)                                            0.4135    0.0479 @   5.6486 f
  data arrival time                                                                    5.6486

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6486
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2514


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4019     0.4019
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2017   0.0000   0.4019 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0721   0.2372   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  21.0307   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   21.0307              0.0000     0.6390 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (net)            21.0307              0.0000     0.6390 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6390 f
  core/be/csr_cmd[73] (net)                            21.0307              0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr_cmd_i[73] (net)                   21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6390 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               21.0307              0.0000     0.6390 f
  core/be/be_mem/csr/icc_place20/INP (INVX1)                      0.0721    0.0009 &   0.6399 f
  core/be/be_mem/csr/icc_place20/ZN (INVX1)                       0.1977    0.1075     0.7475 r
  core/be/be_mem/csr/n968 (net)                14      61.8181              0.0000     0.7475 r
  core/be/be_mem/csr/icc_place125/IN1 (NOR2X0)                    0.1977    0.0003 &   0.7477 r
  core/be/be_mem/csr/icc_place125/QN (NOR2X0)                     0.0838    0.0537     0.8014 f
  core/be/be_mem/csr/n1684 (net)                1       2.9822              0.0000     0.8014 f
  core/be/be_mem/csr/U90/IN1 (NAND2X0)                            0.0838    0.0000 &   0.8015 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                             0.0734    0.0470     0.8484 r
  core/be/be_mem/csr/n38 (net)                  1       3.8172              0.0000     0.8484 r
  core/be/be_mem/csr/U91/IN2 (NOR2X0)                             0.0734    0.0000 &   0.8485 r
  core/be/be_mem/csr/U91/QN (NOR2X0)                              0.0908    0.0680     0.9164 f
  core/be/be_mem/csr/n53 (net)                  3       9.3514              0.0000     0.9164 f
  core/be/be_mem/csr/U106/IN1 (NAND2X0)                           0.0908    0.0001 &   0.9165 f
  core/be/be_mem/csr/U106/QN (NAND2X0)                            0.1293    0.0780     0.9945 r
  core/be/be_mem/csr/n51 (net)                  2      10.9406              0.0000     0.9945 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.1293    0.0078 &   1.0023 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.0944    0.0490     1.0512 f
  core/be/be_mem/csr/n50 (net)                  1       3.3456              0.0000     1.0512 f
  core/be/be_mem/csr/icc_place48/INP (NBUFFX4)                    0.0944    0.0000 &   1.0512 f
  core/be/be_mem/csr/icc_place48/Z (NBUFFX4)                      0.1443    0.1520 @   1.2033 f
  core/be/be_mem/csr/n1375 (net)               43     159.8617              0.0000     1.2033 f
  core/be/be_mem/csr/icc_place49/INP (INVX0)                      0.1446    0.0014 @   1.2046 f
  core/be/be_mem/csr/icc_place49/ZN (INVX0)                       0.1024    0.0631     1.2677 r
  core/be/be_mem/csr/n1377 (net)                3       9.4699              0.0000     1.2677 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X0)                          0.1024    0.0001 &   1.2678 r
  core/be/be_mem/csr/U1196/QN (NAND2X0)                           0.0842    0.0515     1.3193 f
  core/be/be_mem/csr/n916 (net)                 1       3.6203              0.0000     1.3193 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X0)                           0.0842    0.0000 &   1.3193 f
  core/be/be_mem/csr/U1197/QN (NOR2X0)                            0.0844    0.0424     1.3617 r
  core/be/be_mem/csr/n917 (net)                 1       3.8254              0.0000     1.3617 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0844    0.0000 &   1.3617 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0681    0.0422     1.4039 f
  core/be/be_mem/csr/n1116 (net)                2       7.7206              0.0000     1.4039 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X2)                           0.0681    0.0000 &   1.4040 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                            0.0639    0.0357     1.4396 r
  core/be/be_mem/csr/n923 (net)                 1       7.2679              0.0000     1.4396 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0639    0.0000 &   1.4397 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0742    0.0409     1.4806 f
  core/be/be_mem/csr/n1332 (net)                4      16.7852              0.0000     1.4806 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0742    0.0002 &   1.4808 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0348    0.0202     1.5010 r
  core/be/be_mem/csr/n1275 (net)                1       2.7457              0.0000     1.5010 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0348    0.0000 &   1.5010 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1178    0.0515     1.5525 f
  core/be/be_mem/csr/n1278 (net)                1       8.1789              0.0000     1.5525 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1178    0.0036 &   1.5561 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.1097    0.0661     1.6222 r
  core/be/be_mem/csr/n1280 (net)                1       9.3946              0.0000     1.6222 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.1097    0.0031 &   1.6254 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0572    0.0380     1.6634 f
  core/be/be_mem/csr/n1285 (net)                1       3.8761              0.0000     1.6634 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0572    0.0000 &   1.6634 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0304     1.6938 r
  core/be/be_mem/csr/n1287 (net)                1       4.1208              0.0000     1.6938 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0562    0.0000 &   1.6938 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0539    0.0274     1.7212 f
  core/be/be_mem/csr/n1295 (net)                1       2.2854              0.0000     1.7212 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0539    0.0000 &   1.7212 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0353    0.1026     1.8238 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       5.6520              0.0000     1.8238 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8238 r
  core/be/be_mem/csr_illegal_instr_lo (net)             5.6520              0.0000     1.8238 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0353    0.0001 &   1.8239 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1459    0.0350     1.8589 f
  core/be/be_mem/n8 (net)                       1       6.9994              0.0000     1.8589 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1459    0.0000 &   1.8589 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0864    0.0529     1.9118 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  19.5025   0.0000   1.9118 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9118 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    19.5025              0.0000     1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   19.5025              0.0000     1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  19.5025             0.0000     1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  19.5025   0.0000   1.9118 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0864   0.0001 &   1.9119 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0462   0.0702   1.9821 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3   8.9134   0.0000   1.9821 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0462   0.0000 &   1.9822 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0526   0.0726   2.0548 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.1235   0.0000   2.0548 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0526   0.0001 &   2.0549 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0489   0.0739   2.1288 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8754   0.0000   2.1288 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0489   0.0000 &   2.1288 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0677   2.1966 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.5062   0.0000   2.1966 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0398   0.0000 &   2.1966 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0520   0.0724   2.2690 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  11.1129   0.0000   2.2690 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0520   0.0001 &   2.2691 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0459   0.0722   2.3413 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.7656   0.0000   2.3413 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0459   0.0000 &   2.3413 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0396   0.0661   2.4074 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.0324   0.0000   2.4074 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0396   0.0000 &   2.4075 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0480   0.0702   2.4777 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6107   0.0000   2.4777 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0480   0.0000 &   2.4777 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0457   0.0710   2.5487 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6972   0.0000   2.5487 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.5487 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.6972      0.0000     2.5487 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0457    0.0000 &   2.5488 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0473    0.0357     2.5845 f
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.9702         0.0000     2.5845 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0473    0.0000 &   2.5845 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0297    0.0599     2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.1658      0.0000     2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.1658         0.0000     2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.1658            0.0000     2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.1658   0.0000   2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.1658   0.0000   2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.1658   0.0000   2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.1658   0.0000   2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0297   0.0000 &   2.6444 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0271   0.0508   2.6952 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.7380   0.0000   2.6952 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.6952 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.7380   0.0000   2.6952 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0271   0.0001 &   2.6953 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0411   0.0594   2.7546 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   8.8295   0.0000   2.7546 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.7546 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   8.8295   0.0000   2.7546 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0411   0.0001 &   2.7547 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0437   0.0635   2.8182 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   9.7714   0.0000   2.8182 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8182 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   9.7714   0.0000   2.8182 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0437   0.0001 &   2.8183 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0690   0.0892 @   2.9075 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  39.0685   0.0000   2.9075 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9075 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  39.0685        0.0000     2.9075 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0690    0.0018 @   2.9093 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0296    0.0571     2.9663 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   3.5244        0.0000     2.9663 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.9663 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     3.5244              0.0000     2.9663 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.9663 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         3.5244              0.0000     2.9663 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0296    0.0000 &   2.9664 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2202    0.0701     3.0365 r
  core/be/be_mem/csr/n1115 (net)                4      18.5114              0.0000     3.0365 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2202    0.0003 &   3.0368 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0959    0.0615     3.0984 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      14.4069              0.0000     3.0984 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X2)                           0.0959    0.0001 &   3.0984 f
  core/be/be_mem/csr/U1251/QN (NOR2X2)                            0.0927    0.0410     3.1394 r
  core/be/be_mem/csr/n1202 (net)                3       8.0169              0.0000     3.1394 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.0927    0.0000 &   3.1395 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.3515    0.2253 @   3.3648 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40     216.8321              0.0000     3.3648 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3648 r
  core/be/be_mem/trap_pkt_o[2] (net)                  216.8321              0.0000     3.3648 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3648 r
  core/be/trap_pkt[2] (net)                           216.8321              0.0000     3.3648 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3648 r
  core/be/be_checker/trap_pkt_i[2] (net)              216.8321              0.0000     3.3648 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3648 r
  core/be/be_checker/director/trap_pkt_i[2] (net)     216.8321              0.0000     3.3648 r
  core/be/be_checker/director/U11/IN1 (OR3X2)                     0.3507    0.0011 @   3.3659 r
  core/be/be_checker/director/U11/Q (OR3X2)                       0.3854    0.2854 @   3.6513 r
  core/be/be_checker/director/n_3_net_ (net)    42    240.2410              0.0000     3.6513 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.3858    0.0055 @   3.6569 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2212    0.1420     3.7989 f
  core/be/be_checker/director/n302 (net)        4      28.4281              0.0000     3.7989 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2212    0.0002 &   3.7991 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1624    0.1804 @   3.9795 r
  core/be/be_checker/director/flush_o (net)     7      48.9461              0.0000     3.9795 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9795 r
  core/be/be_checker/flush_o (net)                     48.9461              0.0000     3.9795 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9795 r
  core/be/flush (net)                                  48.9461              0.0000     3.9795 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9795 r
  core/be/be_calculator/flush_i (net)                  48.9461              0.0000     3.9795 r
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.1632    0.0086 @   3.9881 r
  core/be/be_calculator/U21/Q (OR2X1)                             0.1326    0.1243     4.1125 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  39.2180       0.0000     4.1125 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1125 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      39.2180              0.0000     4.1125 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1326    0.0052 &   4.1177 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1043    0.0776     4.1953 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  22.9986           0.0000     4.1953 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1953 f
  core/be/be_calculator/mmu_cmd_v_o (net)              22.9986              0.0000     4.1953 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1953 f
  core/be/mmu_cmd_v (net)                              22.9986              0.0000     4.1953 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1953 f
  core/be/be_mem/mmu_cmd_v_i (net)                     22.9986              0.0000     4.1953 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1043    0.0002 &   4.1955 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1109    0.1264     4.3220 f
  core/be/be_mem/dcache_pkt_v (net)             2      27.6481              0.0000     4.3220 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3220 f
  core/be/be_mem/dcache/v_i (net)                      27.6481              0.0000     4.3220 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1109    0.0224 &   4.3443 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0902    0.1493 @   4.4936 r
  core/be/be_mem/dcache/n664 (net)              9      47.3268              0.0000     4.4936 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X4)                         0.0908    0.0014 @   4.4951 r
  core/be/be_mem/dcache/U138/QN (NOR2X4)                          0.0612    0.0459     4.5409 f
  core/be/be_mem/dcache/n734 (net)              6      20.1538              0.0000     4.5409 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.0612    0.0002 &   4.5411 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1869    0.0975     4.6386 r
  core/be/be_mem/dcache/n733 (net)              7      19.7818              0.0000     4.6386 r
  core/be/be_mem/dcache/icc_place93/INP (INVX0)                   0.1869    0.0003 &   4.6389 r
  core/be/be_mem/dcache/icc_place93/ZN (INVX0)                    0.0717    0.0444     4.6833 f
  core/be/be_mem/dcache/n720 (net)              1       3.6809              0.0000     4.6833 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0717    0.0000 &   4.6833 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.2140    0.1032     4.7865 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  16.6945           0.0000     4.7865 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.7865 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            16.6945              0.0000     4.7865 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.7865 r
  core/be/data_mem_pkt_ready_o (net)                   16.6945              0.0000     4.7865 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.7865 r
  core/data_mem_pkt_ready_o[1] (net)                   16.6945              0.0000     4.7865 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.7865 r
  data_mem_pkt_ready_lo[1] (net)                       16.6945              0.0000     4.7865 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.7865 r
  uce_1__uce/data_mem_pkt_ready_i (net)                16.6945              0.0000     4.7865 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.2140    0.0279 &   4.8144 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1453    0.0655     4.8798 f
  uce_1__uce/n19 (net)                          2       5.3261              0.0000     4.8798 f
  uce_1__uce/U52/INP (INVX0)                                      0.1453    0.0000 &   4.8798 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1137    0.0706     4.9504 r
  uce_1__uce/n36 (net)                          4      11.4808              0.0000     4.9504 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1137    0.0001 &   4.9505 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0710    0.0949     5.0454 r
  uce_1__uce/cache_req_complete_o (net)         2      11.6708              0.0000     5.0454 r
  uce_1__uce/U72/INP (INVX0)                                      0.0710    0.0001 &   5.0455 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0610    0.0461     5.0916 f
  uce_1__uce/n106 (net)                         2       7.5289              0.0000     5.0916 f
  uce_1__uce/U720/IN3 (NAND3X0)                                   0.0610    0.0001 &   5.0917 f
  uce_1__uce/U720/QN (NAND3X0)                                    0.4146    0.1935 @   5.2852 r
  uce_1__uce/mem_resp_yumi_o (net)              3      61.7342              0.0000     5.2852 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.2852 r
  mem_resp_yumi_lo[1] (net)                            61.7342              0.0000     5.2852 r
  U3128/IN2 (AO22X1)                                              0.4153    0.0314 @   5.3166 r
  U3128/Q (AO22X1)                                                0.4120    0.2812 @   5.5978 r
  io_resp_yumi_o (net)                          1     120.8811              0.0000     5.5978 r
  io_resp_yumi_o (out)                                            0.4237    0.0479 @   5.6457 r
  data arrival time                                                                    5.6457

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6457
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2543


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1838/S (MUX21X1)                                               0.4805    0.0281 @   1.0756 f
  U1838/Q (MUX21X1)                                               0.6148    0.3476 @   1.4232 r
  n2710 (net)                                   2     182.5736              0.0000     1.4232 r
  icc_place1791/INP (NBUFFX2)                                     0.6263    0.1041 @   1.5274 r
  icc_place1791/Z (NBUFFX2)                                       0.3659    0.2501 @   1.7775 r
  io_cmd_o[41] (net)                            4     203.2116              0.0000     1.7775 r
  U1990/IN2 (NOR4X0)                                              0.3676    0.0074 @   1.7848 r
  U1990/QN (NOR4X0)                                               0.3771    0.2690     2.0538 f
  n36 (net)                                     1      45.3473              0.0000     2.0538 f
  U1991/IN3 (NAND4X0)                                             0.3771    0.0261 &   2.0799 f
  U1991/QN (NAND4X0)                                              0.1581    0.0916     2.1715 r
  n39 (net)                                     1       5.8214              0.0000     2.1715 r
  U1992/IN3 (NOR3X0)                                              0.1581    0.0037 &   2.1753 r
  U1992/QN (NOR3X0)                                               0.1926    0.1066     2.2819 f
  n238 (net)                                    2       9.0618              0.0000     2.2819 f
  U1995/IN1 (NAND2X0)                                             0.1926    0.0035 &   2.2854 f
  U1995/QN (NAND2X0)                                              0.4879    0.2666     2.5520 r
  n236 (net)                                    2      53.5190              0.0000     2.5520 r
  U3122/IN2 (NOR2X0)                                              0.4879    0.0260 &   2.5780 r
  U3122/QN (NOR2X0)                                               0.3601    0.2594     2.8374 f
  n2741 (net)                                   1      38.6228              0.0000     2.8374 f
  icc_place2004/INP (NBUFFX2)                                     0.3601    0.0037 &   2.8411 f
  icc_place2004/Z (NBUFFX2)                                       0.3139    0.1859 @   3.0271 f
  io_cmd_v_o (net)                              1     180.1907              0.0000     3.0271 f
  io_cmd_v_o (out)                                                0.3633    0.0984 @   3.1254 f
  data arrival time                                                                    3.1254

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -3.1254
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          3.7746


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1838/S (MUX21X1)                                               0.5035    0.0286 @   1.0655 r
  U1838/Q (MUX21X1)                                               0.6148    0.3505 @   1.4160 r
  n2710 (net)                                   2     182.5736              0.0000     1.4160 r
  icc_place1791/INP (NBUFFX2)                                     0.6263    0.1041 @   1.5202 r
  icc_place1791/Z (NBUFFX2)                                       0.3659    0.2501 @   1.7703 r
  io_cmd_o[41] (net)                            4     203.2116              0.0000     1.7703 r
  U1990/IN2 (NOR4X0)                                              0.3676    0.0074 @   1.7777 r
  U1990/QN (NOR4X0)                                               0.3771    0.2690     2.0467 f
  n36 (net)                                     1      45.3473              0.0000     2.0467 f
  U1991/IN3 (NAND4X0)                                             0.3771    0.0261 &   2.0727 f
  U1991/QN (NAND4X0)                                              0.1581    0.0916     2.1644 r
  n39 (net)                                     1       5.8214              0.0000     2.1644 r
  U1992/IN3 (NOR3X0)                                              0.1581    0.0037 &   2.1681 r
  U1992/QN (NOR3X0)                                               0.1926    0.1066     2.2747 f
  n238 (net)                                    2       9.0618              0.0000     2.2747 f
  U1995/IN1 (NAND2X0)                                             0.1926    0.0035 &   2.2782 f
  U1995/QN (NAND2X0)                                              0.4879    0.2666     2.5449 r
  n236 (net)                                    2      53.5190              0.0000     2.5449 r
  U3122/IN2 (NOR2X0)                                              0.4879    0.0260 &   2.5708 r
  U3122/QN (NOR2X0)                                               0.3601    0.2594     2.8303 f
  n2741 (net)                                   1      38.6228              0.0000     2.8303 f
  icc_place2004/INP (NBUFFX2)                                     0.3601    0.0037 &   2.8340 f
  icc_place2004/Z (NBUFFX2)                                       0.3139    0.1859 @   3.0199 f
  io_cmd_v_o (net)                              1     180.1907              0.0000     3.0199 f
  io_cmd_v_o (out)                                                0.3633    0.0984 @   3.1183 f
  data arrival time                                                                    3.1183

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -3.1183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          3.7817


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1838/S (MUX21X1)                                               0.4805    0.0281 @   1.0756 f
  U1838/Q (MUX21X1)                                               0.5953    0.3418 @   1.4174 f
  n2710 (net)                                   2     182.5144              0.0000     1.4174 f
  icc_place1791/INP (NBUFFX2)                                     0.6073    0.0987 @   1.5161 f
  icc_place1791/Z (NBUFFX2)                                       0.3523    0.2250 @   1.7411 f
  io_cmd_o[41] (net)                            4     202.9499              0.0000     1.7411 f
  U1990/IN2 (NOR4X0)                                              0.3524    0.0070 @   1.7481 f
  U1990/QN (NOR4X0)                                               0.6178    0.3123     2.0605 r
  n36 (net)                                     1      45.4678              0.0000     2.0605 r
  U1991/IN3 (NAND4X0)                                             0.6178    0.0457 &   2.1062 r
  U1991/QN (NAND4X0)                                              0.1886    0.0784     2.1846 f
  n39 (net)                                     1       5.7367              0.0000     2.1846 f
  U1992/IN3 (NOR3X0)                                              0.1886    0.0046 &   2.1893 f
  U1992/QN (NOR3X0)                                               0.2215    0.0797     2.2689 r
  n238 (net)                                    2       9.1787              0.0000     2.2689 r
  U1995/IN1 (NAND2X0)                                             0.2215    0.0042 &   2.2731 r
  U1995/QN (NAND2X0)                                              0.4853    0.2920     2.5652 f
  n236 (net)                                    2      53.3784              0.0000     2.5652 f
  U3122/IN2 (NOR2X0)                                              0.4853    0.0259 &   2.5910 f
  U3122/QN (NOR2X0)                                               0.4016    0.2101     2.8011 r
  n2741 (net)                                   1      38.6820              0.0000     2.8011 r
  icc_place2004/INP (NBUFFX2)                                     0.4016    0.0037 &   2.8048 r
  icc_place2004/Z (NBUFFX2)                                       0.3282    0.2033 @   3.0081 r
  io_cmd_v_o (net)                              1     180.1907              0.0000     3.0081 r
  io_cmd_v_o (out)                                                0.3756    0.0991 @   3.1072 r
  data arrival time                                                                    3.1072

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -3.1072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          3.7928


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1838/S (MUX21X1)                                               0.5035    0.0286 @   1.0655 r
  U1838/Q (MUX21X1)                                               0.5953    0.3431 @   1.4086 f
  n2710 (net)                                   2     182.5144              0.0000     1.4086 f
  icc_place1791/INP (NBUFFX2)                                     0.6073    0.0987 @   1.5073 f
  icc_place1791/Z (NBUFFX2)                                       0.3523    0.2250 @   1.7323 f
  io_cmd_o[41] (net)                            4     202.9499              0.0000     1.7323 f
  U1990/IN2 (NOR4X0)                                              0.3524    0.0070 @   1.7393 f
  U1990/QN (NOR4X0)                                               0.6178    0.3123     2.0516 r
  n36 (net)                                     1      45.4678              0.0000     2.0516 r
  U1991/IN3 (NAND4X0)                                             0.6178    0.0457 &   2.0974 r
  U1991/QN (NAND4X0)                                              0.1886    0.0784     2.1758 f
  n39 (net)                                     1       5.7367              0.0000     2.1758 f
  U1992/IN3 (NOR3X0)                                              0.1886    0.0046 &   2.1804 f
  U1992/QN (NOR3X0)                                               0.2215    0.0797     2.2601 r
  n238 (net)                                    2       9.1787              0.0000     2.2601 r
  U1995/IN1 (NAND2X0)                                             0.2215    0.0042 &   2.2643 r
  U1995/QN (NAND2X0)                                              0.4853    0.2920     2.5563 f
  n236 (net)                                    2      53.3784              0.0000     2.5563 f
  U3122/IN2 (NOR2X0)                                              0.4853    0.0259 &   2.5822 f
  U3122/QN (NOR2X0)                                               0.4016    0.2101     2.7923 r
  n2741 (net)                                   1      38.6820              0.0000     2.7923 r
  icc_place2004/INP (NBUFFX2)                                     0.4016    0.0037 &   2.7960 r
  icc_place2004/Z (NBUFFX2)                                       0.3282    0.2033 @   2.9993 r
  io_cmd_v_o (net)                              1     180.1907              0.0000     2.9993 r
  io_cmd_v_o (out)                                                0.3756    0.0991 @   3.0984 r
  data arrival time                                                                    3.0984

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -3.0984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          3.8016


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1830/S (MUX21X1)                                               0.4804    0.0292 @   1.0766 f
  U1830/Q (MUX21X1)                                               0.4826    0.3046 @   1.3812 r
  n2713 (net)                                   2     142.3908              0.0000     1.3812 r
  icc_place1798/INP (NBUFFX2)                                     0.4842    0.0668 @   1.4480 r
  icc_place1798/Z (NBUFFX2)                                       0.1574    0.1781 @   1.6261 r
  mem_cmd_o[37] (net)                           4      81.7003              0.0000     1.6261 r
  U1990/IN3 (NOR4X0)                                              0.1575    0.0265 @   1.6526 r
  U1990/QN (NOR4X0)                                               0.3771    0.2245     1.8771 f
  n36 (net)                                     1      45.3473              0.0000     1.8771 f
  U1991/IN3 (NAND4X0)                                             0.3771    0.0261 &   1.9032 f
  U1991/QN (NAND4X0)                                              0.1581    0.0916     1.9948 r
  n39 (net)                                     1       5.8214              0.0000     1.9948 r
  U1992/IN3 (NOR3X0)                                              0.1581    0.0037 &   1.9986 r
  U1992/QN (NOR3X0)                                               0.1926    0.1066     2.1052 f
  n238 (net)                                    2       9.0618              0.0000     2.1052 f
  U1995/IN1 (NAND2X0)                                             0.1926    0.0035 &   2.1087 f
  U1995/QN (NAND2X0)                                              0.4879    0.2666     2.3753 r
  n236 (net)                                    2      53.5190              0.0000     2.3753 r
  U3122/IN2 (NOR2X0)                                              0.4879    0.0260 &   2.4013 r
  U3122/QN (NOR2X0)                                               0.3601    0.2594     2.6607 f
  n2741 (net)                                   1      38.6228              0.0000     2.6607 f
  icc_place2004/INP (NBUFFX2)                                     0.3601    0.0037 &   2.6644 f
  icc_place2004/Z (NBUFFX2)                                       0.3139    0.1859 @   2.8504 f
  io_cmd_v_o (net)                              1     180.1907              0.0000     2.8504 f
  io_cmd_v_o (out)                                                0.3633    0.0984 @   2.9487 f
  data arrival time                                                                    2.9487

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.9487
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          3.9513


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1830/S (MUX21X1)                                               0.4804    0.0292 @   1.0766 f
  U1830/Q (MUX21X1)                                               0.4674    0.2931 @   1.3697 f
  n2713 (net)                                   2     142.3316              0.0000     1.3697 f
  icc_place1798/INP (NBUFFX2)                                     0.4690    0.0623 @   1.4320 f
  icc_place1798/Z (NBUFFX2)                                       0.1476    0.1546 @   1.5866 f
  mem_cmd_o[37] (net)                           4      81.4816              0.0000     1.5866 f
  U1990/IN3 (NOR4X0)                                              0.1477    0.0243 @   1.6109 f
  U1990/QN (NOR4X0)                                               0.6178    0.2893     1.9001 r
  n36 (net)                                     1      45.4678              0.0000     1.9001 r
  U1991/IN3 (NAND4X0)                                             0.6178    0.0457 &   1.9459 r
  U1991/QN (NAND4X0)                                              0.1886    0.0784     2.0243 f
  n39 (net)                                     1       5.7367              0.0000     2.0243 f
  U1992/IN3 (NOR3X0)                                              0.1886    0.0046 &   2.0289 f
  U1992/QN (NOR3X0)                                               0.2215    0.0797     2.1086 r
  n238 (net)                                    2       9.1787              0.0000     2.1086 r
  U1995/IN1 (NAND2X0)                                             0.2215    0.0042 &   2.1128 r
  U1995/QN (NAND2X0)                                              0.4853    0.2920     2.4048 f
  n236 (net)                                    2      53.3784              0.0000     2.4048 f
  U3122/IN2 (NOR2X0)                                              0.4853    0.0259 &   2.4307 f
  U3122/QN (NOR2X0)                                               0.4016    0.2101     2.6408 r
  n2741 (net)                                   1      38.6820              0.0000     2.6408 r
  icc_place2004/INP (NBUFFX2)                                     0.4016    0.0037 &   2.6445 r
  icc_place2004/Z (NBUFFX2)                                       0.3282    0.2033 @   2.8478 r
  io_cmd_v_o (net)                              1     180.1907              0.0000     2.8478 r
  io_cmd_v_o (out)                                                0.3756    0.0991 @   2.9469 r
  data arrival time                                                                    2.9469

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.9469
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          3.9531


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1830/S (MUX21X1)                                               0.5034    0.0296 @   1.0666 r
  U1830/Q (MUX21X1)                                               0.4826    0.3075 @   1.3741 r
  n2713 (net)                                   2     142.3908              0.0000     1.3741 r
  icc_place1798/INP (NBUFFX2)                                     0.4842    0.0668 @   1.4408 r
  icc_place1798/Z (NBUFFX2)                                       0.1574    0.1781 @   1.6189 r
  mem_cmd_o[37] (net)                           4      81.7003              0.0000     1.6189 r
  U1990/IN3 (NOR4X0)                                              0.1575    0.0265 @   1.6454 r
  U1990/QN (NOR4X0)                                               0.3771    0.2245     1.8700 f
  n36 (net)                                     1      45.3473              0.0000     1.8700 f
  U1991/IN3 (NAND4X0)                                             0.3771    0.0261 &   1.8961 f
  U1991/QN (NAND4X0)                                              0.1581    0.0916     1.9877 r
  n39 (net)                                     1       5.8214              0.0000     1.9877 r
  U1992/IN3 (NOR3X0)                                              0.1581    0.0037 &   1.9914 r
  U1992/QN (NOR3X0)                                               0.1926    0.1066     2.0980 f
  n238 (net)                                    2       9.0618              0.0000     2.0980 f
  U1995/IN1 (NAND2X0)                                             0.1926    0.0035 &   2.1016 f
  U1995/QN (NAND2X0)                                              0.4879    0.2666     2.3682 r
  n236 (net)                                    2      53.5190              0.0000     2.3682 r
  U3122/IN2 (NOR2X0)                                              0.4879    0.0260 &   2.3941 r
  U3122/QN (NOR2X0)                                               0.3601    0.2594     2.6536 f
  n2741 (net)                                   1      38.6228              0.0000     2.6536 f
  icc_place2004/INP (NBUFFX2)                                     0.3601    0.0037 &   2.6573 f
  icc_place2004/Z (NBUFFX2)                                       0.3139    0.1859 @   2.8432 f
  io_cmd_v_o (net)                              1     180.1907              0.0000     2.8432 f
  io_cmd_v_o (out)                                                0.3633    0.0984 @   2.9416 f
  data arrival time                                                                    2.9416

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.9416
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          3.9584


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1830/S (MUX21X1)                                               0.5034    0.0296 @   1.0666 r
  U1830/Q (MUX21X1)                                               0.4674    0.2944 @   1.3610 f
  n2713 (net)                                   2     142.3316              0.0000     1.3610 f
  icc_place1798/INP (NBUFFX2)                                     0.4690    0.0623 @   1.4232 f
  icc_place1798/Z (NBUFFX2)                                       0.1476    0.1546 @   1.5778 f
  mem_cmd_o[37] (net)                           4      81.4816              0.0000     1.5778 f
  U1990/IN3 (NOR4X0)                                              0.1477    0.0243 @   1.6021 f
  U1990/QN (NOR4X0)                                               0.6178    0.2893     1.8914 r
  n36 (net)                                     1      45.4678              0.0000     1.8914 r
  U1991/IN3 (NAND4X0)                                             0.6178    0.0457 &   1.9371 r
  U1991/QN (NAND4X0)                                              0.1886    0.0784     2.0155 f
  n39 (net)                                     1       5.7367              0.0000     2.0155 f
  U1992/IN3 (NOR3X0)                                              0.1886    0.0046 &   2.0202 f
  U1992/QN (NOR3X0)                                               0.2215    0.0797     2.0999 r
  n238 (net)                                    2       9.1787              0.0000     2.0999 r
  U1995/IN1 (NAND2X0)                                             0.2215    0.0042 &   2.1041 r
  U1995/QN (NAND2X0)                                              0.4853    0.2920     2.3961 f
  n236 (net)                                    2      53.3784              0.0000     2.3961 f
  U3122/IN2 (NOR2X0)                                              0.4853    0.0259 &   2.4219 f
  U3122/QN (NOR2X0)                                               0.4016    0.2101     2.6321 r
  n2741 (net)                                   1      38.6820              0.0000     2.6321 r
  icc_place2004/INP (NBUFFX2)                                     0.4016    0.0037 &   2.6357 r
  icc_place2004/Z (NBUFFX2)                                       0.3282    0.2033 @   2.8390 r
  io_cmd_v_o (net)                              1     180.1907              0.0000     2.8390 r
  io_cmd_v_o (out)                                                0.3756    0.0991 @   2.9381 r
  data arrival time                                                                    2.9381

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.9381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          3.9619


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1826/S (MUX21X1)                                               0.4802    0.0312 @   1.0787 f
  U1826/Q (MUX21X1)                                               0.0708    0.1422     1.2209 r
  n5202 (net)                                   1      10.2324              0.0000     1.2209 r
  icc_place2009/INP (NBUFFX2)                                     0.0708    0.0067 &   1.2275 r
  icc_place2009/Z (NBUFFX2)                                       0.2888    0.1797 @   1.4073 r
  io_cmd_o[35] (net)                            5     181.3629              0.0000     1.4073 r
  U1990/IN4 (NOR4X0)                                              0.2891    0.0523 @   1.4596 r
  U1990/QN (NOR4X0)                                               0.3771    0.2661     1.7257 f
  n36 (net)                                     1      45.3473              0.0000     1.7257 f
  U1991/IN3 (NAND4X0)                                             0.3771    0.0261 &   1.7518 f
  U1991/QN (NAND4X0)                                              0.1581    0.0916     1.8435 r
  n39 (net)                                     1       5.8214              0.0000     1.8435 r
  U1992/IN3 (NOR3X0)                                              0.1581    0.0037 &   1.8472 r
  U1992/QN (NOR3X0)                                               0.1926    0.1066     1.9538 f
  n238 (net)                                    2       9.0618              0.0000     1.9538 f
  U1995/IN1 (NAND2X0)                                             0.1926    0.0035 &   1.9573 f
  U1995/QN (NAND2X0)                                              0.4879    0.2666     2.2240 r
  n236 (net)                                    2      53.5190              0.0000     2.2240 r
  U3122/IN2 (NOR2X0)                                              0.4879    0.0260 &   2.2499 r
  U3122/QN (NOR2X0)                                               0.3601    0.2594     2.5094 f
  n2741 (net)                                   1      38.6228              0.0000     2.5094 f
  icc_place2004/INP (NBUFFX2)                                     0.3601    0.0037 &   2.5130 f
  icc_place2004/Z (NBUFFX2)                                       0.3139    0.1859 @   2.6990 f
  io_cmd_v_o (net)                              1     180.1907              0.0000     2.6990 f
  io_cmd_v_o (out)                                                0.3633    0.0984 @   2.7974 f
  data arrival time                                                                    2.7974

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.7974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.1026


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1826/S (MUX21X1)                                               0.5032    0.0317 @   1.0686 r
  U1826/Q (MUX21X1)                                               0.0708    0.1448     1.2135 r
  n5202 (net)                                   1      10.2324              0.0000     1.2135 r
  icc_place2009/INP (NBUFFX2)                                     0.0708    0.0067 &   1.2202 r
  icc_place2009/Z (NBUFFX2)                                       0.2888    0.1797 @   1.3999 r
  io_cmd_o[35] (net)                            5     181.3629              0.0000     1.3999 r
  U1990/IN4 (NOR4X0)                                              0.2891    0.0523 @   1.4522 r
  U1990/QN (NOR4X0)                                               0.3771    0.2661     1.7184 f
  n36 (net)                                     1      45.3473              0.0000     1.7184 f
  U1991/IN3 (NAND4X0)                                             0.3771    0.0261 &   1.7445 f
  U1991/QN (NAND4X0)                                              0.1581    0.0916     1.8361 r
  n39 (net)                                     1       5.8214              0.0000     1.8361 r
  U1992/IN3 (NOR3X0)                                              0.1581    0.0037 &   1.8398 r
  U1992/QN (NOR3X0)                                               0.1926    0.1066     1.9464 f
  n238 (net)                                    2       9.0618              0.0000     1.9464 f
  U1995/IN1 (NAND2X0)                                             0.1926    0.0035 &   1.9499 f
  U1995/QN (NAND2X0)                                              0.4879    0.2666     2.2166 r
  n236 (net)                                    2      53.5190              0.0000     2.2166 r
  U3122/IN2 (NOR2X0)                                              0.4879    0.0260 &   2.2425 r
  U3122/QN (NOR2X0)                                               0.3601    0.2594     2.5020 f
  n2741 (net)                                   1      38.6228              0.0000     2.5020 f
  icc_place2004/INP (NBUFFX2)                                     0.3601    0.0037 &   2.5057 f
  icc_place2004/Z (NBUFFX2)                                       0.3139    0.1859 @   2.6916 f
  io_cmd_v_o (net)                              1     180.1907              0.0000     2.6916 f
  io_cmd_v_o (out)                                                0.3633    0.0984 @   2.7900 f
  data arrival time                                                                    2.7900

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.7900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.1100


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1838/S (MUX21X1)                                               0.4805    0.0281 @   1.0756 f
  U1838/Q (MUX21X1)                                               0.6148    0.3476 @   1.4232 r
  n2710 (net)                                   2     182.5736              0.0000     1.4232 r
  icc_place1791/INP (NBUFFX2)                                     0.6263    0.1041 @   1.5274 r
  icc_place1791/Z (NBUFFX2)                                       0.3659    0.2501 @   1.7775 r
  io_cmd_o[41] (net)                            4     203.2116              0.0000     1.7775 r
  U1990/IN2 (NOR4X0)                                              0.3676    0.0074 @   1.7849 r
  U1990/QN (NOR4X0)                                               0.3771    0.2690     2.0538 f
  n36 (net)                                     1      45.3473              0.0000     2.0538 f
  U1991/IN3 (NAND4X0)                                             0.3771    0.0261 &   2.0799 f
  U1991/QN (NAND4X0)                                              0.1581    0.0916     2.1715 r
  n39 (net)                                     1       5.8214              0.0000     2.1715 r
  U1992/IN3 (NOR3X0)                                              0.1581    0.0037 &   2.1753 r
  U1992/QN (NOR3X0)                                               0.1926    0.1066     2.2819 f
  n238 (net)                                    2       9.0618              0.0000     2.2819 f
  U3123/IN1 (NOR2X0)                                              0.1926    0.0035 &   2.2854 f
  U3123/QN (NOR2X0)                                               0.4230    0.2260     2.5114 r
  n2742 (net)                                   1      47.6106              0.0000     2.5114 r
  icc_place1969/INP (NBUFFX2)                                     0.4230    0.0218 &   2.5332 r
  icc_place1969/Z (NBUFFX2)                                       0.2612    0.1903 @   2.7235 r
  mem_cmd_v_o (net)                             1     137.9456              0.0000     2.7235 r
  mem_cmd_v_o (out)                                               0.2894    0.0570 @   2.7805 r
  data arrival time                                                                    2.7805

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.7805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.1195


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1838/S (MUX21X1)                                               0.5035    0.0286 @   1.0655 r
  U1838/Q (MUX21X1)                                               0.6148    0.3505 @   1.4160 r
  n2710 (net)                                   2     182.5736              0.0000     1.4160 r
  icc_place1791/INP (NBUFFX2)                                     0.6263    0.1041 @   1.5202 r
  icc_place1791/Z (NBUFFX2)                                       0.3659    0.2501 @   1.7703 r
  io_cmd_o[41] (net)                            4     203.2116              0.0000     1.7703 r
  U1990/IN2 (NOR4X0)                                              0.3676    0.0074 @   1.7777 r
  U1990/QN (NOR4X0)                                               0.3771    0.2690     2.0467 f
  n36 (net)                                     1      45.3473              0.0000     2.0467 f
  U1991/IN3 (NAND4X0)                                             0.3771    0.0261 &   2.0727 f
  U1991/QN (NAND4X0)                                              0.1581    0.0916     2.1644 r
  n39 (net)                                     1       5.8214              0.0000     2.1644 r
  U1992/IN3 (NOR3X0)                                              0.1581    0.0037 &   2.1681 r
  U1992/QN (NOR3X0)                                               0.1926    0.1066     2.2747 f
  n238 (net)                                    2       9.0618              0.0000     2.2747 f
  U3123/IN1 (NOR2X0)                                              0.1926    0.0035 &   2.2783 f
  U3123/QN (NOR2X0)                                               0.4230    0.2260     2.5042 r
  n2742 (net)                                   1      47.6106              0.0000     2.5042 r
  icc_place1969/INP (NBUFFX2)                                     0.4230    0.0218 &   2.5260 r
  icc_place1969/Z (NBUFFX2)                                       0.2612    0.1903 @   2.7163 r
  mem_cmd_v_o (net)                             1     137.9456              0.0000     2.7163 r
  mem_cmd_v_o (out)                                               0.2894    0.0570 @   2.7733 r
  data arrival time                                                                    2.7733

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.7733
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.1267


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1838/S (MUX21X1)                                               0.4805    0.0281 @   1.0756 f
  U1838/Q (MUX21X1)                                               0.5953    0.3418 @   1.4174 f
  n2710 (net)                                   2     182.5144              0.0000     1.4174 f
  icc_place1791/INP (NBUFFX2)                                     0.6073    0.0987 @   1.5161 f
  icc_place1791/Z (NBUFFX2)                                       0.3523    0.2250 @   1.7411 f
  io_cmd_o[41] (net)                            4     202.9499              0.0000     1.7411 f
  U1990/IN2 (NOR4X0)                                              0.3524    0.0070 @   1.7481 f
  U1990/QN (NOR4X0)                                               0.6178    0.3123     2.0605 r
  n36 (net)                                     1      45.4678              0.0000     2.0605 r
  U1991/IN3 (NAND4X0)                                             0.6178    0.0457 &   2.1062 r
  U1991/QN (NAND4X0)                                              0.1886    0.0784     2.1846 f
  n39 (net)                                     1       5.7367              0.0000     2.1846 f
  U1992/IN3 (NOR3X0)                                              0.1886    0.0046 &   2.1893 f
  U1992/QN (NOR3X0)                                               0.2215    0.0797     2.2689 r
  n238 (net)                                    2       9.1787              0.0000     2.2689 r
  U3123/IN1 (NOR2X0)                                              0.2215    0.0042 &   2.2732 r
  U3123/QN (NOR2X0)                                               0.3384    0.2219     2.4951 f
  n2742 (net)                                   1      47.5514              0.0000     2.4951 f
  icc_place1969/INP (NBUFFX2)                                     0.3384    0.0180 &   2.5130 f
  icc_place1969/Z (NBUFFX2)                                       0.2452    0.1651 @   2.6782 f
  mem_cmd_v_o (net)                             1     137.9456              0.0000     2.6782 f
  mem_cmd_v_o (out)                                               0.2751    0.0568 @   2.7350 f
  data arrival time                                                                    2.7350

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.7350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.1650


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1838/S (MUX21X1)                                               0.5035    0.0286 @   1.0655 r
  U1838/Q (MUX21X1)                                               0.5953    0.3431 @   1.4086 f
  n2710 (net)                                   2     182.5144              0.0000     1.4086 f
  icc_place1791/INP (NBUFFX2)                                     0.6073    0.0987 @   1.5073 f
  icc_place1791/Z (NBUFFX2)                                       0.3523    0.2250 @   1.7323 f
  io_cmd_o[41] (net)                            4     202.9499              0.0000     1.7323 f
  U1990/IN2 (NOR4X0)                                              0.3524    0.0070 @   1.7393 f
  U1990/QN (NOR4X0)                                               0.6178    0.3123     2.0516 r
  n36 (net)                                     1      45.4678              0.0000     2.0516 r
  U1991/IN3 (NAND4X0)                                             0.6178    0.0457 &   2.0974 r
  U1991/QN (NAND4X0)                                              0.1886    0.0784     2.1758 f
  n39 (net)                                     1       5.7367              0.0000     2.1758 f
  U1992/IN3 (NOR3X0)                                              0.1886    0.0046 &   2.1804 f
  U1992/QN (NOR3X0)                                               0.2215    0.0797     2.2601 r
  n238 (net)                                    2       9.1787              0.0000     2.2601 r
  U3123/IN1 (NOR2X0)                                              0.2215    0.0042 &   2.2643 r
  U3123/QN (NOR2X0)                                               0.3384    0.2219     2.4862 f
  n2742 (net)                                   1      47.5514              0.0000     2.4862 f
  icc_place1969/INP (NBUFFX2)                                     0.3384    0.0180 &   2.5042 f
  icc_place1969/Z (NBUFFX2)                                       0.2452    0.1651 @   2.6694 f
  mem_cmd_v_o (net)                             1     137.9456              0.0000     2.6694 f
  mem_cmd_v_o (out)                                               0.2751    0.0568 @   2.7262 f
  data arrival time                                                                    2.7262

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.7262
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.1738


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1830/S (MUX21X1)                                               0.4804    0.0292 @   1.0766 f
  U1830/Q (MUX21X1)                                               0.4826    0.3046 @   1.3812 r
  n2713 (net)                                   2     142.3908              0.0000     1.3812 r
  icc_place1798/INP (NBUFFX2)                                     0.4842    0.0668 @   1.4480 r
  icc_place1798/Z (NBUFFX2)                                       0.1574    0.1781 @   1.6261 r
  mem_cmd_o[37] (net)                           4      81.7003              0.0000     1.6261 r
  U1990/IN3 (NOR4X0)                                              0.1575    0.0265 @   1.6526 r
  U1990/QN (NOR4X0)                                               0.3771    0.2245     1.8771 f
  n36 (net)                                     1      45.3473              0.0000     1.8771 f
  U1991/IN3 (NAND4X0)                                             0.3771    0.0261 &   1.9032 f
  U1991/QN (NAND4X0)                                              0.1581    0.0916     1.9948 r
  n39 (net)                                     1       5.8214              0.0000     1.9948 r
  U1992/IN3 (NOR3X0)                                              0.1581    0.0037 &   1.9986 r
  U1992/QN (NOR3X0)                                               0.1926    0.1066     2.1052 f
  n238 (net)                                    2       9.0618              0.0000     2.1052 f
  U3123/IN1 (NOR2X0)                                              0.1926    0.0035 &   2.1087 f
  U3123/QN (NOR2X0)                                               0.4230    0.2260     2.3347 r
  n2742 (net)                                   1      47.6106              0.0000     2.3347 r
  icc_place1969/INP (NBUFFX2)                                     0.4230    0.0218 &   2.3565 r
  icc_place1969/Z (NBUFFX2)                                       0.2612    0.1903 @   2.5468 r
  mem_cmd_v_o (net)                             1     137.9456              0.0000     2.5468 r
  mem_cmd_v_o (out)                                               0.2894    0.0570 @   2.6037 r
  data arrival time                                                                    2.6037

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.6037
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.2963


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1830/S (MUX21X1)                                               0.5034    0.0296 @   1.0666 r
  U1830/Q (MUX21X1)                                               0.4826    0.3075 @   1.3741 r
  n2713 (net)                                   2     142.3908              0.0000     1.3741 r
  icc_place1798/INP (NBUFFX2)                                     0.4842    0.0668 @   1.4408 r
  icc_place1798/Z (NBUFFX2)                                       0.1574    0.1781 @   1.6189 r
  mem_cmd_o[37] (net)                           4      81.7003              0.0000     1.6189 r
  U1990/IN3 (NOR4X0)                                              0.1575    0.0265 @   1.6454 r
  U1990/QN (NOR4X0)                                               0.3771    0.2245     1.8700 f
  n36 (net)                                     1      45.3473              0.0000     1.8700 f
  U1991/IN3 (NAND4X0)                                             0.3771    0.0261 &   1.8961 f
  U1991/QN (NAND4X0)                                              0.1581    0.0916     1.9877 r
  n39 (net)                                     1       5.8214              0.0000     1.9877 r
  U1992/IN3 (NOR3X0)                                              0.1581    0.0037 &   1.9914 r
  U1992/QN (NOR3X0)                                               0.1926    0.1066     2.0980 f
  n238 (net)                                    2       9.0618              0.0000     2.0980 f
  U3123/IN1 (NOR2X0)                                              0.1926    0.0035 &   2.1016 f
  U3123/QN (NOR2X0)                                               0.4230    0.2260     2.3275 r
  n2742 (net)                                   1      47.6106              0.0000     2.3275 r
  icc_place1969/INP (NBUFFX2)                                     0.4230    0.0218 &   2.3493 r
  icc_place1969/Z (NBUFFX2)                                       0.2612    0.1903 @   2.5396 r
  mem_cmd_v_o (net)                             1     137.9456              0.0000     2.5396 r
  mem_cmd_v_o (out)                                               0.2894    0.0570 @   2.5966 r
  data arrival time                                                                    2.5966

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.5966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.3034


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1830/S (MUX21X1)                                               0.4804    0.0292 @   1.0766 f
  U1830/Q (MUX21X1)                                               0.4674    0.2931 @   1.3697 f
  n2713 (net)                                   2     142.3316              0.0000     1.3697 f
  icc_place1798/INP (NBUFFX2)                                     0.4690    0.0623 @   1.4320 f
  icc_place1798/Z (NBUFFX2)                                       0.1476    0.1546 @   1.5866 f
  mem_cmd_o[37] (net)                           4      81.4816              0.0000     1.5866 f
  U1990/IN3 (NOR4X0)                                              0.1477    0.0243 @   1.6109 f
  U1990/QN (NOR4X0)                                               0.6178    0.2893     1.9001 r
  n36 (net)                                     1      45.4678              0.0000     1.9001 r
  U1991/IN3 (NAND4X0)                                             0.6178    0.0457 &   1.9459 r
  U1991/QN (NAND4X0)                                              0.1886    0.0784     2.0243 f
  n39 (net)                                     1       5.7367              0.0000     2.0243 f
  U1992/IN3 (NOR3X0)                                              0.1886    0.0046 &   2.0289 f
  U1992/QN (NOR3X0)                                               0.2215    0.0797     2.1086 r
  n238 (net)                                    2       9.1787              0.0000     2.1086 r
  U3123/IN1 (NOR2X0)                                              0.2215    0.0042 &   2.1128 r
  U3123/QN (NOR2X0)                                               0.3384    0.2219     2.3347 f
  n2742 (net)                                   1      47.5514              0.0000     2.3347 f
  icc_place1969/INP (NBUFFX2)                                     0.3384    0.0180 &   2.3527 f
  icc_place1969/Z (NBUFFX2)                                       0.2452    0.1651 @   2.5179 f
  mem_cmd_v_o (net)                             1     137.9456              0.0000     2.5179 f
  mem_cmd_v_o (out)                                               0.2751    0.0568 @   2.5747 f
  data arrival time                                                                    2.5747

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.5747
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.3253


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1830/S (MUX21X1)                                               0.5034    0.0296 @   1.0666 r
  U1830/Q (MUX21X1)                                               0.4674    0.2944 @   1.3610 f
  n2713 (net)                                   2     142.3316              0.0000     1.3610 f
  icc_place1798/INP (NBUFFX2)                                     0.4690    0.0623 @   1.4232 f
  icc_place1798/Z (NBUFFX2)                                       0.1476    0.1546 @   1.5778 f
  mem_cmd_o[37] (net)                           4      81.4816              0.0000     1.5778 f
  U1990/IN3 (NOR4X0)                                              0.1477    0.0243 @   1.6021 f
  U1990/QN (NOR4X0)                                               0.6178    0.2893     1.8914 r
  n36 (net)                                     1      45.4678              0.0000     1.8914 r
  U1991/IN3 (NAND4X0)                                             0.6178    0.0457 &   1.9371 r
  U1991/QN (NAND4X0)                                              0.1886    0.0784     2.0155 f
  n39 (net)                                     1       5.7367              0.0000     2.0155 f
  U1992/IN3 (NOR3X0)                                              0.1886    0.0046 &   2.0202 f
  U1992/QN (NOR3X0)                                               0.2215    0.0797     2.0999 r
  n238 (net)                                    2       9.1787              0.0000     2.0999 r
  U3123/IN1 (NOR2X0)                                              0.2215    0.0042 &   2.1041 r
  U3123/QN (NOR2X0)                                               0.3384    0.2219     2.3260 f
  n2742 (net)                                   1      47.5514              0.0000     2.3260 f
  icc_place1969/INP (NBUFFX2)                                     0.3384    0.0180 &   2.3440 f
  icc_place1969/Z (NBUFFX2)                                       0.2452    0.1651 @   2.5091 f
  mem_cmd_v_o (net)                             1     137.9456              0.0000     2.5091 f
  mem_cmd_v_o (out)                                               0.2751    0.0568 @   2.5659 f
  data arrival time                                                                    2.5659

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.5659
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.3341


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1826/S (MUX21X1)                                               0.4802    0.0312 @   1.0787 f
  U1826/Q (MUX21X1)                                               0.0708    0.1422     1.2209 r
  n5202 (net)                                   1      10.2324              0.0000     1.2209 r
  icc_place2009/INP (NBUFFX2)                                     0.0708    0.0067 &   1.2275 r
  icc_place2009/Z (NBUFFX2)                                       0.2888    0.1797 @   1.4073 r
  io_cmd_o[35] (net)                            5     181.3629              0.0000     1.4073 r
  U1990/IN4 (NOR4X0)                                              0.2891    0.0523 @   1.4596 r
  U1990/QN (NOR4X0)                                               0.3771    0.2661     1.7257 f
  n36 (net)                                     1      45.3473              0.0000     1.7257 f
  U1991/IN3 (NAND4X0)                                             0.3771    0.0261 &   1.7518 f
  U1991/QN (NAND4X0)                                              0.1581    0.0916     1.8435 r
  n39 (net)                                     1       5.8214              0.0000     1.8435 r
  U1992/IN3 (NOR3X0)                                              0.1581    0.0037 &   1.8472 r
  U1992/QN (NOR3X0)                                               0.1926    0.1066     1.9538 f
  n238 (net)                                    2       9.0618              0.0000     1.9538 f
  U3123/IN1 (NOR2X0)                                              0.1926    0.0035 &   1.9573 f
  U3123/QN (NOR2X0)                                               0.4230    0.2260     2.1833 r
  n2742 (net)                                   1      47.6106              0.0000     2.1833 r
  icc_place1969/INP (NBUFFX2)                                     0.4230    0.0218 &   2.2051 r
  icc_place1969/Z (NBUFFX2)                                       0.2612    0.1903 @   2.3954 r
  mem_cmd_v_o (net)                             1     137.9456              0.0000     2.3954 r
  mem_cmd_v_o (out)                                               0.2894    0.0570 @   2.4524 r
  data arrival time                                                                    2.4524

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.4524
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.4476


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1826/S (MUX21X1)                                               0.5032    0.0317 @   1.0686 r
  U1826/Q (MUX21X1)                                               0.0708    0.1448     1.2135 r
  n5202 (net)                                   1      10.2324              0.0000     1.2135 r
  icc_place2009/INP (NBUFFX2)                                     0.0708    0.0067 &   1.2202 r
  icc_place2009/Z (NBUFFX2)                                       0.2888    0.1797 @   1.3999 r
  io_cmd_o[35] (net)                            5     181.3629              0.0000     1.3999 r
  U1990/IN4 (NOR4X0)                                              0.2891    0.0523 @   1.4522 r
  U1990/QN (NOR4X0)                                               0.3771    0.2661     1.7184 f
  n36 (net)                                     1      45.3473              0.0000     1.7184 f
  U1991/IN3 (NAND4X0)                                             0.3771    0.0261 &   1.7445 f
  U1991/QN (NAND4X0)                                              0.1581    0.0916     1.8361 r
  n39 (net)                                     1       5.8214              0.0000     1.8361 r
  U1992/IN3 (NOR3X0)                                              0.1581    0.0037 &   1.8398 r
  U1992/QN (NOR3X0)                                               0.1926    0.1066     1.9464 f
  n238 (net)                                    2       9.0618              0.0000     1.9464 f
  U3123/IN1 (NOR2X0)                                              0.1926    0.0035 &   1.9500 f
  U3123/QN (NOR2X0)                                               0.4230    0.2260     2.1759 r
  n2742 (net)                                   1      47.6106              0.0000     2.1759 r
  icc_place1969/INP (NBUFFX2)                                     0.4230    0.0218 &   2.1977 r
  icc_place1969/Z (NBUFFX2)                                       0.2612    0.1903 @   2.3880 r
  mem_cmd_v_o (net)                             1     137.9456              0.0000     2.3880 r
  mem_cmd_v_o (out)                                               0.2894    0.0570 @   2.4450 r
  data arrival time                                                                    2.4450

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.4450
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.4550


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1848/S (MUX21X1)                                               0.4763    0.0018 @   1.0493 f
  U1848/Q (MUX21X1)                                               0.0550    0.1301     1.1794 r
  n2705 (net)                                   1       4.6031              0.0000     1.1794 r
  icc_place1781/INP (NBUFFX2)                                     0.0550    0.0000 &   1.1794 r
  icc_place1781/Z (NBUFFX2)                                       0.5502    0.1672 @   1.3466 r
  n2436 (net)                                   2     317.1736              0.0000     1.3466 r
  io_cmd_o[46] (out)                                              0.7770    0.8042 @   2.1508 r
  data arrival time                                                                    2.1508

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1508
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7492


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1848/S (MUX21X1)                                               0.4977    0.0019 @   1.0388 r
  U1848/Q (MUX21X1)                                               0.0550    0.1325     1.1713 r
  n2705 (net)                                   1       4.6031              0.0000     1.1713 r
  icc_place1781/INP (NBUFFX2)                                     0.0550    0.0000 &   1.1713 r
  icc_place1781/Z (NBUFFX2)                                       0.5502    0.1672 @   1.3385 r
  n2436 (net)                                   2     317.1736              0.0000     1.3385 r
  io_cmd_o[46] (out)                                              0.7770    0.8042 @   2.1427 r
  data arrival time                                                                    2.1427

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1427
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7573


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1848/S (MUX21X1)                                               0.4763    0.0018 @   1.0493 f
  U1848/Q (MUX21X1)                                               0.0516    0.0977     1.1470 f
  n2705 (net)                                   1       4.5439              0.0000     1.1470 f
  icc_place1781/INP (NBUFFX2)                                     0.0516    0.0000 &   1.1470 f
  icc_place1781/Z (NBUFFX2)                                       0.5325    0.1739 @   1.3209 f
  n2436 (net)                                   2     317.1145              0.0000     1.3209 f
  io_cmd_o[46] (out)                                              0.7651    0.7959 @   2.1168 f
  data arrival time                                                                    2.1168

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7832


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1848/S (MUX21X1)                                               0.4977    0.0019 @   1.0388 r
  U1848/Q (MUX21X1)                                               0.0516    0.0986     1.1374 f
  n2705 (net)                                   1       4.5439              0.0000     1.1374 f
  icc_place1781/INP (NBUFFX2)                                     0.0516    0.0000 &   1.1375 f
  icc_place1781/Z (NBUFFX2)                                       0.5325    0.1739 @   1.3114 f
  n2436 (net)                                   2     317.1145              0.0000     1.3114 f
  io_cmd_o[46] (out)                                              0.7651    0.7959 @   2.1073 f
  data arrival time                                                                    2.1073

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7927


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1848/S (MUX21X1)                                               0.4763    0.0018 @   1.0493 f
  U1848/Q (MUX21X1)                                               0.0550    0.1301     1.1794 r
  n2705 (net)                                   1       4.6031              0.0000     1.1794 r
  icc_place1781/INP (NBUFFX2)                                     0.0550    0.0000 &   1.1794 r
  icc_place1781/Z (NBUFFX2)                                       0.5502    0.1672 @   1.3466 r
  n2436 (net)                                   2     317.1736              0.0000     1.3466 r
  icc_place1782/INP (NBUFFX2)                                     0.6506    0.2950 @   1.6416 r
  icc_place1782/Z (NBUFFX2)                                       0.2524    0.2204 @   1.8620 r
  mem_cmd_o[46] (net)                           3     133.4803              0.0000     1.8620 r
  mem_cmd_o[46] (out)                                             0.2649    0.2241 @   2.0861 r
  data arrival time                                                                    2.0861

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8139


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1848/S (MUX21X1)                                               0.4977    0.0019 @   1.0388 r
  U1848/Q (MUX21X1)                                               0.0550    0.1325     1.1713 r
  n2705 (net)                                   1       4.6031              0.0000     1.1713 r
  icc_place1781/INP (NBUFFX2)                                     0.0550    0.0000 &   1.1713 r
  icc_place1781/Z (NBUFFX2)                                       0.5502    0.1672 @   1.3385 r
  n2436 (net)                                   2     317.1736              0.0000     1.3385 r
  icc_place1782/INP (NBUFFX2)                                     0.6506    0.2950 @   1.6335 r
  icc_place1782/Z (NBUFFX2)                                       0.2524    0.2204 @   1.8539 r
  mem_cmd_o[46] (net)                           3     133.4803              0.0000     1.8539 r
  mem_cmd_o[46] (out)                                             0.2649    0.2241 @   2.0780 r
  data arrival time                                                                    2.0780

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0780
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8220


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1848/S (MUX21X1)                                               0.4763    0.0018 @   1.0493 f
  U1848/Q (MUX21X1)                                               0.0516    0.0977     1.1470 f
  n2705 (net)                                   1       4.5439              0.0000     1.1470 f
  icc_place1781/INP (NBUFFX2)                                     0.0516    0.0000 &   1.1470 f
  icc_place1781/Z (NBUFFX2)                                       0.5325    0.1739 @   1.3209 f
  n2436 (net)                                   2     317.1145              0.0000     1.3209 f
  icc_place1782/INP (NBUFFX2)                                     0.6356    0.2847 @   1.6056 f
  icc_place1782/Z (NBUFFX2)                                       0.2393    0.1898 @   1.7954 f
  mem_cmd_o[46] (net)                           3     133.3147              0.0000     1.7954 f
  mem_cmd_o[46] (out)                                             0.2524    0.2152 @   2.0106 f
  data arrival time                                                                    2.0106

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0106
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8894


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1848/S (MUX21X1)                                               0.4977    0.0019 @   1.0388 r
  U1848/Q (MUX21X1)                                               0.0516    0.0986     1.1374 f
  n2705 (net)                                   1       4.5439              0.0000     1.1374 f
  icc_place1781/INP (NBUFFX2)                                     0.0516    0.0000 &   1.1375 f
  icc_place1781/Z (NBUFFX2)                                       0.5325    0.1739 @   1.3114 f
  n2436 (net)                                   2     317.1145              0.0000     1.3114 f
  icc_place1782/INP (NBUFFX2)                                     0.6356    0.2847 @   1.5961 f
  icc_place1782/Z (NBUFFX2)                                       0.2393    0.1898 @   1.7859 f
  mem_cmd_o[46] (net)                           3     133.3147              0.0000     1.7859 f
  mem_cmd_o[46] (out)                                             0.2524    0.2152 @   2.0011 f
  data arrival time                                                                    2.0011

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0011
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8989


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1812/S (MUX21X1)                                               0.4804    0.0296 @   1.0770 f
  U1812/Q (MUX21X1)                                               0.1623    0.1891 @   1.2661 r
  n5204 (net)                                   1      41.7445              0.0000     1.2661 r
  icc_place1811/INP (NBUFFX2)                                     0.1627    0.0054 @   1.2715 r
  icc_place1811/Z (NBUFFX2)                                       0.3822    0.1798 @   1.4513 r
  mem_cmd_o[28] (net)                           4     217.1246              0.0000     1.4513 r
  icc_place2041/INP (NBUFFX2)                                     0.4591    0.3376 @   1.7889 r
  icc_place2041/Z (NBUFFX2)                                       0.0463    0.1099     1.8987 r
  io_cmd_o[28] (net)                            1       1.6281              0.0000     1.8987 r
  io_cmd_o[28] (out)                                              0.0463    0.0000 &   1.8988 r
  data arrival time                                                                    1.8988

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0012


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1812/S (MUX21X1)                                               0.5035    0.0300 @   1.0670 r
  U1812/Q (MUX21X1)                                               0.1623    0.1919 @   1.2588 r
  n5204 (net)                                   1      41.7445              0.0000     1.2588 r
  icc_place1811/INP (NBUFFX2)                                     0.1627    0.0054 @   1.2642 r
  icc_place1811/Z (NBUFFX2)                                       0.3822    0.1798 @   1.4440 r
  mem_cmd_o[28] (net)                           4     217.1246              0.0000     1.4440 r
  icc_place2041/INP (NBUFFX2)                                     0.4591    0.3376 @   1.7816 r
  icc_place2041/Z (NBUFFX2)                                       0.0463    0.1099     1.8915 r
  io_cmd_o[28] (net)                            1       1.6281              0.0000     1.8915 r
  io_cmd_o[28] (out)                                              0.0463    0.0000 &   1.8915 r
  data arrival time                                                                    1.8915

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8915
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0085


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1772/S (MUX21X1)                                               0.4766    0.0086 @   1.0560 f
  U1772/Q (MUX21X1)                                               0.5047    0.3344 @   1.3904 r
  n2735 (net)                                   4     156.8390              0.0000     1.3904 r
  icc_place1845/INP (NBUFFX2)                                     0.5031    0.1803 @   1.5708 r
  icc_place1845/Z (NBUFFX2)                                       0.3221    0.2094 @   1.7801 r
  io_cmd_o[8] (net)                             1     171.6318              0.0000     1.7801 r
  io_cmd_o[8] (out)                                               0.3736    0.1035 @   1.8836 r
  data arrival time                                                                    1.8836

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0164


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1772/S (MUX21X1)                                               0.4997    0.0087 @   1.0457 r
  U1772/Q (MUX21X1)                                               0.5047    0.3373 @   1.3830 r
  n2735 (net)                                   4     156.8390              0.0000     1.3830 r
  icc_place1845/INP (NBUFFX2)                                     0.5031    0.1803 @   1.5633 r
  icc_place1845/Z (NBUFFX2)                                       0.3221    0.2094 @   1.7726 r
  io_cmd_o[8] (net)                             1     171.6318              0.0000     1.7726 r
  io_cmd_o[8] (out)                                               0.3736    0.1035 @   1.8761 r
  data arrival time                                                                    1.8761

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0239


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1838/S (MUX21X1)                                               0.4805    0.0281 @   1.0756 f
  U1838/Q (MUX21X1)                                               0.6148    0.3476 @   1.4232 r
  n2710 (net)                                   2     182.5736              0.0000     1.4232 r
  icc_place1791/INP (NBUFFX2)                                     0.6263    0.1041 @   1.5274 r
  icc_place1791/Z (NBUFFX2)                                       0.3659    0.2501 @   1.7775 r
  io_cmd_o[41] (net)                            4     203.2116              0.0000     1.7775 r
  io_cmd_o[41] (out)                                              0.4084    0.0872 @   1.8647 r
  data arrival time                                                                    1.8647

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8647
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0353


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1838/S (MUX21X1)                                               0.5035    0.0286 @   1.0655 r
  U1838/Q (MUX21X1)                                               0.6148    0.3505 @   1.4160 r
  n2710 (net)                                   2     182.5736              0.0000     1.4160 r
  icc_place1791/INP (NBUFFX2)                                     0.6263    0.1041 @   1.5202 r
  icc_place1791/Z (NBUFFX2)                                       0.3659    0.2501 @   1.7703 r
  io_cmd_o[41] (net)                            4     203.2116              0.0000     1.7703 r
  io_cmd_o[41] (out)                                              0.4084    0.0872 @   1.8575 r
  data arrival time                                                                    1.8575

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8575
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0425


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1772/S (MUX21X1)                                               0.4766    0.0086 @   1.0560 f
  U1772/Q (MUX21X1)                                               0.4880    0.3274 @   1.3834 f
  n2735 (net)                                   4     156.6143              0.0000     1.3834 f
  icc_place1845/INP (NBUFFX2)                                     0.4881    0.1731 @   1.5565 f
  icc_place1845/Z (NBUFFX2)                                       0.3080    0.1864 @   1.7430 f
  io_cmd_o[8] (net)                             1     171.6318              0.0000     1.7430 f
  io_cmd_o[8] (out)                                               0.3616    0.1027 @   1.8457 f
  data arrival time                                                                    1.8457

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8457
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0543


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1802/S (MUX21X1)                                               0.4804    0.0294 @   1.0768 f
  U1802/Q (MUX21X1)                                               0.0655    0.1386     1.2154 r
  n2723 (net)                                   1       8.2134              0.0000     1.2154 r
  icc_place1820/INP (NBUFFX2)                                     0.0655    0.0034 &   1.2189 r
  icc_place1820/Z (NBUFFX2)                                       0.3916    0.2084 @   1.4272 r
  n2475 (net)                                   4     239.5817              0.0000     1.4272 r
  icc_place1822/INP (NBUFFX2)                                     0.4022    0.1436 @   1.5709 r
  icc_place1822/Z (NBUFFX2)                                       0.3051    0.1950 @   1.7659 r
  mem_cmd_o[23] (net)                           1     165.0722              0.0000     1.7659 r
  mem_cmd_o[23] (out)                                             0.3516    0.0789 @   1.8447 r
  data arrival time                                                                    1.8447

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8447
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0553


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1812/S (MUX21X1)                                               0.4804    0.0296 @   1.0770 f
  U1812/Q (MUX21X1)                                               0.1538    0.1633 @   1.2403 f
  n5204 (net)                                   1      41.6854              0.0000     1.2403 f
  icc_place1811/INP (NBUFFX2)                                     0.1542    0.0051 @   1.2454 f
  icc_place1811/Z (NBUFFX2)                                       0.3692    0.1811 @   1.4266 f
  mem_cmd_o[28] (net)                           4     216.8998              0.0000     1.4266 f
  icc_place2041/INP (NBUFFX2)                                     0.4483    0.3313 @   1.7579 f
  icc_place2041/Z (NBUFFX2)                                       0.0396    0.0842     1.8421 f
  io_cmd_o[28] (net)                            1       1.6281              0.0000     1.8421 f
  io_cmd_o[28] (out)                                              0.0396    0.0000 &   1.8421 f
  data arrival time                                                                    1.8421

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8421
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0579


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1798/S (MUX21X1)                                               0.4804    0.0292 @   1.0766 f
  U1798/Q (MUX21X1)                                               0.4890    0.3251 @   1.4017 r
  n2725 (net)                                   4     150.4439              0.0000     1.4017 r
  icc_place1826/INP (NBUFFX2)                                     0.4943    0.0770 @   1.4787 r
  icc_place1826/Z (NBUFFX2)                                       0.3805    0.2270 @   1.7057 r
  io_cmd_o[21] (net)                            1     209.2425              0.0000     1.7057 r
  io_cmd_o[21] (out)                                              0.4395    0.1349 @   1.8406 r
  data arrival time                                                                    1.8406

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8406
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0594


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1802/S (MUX21X1)                                               0.5035    0.0298 @   1.0668 r
  U1802/Q (MUX21X1)                                               0.0655    0.1412     1.2080 r
  n2723 (net)                                   1       8.2134              0.0000     1.2080 r
  icc_place1820/INP (NBUFFX2)                                     0.0655    0.0034 &   1.2114 r
  icc_place1820/Z (NBUFFX2)                                       0.3916    0.2084 @   1.4198 r
  n2475 (net)                                   4     239.5817              0.0000     1.4198 r
  icc_place1822/INP (NBUFFX2)                                     0.4022    0.1436 @   1.5634 r
  icc_place1822/Z (NBUFFX2)                                       0.3051    0.1950 @   1.7584 r
  mem_cmd_o[23] (net)                           1     165.0722              0.0000     1.7584 r
  mem_cmd_o[23] (out)                                             0.3516    0.0789 @   1.8373 r
  data arrival time                                                                    1.8373

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0627


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1772/S (MUX21X1)                                               0.4997    0.0087 @   1.0457 r
  U1772/Q (MUX21X1)                                               0.4880    0.3287 @   1.3743 f
  n2735 (net)                                   4     156.6143              0.0000     1.3743 f
  icc_place1845/INP (NBUFFX2)                                     0.4881    0.1731 @   1.5474 f
  icc_place1845/Z (NBUFFX2)                                       0.3080    0.1864 @   1.7339 f
  io_cmd_o[8] (net)                             1     171.6318              0.0000     1.7339 f
  io_cmd_o[8] (out)                                               0.3616    0.1027 @   1.8366 f
  data arrival time                                                                    1.8366

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8366
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0634


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1798/S (MUX21X1)                                               0.5034    0.0296 @   1.0665 r
  U1798/Q (MUX21X1)                                               0.4890    0.3280 @   1.3946 r
  n2725 (net)                                   4     150.4439              0.0000     1.3946 r
  icc_place1826/INP (NBUFFX2)                                     0.4943    0.0770 @   1.4715 r
  icc_place1826/Z (NBUFFX2)                                       0.3805    0.2270 @   1.6985 r
  io_cmd_o[21] (net)                            1     209.2425              0.0000     1.6985 r
  io_cmd_o[21] (out)                                              0.4395    0.1349 @   1.8334 r
  data arrival time                                                                    1.8334

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8334
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0666


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1812/S (MUX21X1)                                               0.5035    0.0300 @   1.0670 r
  U1812/Q (MUX21X1)                                               0.1538    0.1645 @   1.2315 f
  n5204 (net)                                   1      41.6854              0.0000     1.2315 f
  icc_place1811/INP (NBUFFX2)                                     0.1542    0.0051 @   1.2366 f
  icc_place1811/Z (NBUFFX2)                                       0.3692    0.1811 @   1.4177 f
  mem_cmd_o[28] (net)                           4     216.8998              0.0000     1.4177 f
  icc_place2041/INP (NBUFFX2)                                     0.4483    0.3313 @   1.7491 f
  icc_place2041/Z (NBUFFX2)                                       0.0396    0.0842     1.8333 f
  io_cmd_o[28] (net)                            1       1.6281              0.0000     1.8333 f
  io_cmd_o[28] (out)                                              0.0396    0.0000 &   1.8333 f
  data arrival time                                                                    1.8333

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8333
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0667


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1812/S (MUX21X1)                                               0.4804    0.0296 @   1.0770 f
  U1812/Q (MUX21X1)                                               0.1623    0.1891 @   1.2661 r
  n5204 (net)                                   1      41.7445              0.0000     1.2661 r
  icc_place1811/INP (NBUFFX2)                                     0.1627    0.0054 @   1.2714 r
  icc_place1811/Z (NBUFFX2)                                       0.3822    0.1798 @   1.4513 r
  mem_cmd_o[28] (net)                           4     217.1246              0.0000     1.4513 r
  mem_cmd_o[28] (out)                                             0.4591    0.3798 @   1.8311 r
  data arrival time                                                                    1.8311

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8311
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0689


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1838/S (MUX21X1)                                               0.4805    0.0281 @   1.0756 f
  U1838/Q (MUX21X1)                                               0.5953    0.3418 @   1.4174 f
  n2710 (net)                                   2     182.5144              0.0000     1.4174 f
  icc_place1791/INP (NBUFFX2)                                     0.6073    0.0987 @   1.5161 f
  icc_place1791/Z (NBUFFX2)                                       0.3523    0.2250 @   1.7411 f
  io_cmd_o[41] (net)                            4     202.9499              0.0000     1.7411 f
  io_cmd_o[41] (out)                                              0.3949    0.0867 @   1.8278 f
  data arrival time                                                                    1.8278

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8278
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0722


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1812/S (MUX21X1)                                               0.5035    0.0300 @   1.0670 r
  U1812/Q (MUX21X1)                                               0.1623    0.1919 @   1.2588 r
  n5204 (net)                                   1      41.7445              0.0000     1.2588 r
  icc_place1811/INP (NBUFFX2)                                     0.1627    0.0054 @   1.2642 r
  icc_place1811/Z (NBUFFX2)                                       0.3822    0.1798 @   1.4440 r
  mem_cmd_o[28] (net)                           4     217.1246              0.0000     1.4440 r
  mem_cmd_o[28] (out)                                             0.4591    0.3798 @   1.8238 r
  data arrival time                                                                    1.8238

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8238
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0762


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1838/S (MUX21X1)                                               0.5035    0.0286 @   1.0655 r
  U1838/Q (MUX21X1)                                               0.5953    0.3431 @   1.4086 f
  n2710 (net)                                   2     182.5144              0.0000     1.4086 f
  icc_place1791/INP (NBUFFX2)                                     0.6073    0.0987 @   1.5073 f
  icc_place1791/Z (NBUFFX2)                                       0.3523    0.2250 @   1.7323 f
  io_cmd_o[41] (net)                            4     202.9499              0.0000     1.7323 f
  io_cmd_o[41] (out)                                              0.3949    0.0867 @   1.8189 f
  data arrival time                                                                    1.8189

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0811


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1814/S (MUX21X1)                                               0.4804    0.0296 @   1.0770 f
  U1814/Q (MUX21X1)                                               0.3702    0.2711 @   1.3482 r
  n2719 (net)                                   2     109.3426              0.0000     1.3482 r
  icc_place1810/INP (NBUFFX2)                                     0.3751    0.1203 @   1.4685 r
  icc_place1810/Z (NBUFFX2)                                       0.3254    0.1951 @   1.6636 r
  io_cmd_o[29] (net)                            1     177.2236              0.0000     1.6636 r
  io_cmd_o[29] (out)                                              0.3786    0.1502 @   1.8138 r
  data arrival time                                                                    1.8138

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8138
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0862


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1917/IN1 (AND2X1)                                              0.3056    0.0065 @   0.9979 f
  U1917/Q (AND2X1)                                                0.5712    0.3284 @   1.3264 f
  io_cmd_o[87] (net)                            4     166.3109              0.0000     1.3264 f
  U1918/INP (NBUFFX2)                                             0.5889    0.3973 @   1.7237 f
  U1918/Z (NBUFFX2)                                               0.0444    0.0889     1.8126 f
  mem_cmd_o[87] (net)                           1       1.0229              0.0000     1.8126 f
  mem_cmd_o[87] (out)                                             0.0444    0.0000 &   1.8126 f
  data arrival time                                                                    1.8126

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8126
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0874


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1798/S (MUX21X1)                                               0.4804    0.0292 @   1.0766 f
  U1798/Q (MUX21X1)                                               0.4733    0.3165 @   1.3931 f
  n2725 (net)                                   4     150.2191              0.0000     1.3931 f
  icc_place1826/INP (NBUFFX2)                                     0.4787    0.0750 @   1.4681 f
  icc_place1826/Z (NBUFFX2)                                       0.3657    0.2072 @   1.6753 f
  io_cmd_o[21] (net)                            1     209.2425              0.0000     1.6753 f
  io_cmd_o[21] (out)                                              0.4268    0.1336 @   1.8089 f
  data arrival time                                                                    1.8089

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8089
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0911


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1814/S (MUX21X1)                                               0.5035    0.0300 @   1.0670 r
  U1814/Q (MUX21X1)                                               0.3702    0.2741 @   1.3411 r
  n2719 (net)                                   2     109.3426              0.0000     1.3411 r
  icc_place1810/INP (NBUFFX2)                                     0.3751    0.1203 @   1.4614 r
  icc_place1810/Z (NBUFFX2)                                       0.3254    0.1951 @   1.6565 r
  io_cmd_o[29] (net)                            1     177.2236              0.0000     1.6565 r
  io_cmd_o[29] (out)                                              0.3786    0.1502 @   1.8067 r
  data arrival time                                                                    1.8067

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8067
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0933


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1917/IN1 (AND2X1)                                              0.3235    0.0066 @   0.9938 r
  U1917/Q (AND2X1)                                                0.5536    0.3017 @   1.2955 r
  io_cmd_o[87] (net)                            4     166.5357              0.0000     1.2955 r
  U1918/INP (NBUFFX2)                                             0.5719    0.3869 @   1.6824 r
  U1918/Z (NBUFFX2)                                               0.0505    0.1200     1.8024 r
  mem_cmd_o[87] (net)                           1       1.0229              0.0000     1.8024 r
  mem_cmd_o[87] (out)                                             0.0505    0.0000 &   1.8024 r
  data arrival time                                                                    1.8024

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0976


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1802/S (MUX21X1)                                               0.4804    0.0294 @   1.0768 f
  U1802/Q (MUX21X1)                                               0.0617    0.1064     1.1832 f
  n2723 (net)                                   1       8.1543              0.0000     1.1832 f
  icc_place1820/INP (NBUFFX2)                                     0.0617    0.0032 &   1.1864 f
  icc_place1820/Z (NBUFFX2)                                       0.3797    0.2227 @   1.4090 f
  n2475 (net)                                   4     239.3569              0.0000     1.4090 f
  icc_place1822/INP (NBUFFX2)                                     0.3907    0.1355 @   1.5446 f
  icc_place1822/Z (NBUFFX2)                                       0.2922    0.1786 @   1.7232 f
  mem_cmd_o[23] (net)                           1     165.0722              0.0000     1.7232 f
  mem_cmd_o[23] (out)                                             0.3406    0.0788 @   1.8020 f
  data arrival time                                                                    1.8020

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0980


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1798/S (MUX21X1)                                               0.5034    0.0296 @   1.0665 r
  U1798/Q (MUX21X1)                                               0.4733    0.3178 @   1.3843 f
  n2725 (net)                                   4     150.2191              0.0000     1.3843 f
  icc_place1826/INP (NBUFFX2)                                     0.4787    0.0750 @   1.4593 f
  icc_place1826/Z (NBUFFX2)                                       0.3657    0.2072 @   1.6665 f
  io_cmd_o[21] (net)                            1     209.2425              0.0000     1.6665 f
  io_cmd_o[21] (out)                                              0.4268    0.1336 @   1.8001 f
  data arrival time                                                                    1.8001

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0999


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1812/S (MUX21X1)                                               0.4804    0.0296 @   1.0770 f
  U1812/Q (MUX21X1)                                               0.1538    0.1633 @   1.2403 f
  n5204 (net)                                   1      41.6854              0.0000     1.2403 f
  icc_place1811/INP (NBUFFX2)                                     0.1542    0.0051 @   1.2454 f
  icc_place1811/Z (NBUFFX2)                                       0.3692    0.1811 @   1.4266 f
  mem_cmd_o[28] (net)                           4     216.8998              0.0000     1.4266 f
  mem_cmd_o[28] (out)                                             0.4484    0.3727 @   1.7993 f
  data arrival time                                                                    1.7993

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7993
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1007


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1802/S (MUX21X1)                                               0.5035    0.0298 @   1.0668 r
  U1802/Q (MUX21X1)                                               0.0617    0.1074     1.1742 f
  n2723 (net)                                   1       8.1543              0.0000     1.1742 f
  icc_place1820/INP (NBUFFX2)                                     0.0617    0.0032 &   1.1774 f
  icc_place1820/Z (NBUFFX2)                                       0.3797    0.2227 @   1.4001 f
  n2475 (net)                                   4     239.3569              0.0000     1.4001 f
  icc_place1822/INP (NBUFFX2)                                     0.3907    0.1355 @   1.5356 f
  icc_place1822/Z (NBUFFX2)                                       0.2922    0.1786 @   1.7142 f
  mem_cmd_o[23] (net)                           1     165.0722              0.0000     1.7142 f
  mem_cmd_o[23] (out)                                             0.3406    0.0788 @   1.7930 f
  data arrival time                                                                    1.7930

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1070


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1812/S (MUX21X1)                                               0.5035    0.0300 @   1.0670 r
  U1812/Q (MUX21X1)                                               0.1538    0.1645 @   1.2315 f
  n5204 (net)                                   1      41.6854              0.0000     1.2315 f
  icc_place1811/INP (NBUFFX2)                                     0.1542    0.0051 @   1.2366 f
  icc_place1811/Z (NBUFFX2)                                       0.3692    0.1811 @   1.4177 f
  mem_cmd_o[28] (net)                           4     216.8998              0.0000     1.4177 f
  mem_cmd_o[28] (out)                                             0.4484    0.3727 @   1.7905 f
  data arrival time                                                                    1.7905

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1095


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1786/S (MUX21X1)                                               0.4763    0.0019 @   1.0493 f
  U1786/Q (MUX21X1)                                               0.2348    0.2191 @   1.2685 r
  n2730 (net)                                   1      65.8212              0.0000     1.2685 r
  icc_place1836/INP (NBUFFX2)                                     0.2365    0.0673 @   1.3358 r
  icc_place1836/Z (NBUFFX2)                                       0.3759    0.2216 @   1.5573 r
  mem_cmd_o[15] (net)                           4     223.1691              0.0000     1.5573 r
  icc_place2037/INP (NBUFFX2)                                     0.3971    0.1031 @   1.6604 r
  icc_place2037/Z (NBUFFX2)                                       0.0566    0.1158     1.7762 r
  io_cmd_o[15] (net)                            1      12.4547              0.0000     1.7762 r
  io_cmd_o[15] (out)                                              0.0566    0.0090 &   1.7852 r
  data arrival time                                                                    1.7852

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7852
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1148


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1786/S (MUX21X1)                                               0.4994    0.0019 @   1.0389 r
  U1786/Q (MUX21X1)                                               0.2348    0.2236 @   1.2625 r
  n2730 (net)                                   1      65.8212              0.0000     1.2625 r
  icc_place1836/INP (NBUFFX2)                                     0.2365    0.0673 @   1.3298 r
  icc_place1836/Z (NBUFFX2)                                       0.3759    0.2216 @   1.5514 r
  mem_cmd_o[15] (net)                           4     223.1691              0.0000     1.5514 r
  icc_place2037/INP (NBUFFX2)                                     0.3971    0.1031 @   1.6545 r
  icc_place2037/Z (NBUFFX2)                                       0.0566    0.1158     1.7703 r
  io_cmd_o[15] (net)                            1      12.4547              0.0000     1.7703 r
  io_cmd_o[15] (out)                                              0.0566    0.0090 &   1.7793 r
  data arrival time                                                                    1.7793

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7793
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1207


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1814/S (MUX21X1)                                               0.4804    0.0296 @   1.0770 f
  U1814/Q (MUX21X1)                                               0.3579    0.2553 @   1.3323 f
  n2719 (net)                                   2     109.2242              0.0000     1.3323 f
  icc_place1810/INP (NBUFFX2)                                     0.3630    0.1129 @   1.4453 f
  icc_place1810/Z (NBUFFX2)                                       0.3122    0.1808 @   1.6261 f
  io_cmd_o[29] (net)                            1     177.2236              0.0000     1.6261 f
  io_cmd_o[29] (out)                                              0.3674    0.1479 @   1.7740 f
  data arrival time                                                                    1.7740

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7740
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1260


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1828/S (MUX21X1)                                               0.4805    0.0273 @   1.0747 f
  U1828/Q (MUX21X1)                                               0.4831    0.3089 @   1.3836 r
  n2714 (net)                                   5     143.6479              0.0000     1.3836 r
  icc_place1801/INP (NBUFFX2)                                     0.4936    0.0509 @   1.4345 r
  icc_place1801/Z (NBUFFX2)                                       0.3419    0.2164 @   1.6509 r
  mem_cmd_o[36] (net)                           1     185.4351              0.0000     1.6509 r
  mem_cmd_o[36] (out)                                             0.3938    0.1226 @   1.7735 r
  data arrival time                                                                    1.7735

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7735
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1265


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1782/S (MUX21X1)                                               0.4804    0.0227 @   1.0702 f
  U1782/Q (MUX21X1)                                               0.4949    0.3100 @   1.3801 r
  n2731 (net)                                   2     146.5342              0.0000     1.3801 r
  icc_place1837/INP (NBUFFX2)                                     0.4971    0.1001 @   1.4802 r
  icc_place1837/Z (NBUFFX2)                                       0.2824    0.2056 @   1.6858 r
  mem_cmd_o[13] (net)                           3     148.9169              0.0000     1.6858 r
  mem_cmd_o[13] (out)                                             0.3115    0.0839 @   1.7696 r
  data arrival time                                                                    1.7696

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7696
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1304


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1790/S (MUX21X1)                                               0.4802    0.0310 @   1.0784 f
  U1790/Q (MUX21X1)                                               0.2272    0.2182 @   1.2967 r
  n2728 (net)                                   1      63.4420              0.0000     1.2967 r
  icc_place1833/INP (NBUFFX2)                                     0.2288    0.0553 @   1.3519 r
  icc_place1833/Z (NBUFFX2)                                       0.3385    0.2143 @   1.5663 r
  io_cmd_o[17] (net)                            4     204.0411              0.0000     1.5663 r
  icc_place2038/INP (NBUFFX2)                                     0.3468    0.0964 @   1.6626 r
  icc_place2038/Z (NBUFFX2)                                       0.0491    0.1051     1.7678 r
  mem_cmd_o[17] (net)                           1       8.3156              0.0000     1.7678 r
  mem_cmd_o[17] (out)                                             0.0491    0.0002 &   1.7680 r
  data arrival time                                                                    1.7680

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7680
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1320


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1828/S (MUX21X1)                                               0.5035    0.0277 @   1.0647 r
  U1828/Q (MUX21X1)                                               0.4831    0.3118 @   1.3765 r
  n2714 (net)                                   5     143.6479              0.0000     1.3765 r
  icc_place1801/INP (NBUFFX2)                                     0.4936    0.0509 @   1.4273 r
  icc_place1801/Z (NBUFFX2)                                       0.3419    0.2164 @   1.6437 r
  mem_cmd_o[36] (net)                           1     185.4351              0.0000     1.6437 r
  mem_cmd_o[36] (out)                                             0.3938    0.1226 @   1.7664 r
  data arrival time                                                                    1.7664

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7664
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1336


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1814/S (MUX21X1)                                               0.5035    0.0300 @   1.0670 r
  U1814/Q (MUX21X1)                                               0.3579    0.2566 @   1.3236 f
  n2719 (net)                                   2     109.2242              0.0000     1.3236 f
  icc_place1810/INP (NBUFFX2)                                     0.3630    0.1129 @   1.4366 f
  icc_place1810/Z (NBUFFX2)                                       0.3122    0.1808 @   1.6174 f
  io_cmd_o[29] (net)                            1     177.2236              0.0000     1.6174 f
  io_cmd_o[29] (out)                                              0.3674    0.1479 @   1.7653 f
  data arrival time                                                                    1.7653

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1347


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1782/S (MUX21X1)                                               0.5034    0.0231 @   1.0600 r
  U1782/Q (MUX21X1)                                               0.4949    0.3129 @   1.3729 r
  n2731 (net)                                   2     146.5342              0.0000     1.3729 r
  icc_place1837/INP (NBUFFX2)                                     0.4971    0.1001 @   1.4730 r
  icc_place1837/Z (NBUFFX2)                                       0.2824    0.2056 @   1.6785 r
  mem_cmd_o[13] (net)                           3     148.9169              0.0000     1.6785 r
  mem_cmd_o[13] (out)                                             0.3115    0.0839 @   1.7624 r
  data arrival time                                                                    1.7624

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1376


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1762/S (MUX21X1)                                               0.4748    0.0008 @   1.0483 f
  U1762/Q (MUX21X1)                                               0.6292    0.3483 @   1.3966 r
  n2738 (net)                                   2     186.0881              0.0000     1.3966 r
  icc_place1850/INP (NBUFFX2)                                     0.6478    0.0594 @   1.4560 r
  icc_place1850/Z (NBUFFX2)                                       0.3216    0.2271 @   1.6831 r
  io_cmd_o[2] (net)                             3     169.5473              0.0000     1.6831 r
  io_cmd_o[2] (out)                                               0.3658    0.0790 @   1.7621 r
  data arrival time                                                                    1.7621

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7621
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1379


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1790/S (MUX21X1)                                               0.5033    0.0315 @   1.0684 r
  U1790/Q (MUX21X1)                                               0.2272    0.2211 @   1.2895 r
  n2728 (net)                                   1      63.4420              0.0000     1.2895 r
  icc_place1833/INP (NBUFFX2)                                     0.2288    0.0553 @   1.3448 r
  icc_place1833/Z (NBUFFX2)                                       0.3385    0.2143 @   1.5591 r
  io_cmd_o[17] (net)                            4     204.0411              0.0000     1.5591 r
  icc_place2038/INP (NBUFFX2)                                     0.3468    0.0964 @   1.6555 r
  icc_place2038/Z (NBUFFX2)                                       0.0491    0.1051     1.7606 r
  mem_cmd_o[17] (net)                           1       8.3156              0.0000     1.7606 r
  mem_cmd_o[17] (out)                                             0.0491    0.0002 &   1.7609 r
  data arrival time                                                                    1.7609

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7609
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1391


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1762/S (MUX21X1)                                               0.4980    0.0008 @   1.0378 r
  U1762/Q (MUX21X1)                                               0.6292    0.3513 @   1.3890 r
  n2738 (net)                                   2     186.0881              0.0000     1.3890 r
  icc_place1850/INP (NBUFFX2)                                     0.6478    0.0594 @   1.4485 r
  icc_place1850/Z (NBUFFX2)                                       0.3216    0.2271 @   1.6755 r
  io_cmd_o[2] (net)                             3     169.5473              0.0000     1.6755 r
  io_cmd_o[2] (out)                                               0.3658    0.0790 @   1.7545 r
  data arrival time                                                                    1.7545

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7545
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1455


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1850/S (MUX21X1)                                               0.4800    0.0187 @   1.0662 f
  U1850/Q (MUX21X1)                                               0.2355    0.2220 @   1.2881 r
  n2704 (net)                                   1      66.2680              0.0000     1.2881 r
  icc_place1780/INP (NBUFFX2)                                     0.2370    0.0850 @   1.3731 r
  icc_place1780/Z (NBUFFX2)                                       0.3633    0.2241 @   1.5972 r
  mem_cmd_o[51] (net)                           4     219.9634              0.0000     1.5972 r
  icc_place2047/INP (NBUFFX2)                                     0.3633    0.0341 @   1.6313 r
  icc_place2047/Z (NBUFFX2)                                       0.0650    0.1198 @   1.7511 r
  io_cmd_o[51] (net)                            1      21.0805              0.0000     1.7511 r
  io_cmd_o[51] (out)                                              0.0651    0.0034 @   1.7545 r
  data arrival time                                                                    1.7545

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7545
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1455


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1796/S (MUX21X1)                                               0.4805    0.0272 @   1.0747 f
  U1796/Q (MUX21X1)                                               0.0712    0.1425     1.2172 r
  n2726 (net)                                   1      10.3768              0.0000     1.2172 r
  icc_place1827/INP (NBUFFX2)                                     0.0712    0.0088 &   1.2260 r
  icc_place1827/Z (NBUFFX2)                                       0.3864    0.1573 @   1.3833 r
  n2482 (net)                                   4     218.8122              0.0000     1.3833 r
  icc_place1829/INP (NBUFFX2)                                     0.4547    0.0853 @   1.4686 r
  icc_place1829/Z (NBUFFX2)                                       0.2495    0.1948 @   1.6633 r
  io_cmd_o[20] (net)                            1     132.6899              0.0000     1.6633 r
  io_cmd_o[20] (out)                                              0.2698    0.0863 @   1.7496 r
  data arrival time                                                                    1.7496

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7496
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1504


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1850/S (MUX21X1)                                               0.5030    0.0190 @   1.0559 r
  U1850/Q (MUX21X1)                                               0.2355    0.2248 @   1.2808 r
  n2704 (net)                                   1      66.2680              0.0000     1.2808 r
  icc_place1780/INP (NBUFFX2)                                     0.2370    0.0850 @   1.3657 r
  icc_place1780/Z (NBUFFX2)                                       0.3633    0.2241 @   1.5899 r
  mem_cmd_o[51] (net)                           4     219.9634              0.0000     1.5899 r
  icc_place2047/INP (NBUFFX2)                                     0.3633    0.0341 @   1.6240 r
  icc_place2047/Z (NBUFFX2)                                       0.0650    0.1198 @   1.7437 r
  io_cmd_o[51] (net)                            1      21.0805              0.0000     1.7437 r
  io_cmd_o[51] (out)                                              0.0651    0.0034 @   1.7471 r
  data arrival time                                                                    1.7471

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7471
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1529


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1796/S (MUX21X1)                                               0.5035    0.0276 @   1.0646 r
  U1796/Q (MUX21X1)                                               0.0712    0.1451     1.2097 r
  n2726 (net)                                   1      10.3768              0.0000     1.2097 r
  icc_place1827/INP (NBUFFX2)                                     0.0712    0.0088 &   1.2186 r
  icc_place1827/Z (NBUFFX2)                                       0.3864    0.1573 @   1.3758 r
  n2482 (net)                                   4     218.8122              0.0000     1.3758 r
  icc_place1829/INP (NBUFFX2)                                     0.4547    0.0853 @   1.4612 r
  icc_place1829/Z (NBUFFX2)                                       0.2495    0.1948 @   1.6559 r
  io_cmd_o[20] (net)                            1     132.6899              0.0000     1.6559 r
  io_cmd_o[20] (out)                                              0.2698    0.0863 @   1.7422 r
  data arrival time                                                                    1.7422

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7422
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1578


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1820/S (MUX21X2)                                               0.4804    0.0292 @   1.0766 f
  U1820/Q (MUX21X2)                                               0.3890    0.2843 @   1.3609 r
  io_cmd_o[32] (net)                            4     218.8390              0.0000     1.3609 r
  U1821/INP (NBUFFX2)                                             0.4218    0.2659 @   1.6268 r
  U1821/Z (NBUFFX2)                                               0.0511    0.1122     1.7390 r
  mem_cmd_o[32] (net)                           1       7.0688              0.0000     1.7390 r
  mem_cmd_o[32] (out)                                             0.0511    0.0002 &   1.7392 r
  data arrival time                                                                    1.7392

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7392
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1608


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1828/S (MUX21X1)                                               0.4805    0.0273 @   1.0747 f
  U1828/Q (MUX21X1)                                               0.4669    0.2976 @   1.3724 f
  n2714 (net)                                   5     143.2810              0.0000     1.3724 f
  icc_place1801/INP (NBUFFX2)                                     0.4777    0.0500 @   1.4223 f
  icc_place1801/Z (NBUFFX2)                                       0.3276    0.1953 @   1.6176 f
  mem_cmd_o[36] (net)                           1     185.4351              0.0000     1.6176 f
  mem_cmd_o[36] (out)                                             0.3815    0.1210 @   1.7386 f
  data arrival time                                                                    1.7386

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7386
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1614


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1786/S (MUX21X1)                                               0.4763    0.0019 @   1.0493 f
  U1786/Q (MUX21X1)                                               0.2231    0.1969 @   1.2463 f
  n2730 (net)                                   1      65.7620              0.0000     1.2463 f
  icc_place1836/INP (NBUFFX2)                                     0.2249    0.0616 @   1.3079 f
  icc_place1836/Z (NBUFFX2)                                       0.3631    0.2230 @   1.5309 f
  mem_cmd_o[15] (net)                           4     222.9444              0.0000     1.5309 f
  icc_place2037/INP (NBUFFX2)                                     0.3851    0.1006 @   1.6315 f
  icc_place2037/Z (NBUFFX2)                                       0.0503    0.0934     1.7249 f
  io_cmd_o[15] (net)                            1      12.4547              0.0000     1.7249 f
  io_cmd_o[15] (out)                                              0.0503    0.0078 &   1.7327 f
  data arrival time                                                                    1.7327

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7327
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1673


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1820/S (MUX21X2)                                               0.5034    0.0296 @   1.0666 r
  U1820/Q (MUX21X2)                                               0.3890    0.2875 @   1.3540 r
  io_cmd_o[32] (net)                            4     218.8390              0.0000     1.3540 r
  U1821/INP (NBUFFX2)                                             0.4218    0.2659 @   1.6199 r
  U1821/Z (NBUFFX2)                                               0.0511    0.1122     1.7322 r
  mem_cmd_o[32] (net)                           1       7.0688              0.0000     1.7322 r
  mem_cmd_o[32] (out)                                             0.0511    0.0002 &   1.7323 r
  data arrival time                                                                    1.7323

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7323
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1677


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1810/S (MUX21X1)                                               0.4802    0.0308 @   1.0783 f
  U1810/Q (MUX21X1)                                               0.0620    0.1360     1.2143 r
  n2720 (net)                                   1       6.9688              0.0000     1.2143 r
  icc_place1812/INP (NBUFFX2)                                     0.0620    0.0001 &   1.2145 r
  icc_place1812/Z (NBUFFX2)                                       0.3747    0.1474 @   1.3618 r
  n2467 (net)                                   5     212.4509              0.0000     1.3618 r
  icc_place1814/INP (NBUFFX2)                                     0.4657    0.0938 @   1.4556 r
  icc_place1814/Z (NBUFFX2)                                       0.2962    0.1973 @   1.6529 r
  io_cmd_o[27] (net)                            1     156.4952              0.0000     1.6529 r
  io_cmd_o[27] (out)                                              0.3452    0.0792 @   1.7320 r
  data arrival time                                                                    1.7320

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7320
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1680


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1828/S (MUX21X1)                                               0.5035    0.0277 @   1.0647 r
  U1828/Q (MUX21X1)                                               0.4669    0.2989 @   1.3636 f
  n2714 (net)                                   5     143.2810              0.0000     1.3636 f
  icc_place1801/INP (NBUFFX2)                                     0.4777    0.0500 @   1.4136 f
  icc_place1801/Z (NBUFFX2)                                       0.3276    0.1953 @   1.6088 f
  mem_cmd_o[36] (net)                           1     185.4351              0.0000     1.6088 f
  mem_cmd_o[36] (out)                                             0.3815    0.1210 @   1.7299 f
  data arrival time                                                                    1.7299

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1701


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1782/S (MUX21X1)                                               0.4804    0.0227 @   1.0702 f
  U1782/Q (MUX21X1)                                               0.4793    0.2992 @   1.3694 f
  n2731 (net)                                   2     146.4750              0.0000     1.3694 f
  icc_place1837/INP (NBUFFX2)                                     0.4815    0.0941 @   1.4635 f
  icc_place1837/Z (NBUFFX2)                                       0.2671    0.1813 @   1.6447 f
  mem_cmd_o[13] (net)                           3     148.7513              0.0000     1.6447 f
  mem_cmd_o[13] (out)                                             0.2978    0.0826 @   1.7273 f
  data arrival time                                                                    1.7273

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7273
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1727


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1854/S (MUX21X1)                                               0.4803    0.0214 @   1.0688 f
  U1854/Q (MUX21X1)                                               0.1594    0.1885 @   1.2573 r
  n2703 (net)                                   1      41.1573              0.0000     1.2573 r
  icc_place1854/INP (NBUFFX2)                                     0.1597    0.0568 @   1.3142 r
  icc_place1854/Z (NBUFFX2)                                       0.2864    0.1634 @   1.4776 r
  io_cmd_o[53] (net)                            4     161.7188              0.0000     1.4776 r
  icc_place2049/INP (NBUFFX2)                                     0.3189    0.1332 @   1.6107 r
  icc_place2049/Z (NBUFFX2)                                       0.0569    0.1101     1.7208 r
  mem_cmd_o[53] (net)                           1      15.5989              0.0000     1.7208 r
  mem_cmd_o[53] (out)                                             0.0569    0.0040 &   1.7248 r
  data arrival time                                                                    1.7248

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7248
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1752


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1810/S (MUX21X1)                                               0.5033    0.0313 @   1.0682 r
  U1810/Q (MUX21X1)                                               0.0620    0.1387     1.2069 r
  n2720 (net)                                   1       6.9688              0.0000     1.2069 r
  icc_place1812/INP (NBUFFX2)                                     0.0620    0.0001 &   1.2070 r
  icc_place1812/Z (NBUFFX2)                                       0.3747    0.1474 @   1.3544 r
  n2467 (net)                                   5     212.4509              0.0000     1.3544 r
  icc_place1814/INP (NBUFFX2)                                     0.4657    0.0938 @   1.4482 r
  icc_place1814/Z (NBUFFX2)                                       0.2962    0.1973 @   1.6455 r
  io_cmd_o[27] (net)                            1     156.4952              0.0000     1.6455 r
  io_cmd_o[27] (out)                                              0.3452    0.0792 @   1.7246 r
  data arrival time                                                                    1.7246

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7246
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1754


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1917/IN1 (AND2X1)                                              0.3056    0.0065 @   0.9979 f
  U1917/Q (AND2X1)                                                0.5712    0.3284 @   1.3264 f
  io_cmd_o[87] (net)                            4     166.3109              0.0000     1.3264 f
  io_cmd_o[87] (out)                                              0.5888    0.3980 @   1.7244 f
  data arrival time                                                                    1.7244

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7244
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1756


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1879/IN1 (AND2X1)                                              0.3056    0.0059 @   0.9974 f
  U1879/Q (AND2X1)                                                0.4849    0.3190 @   1.3164 f
  n2695 (net)                                   4     148.2000              0.0000     1.3164 f
  icc_place1888/INP (NBUFFX2)                                     0.4864    0.0176 @   1.3341 f
  icc_place1888/Z (NBUFFX2)                                       0.3156    0.1897 @   1.5237 f
  io_cmd_o[68] (net)                            1     177.0096              0.0000     1.5237 f
  io_cmd_o[68] (out)                                              0.3715    0.1999 @   1.7236 f
  data arrival time                                                                    1.7236

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7236
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1764


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1832/S (MUX21X1)                                               0.4805    0.0273 @   1.0747 f
  U1832/Q (MUX21X1)                                               0.2977    0.2459 @   1.3206 r
  n2712 (net)                                   2      87.0484              0.0000     1.3206 r
  icc_place1797/INP (NBUFFX2)                                     0.2997    0.0932 @   1.4138 r
  icc_place1797/Z (NBUFFX2)                                       0.3130    0.1870 @   1.6008 r
  mem_cmd_o[38] (net)                           1     173.4281              0.0000     1.6008 r
  mem_cmd_o[38] (out)                                             0.3567    0.1227 @   1.7235 r
  data arrival time                                                                    1.7235

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7235
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1765


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1786/S (MUX21X1)                                               0.4994    0.0019 @   1.0389 r
  U1786/Q (MUX21X1)                                               0.2231    0.1982 @   1.2371 f
  n2730 (net)                                   1      65.7620              0.0000     1.2371 f
  icc_place1836/INP (NBUFFX2)                                     0.2249    0.0616 @   1.2987 f
  icc_place1836/Z (NBUFFX2)                                       0.3631    0.2230 @   1.5217 f
  mem_cmd_o[15] (net)                           4     222.9444              0.0000     1.5217 f
  icc_place2037/INP (NBUFFX2)                                     0.3851    0.1006 @   1.6223 f
  icc_place2037/Z (NBUFFX2)                                       0.0503    0.0934     1.7157 f
  io_cmd_o[15] (net)                            1      12.4547              0.0000     1.7157 f
  io_cmd_o[15] (out)                                              0.0503    0.0078 &   1.7235 f
  data arrival time                                                                    1.7235

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7235
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1765


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1762/S (MUX21X1)                                               0.4748    0.0008 @   1.0483 f
  U1762/Q (MUX21X1)                                               0.6095    0.3431 @   1.3913 f
  n2738 (net)                                   2     186.0289              0.0000     1.3913 f
  icc_place1850/INP (NBUFFX2)                                     0.6288    0.0565 @   1.4478 f
  icc_place1850/Z (NBUFFX2)                                       0.3061    0.1962 @   1.6440 f
  io_cmd_o[2] (net)                             3     169.3817              0.0000     1.6440 f
  io_cmd_o[2] (out)                                               0.3524    0.0788 @   1.7229 f
  data arrival time                                                                    1.7229

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7229
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1771


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1808/S (MUX21X1)                                               0.4803    0.0303 @   1.0777 f
  U1808/Q (MUX21X1)                                               0.1875    0.2000 @   1.2777 r
  n2721 (net)                                   1      49.8767              0.0000     1.2777 r
  icc_place1815/INP (NBUFFX2)                                     0.1883    0.0569 @   1.3347 r
  icc_place1815/Z (NBUFFX2)                                       0.2933    0.1734 @   1.5081 r
  io_cmd_o[26] (net)                            5     167.8012              0.0000     1.5081 r
  icc_place2040/INP (NBUFFX2)                                     0.3241    0.0851 @   1.5932 r
  icc_place2040/Z (NBUFFX2)                                       0.0765    0.1208 @   1.7140 r
  mem_cmd_o[26] (net)                           1      28.2579              0.0000     1.7140 r
  mem_cmd_o[26] (out)                                             0.0766    0.0088 @   1.7228 r
  data arrival time                                                                    1.7228

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7228
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1772


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1794/S (MUX21X1)                                               0.4804    0.0298 @   1.0773 f
  U1794/Q (MUX21X1)                                               0.0571    0.1321     1.2094 r
  n2727 (net)                                   1       5.2669              0.0000     1.2094 r
  icc_place1830/INP (NBUFFX2)                                     0.0571    0.0011 &   1.2105 r
  icc_place1830/Z (NBUFFX2)                                       0.3224    0.1816 @   1.3920 r
  n2485 (net)                                   4     196.8973              0.0000     1.3920 r
  icc_place1832/INP (NBUFFX2)                                     0.3285    0.0526 @   1.4446 r
  icc_place1832/Z (NBUFFX2)                                       0.3215    0.1886 @   1.6331 r
  io_cmd_o[19] (net)                            1     176.4717              0.0000     1.6331 r
  io_cmd_o[19] (out)                                              0.3768    0.0885 @   1.7216 r
  data arrival time                                                                    1.7216

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7216
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1784


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1790/S (MUX21X1)                                               0.4802    0.0310 @   1.0784 f
  U1790/Q (MUX21X1)                                               0.2160    0.1939 @   1.2723 f
  n2728 (net)                                   1      63.3828              0.0000     1.2723 f
  icc_place1833/INP (NBUFFX2)                                     0.2176    0.0520 @   1.3243 f
  icc_place1833/Z (NBUFFX2)                                       0.3268    0.2156 @   1.5399 f
  io_cmd_o[17] (net)                            4     203.8163              0.0000     1.5399 f
  icc_place2038/INP (NBUFFX2)                                     0.3366    0.0938 @   1.6337 f
  icc_place2038/Z (NBUFFX2)                                       0.0432    0.0857     1.7195 f
  mem_cmd_o[17] (net)                           1       8.3156              0.0000     1.7195 f
  mem_cmd_o[17] (out)                                             0.0432    0.0002 &   1.7197 f
  data arrival time                                                                    1.7197

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7197
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1803


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1782/S (MUX21X1)                                               0.5034    0.0231 @   1.0600 r
  U1782/Q (MUX21X1)                                               0.4793    0.3005 @   1.3605 f
  n2731 (net)                                   2     146.4750              0.0000     1.3605 f
  icc_place1837/INP (NBUFFX2)                                     0.4815    0.0941 @   1.4546 f
  icc_place1837/Z (NBUFFX2)                                       0.2671    0.1813 @   1.6359 f
  mem_cmd_o[13] (net)                           3     148.7513              0.0000     1.6359 f
  mem_cmd_o[13] (out)                                             0.2978    0.0826 @   1.7184 f
  data arrival time                                                                    1.7184

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1816


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1854/S (MUX21X1)                                               0.5033    0.0217 @   1.0586 r
  U1854/Q (MUX21X1)                                               0.1594    0.1914 @   1.2500 r
  n2703 (net)                                   1      41.1573              0.0000     1.2500 r
  icc_place1854/INP (NBUFFX2)                                     0.1597    0.0568 @   1.3068 r
  icc_place1854/Z (NBUFFX2)                                       0.2864    0.1634 @   1.4702 r
  io_cmd_o[53] (net)                            4     161.7188              0.0000     1.4702 r
  icc_place2049/INP (NBUFFX2)                                     0.3189    0.1332 @   1.6034 r
  icc_place2049/Z (NBUFFX2)                                       0.0569    0.1101     1.7135 r
  mem_cmd_o[53] (net)                           1      15.5989              0.0000     1.7135 r
  mem_cmd_o[53] (out)                                             0.0569    0.0040 &   1.7174 r
  data arrival time                                                                    1.7174

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7174
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1826


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1879/IN1 (AND2X1)                                              0.3236    0.0061 @   0.9933 r
  U1879/Q (AND2X1)                                                0.4695    0.2949 @   1.2881 r
  n2695 (net)                                   4     148.4248              0.0000     1.2881 r
  icc_place1888/INP (NBUFFX2)                                     0.4711    0.0177 @   1.3058 r
  icc_place1888/Z (NBUFFX2)                                       0.3285    0.2079 @   1.5137 r
  io_cmd_o[68] (net)                            1     177.0096              0.0000     1.5137 r
  io_cmd_o[68] (out)                                              0.3824    0.2036 @   1.7173 r
  data arrival time                                                                    1.7173

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7173
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1827


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1832/S (MUX21X1)                                               0.5035    0.0277 @   1.0646 r
  U1832/Q (MUX21X1)                                               0.2977    0.2488 @   1.3134 r
  n2712 (net)                                   2      87.0484              0.0000     1.3134 r
  icc_place1797/INP (NBUFFX2)                                     0.2997    0.0932 @   1.4066 r
  icc_place1797/Z (NBUFFX2)                                       0.3130    0.1870 @   1.5936 r
  mem_cmd_o[38] (net)                           1     173.4281              0.0000     1.5936 r
  mem_cmd_o[38] (out)                                             0.3567    0.1227 @   1.7163 r
  data arrival time                                                                    1.7163

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7163
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1837


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1808/S (MUX21X1)                                               0.5034    0.0307 @   1.0677 r
  U1808/Q (MUX21X1)                                               0.1875    0.2028 @   1.2705 r
  n2721 (net)                                   1      49.8767              0.0000     1.2705 r
  icc_place1815/INP (NBUFFX2)                                     0.1883    0.0569 @   1.3275 r
  icc_place1815/Z (NBUFFX2)                                       0.2933    0.1734 @   1.5009 r
  io_cmd_o[26] (net)                            5     167.8012              0.0000     1.5009 r
  icc_place2040/INP (NBUFFX2)                                     0.3241    0.0851 @   1.5860 r
  icc_place2040/Z (NBUFFX2)                                       0.0765    0.1208 @   1.7068 r
  mem_cmd_o[26] (net)                           1      28.2579              0.0000     1.7068 r
  mem_cmd_o[26] (out)                                             0.0766    0.0088 @   1.7156 r
  data arrival time                                                                    1.7156

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7156
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1844


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1794/S (MUX21X1)                                               0.5034    0.0303 @   1.0672 r
  U1794/Q (MUX21X1)                                               0.0571    0.1347     1.2019 r
  n2727 (net)                                   1       5.2669              0.0000     1.2019 r
  icc_place1830/INP (NBUFFX2)                                     0.0571    0.0011 &   1.2030 r
  icc_place1830/Z (NBUFFX2)                                       0.3224    0.1816 @   1.3845 r
  n2485 (net)                                   4     196.8973              0.0000     1.3845 r
  icc_place1832/INP (NBUFFX2)                                     0.3285    0.0526 @   1.4371 r
  icc_place1832/Z (NBUFFX2)                                       0.3215    0.1886 @   1.6257 r
  io_cmd_o[19] (net)                            1     176.4717              0.0000     1.6257 r
  io_cmd_o[19] (out)                                              0.3768    0.0885 @   1.7141 r
  data arrival time                                                                    1.7141

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1859


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1762/S (MUX21X1)                                               0.4980    0.0008 @   1.0378 r
  U1762/Q (MUX21X1)                                               0.6095    0.3443 @   1.3821 f
  n2738 (net)                                   2     186.0289              0.0000     1.3821 f
  icc_place1850/INP (NBUFFX2)                                     0.6288    0.0565 @   1.4386 f
  icc_place1850/Z (NBUFFX2)                                       0.3061    0.1962 @   1.6348 f
  io_cmd_o[2] (net)                             3     169.3817              0.0000     1.6348 f
  io_cmd_o[2] (out)                                               0.3524    0.0788 @   1.7136 f
  data arrival time                                                                    1.7136

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1864


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1790/S (MUX21X1)                                               0.5033    0.0315 @   1.0684 r
  U1790/Q (MUX21X1)                                               0.2160    0.1952 @   1.2636 f
  n2728 (net)                                   1      63.3828              0.0000     1.2636 f
  icc_place1833/INP (NBUFFX2)                                     0.2176    0.0520 @   1.3155 f
  icc_place1833/Z (NBUFFX2)                                       0.3268    0.2156 @   1.5312 f
  io_cmd_o[17] (net)                            4     203.8163              0.0000     1.5312 f
  icc_place2038/INP (NBUFFX2)                                     0.3366    0.0938 @   1.6250 f
  icc_place2038/Z (NBUFFX2)                                       0.0432    0.0857     1.7107 f
  mem_cmd_o[17] (net)                           1       8.3156              0.0000     1.7107 f
  mem_cmd_o[17] (out)                                             0.0432    0.0002 &   1.7110 f
  data arrival time                                                                    1.7110

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7110
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1890


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1766/S (MUX21X1)                                               0.4766    0.0086 @   1.0561 f
  U1766/Q (MUX21X1)                                               0.5053    0.3113 @   1.3674 r
  n2737 (net)                                   4     149.1275              0.0000     1.3674 r
  icc_place1848/INP (NBUFFX2)                                     0.5231    0.0555 @   1.4229 r
  icc_place1848/Z (NBUFFX2)                                       0.3010    0.2062 @   1.6291 r
  io_cmd_o[5] (net)                             1     158.3025              0.0000     1.6291 r
  io_cmd_o[5] (out)                                               0.3479    0.0778 @   1.7069 r
  data arrival time                                                                    1.7069

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1931


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1844/S (MUX21X1)                                               0.4766    0.0086 @   1.0561 f
  U1844/Q (MUX21X1)                                               0.2700    0.2340 @   1.2901 r
  n2707 (net)                                   2      77.9419              0.0000     1.2901 r
  icc_place1785/INP (NBUFFX2)                                     0.2719    0.0631 @   1.3531 r
  icc_place1785/Z (NBUFFX2)                                       0.3286    0.2079 @   1.5610 r
  mem_cmd_o[44] (net)                           3     192.4515              0.0000     1.5610 r
  mem_cmd_o[44] (out)                                             0.3557    0.1454 @   1.7064 r
  data arrival time                                                                    1.7064

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1936


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1850/S (MUX21X1)                                               0.4800    0.0187 @   1.0661 f
  U1850/Q (MUX21X1)                                               0.2240    0.1981 @   1.2642 f
  n2704 (net)                                   1      66.2088              0.0000     1.2642 f
  icc_place1780/INP (NBUFFX2)                                     0.2256    0.0784 @   1.3426 f
  icc_place1780/Z (NBUFFX2)                                       0.3508    0.2261 @   1.5687 f
  mem_cmd_o[51] (net)                           4     219.7386              0.0000     1.5687 f
  icc_place2047/INP (NBUFFX2)                                     0.3508    0.0329 @   1.6015 f
  icc_place2047/Z (NBUFFX2)                                       0.0586    0.0994 @   1.7009 f
  io_cmd_o[51] (net)                            1      21.0805              0.0000     1.7009 f
  io_cmd_o[51] (out)                                              0.0587    0.0030 @   1.7039 f
  data arrival time                                                                    1.7039

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7039
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1961


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1834/S (MUX21X1)                                               0.4804    0.0289 @   1.0764 f
  U1834/Q (MUX21X1)                                               0.4725    0.3084 @   1.3848 r
  n2711 (net)                                   5     141.4885              0.0000     1.3848 r
  icc_place1795/INP (NBUFFX2)                                     0.4838    0.0508 @   1.4356 r
  icc_place1795/Z (NBUFFX2)                                       0.2817    0.1984 @   1.6341 r
  mem_cmd_o[39] (net)                           1     148.3489              0.0000     1.6341 r
  mem_cmd_o[39] (out)                                             0.3216    0.0694 @   1.7035 r
  data arrival time                                                                    1.7035

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7035
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1965


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1796/S (MUX21X1)                                               0.4805    0.0272 @   1.0747 f
  U1796/Q (MUX21X1)                                               0.0672    0.1106     1.1853 f
  n2726 (net)                                   1      10.3176              0.0000     1.1853 f
  icc_place1827/INP (NBUFFX2)                                     0.0672    0.0082 &   1.1935 f
  icc_place1827/Z (NBUFFX2)                                       0.3735    0.1627 @   1.3562 f
  n2482 (net)                                   4     218.5874              0.0000     1.3562 f
  icc_place1829/INP (NBUFFX2)                                     0.4457    0.0854 @   1.4416 f
  icc_place1829/Z (NBUFFX2)                                       0.2379    0.1753 @   1.6168 f
  io_cmd_o[20] (net)                            1     132.6899              0.0000     1.6168 f
  io_cmd_o[20] (out)                                              0.2592    0.0837 @   1.7005 f
  data arrival time                                                                    1.7005

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1995


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1826/S (MUX21X1)                                               0.4802    0.0312 @   1.0787 f
  U1826/Q (MUX21X1)                                               0.0708    0.1422     1.2209 r
  n5202 (net)                                   1      10.2324              0.0000     1.2209 r
  icc_place2009/INP (NBUFFX2)                                     0.0708    0.0067 &   1.2275 r
  icc_place2009/Z (NBUFFX2)                                       0.2888    0.1797 @   1.4073 r
  io_cmd_o[35] (net)                            5     181.3629              0.0000     1.4073 r
  U1827/INP (NBUFFX2)                                             0.2903    0.1698 @   1.5770 r
  U1827/Z (NBUFFX2)                                               0.0647    0.1132 @   1.6902 r
  mem_cmd_o[35] (net)                           1      23.7383              0.0000     1.6902 r
  mem_cmd_o[35] (out)                                             0.0648    0.0099 @   1.7001 r
  data arrival time                                                                    1.7001

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1999


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1766/S (MUX21X1)                                               0.4997    0.0088 @   1.0457 r
  U1766/Q (MUX21X1)                                               0.5053    0.3142 @   1.3599 r
  n2737 (net)                                   4     149.1275              0.0000     1.3599 r
  icc_place1848/INP (NBUFFX2)                                     0.5231    0.0555 @   1.4155 r
  icc_place1848/Z (NBUFFX2)                                       0.3010    0.2062 @   1.6217 r
  io_cmd_o[5] (net)                             1     158.3025              0.0000     1.6217 r
  io_cmd_o[5] (out)                                               0.3479    0.0778 @   1.6995 r
  data arrival time                                                                    1.6995

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6995
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2005


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1844/S (MUX21X1)                                               0.4997    0.0088 @   1.0457 r
  U1844/Q (MUX21X1)                                               0.2700    0.2369 @   1.2826 r
  n2707 (net)                                   2      77.9419              0.0000     1.2826 r
  icc_place1785/INP (NBUFFX2)                                     0.2719    0.0631 @   1.3456 r
  icc_place1785/Z (NBUFFX2)                                       0.3286    0.2079 @   1.5535 r
  mem_cmd_o[44] (net)                           3     192.4515              0.0000     1.5535 r
  mem_cmd_o[44] (out)                                             0.3557    0.1454 @   1.6989 r
  data arrival time                                                                    1.6989

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2011


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1834/S (MUX21X1)                                               0.5035    0.0294 @   1.0663 r
  U1834/Q (MUX21X1)                                               0.4725    0.3114 @   1.3777 r
  n2711 (net)                                   5     141.4885              0.0000     1.3777 r
  icc_place1795/INP (NBUFFX2)                                     0.4838    0.0508 @   1.4285 r
  icc_place1795/Z (NBUFFX2)                                       0.2817    0.1984 @   1.6269 r
  mem_cmd_o[39] (net)                           1     148.3489              0.0000     1.6269 r
  mem_cmd_o[39] (out)                                             0.3216    0.0694 @   1.6963 r
  data arrival time                                                                    1.6963

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2037


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1850/S (MUX21X1)                                               0.5030    0.0190 @   1.0559 r
  U1850/Q (MUX21X1)                                               0.2240    0.1994 @   1.2553 f
  n2704 (net)                                   1      66.2088              0.0000     1.2553 f
  icc_place1780/INP (NBUFFX2)                                     0.2256    0.0784 @   1.3337 f
  icc_place1780/Z (NBUFFX2)                                       0.3508    0.2261 @   1.5597 f
  mem_cmd_o[51] (net)                           4     219.7386              0.0000     1.5597 f
  icc_place2047/INP (NBUFFX2)                                     0.3508    0.0329 @   1.5926 f
  icc_place2047/Z (NBUFFX2)                                       0.0586    0.0994 @   1.6920 f
  io_cmd_o[51] (net)                            1      21.0805              0.0000     1.6920 f
  io_cmd_o[51] (out)                                              0.0587    0.0030 @   1.6949 f
  data arrival time                                                                    1.6949

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2051


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1820/S (MUX21X2)                                               0.4804    0.0292 @   1.0766 f
  U1820/Q (MUX21X2)                                               0.3755    0.2687 @   1.3453 f
  io_cmd_o[32] (net)                            4     218.6142              0.0000     1.3453 f
  U1821/INP (NBUFFX2)                                             0.4096    0.2593 @   1.6046 f
  U1821/Z (NBUFFX2)                                               0.0447    0.0885     1.6931 f
  mem_cmd_o[32] (net)                           1       7.0688              0.0000     1.6931 f
  mem_cmd_o[32] (out)                                             0.0447    0.0002 &   1.6933 f
  data arrival time                                                                    1.6933

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2067


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1826/S (MUX21X1)                                               0.5032    0.0317 @   1.0686 r
  U1826/Q (MUX21X1)                                               0.0708    0.1448     1.2135 r
  n5202 (net)                                   1      10.2324              0.0000     1.2135 r
  icc_place2009/INP (NBUFFX2)                                     0.0708    0.0067 &   1.2202 r
  icc_place2009/Z (NBUFFX2)                                       0.2888    0.1797 @   1.3999 r
  io_cmd_o[35] (net)                            5     181.3629              0.0000     1.3999 r
  U1827/INP (NBUFFX2)                                             0.2903    0.1698 @   1.5697 r
  U1827/Z (NBUFFX2)                                               0.0647    0.1132 @   1.6829 r
  mem_cmd_o[35] (net)                           1      23.7383              0.0000     1.6829 r
  mem_cmd_o[35] (out)                                             0.0648    0.0099 @   1.6927 r
  data arrival time                                                                    1.6927

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6927
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2073


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1796/S (MUX21X1)                                               0.5035    0.0276 @   1.0646 r
  U1796/Q (MUX21X1)                                               0.0672    0.1117     1.1762 f
  n2726 (net)                                   1      10.3176              0.0000     1.1762 f
  icc_place1827/INP (NBUFFX2)                                     0.0672    0.0082 &   1.1845 f
  icc_place1827/Z (NBUFFX2)                                       0.3735    0.1627 @   1.3472 f
  n2482 (net)                                   4     218.5874              0.0000     1.3472 f
  icc_place1829/INP (NBUFFX2)                                     0.4457    0.0854 @   1.4326 f
  icc_place1829/Z (NBUFFX2)                                       0.2379    0.1753 @   1.6078 f
  io_cmd_o[20] (net)                            1     132.6899              0.0000     1.6078 f
  io_cmd_o[20] (out)                                              0.2592    0.0837 @   1.6915 f
  data arrival time                                                                    1.6915

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6915
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2085


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1842/S (MUX21X1)                                               0.4802    0.0309 @   1.0784 f
  U1842/Q (MUX21X1)                                               0.1916    0.2022 @   1.2806 r
  n2708 (net)                                   1      51.4153              0.0000     1.2806 r
  icc_place1787/INP (NBUFFX2)                                     0.1923    0.0290 @   1.3096 r
  icc_place1787/Z (NBUFFX2)                                       0.3114    0.1785 @   1.4881 r
  mem_cmd_o[43] (net)                           5     178.3607              0.0000     1.4881 r
  icc_place2045/INP (NBUFFX2)                                     0.3498    0.1056 @   1.5936 r
  icc_place2045/Z (NBUFFX2)                                       0.0405    0.0974     1.6910 r
  io_cmd_o[43] (net)                            1       1.3207              0.0000     1.6910 r
  io_cmd_o[43] (out)                                              0.0405    0.0000 &   1.6910 r
  data arrival time                                                                    1.6910

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2090


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1820/S (MUX21X2)                                               0.4804    0.0292 @   1.0766 f
  U1820/Q (MUX21X2)                                               0.3890    0.2843 @   1.3609 r
  io_cmd_o[32] (net)                            4     218.8390              0.0000     1.3609 r
  io_cmd_o[32] (out)                                              0.4241    0.3289 @   1.6899 r
  data arrival time                                                                    1.6899

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2101


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1832/S (MUX21X1)                                               0.4805    0.0273 @   1.0747 f
  U1832/Q (MUX21X1)                                               0.2872    0.2268 @   1.3015 f
  n2712 (net)                                   2      86.9343              0.0000     1.3015 f
  icc_place1797/INP (NBUFFX2)                                     0.2894    0.0884 @   1.3899 f
  icc_place1797/Z (NBUFFX2)                                       0.3009    0.1780 @   1.5679 f
  mem_cmd_o[38] (net)                           1     173.4281              0.0000     1.5679 f
  mem_cmd_o[38] (out)                                             0.3462    0.1211 @   1.6890 f
  data arrival time                                                                    1.6890

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6890
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2110


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1955/IN1 (AND2X1)                                              0.3055    0.0026 @   0.9941 f
  U1955/Q (AND2X1)                                                0.4852    0.3171 @   1.3112 f
  n2675 (net)                                   4     147.7652              0.0000     1.3112 f
  icc_place1920/INP (NBUFFX2)                                     0.4858    0.0271 @   1.3383 f
  icc_place1920/Z (NBUFFX2)                                       0.3166    0.1892 @   1.5275 f
  io_cmd_o[106] (net)                           1     177.5926              0.0000     1.5275 f
  io_cmd_o[106] (out)                                             0.3756    0.1593 @   1.6867 f
  data arrival time                                                                    1.6867

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2133


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1814/S (MUX21X1)                                               0.4804    0.0296 @   1.0770 f
  U1814/Q (MUX21X1)                                               0.3702    0.2711 @   1.3482 r
  n2719 (net)                                   2     109.3426              0.0000     1.3482 r
  icc_place1809/INP (NBUFFX2)                                     0.3758    0.1173 @   1.4655 r
  icc_place1809/Z (NBUFFX2)                                       0.2092    0.1854 @   1.6509 r
  mem_cmd_o[29] (net)                           3     118.7363              0.0000     1.6509 r
  mem_cmd_o[29] (out)                                             0.2135    0.0353 @   1.6862 r
  data arrival time                                                                    1.6862

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2138


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1820/S (MUX21X2)                                               0.5034    0.0296 @   1.0666 r
  U1820/Q (MUX21X2)                                               0.3755    0.2703 @   1.3369 f
  io_cmd_o[32] (net)                            4     218.6142              0.0000     1.3369 f
  U1821/INP (NBUFFX2)                                             0.4096    0.2593 @   1.5962 f
  U1821/Z (NBUFFX2)                                               0.0447    0.0885     1.6847 f
  mem_cmd_o[32] (net)                           1       7.0688              0.0000     1.6847 f
  mem_cmd_o[32] (out)                                             0.0447    0.0002 &   1.6848 f
  data arrival time                                                                    1.6848

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2152


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1794/S (MUX21X1)                                               0.4804    0.0298 @   1.0773 f
  U1794/Q (MUX21X1)                                               0.0536    0.0995     1.1768 f
  n2727 (net)                                   1       5.2077              0.0000     1.1768 f
  icc_place1830/INP (NBUFFX2)                                     0.0536    0.0010 &   1.1778 f
  icc_place1830/Z (NBUFFX2)                                       0.3120    0.1929 @   1.3707 f
  n2485 (net)                                   4     196.6725              0.0000     1.3707 f
  icc_place1832/INP (NBUFFX2)                                     0.3183    0.0481 @   1.4188 f
  icc_place1832/Z (NBUFFX2)                                       0.3089    0.1773 @   1.5960 f
  io_cmd_o[19] (net)                            1     176.4717              0.0000     1.5960 f
  io_cmd_o[19] (out)                                              0.3661    0.0884 @   1.6845 f
  data arrival time                                                                    1.6845

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2155


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1776/S (MUX21X2)                                               0.4766    0.0085 @   1.0559 f
  U1776/Q (MUX21X2)                                               0.3407    0.2515 @   1.3074 r
  n2734 (net)                                   4     177.4658              0.0000     1.3074 r
  icc_place1843/INP (NBUFFX2)                                     0.3787    0.1019 @   1.4093 r
  icc_place1843/Z (NBUFFX2)                                       0.3107    0.1934 @   1.6027 r
  io_cmd_o[10] (net)                            1     169.0877              0.0000     1.6027 r
  io_cmd_o[10] (out)                                              0.3600    0.0817 @   1.6844 r
  data arrival time                                                                    1.6844

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6844
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2156


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1842/S (MUX21X1)                                               0.5033    0.0314 @   1.0683 r
  U1842/Q (MUX21X1)                                               0.1916    0.2051 @   1.2734 r
  n2708 (net)                                   1      51.4153              0.0000     1.2734 r
  icc_place1787/INP (NBUFFX2)                                     0.1923    0.0290 @   1.3024 r
  icc_place1787/Z (NBUFFX2)                                       0.3114    0.1785 @   1.4809 r
  mem_cmd_o[43] (net)                           5     178.3607              0.0000     1.4809 r
  icc_place2045/INP (NBUFFX2)                                     0.3498    0.1056 @   1.5865 r
  icc_place2045/Z (NBUFFX2)                                       0.0405    0.0974     1.6839 r
  io_cmd_o[43] (net)                            1       1.3207              0.0000     1.6839 r
  io_cmd_o[43] (out)                                              0.0405    0.0000 &   1.6839 r
  data arrival time                                                                    1.6839

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2161


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1917/IN1 (AND2X1)                                              0.3235    0.0066 @   0.9938 r
  U1917/Q (AND2X1)                                                0.5536    0.3017 @   1.2955 r
  io_cmd_o[87] (net)                            4     166.5357              0.0000     1.2955 r
  io_cmd_o[87] (out)                                              0.5719    0.3876 @   1.6832 r
  data arrival time                                                                    1.6832

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6832
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2168


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1810/S (MUX21X1)                                               0.4802    0.0308 @   1.0783 f
  U1810/Q (MUX21X1)                                               0.0584    0.1036     1.1819 f
  n2720 (net)                                   1       6.9096              0.0000     1.1819 f
  icc_place1812/INP (NBUFFX2)                                     0.0584    0.0001 &   1.1820 f
  icc_place1812/Z (NBUFFX2)                                       0.3621    0.1520 @   1.3341 f
  n2467 (net)                                   5     212.1730              0.0000     1.3341 f
  icc_place1814/INP (NBUFFX2)                                     0.4555    0.0937 @   1.4278 f
  icc_place1814/Z (NBUFFX2)                                       0.2828    0.1761 @   1.6039 f
  io_cmd_o[27] (net)                            1     156.4952              0.0000     1.6039 f
  io_cmd_o[27] (out)                                              0.3339    0.0791 @   1.6830 f
  data arrival time                                                                    1.6830

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2170


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1820/S (MUX21X2)                                               0.5034    0.0296 @   1.0666 r
  U1820/Q (MUX21X2)                                               0.3890    0.2875 @   1.3540 r
  io_cmd_o[32] (net)                            4     218.8390              0.0000     1.3540 r
  io_cmd_o[32] (out)                                              0.4241    0.3289 @   1.6830 r
  data arrival time                                                                    1.6830

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2170


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1832/S (MUX21X1)                                               0.5035    0.0277 @   1.0646 r
  U1832/Q (MUX21X1)                                               0.2872    0.2281 @   1.2927 f
  n2712 (net)                                   2      86.9343              0.0000     1.2927 f
  icc_place1797/INP (NBUFFX2)                                     0.2894    0.0884 @   1.3811 f
  icc_place1797/Z (NBUFFX2)                                       0.3009    0.1780 @   1.5591 f
  mem_cmd_o[38] (net)                           1     173.4281              0.0000     1.5591 f
  mem_cmd_o[38] (out)                                             0.3462    0.1211 @   1.6802 f
  data arrival time                                                                    1.6802

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6802
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2198


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1772/S (MUX21X1)                                               0.4766    0.0086 @   1.0560 f
  U1772/Q (MUX21X1)                                               0.5047    0.3344 @   1.3904 r
  n2735 (net)                                   4     156.8390              0.0000     1.3904 r
  mem_cmd_o[8] (out)                                              0.5094    0.2888 @   1.6792 r
  data arrival time                                                                    1.6792

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6792
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2208


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1814/S (MUX21X1)                                               0.5035    0.0300 @   1.0670 r
  U1814/Q (MUX21X1)                                               0.3702    0.2741 @   1.3411 r
  n2719 (net)                                   2     109.3426              0.0000     1.3411 r
  icc_place1809/INP (NBUFFX2)                                     0.3758    0.1173 @   1.4584 r
  icc_place1809/Z (NBUFFX2)                                       0.2092    0.1854 @   1.6438 r
  mem_cmd_o[29] (net)                           3     118.7363              0.0000     1.6438 r
  mem_cmd_o[29] (out)                                             0.2135    0.0353 @   1.6791 r
  data arrival time                                                                    1.6791

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6791
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2209


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1955/IN1 (AND2X1)                                              0.3234    0.0027 @   0.9899 r
  U1955/Q (AND2X1)                                                0.4700    0.2932 @   1.2831 r
  n2675 (net)                                   4     147.9900              0.0000     1.2831 r
  icc_place1920/INP (NBUFFX2)                                     0.4706    0.0265 @   1.3095 r
  icc_place1920/Z (NBUFFX2)                                       0.3297    0.2075 @   1.5171 r
  io_cmd_o[106] (net)                           1     177.5926              0.0000     1.5171 r
  io_cmd_o[106] (out)                                             0.3866    0.1616 @   1.6787 r
  data arrival time                                                                    1.6787

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2213


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1844/S (MUX21X1)                                               0.4766    0.0086 @   1.0561 f
  U1844/Q (MUX21X1)                                               0.2602    0.2136 @   1.2697 f
  n2707 (net)                                   2      77.8235              0.0000     1.2697 f
  icc_place1785/INP (NBUFFX2)                                     0.2621    0.0610 @   1.3308 f
  icc_place1785/Z (NBUFFX2)                                       0.3165    0.2049 @   1.5356 f
  mem_cmd_o[44] (net)                           3     192.2859              0.0000     1.5356 f
  mem_cmd_o[44] (out)                                             0.3446    0.1426 @   1.6782 f
  data arrival time                                                                    1.6782

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6782
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2218


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1776/S (MUX21X2)                                               0.4998    0.0086 @   1.0455 r
  U1776/Q (MUX21X2)                                               0.3407    0.2547 @   1.3003 r
  n2734 (net)                                   4     177.4658              0.0000     1.3003 r
  icc_place1843/INP (NBUFFX2)                                     0.3787    0.1019 @   1.4022 r
  icc_place1843/Z (NBUFFX2)                                       0.3107    0.1934 @   1.5955 r
  io_cmd_o[10] (net)                            1     169.0877              0.0000     1.5955 r
  io_cmd_o[10] (out)                                              0.3600    0.0817 @   1.6772 r
  data arrival time                                                                    1.6772

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6772
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2228


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1794/S (MUX21X1)                                               0.5034    0.0303 @   1.0672 r
  U1794/Q (MUX21X1)                                               0.0536    0.1005     1.1677 f
  n2727 (net)                                   1       5.2077              0.0000     1.1677 f
  icc_place1830/INP (NBUFFX2)                                     0.0536    0.0010 &   1.1687 f
  icc_place1830/Z (NBUFFX2)                                       0.3120    0.1929 @   1.3616 f
  n2485 (net)                                   4     196.6725              0.0000     1.3616 f
  icc_place1832/INP (NBUFFX2)                                     0.3183    0.0481 @   1.4097 f
  icc_place1832/Z (NBUFFX2)                                       0.3089    0.1773 @   1.5870 f
  io_cmd_o[19] (net)                            1     176.4717              0.0000     1.5870 f
  io_cmd_o[19] (out)                                              0.3661    0.0884 @   1.6754 f
  data arrival time                                                                    1.6754

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6754
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2246


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1810/S (MUX21X1)                                               0.5033    0.0313 @   1.0682 r
  U1810/Q (MUX21X1)                                               0.0584    0.1047     1.1729 f
  n2720 (net)                                   1       6.9096              0.0000     1.1729 f
  icc_place1812/INP (NBUFFX2)                                     0.0584    0.0001 &   1.1731 f
  icc_place1812/Z (NBUFFX2)                                       0.3621    0.1520 @   1.3251 f
  n2467 (net)                                   5     212.1730              0.0000     1.3251 f
  icc_place1814/INP (NBUFFX2)                                     0.4555    0.0937 @   1.4188 f
  icc_place1814/Z (NBUFFX2)                                       0.2828    0.1761 @   1.5949 f
  io_cmd_o[27] (net)                            1     156.4952              0.0000     1.5949 f
  io_cmd_o[27] (out)                                              0.3339    0.0791 @   1.6740 f
  data arrival time                                                                    1.6740

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6740
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2260


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1808/S (MUX21X1)                                               0.4803    0.0303 @   1.0777 f
  U1808/Q (MUX21X1)                                               0.1775    0.1759 @   1.2536 f
  n2721 (net)                                   1      49.8175              0.0000     1.2536 f
  icc_place1815/INP (NBUFFX2)                                     0.1783    0.0531 @   1.3067 f
  icc_place1815/Z (NBUFFX2)                                       0.2832    0.1719 @   1.4786 f
  io_cmd_o[26] (net)                            5     167.5316              0.0000     1.4786 f
  icc_place2040/INP (NBUFFX2)                                     0.3141    0.0838 @   1.5625 f
  icc_place2040/Z (NBUFFX2)                                       0.0702    0.1030 @   1.6655 f
  mem_cmd_o[26] (net)                           1      28.2579              0.0000     1.6655 f
  mem_cmd_o[26] (out)                                             0.0704    0.0079 @   1.6734 f
  data arrival time                                                                    1.6734

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6734
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2266


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1854/S (MUX21X1)                                               0.4803    0.0214 @   1.0688 f
  U1854/Q (MUX21X1)                                               0.1512    0.1625 @   1.2313 f
  n2703 (net)                                   1      41.0981              0.0000     1.2313 f
  icc_place1854/INP (NBUFFX2)                                     0.1515    0.0530 @   1.2843 f
  icc_place1854/Z (NBUFFX2)                                       0.2754    0.1632 @   1.4475 f
  io_cmd_o[53] (net)                            4     161.4940              0.0000     1.4475 f
  icc_place2049/INP (NBUFFX2)                                     0.3091    0.1299 @   1.5774 f
  icc_place2049/Z (NBUFFX2)                                       0.0510    0.0923     1.6697 f
  mem_cmd_o[53] (net)                           1      15.5989              0.0000     1.6697 f
  mem_cmd_o[53] (out)                                             0.0510    0.0032 &   1.6730 f
  data arrival time                                                                    1.6730

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6730
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2270


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1772/S (MUX21X1)                                               0.4997    0.0087 @   1.0457 r
  U1772/Q (MUX21X1)                                               0.5047    0.3373 @   1.3830 r
  n2735 (net)                                   4     156.8390              0.0000     1.3830 r
  mem_cmd_o[8] (out)                                              0.5094    0.2888 @   1.6717 r
  data arrival time                                                                    1.6717

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6717
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2283


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1766/S (MUX21X1)                                               0.4766    0.0086 @   1.0561 f
  U1766/Q (MUX21X1)                                               0.4889    0.3008 @   1.3569 f
  n2737 (net)                                   4     148.9028              0.0000     1.3569 f
  icc_place1848/INP (NBUFFX2)                                     0.5073    0.0553 @   1.4123 f
  icc_place1848/Z (NBUFFX2)                                       0.2868    0.1816 @   1.5939 f
  io_cmd_o[5] (net)                             1     158.3025              0.0000     1.5939 f
  io_cmd_o[5] (out)                                               0.3357    0.0778 @   1.6716 f
  data arrival time                                                                    1.6716

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6716
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2284


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1786/S (MUX21X1)                                               0.4763    0.0019 @   1.0493 f
  U1786/Q (MUX21X1)                                               0.2348    0.2191 @   1.2685 r
  n2730 (net)                                   1      65.8212              0.0000     1.2685 r
  icc_place1836/INP (NBUFFX2)                                     0.2365    0.0673 @   1.3358 r
  icc_place1836/Z (NBUFFX2)                                       0.3759    0.2216 @   1.5573 r
  mem_cmd_o[15] (net)                           4     223.1691              0.0000     1.5573 r
  mem_cmd_o[15] (out)                                             0.3993    0.1142 @   1.6716 r
  data arrival time                                                                    1.6716

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6716
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2284


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1850/S (MUX21X1)                                               0.4800    0.0187 @   1.0662 f
  U1850/Q (MUX21X1)                                               0.2355    0.2220 @   1.2881 r
  n2704 (net)                                   1      66.2680              0.0000     1.2881 r
  icc_place1780/INP (NBUFFX2)                                     0.2370    0.0850 @   1.3731 r
  icc_place1780/Z (NBUFFX2)                                       0.3633    0.2241 @   1.5972 r
  mem_cmd_o[51] (net)                           4     219.9634              0.0000     1.5972 r
  mem_cmd_o[51] (out)                                             0.3836    0.0736 @   1.6708 r
  data arrival time                                                                    1.6708

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6708
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2292


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1834/S (MUX21X1)                                               0.4804    0.0289 @   1.0764 f
  U1834/Q (MUX21X1)                                               0.4564    0.2971 @   1.3735 f
  n2711 (net)                                   5     141.0812              0.0000     1.3735 f
  icc_place1795/INP (NBUFFX2)                                     0.4680    0.0506 @   1.4241 f
  icc_place1795/Z (NBUFFX2)                                       0.2685    0.1757 @   1.5998 f
  mem_cmd_o[39] (net)                           1     148.3489              0.0000     1.5998 f
  mem_cmd_o[39] (out)                                             0.3101    0.0693 @   1.6692 f
  data arrival time                                                                    1.6692

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2308


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1844/S (MUX21X1)                                               0.4997    0.0088 @   1.0457 r
  U1844/Q (MUX21X1)                                               0.2602    0.2149 @   1.2606 f
  n2707 (net)                                   2      77.8235              0.0000     1.2606 f
  icc_place1785/INP (NBUFFX2)                                     0.2621    0.0610 @   1.3217 f
  icc_place1785/Z (NBUFFX2)                                       0.3165    0.2049 @   1.5265 f
  mem_cmd_o[44] (net)                           3     192.2859              0.0000     1.5265 f
  mem_cmd_o[44] (out)                                             0.3446    0.1426 @   1.6691 f
  data arrival time                                                                    1.6691

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2309


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1760/S (MUX21X1)                                               0.4766    0.0086 @   1.0560 f
  U1760/Q (MUX21X1)                                               0.4995    0.3109 @   1.3669 r
  n2739 (net)                                   2     147.9764              0.0000     1.3669 r
  icc_place1852/INP (NBUFFX2)                                     0.5001    0.0011 @   1.3680 r
  icc_place1852/Z (NBUFFX2)                                       0.2916    0.2106 @   1.5786 r
  mem_cmd_o[1] (net)                            3     156.2143              0.0000     1.5786 r
  mem_cmd_o[1] (out)                                              0.3219    0.0882 @   1.6668 r
  data arrival time                                                                    1.6668

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6668
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2332


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1820/S (MUX21X2)                                               0.4804    0.0292 @   1.0766 f
  U1820/Q (MUX21X2)                                               0.3755    0.2687 @   1.3453 f
  io_cmd_o[32] (net)                            4     218.6142              0.0000     1.3453 f
  io_cmd_o[32] (out)                                              0.4120    0.3208 @   1.6662 f
  data arrival time                                                                    1.6662

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2338


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1779    0.0000     0.3905 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0592    0.2270     0.6176 f
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      15.3189              0.0000     0.6176 f
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6176 f
  fifo_1__mem_fifo/data_o[46] (net)                    15.3189              0.0000     0.6176 f
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.6176 f
  fifo_lo[93] (net)                                    15.3189              0.0000     0.6176 f
  U1848/IN2 (MUX21X1)                                             0.0592    0.0017 &   0.6193 f
  U1848/Q (MUX21X1)                                               0.0516    0.0765     0.6958 f
  n2705 (net)                                   1       4.5439              0.0000     0.6958 f
  icc_place1781/INP (NBUFFX2)                                     0.0516    0.0000 &   0.6958 f
  icc_place1781/Z (NBUFFX2)                                       0.5325    0.1739 @   0.8697 f
  n2436 (net)                                   2     317.1145              0.0000     0.8697 f
  io_cmd_o[46] (out)                                              0.7651    0.7959 @   1.6656 f
  data arrival time                                                                    1.6656

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2344


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1786/S (MUX21X1)                                               0.4994    0.0019 @   1.0389 r
  U1786/Q (MUX21X1)                                               0.2348    0.2236 @   1.2625 r
  n2730 (net)                                   1      65.8212              0.0000     1.2625 r
  icc_place1836/INP (NBUFFX2)                                     0.2365    0.0673 @   1.3298 r
  icc_place1836/Z (NBUFFX2)                                       0.3759    0.2216 @   1.5514 r
  mem_cmd_o[15] (net)                           4     223.1691              0.0000     1.5514 r
  mem_cmd_o[15] (out)                                             0.3993    0.1142 @   1.6656 r
  data arrival time                                                                    1.6656

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2344


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3974     0.3974
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1892    0.0000     0.3974 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0527    0.2235     0.6209 f
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      12.4324              0.0000     0.6209 f
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6209 f
  fifo_0__mem_fifo/data_o[46] (net)                    12.4324              0.0000     0.6209 f
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.6209 f
  fifo_lo[44] (net)                                    12.4324              0.0000     0.6209 f
  U1848/IN1 (MUX21X1)                                             0.0527    0.0002 &   0.6211 f
  U1848/Q (MUX21X1)                                               0.0516    0.0743     0.6954 f
  n2705 (net)                                   1       4.5439              0.0000     0.6954 f
  icc_place1781/INP (NBUFFX2)                                     0.0516    0.0000 &   0.6954 f
  icc_place1781/Z (NBUFFX2)                                       0.5325    0.1739 @   0.8693 f
  n2436 (net)                                   2     317.1145              0.0000     0.8693 f
  io_cmd_o[46] (out)                                              0.7651    0.7959 @   1.6652 f
  data arrival time                                                                    1.6652

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6652
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2348


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1808/S (MUX21X1)                                               0.5034    0.0307 @   1.0677 r
  U1808/Q (MUX21X1)                                               0.1775    0.1772 @   1.2448 f
  n2721 (net)                                   1      49.8175              0.0000     1.2448 f
  icc_place1815/INP (NBUFFX2)                                     0.1783    0.0531 @   1.2979 f
  icc_place1815/Z (NBUFFX2)                                       0.2832    0.1719 @   1.4698 f
  io_cmd_o[26] (net)                            5     167.5316              0.0000     1.4698 f
  icc_place2040/INP (NBUFFX2)                                     0.3141    0.0838 @   1.5537 f
  icc_place2040/Z (NBUFFX2)                                       0.0702    0.1030 @   1.6567 f
  mem_cmd_o[26] (net)                           1      28.2579              0.0000     1.6567 f
  mem_cmd_o[26] (out)                                             0.0704    0.0079 @   1.6646 f
  data arrival time                                                                    1.6646

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2354


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1832/S (MUX21X1)                                               0.4805    0.0273 @   1.0747 f
  U1832/Q (MUX21X1)                                               0.2977    0.2459 @   1.3206 r
  n2712 (net)                                   2      87.0484              0.0000     1.3206 r
  icc_place1796/INP (NBUFFX4)                                     0.2996    0.0843 @   1.4049 r
  icc_place1796/Z (NBUFFX4)                                       0.1482    0.1766 @   1.5815 r
  io_cmd_o[38] (net)                            4     121.9205              0.0000     1.5815 r
  io_cmd_o[38] (out)                                              0.1568    0.0830 @   1.6646 r
  data arrival time                                                                    1.6646

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2354


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1854/S (MUX21X1)                                               0.5033    0.0217 @   1.0586 r
  U1854/Q (MUX21X1)                                               0.1512    0.1637 @   1.2224 f
  n2703 (net)                                   1      41.0981              0.0000     1.2224 f
  icc_place1854/INP (NBUFFX2)                                     0.1515    0.0530 @   1.2753 f
  icc_place1854/Z (NBUFFX2)                                       0.2754    0.1632 @   1.4386 f
  io_cmd_o[53] (net)                            4     161.4940              0.0000     1.4386 f
  icc_place2049/INP (NBUFFX2)                                     0.3091    0.1299 @   1.5685 f
  icc_place2049/Z (NBUFFX2)                                       0.0510    0.0923     1.6608 f
  mem_cmd_o[53] (net)                           1      15.5989              0.0000     1.6608 f
  mem_cmd_o[53] (out)                                             0.0510    0.0032 &   1.6640 f
  data arrival time                                                                    1.6640

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6640
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2360


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1850/S (MUX21X1)                                               0.5030    0.0190 @   1.0559 r
  U1850/Q (MUX21X1)                                               0.2355    0.2248 @   1.2808 r
  n2704 (net)                                   1      66.2680              0.0000     1.2808 r
  icc_place1780/INP (NBUFFX2)                                     0.2370    0.0850 @   1.3657 r
  icc_place1780/Z (NBUFFX2)                                       0.3633    0.2241 @   1.5899 r
  mem_cmd_o[51] (net)                           4     219.9634              0.0000     1.5899 r
  mem_cmd_o[51] (out)                                             0.3836    0.0736 @   1.6635 r
  data arrival time                                                                    1.6635

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6635
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2365


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1772/S (MUX21X1)                                               0.4766    0.0086 @   1.0560 f
  U1772/Q (MUX21X1)                                               0.4880    0.3274 @   1.3834 f
  n2735 (net)                                   4     156.6143              0.0000     1.3834 f
  mem_cmd_o[8] (out)                                              0.4929    0.2799 @   1.6633 f
  data arrival time                                                                    1.6633

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6633
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2367


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1766/S (MUX21X1)                                               0.4997    0.0088 @   1.0457 r
  U1766/Q (MUX21X1)                                               0.4889    0.3021 @   1.3478 f
  n2737 (net)                                   4     148.9028              0.0000     1.3478 f
  icc_place1848/INP (NBUFFX2)                                     0.5073    0.0553 @   1.4032 f
  icc_place1848/Z (NBUFFX2)                                       0.2868    0.1816 @   1.5848 f
  io_cmd_o[5] (net)                             1     158.3025              0.0000     1.5848 f
  io_cmd_o[5] (out)                                               0.3357    0.0778 @   1.6626 f
  data arrival time                                                                    1.6626

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2374


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1834/S (MUX21X1)                                               0.5035    0.0294 @   1.0663 r
  U1834/Q (MUX21X1)                                               0.4564    0.2984 @   1.3647 f
  n2711 (net)                                   5     141.0812              0.0000     1.3647 f
  icc_place1795/INP (NBUFFX2)                                     0.4680    0.0506 @   1.4153 f
  icc_place1795/Z (NBUFFX2)                                       0.2685    0.1757 @   1.5910 f
  mem_cmd_o[39] (net)                           1     148.3489              0.0000     1.5910 f
  mem_cmd_o[39] (out)                                             0.3101    0.0693 @   1.6604 f
  data arrival time                                                                    1.6604

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6604
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2396


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1760/S (MUX21X1)                                               0.4997    0.0087 @   1.0456 r
  U1760/Q (MUX21X1)                                               0.4995    0.3138 @   1.3594 r
  n2739 (net)                                   2     147.9764              0.0000     1.3594 r
  icc_place1852/INP (NBUFFX2)                                     0.5001    0.0011 @   1.3605 r
  icc_place1852/Z (NBUFFX2)                                       0.2916    0.2106 @   1.5712 r
  mem_cmd_o[1] (net)                            3     156.2143              0.0000     1.5712 r
  mem_cmd_o[1] (out)                                              0.3219    0.0882 @   1.6594 r
  data arrival time                                                                    1.6594

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6594
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2406


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1779    0.0000     0.3905 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0674    0.2091     0.5996 r
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      15.4877              0.0000     0.5996 r
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5996 r
  fifo_1__mem_fifo/data_o[46] (net)                    15.4877              0.0000     0.5996 r
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.5996 r
  fifo_lo[93] (net)                                    15.4877              0.0000     0.5996 r
  U1848/IN2 (MUX21X1)                                             0.0674    0.0022 &   0.6018 r
  U1848/Q (MUX21X1)                                               0.0550    0.0857     0.6875 r
  n2705 (net)                                   1       4.6031              0.0000     0.6875 r
  icc_place1781/INP (NBUFFX2)                                     0.0550    0.0000 &   0.6875 r
  icc_place1781/Z (NBUFFX2)                                       0.5502    0.1672 @   0.8547 r
  n2436 (net)                                   2     317.1736              0.0000     0.8547 r
  io_cmd_o[46] (out)                                              0.7770    0.8042 @   1.6589 r
  data arrival time                                                                    1.6589

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2411


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1788/S (MUX21X1)                                               0.4802    0.0312 @   1.0786 f
  U1788/Q (MUX21X1)                                               0.4780    0.3069 @   1.3855 r
  n2729 (net)                                   4     142.1202              0.0000     1.3855 r
  icc_place1835/INP (NBUFFX2)                                     0.4784    0.0009 @   1.3864 r
  icc_place1835/Z (NBUFFX2)                                       0.1961    0.1821 @   1.5684 r
  mem_cmd_o[16] (net)                           1      99.6623              0.0000     1.5684 r
  mem_cmd_o[16] (out)                                             0.2056    0.0898 @   1.6583 r
  data arrival time                                                                    1.6583

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6583
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2417


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1820/S (MUX21X2)                                               0.5034    0.0296 @   1.0666 r
  U1820/Q (MUX21X2)                                               0.3755    0.2703 @   1.3369 f
  io_cmd_o[32] (net)                            4     218.6142              0.0000     1.3369 f
  io_cmd_o[32] (out)                                              0.4120    0.3208 @   1.6577 f
  data arrival time                                                                    1.6577

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6577
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2423


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1832/S (MUX21X1)                                               0.5035    0.0277 @   1.0646 r
  U1832/Q (MUX21X1)                                               0.2977    0.2488 @   1.3134 r
  n2712 (net)                                   2      87.0484              0.0000     1.3134 r
  icc_place1796/INP (NBUFFX4)                                     0.2996    0.0843 @   1.3977 r
  icc_place1796/Z (NBUFFX4)                                       0.1482    0.1766 @   1.5743 r
  io_cmd_o[38] (net)                            4     121.9205              0.0000     1.5743 r
  io_cmd_o[38] (out)                                              0.1568    0.0830 @   1.6574 r
  data arrival time                                                                    1.6574

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6574
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2426


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3974     0.3974
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1892    0.0000     0.3974 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0598    0.2058     0.6032 r
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      12.5980              0.0000     0.6032 r
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6032 r
  fifo_0__mem_fifo/data_o[46] (net)                    12.5980              0.0000     0.6032 r
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.6032 r
  fifo_lo[44] (net)                                    12.5980              0.0000     0.6032 r
  U1848/IN1 (MUX21X1)                                             0.0598    0.0002 &   0.6034 r
  U1848/Q (MUX21X1)                                               0.0550    0.0822     0.6856 r
  n2705 (net)                                   1       4.6031              0.0000     0.6856 r
  icc_place1781/INP (NBUFFX2)                                     0.0550    0.0000 &   0.6856 r
  icc_place1781/Z (NBUFFX2)                                       0.5502    0.1672 @   0.8528 r
  n2436 (net)                                   2     317.1736              0.0000     0.8528 r
  io_cmd_o[46] (out)                                              0.7770    0.8042 @   1.6570 r
  data arrival time                                                                    1.6570

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6570
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2430


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1840/S (MUX21X1)                                               0.4804    0.0288 @   1.0763 f
  U1840/Q (MUX21X1)                                               0.1824    0.2004 @   1.2766 r
  n2709 (net)                                   2      49.4889              0.0000     1.2766 r
  icc_place1790/INP (NBUFFX2)                                     0.1824    0.0490 @   1.3256 r
  icc_place1790/Z (NBUFFX2)                                       0.3044    0.1606 @   1.4863 r
  io_cmd_o[42] (net)                            1     167.9308              0.0000     1.4863 r
  io_cmd_o[42] (out)                                              0.3598    0.1705 @   1.6568 r
  data arrival time                                                                    1.6568

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6568
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2432


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1822/S (MUX21X1)                                               0.4803    0.0306 @   1.0781 f
  U1822/Q (MUX21X1)                                               0.4607    0.2988 @   1.3769 r
  n2716 (net)                                   2     136.1978              0.0000     1.3769 r
  icc_place1805/INP (NBUFFX2)                                     0.4610    0.0008 @   1.3777 r
  icc_place1805/Z (NBUFFX2)                                       0.2541    0.2043 @   1.5819 r
  mem_cmd_o[33] (net)                           3     139.7922              0.0000     1.5819 r
  mem_cmd_o[33] (out)                                             0.2645    0.0737 @   1.6556 r
  data arrival time                                                                    1.6556

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2444


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1830/S (MUX21X1)                                               0.4804    0.0292 @   1.0766 f
  U1830/Q (MUX21X1)                                               0.4826    0.3046 @   1.3812 r
  n2713 (net)                                   2     142.3908              0.0000     1.3812 r
  icc_place1798/INP (NBUFFX2)                                     0.4842    0.0668 @   1.4480 r
  icc_place1798/Z (NBUFFX2)                                       0.1574    0.1781 @   1.6261 r
  mem_cmd_o[37] (net)                           4      81.7003              0.0000     1.6261 r
  mem_cmd_o[37] (out)                                             0.1574    0.0286 @   1.6547 r
  data arrival time                                                                    1.6547

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6547
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2453


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1772/S (MUX21X1)                                               0.4997    0.0087 @   1.0457 r
  U1772/Q (MUX21X1)                                               0.4880    0.3287 @   1.3743 f
  n2735 (net)                                   4     156.6143              0.0000     1.3743 f
  mem_cmd_o[8] (out)                                              0.4929    0.2799 @   1.6542 f
  data arrival time                                                                    1.6542

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6542
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2458


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1826/S (MUX21X1)                                               0.4802    0.0312 @   1.0787 f
  U1826/Q (MUX21X1)                                               0.0668    0.1103     1.1890 f
  n5202 (net)                                   1      10.1732              0.0000     1.1890 f
  icc_place2009/INP (NBUFFX2)                                     0.0668    0.0058 &   1.1947 f
  icc_place2009/Z (NBUFFX2)                                       0.2790    0.1903 @   1.3850 f
  io_cmd_o[35] (net)                            5     181.0933              0.0000     1.3850 f
  U1827/INP (NBUFFX2)                                             0.2805    0.1630 @   1.5480 f
  U1827/Z (NBUFFX2)                                               0.0588    0.0973 @   1.6453 f
  mem_cmd_o[35] (net)                           1      23.7383              0.0000     1.6453 f
  mem_cmd_o[35] (out)                                             0.0589    0.0082 @   1.6535 f
  data arrival time                                                                    1.6535

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2465


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1788/S (MUX21X1)                                               0.5032    0.0317 @   1.0686 r
  U1788/Q (MUX21X1)                                               0.4780    0.3098 @   1.3784 r
  n2729 (net)                                   4     142.1202              0.0000     1.3784 r
  icc_place1835/INP (NBUFFX2)                                     0.4784    0.0009 @   1.3793 r
  icc_place1835/Z (NBUFFX2)                                       0.1961    0.1821 @   1.5613 r
  mem_cmd_o[16] (net)                           1      99.6623              0.0000     1.5613 r
  mem_cmd_o[16] (out)                                             0.2056    0.0898 @   1.6512 r
  data arrival time                                                                    1.6512

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6512
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2488


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1840/S (MUX21X1)                                               0.5035    0.0292 @   1.0662 r
  U1840/Q (MUX21X1)                                               0.1824    0.2032 @   1.2694 r
  n2709 (net)                                   2      49.4889              0.0000     1.2694 r
  icc_place1790/INP (NBUFFX2)                                     0.1824    0.0490 @   1.3184 r
  icc_place1790/Z (NBUFFX2)                                       0.3044    0.1606 @   1.4791 r
  io_cmd_o[42] (net)                            1     167.9308              0.0000     1.4791 r
  io_cmd_o[42] (out)                                              0.3598    0.1705 @   1.6496 r
  data arrival time                                                                    1.6496

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6496
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2504


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1816/S (MUX21X1)                                               0.4802    0.0310 @   1.0784 f
  U1816/Q (MUX21X1)                                               0.1930    0.2027 @   1.2812 r
  n2718 (net)                                   1      51.8599              0.0000     1.2812 r
  icc_place1808/INP (NBUFFX2)                                     0.1938    0.0336 @   1.3148 r
  icc_place1808/Z (NBUFFX2)                                       0.2498    0.1602 @   1.4750 r
  io_cmd_o[30] (net)                            4     138.5617              0.0000     1.4750 r
  icc_place2042/INP (NBUFFX2)                                     0.2745    0.0408 @   1.5158 r
  icc_place2042/Z (NBUFFX2)                                       0.0842    0.1195 @   1.6354 r
  mem_cmd_o[30] (net)                           1      35.0121              0.0000     1.6354 r
  mem_cmd_o[30] (out)                                             0.0846    0.0139 @   1.6493 r
  data arrival time                                                                    1.6493

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6493
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2507


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1824/S (MUX21X1)                                               0.4804    0.0295 @   1.0769 f
  U1824/Q (MUX21X1)                                               0.0589    0.1335     1.2105 r
  n2715 (net)                                   1       5.8913              0.0000     1.2105 r
  icc_place1802/INP (NBUFFX2)                                     0.0589    0.0001 &   1.2106 r
  icc_place1802/Z (NBUFFX2)                                       0.4290    0.1501 @   1.3607 r
  n2457 (net)                                   2     245.6914              0.0000     1.3607 r
  io_cmd_o[34] (out)                                              0.5898    0.2881 @   1.6487 r
  data arrival time                                                                    1.6487

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6487
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2513


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1822/S (MUX21X1)                                               0.5033    0.0311 @   1.0680 r
  U1822/Q (MUX21X1)                                               0.4607    0.3018 @   1.3698 r
  n2716 (net)                                   2     136.1978              0.0000     1.3698 r
  icc_place1805/INP (NBUFFX2)                                     0.4610    0.0008 @   1.3706 r
  icc_place1805/Z (NBUFFX2)                                       0.2541    0.2043 @   1.5748 r
  mem_cmd_o[33] (net)                           3     139.7922              0.0000     1.5748 r
  mem_cmd_o[33] (out)                                             0.2645    0.0737 @   1.6485 r
  data arrival time                                                                    1.6485

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6485
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2515


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1814/S (MUX21X1)                                               0.4804    0.0296 @   1.0770 f
  U1814/Q (MUX21X1)                                               0.3579    0.2553 @   1.3323 f
  n2719 (net)                                   2     109.2242              0.0000     1.3323 f
  icc_place1809/INP (NBUFFX2)                                     0.3637    0.1100 @   1.4424 f
  icc_place1809/Z (NBUFFX2)                                       0.1993    0.1710 @   1.6133 f
  mem_cmd_o[29] (net)                           3     118.5707              0.0000     1.6133 f
  mem_cmd_o[29] (out)                                             0.2039    0.0345 @   1.6479 f
  data arrival time                                                                    1.6479

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6479
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2521


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1830/S (MUX21X1)                                               0.5034    0.0296 @   1.0666 r
  U1830/Q (MUX21X1)                                               0.4826    0.3075 @   1.3741 r
  n2713 (net)                                   2     142.3908              0.0000     1.3741 r
  icc_place1798/INP (NBUFFX2)                                     0.4842    0.0668 @   1.4408 r
  icc_place1798/Z (NBUFFX2)                                       0.1574    0.1781 @   1.6189 r
  mem_cmd_o[37] (net)                           4      81.7003              0.0000     1.6189 r
  mem_cmd_o[37] (out)                                             0.1574    0.0286 @   1.6475 r
  data arrival time                                                                    1.6475

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6475
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2525


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1768/S (MUX21X1)                                               0.4794    0.0157 @   1.0631 f
  U1768/Q (MUX21X1)                                               0.4306    0.3037 @   1.3668 r
  io_cmd_o[6] (net)                             4     132.1949              0.0000     1.3668 r
  U1769/INP (NBUFFX2)                                             0.4338    0.0916 @   1.4584 r
  U1769/Z (NBUFFX2)                                               0.1197    0.1522 @   1.6107 r
  mem_cmd_o[6] (net)                            1      53.3217              0.0000     1.6107 r
  mem_cmd_o[6] (out)                                              0.1208    0.0357 @   1.6464 r
  data arrival time                                                                    1.6464

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6464
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2536


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1800/S (MUX21X1)                                               0.4805    0.0280 @   1.0754 f
  U1800/Q (MUX21X1)                                               0.2335    0.2212 @   1.2967 r
  n2724 (net)                                   2      65.6555              0.0000     1.2967 r
  icc_place1824/INP (NBUFFX2)                                     0.2350    0.0535 @   1.3501 r
  icc_place1824/Z (NBUFFX2)                                       0.3250    0.1751 @   1.5252 r
  mem_cmd_o[22] (net)                           1     179.6613              0.0000     1.5252 r
  mem_cmd_o[22] (out)                                             0.3825    0.1200 @   1.6452 r
  data arrival time                                                                    1.6452

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6452
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2548


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1852/S (MUX21X1)                                               0.4804    0.0226 @   1.0700 f
  U1852/Q (MUX21X1)                                               0.0563    0.1315     1.2015 r
  n5198 (net)                                   1       5.0059              0.0000     1.2015 r
  icc_place1855/INP (NBUFFX2)                                     0.0563    0.0001 &   1.2016 r
  icc_place1855/Z (NBUFFX2)                                       0.4684    0.1843 @   1.3858 r
  n2510 (net)                                   4     270.1612              0.0000     1.3858 r
  icc_place2048/INP (NBUFFX2)                                     0.5606    0.1284 @   1.5143 r
  icc_place2048/Z (NBUFFX2)                                       0.0611    0.1305     1.6448 r
  mem_cmd_o[52] (net)                           1      10.1961              0.0000     1.6448 r
  mem_cmd_o[52] (out)                                             0.0611    0.0004 &   1.6452 r
  data arrival time                                                                    1.6452

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6452
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2548


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1790/S (MUX21X1)                                               0.4802    0.0310 @   1.0784 f
  U1790/Q (MUX21X1)                                               0.2272    0.2182 @   1.2967 r
  n2728 (net)                                   1      63.4420              0.0000     1.2967 r
  icc_place1833/INP (NBUFFX2)                                     0.2288    0.0553 @   1.3519 r
  icc_place1833/Z (NBUFFX2)                                       0.3385    0.2143 @   1.5663 r
  io_cmd_o[17] (net)                            4     204.0411              0.0000     1.5663 r
  io_cmd_o[17] (out)                                              0.3530    0.0789 @   1.6451 r
  data arrival time                                                                    1.6451

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6451
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2549


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1776/S (MUX21X2)                                               0.4766    0.0085 @   1.0559 f
  U1776/Q (MUX21X2)                                               0.3260    0.2290 @   1.2849 f
  n2734 (net)                                   4     177.2410              0.0000     1.2849 f
  icc_place1843/INP (NBUFFX2)                                     0.3655    0.0996 @   1.3845 f
  icc_place1843/Z (NBUFFX2)                                       0.2978    0.1786 @   1.5631 f
  io_cmd_o[10] (net)                            1     169.0877              0.0000     1.5631 f
  io_cmd_o[10] (out)                                              0.3490    0.0816 @   1.6447 f
  data arrival time                                                                    1.6447

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6447
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2553


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1792/S (MUX21X1)                                               0.4802    0.0312 @   1.0787 f
  U1792/Q (MUX21X1)                                               0.5218    0.3264 @   1.4051 r
  io_cmd_o[18] (net)                            4     157.0362              0.0000     1.4051 r
  U1793/INP (NBUFFX2)                                             0.5222    0.0955 @   1.5006 r
  U1793/Z (NBUFFX2)                                               0.0728    0.1389 @   1.6395 r
  mem_cmd_o[18] (net)                           1      21.6599              0.0000     1.6395 r
  mem_cmd_o[18] (out)                                             0.0729    0.0051 @   1.6446 r
  data arrival time                                                                    1.6446

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6446
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2554


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1826/S (MUX21X1)                                               0.5032    0.0317 @   1.0686 r
  U1826/Q (MUX21X1)                                               0.0668    0.1114     1.1800 f
  n5202 (net)                                   1      10.1732              0.0000     1.1800 f
  icc_place2009/INP (NBUFFX2)                                     0.0668    0.0058 &   1.1858 f
  icc_place2009/Z (NBUFFX2)                                       0.2790    0.1903 @   1.3760 f
  io_cmd_o[35] (net)                            5     181.0933              0.0000     1.3760 f
  U1827/INP (NBUFFX2)                                             0.2805    0.1630 @   1.5391 f
  U1827/Z (NBUFFX2)                                               0.0588    0.0973 @   1.6364 f
  mem_cmd_o[35] (net)                           1      23.7383              0.0000     1.6364 f
  mem_cmd_o[35] (out)                                             0.0589    0.0082 @   1.6445 f
  data arrival time                                                                    1.6445

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6445
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2555


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1842/S (MUX21X1)                                               0.4802    0.0309 @   1.0784 f
  U1842/Q (MUX21X1)                                               0.1813    0.1784 @   1.2568 f
  n2708 (net)                                   1      51.3561              0.0000     1.2568 f
  icc_place1787/INP (NBUFFX2)                                     0.1821    0.0271 @   1.2839 f
  icc_place1787/Z (NBUFFX2)                                       0.2997    0.1772 @   1.4611 f
  mem_cmd_o[43] (net)                           5     178.0399              0.0000     1.4611 f
  icc_place2045/INP (NBUFFX2)                                     0.3394    0.1043 @   1.5654 f
  icc_place2045/Z (NBUFFX2)                                       0.0347    0.0778     1.6432 f
  io_cmd_o[43] (net)                            1       1.3207              0.0000     1.6432 f
  io_cmd_o[43] (out)                                              0.0347    0.0000 &   1.6432 f
  data arrival time                                                                    1.6432

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6432
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2568


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1901/IN1 (AND2X1)                                              0.3236    0.0044 @   0.9915 r
  U1901/Q (AND2X1)                                                0.2442    0.1948 @   1.1863 r
  n2689 (net)                                   2      71.9363              0.0000     1.1863 r
  icc_place1877/INP (NBUFFX2)                                     0.2459    0.0696 @   1.2559 r
  icc_place1877/Z (NBUFFX2)                                       0.3392    0.1818 @   1.4376 r
  io_cmd_o[79] (net)                            1     188.7072              0.0000     1.4376 r
  io_cmd_o[79] (out)                                              0.3992    0.2053 @   1.6429 r
  data arrival time                                                                    1.6429

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6429
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2571


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1786/S (MUX21X1)                                               0.4763    0.0019 @   1.0493 f
  U1786/Q (MUX21X1)                                               0.2231    0.1969 @   1.2463 f
  n2730 (net)                                   1      65.7620              0.0000     1.2463 f
  icc_place1836/INP (NBUFFX2)                                     0.2249    0.0616 @   1.3079 f
  icc_place1836/Z (NBUFFX2)                                       0.3631    0.2230 @   1.5309 f
  mem_cmd_o[15] (net)                           4     222.9444              0.0000     1.5309 f
  mem_cmd_o[15] (out)                                             0.3873    0.1118 @   1.6427 f
  data arrival time                                                                    1.6427

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6427
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2573


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1816/S (MUX21X1)                                               0.5033    0.0314 @   1.0684 r
  U1816/Q (MUX21X1)                                               0.1930    0.2056 @   1.2740 r
  n2718 (net)                                   1      51.8599              0.0000     1.2740 r
  icc_place1808/INP (NBUFFX2)                                     0.1938    0.0336 @   1.3076 r
  icc_place1808/Z (NBUFFX2)                                       0.2498    0.1602 @   1.4678 r
  io_cmd_o[30] (net)                            4     138.5617              0.0000     1.4678 r
  icc_place2042/INP (NBUFFX2)                                     0.2745    0.0408 @   1.5086 r
  icc_place2042/Z (NBUFFX2)                                       0.0842    0.1195 @   1.6282 r
  mem_cmd_o[30] (net)                           1      35.0121              0.0000     1.6282 r
  mem_cmd_o[30] (out)                                             0.0846    0.0139 @   1.6421 r
  data arrival time                                                                    1.6421

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6421
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2579


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1901/IN1 (AND2X1)                                              0.3057    0.0041 @   0.9956 f
  U1901/Q (AND2X1)                                                0.2471    0.1973 @   1.1929 f
  n2689 (net)                                   2      71.8179              0.0000     1.1929 f
  icc_place1877/INP (NBUFFX2)                                     0.2488    0.0705 @   1.2634 f
  icc_place1877/Z (NBUFFX2)                                       0.3269    0.1772 @   1.4406 f
  io_cmd_o[79] (net)                            1     188.7072              0.0000     1.4406 f
  io_cmd_o[79] (out)                                              0.3890    0.2014 @   1.6421 f
  data arrival time                                                                    1.6421

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6421
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2579


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1824/S (MUX21X1)                                               0.5035    0.0299 @   1.0669 r
  U1824/Q (MUX21X1)                                               0.0589    0.1361     1.2030 r
  n2715 (net)                                   1       5.8913              0.0000     1.2030 r
  icc_place1802/INP (NBUFFX2)                                     0.0589    0.0001 &   1.2031 r
  icc_place1802/Z (NBUFFX2)                                       0.4290    0.1501 @   1.3532 r
  n2457 (net)                                   2     245.6914              0.0000     1.3532 r
  io_cmd_o[34] (out)                                              0.5898    0.2881 @   1.6413 r
  data arrival time                                                                    1.6413

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6413
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2587


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1814/S (MUX21X1)                                               0.5035    0.0300 @   1.0670 r
  U1814/Q (MUX21X1)                                               0.3579    0.2566 @   1.3236 f
  n2719 (net)                                   2     109.2242              0.0000     1.3236 f
  icc_place1809/INP (NBUFFX2)                                     0.3637    0.1100 @   1.4336 f
  icc_place1809/Z (NBUFFX2)                                       0.1993    0.1710 @   1.6046 f
  mem_cmd_o[29] (net)                           3     118.5707              0.0000     1.6046 f
  mem_cmd_o[29] (out)                                             0.2039    0.0345 @   1.6391 f
  data arrival time                                                                    1.6391

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6391
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2609


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1768/S (MUX21X1)                                               0.5025    0.0159 @   1.0528 r
  U1768/Q (MUX21X1)                                               0.4306    0.3066 @   1.3595 r
  io_cmd_o[6] (net)                             4     132.1949              0.0000     1.3595 r
  U1769/INP (NBUFFX2)                                             0.4338    0.0916 @   1.4511 r
  U1769/Z (NBUFFX2)                                               0.1197    0.1522 @   1.6033 r
  mem_cmd_o[6] (net)                            1      53.3217              0.0000     1.6033 r
  mem_cmd_o[6] (out)                                              0.1208    0.0357 @   1.6390 r
  data arrival time                                                                    1.6390

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6390
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2610


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1800/S (MUX21X1)                                               0.5035    0.0284 @   1.0653 r
  U1800/Q (MUX21X1)                                               0.2335    0.2241 @   1.2895 r
  n2724 (net)                                   2      65.6555              0.0000     1.2895 r
  icc_place1824/INP (NBUFFX2)                                     0.2350    0.0535 @   1.3429 r
  icc_place1824/Z (NBUFFX2)                                       0.3250    0.1751 @   1.5180 r
  mem_cmd_o[22] (net)                           1     179.6613              0.0000     1.5180 r
  mem_cmd_o[22] (out)                                             0.3825    0.1200 @   1.6380 r
  data arrival time                                                                    1.6380

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6380
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2620


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1790/S (MUX21X1)                                               0.5033    0.0315 @   1.0684 r
  U1790/Q (MUX21X1)                                               0.2272    0.2211 @   1.2895 r
  n2728 (net)                                   1      63.4420              0.0000     1.2895 r
  icc_place1833/INP (NBUFFX2)                                     0.2288    0.0553 @   1.3448 r
  icc_place1833/Z (NBUFFX2)                                       0.3385    0.2143 @   1.5591 r
  io_cmd_o[17] (net)                            4     204.0411              0.0000     1.5591 r
  io_cmd_o[17] (out)                                              0.3530    0.0789 @   1.6380 r
  data arrival time                                                                    1.6380

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6380
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2620


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1850/S (MUX21X1)                                               0.4800    0.0187 @   1.0662 f
  U1850/Q (MUX21X1)                                               0.2240    0.1981 @   1.2642 f
  n2704 (net)                                   1      66.2088              0.0000     1.2642 f
  icc_place1780/INP (NBUFFX2)                                     0.2256    0.0784 @   1.3426 f
  icc_place1780/Z (NBUFFX2)                                       0.3508    0.2261 @   1.5687 f
  mem_cmd_o[51] (net)                           4     219.7386              0.0000     1.5687 f
  mem_cmd_o[51] (out)                                             0.3718    0.0692 @   1.6378 f
  data arrival time                                                                    1.6378

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6378
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2622


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1852/S (MUX21X1)                                               0.5034    0.0229 @   1.0599 r
  U1852/Q (MUX21X1)                                               0.0563    0.1341     1.1939 r
  n5198 (net)                                   1       5.0059              0.0000     1.1939 r
  icc_place1855/INP (NBUFFX2)                                     0.0563    0.0001 &   1.1940 r
  icc_place1855/Z (NBUFFX2)                                       0.4684    0.1843 @   1.3783 r
  n2510 (net)                                   4     270.1612              0.0000     1.3783 r
  icc_place2048/INP (NBUFFX2)                                     0.5606    0.1284 @   1.5067 r
  icc_place2048/Z (NBUFFX2)                                       0.0611    0.1305     1.6372 r
  mem_cmd_o[52] (net)                           1      10.1961              0.0000     1.6372 r
  mem_cmd_o[52] (out)                                             0.0611    0.0004 &   1.6376 r
  data arrival time                                                                    1.6376

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6376
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2624


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1792/S (MUX21X1)                                               0.5032    0.0317 @   1.0687 r
  U1792/Q (MUX21X1)                                               0.5218    0.3293 @   1.3980 r
  io_cmd_o[18] (net)                            4     157.0362              0.0000     1.3980 r
  U1793/INP (NBUFFX2)                                             0.5222    0.0955 @   1.4935 r
  U1793/Z (NBUFFX2)                                               0.0728    0.1389 @   1.6324 r
  mem_cmd_o[18] (net)                           1      21.6599              0.0000     1.6324 r
  mem_cmd_o[18] (out)                                             0.0729    0.0051 @   1.6375 r
  data arrival time                                                                    1.6375

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6375
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2625


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1891/IN1 (AND2X1)                                              0.3055    0.0025 @   0.9940 f
  U1891/Q (AND2X1)                                                0.5218    0.3312 @   1.3252 f
  n2692 (net)                                   4     158.4147              0.0000     1.3252 f
  icc_place1883/INP (NBUFFX2)                                     0.5238    0.0051 @   1.3304 f
  icc_place1883/Z (NBUFFX2)                                       0.2675    0.1838 @   1.5142 f
  mem_cmd_o[74] (net)                           1     148.6175              0.0000     1.5142 f
  mem_cmd_o[74] (out)                                             0.3005    0.1220 @   1.6362 f
  data arrival time                                                                    1.6362

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6362
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2638


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1776/S (MUX21X2)                                               0.4998    0.0086 @   1.0455 r
  U1776/Q (MUX21X2)                                               0.3260    0.2307 @   1.2763 f
  n2734 (net)                                   4     177.2410              0.0000     1.2763 f
  icc_place1843/INP (NBUFFX2)                                     0.3655    0.0996 @   1.3759 f
  icc_place1843/Z (NBUFFX2)                                       0.2978    0.1786 @   1.5544 f
  io_cmd_o[10] (net)                            1     169.0877              0.0000     1.5544 f
  io_cmd_o[10] (out)                                              0.3490    0.0816 @   1.6361 f
  data arrival time                                                                    1.6361

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6361
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2639


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1842/S (MUX21X1)                                               0.5033    0.0314 @   1.0683 r
  U1842/Q (MUX21X1)                                               0.1813    0.1797 @   1.2480 f
  n2708 (net)                                   1      51.3561              0.0000     1.2480 f
  icc_place1787/INP (NBUFFX2)                                     0.1821    0.0271 @   1.2751 f
  icc_place1787/Z (NBUFFX2)                                       0.2997    0.1772 @   1.4523 f
  mem_cmd_o[43] (net)                           5     178.0399              0.0000     1.4523 f
  icc_place2045/INP (NBUFFX2)                                     0.3394    0.1043 @   1.5566 f
  icc_place2045/Z (NBUFFX2)                                       0.0347    0.0778     1.6344 f
  io_cmd_o[43] (net)                            1       1.3207              0.0000     1.6344 f
  io_cmd_o[43] (out)                                              0.0347    0.0000 &   1.6344 f
  data arrival time                                                                    1.6344

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6344
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2656


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1949/IN1 (AND2X1)                                              0.3235    0.0065 @   0.9936 r
  U1949/Q (AND2X1)                                                0.2168    0.1826 @   1.1762 r
  n5188 (net)                                   1      62.5537              0.0000     1.1762 r
  icc_place1924/INP (NBUFFX2)                                     0.2183    0.0381 @   1.2144 r
  icc_place1924/Z (NBUFFX2)                                       0.4428    0.2528 @   1.4671 r
  mem_cmd_o[103] (net)                          4     269.2178              0.0000     1.4671 r
  icc_place2016/INP (NBUFFX2)                                     0.4510    0.0456 @   1.5128 r
  icc_place2016/Z (NBUFFX2)                                       0.0576    0.1205     1.6333 r
  io_cmd_o[103] (net)                           1      11.1576              0.0000     1.6333 r
  io_cmd_o[103] (out)                                             0.0576    0.0004 &   1.6337 r
  data arrival time                                                                    1.6337

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2663


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1786/S (MUX21X1)                                               0.4994    0.0019 @   1.0389 r
  U1786/Q (MUX21X1)                                               0.2231    0.1982 @   1.2371 f
  n2730 (net)                                   1      65.7620              0.0000     1.2371 f
  icc_place1836/INP (NBUFFX2)                                     0.2249    0.0616 @   1.2987 f
  icc_place1836/Z (NBUFFX2)                                       0.3631    0.2230 @   1.5217 f
  mem_cmd_o[15] (net)                           4     222.9444              0.0000     1.5217 f
  mem_cmd_o[15] (out)                                             0.3873    0.1118 @   1.6335 f
  data arrival time                                                                    1.6335

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6335
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2665


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1891/IN1 (AND2X1)                                              0.3234    0.0026 @   0.9898 r
  U1891/Q (AND2X1)                                                0.5067    0.3047 @   1.2945 r
  n2692 (net)                                   4     158.6395              0.0000     1.2945 r
  icc_place1883/INP (NBUFFX2)                                     0.5070    0.0051 @   1.2996 r
  icc_place1883/Z (NBUFFX2)                                       0.2818    0.2066 @   1.5063 r
  mem_cmd_o[74] (net)                           1     148.6175              0.0000     1.5063 r
  mem_cmd_o[74] (out)                                             0.3132    0.1256 @   1.6319 r
  data arrival time                                                                    1.6319

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6319
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2681


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1760/S (MUX21X1)                                               0.4766    0.0086 @   1.0560 f
  U1760/Q (MUX21X1)                                               0.4837    0.3006 @   1.3566 f
  n2739 (net)                                   2     147.9172              0.0000     1.3566 f
  icc_place1852/INP (NBUFFX2)                                     0.4843    0.0011 @   1.3577 f
  icc_place1852/Z (NBUFFX2)                                       0.2771    0.1868 @   1.5445 f
  mem_cmd_o[1] (net)                            3     156.0488              0.0000     1.5445 f
  mem_cmd_o[1] (out)                                              0.3079    0.0863 @   1.6308 f
  data arrival time                                                                    1.6308

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6308
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2692


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1907/IN1 (AND2X1)                                              0.3234    0.0019 @   0.9891 r
  U1907/Q (AND2X1)                                                0.0610    0.1094     1.0984 r
  n2687 (net)                                   1       8.4569              0.0000     1.0984 r
  icc_place1873/INP (NBUFFX2)                                     0.0610    0.0033 &   1.1017 r
  icc_place1873/Z (NBUFFX2)                                       0.4091    0.1617 @   1.2634 r
  io_cmd_o[82] (net)                            4     235.1134              0.0000     1.2634 r
  icc_place2026/INP (NBUFFX2)                                     0.5070    0.2519 @   1.5153 r
  icc_place2026/Z (NBUFFX2)                                       0.0478    0.1143     1.6297 r
  mem_cmd_o[82] (net)                           1       0.9233              0.0000     1.6297 r
  mem_cmd_o[82] (out)                                             0.0478    0.0000 &   1.6297 r
  data arrival time                                                                    1.6297

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6297
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2703


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1850/S (MUX21X1)                                               0.5030    0.0190 @   1.0559 r
  U1850/Q (MUX21X1)                                               0.2240    0.1994 @   1.2553 f
  n2704 (net)                                   1      66.2088              0.0000     1.2553 f
  icc_place1780/INP (NBUFFX2)                                     0.2256    0.0784 @   1.3337 f
  icc_place1780/Z (NBUFFX2)                                       0.3508    0.2261 @   1.5597 f
  mem_cmd_o[51] (net)                           4     219.7386              0.0000     1.5597 f
  mem_cmd_o[51] (out)                                             0.3718    0.0692 @   1.6289 f
  data arrival time                                                                    1.6289

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6289
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2711


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1840/S (MUX21X1)                                               0.4804    0.0288 @   1.0763 f
  U1840/Q (MUX21X1)                                               0.1824    0.2004 @   1.2766 r
  n2709 (net)                                   2      49.4889              0.0000     1.2766 r
  icc_place1788/INP (NBUFFX2)                                     0.1826    0.0543 @   1.3309 r
  icc_place1788/Z (NBUFFX2)                                       0.2579    0.1617 @   1.4926 r
  mem_cmd_o[42] (net)                           4     143.7732              0.0000     1.4926 r
  mem_cmd_o[42] (out)                                             0.2820    0.1363 @   1.6288 r
  data arrival time                                                                    1.6288

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6288
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2712


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1778/S (MUX21X2)                                               0.4763    0.0010 @   1.0484 f
  U1778/Q (MUX21X2)                                               0.3918    0.2573 @   1.3057 r
  n2733 (net)                                   4     208.4972              0.0000     1.3057 r
  icc_place2036/INP (NBUFFX2)                                     0.4640    0.2106 @   1.5163 r
  icc_place2036/Z (NBUFFX2)                                       0.0462    0.1101     1.6264 r
  io_cmd_o[11] (net)                            1       1.3755              0.0000     1.6264 r
  io_cmd_o[11] (out)                                              0.0462    0.0000 &   1.6264 r
  data arrival time                                                                    1.6264

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6264
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2736


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1818/S (MUX21X1)                                               0.4803    0.0303 @   1.0777 f
  U1818/Q (MUX21X1)                                               0.1601    0.1882 @   1.2659 r
  n2717 (net)                                   1      41.0558              0.0000     1.2659 r
  icc_place1807/INP (NBUFFX2)                                     0.1604    0.0230 @   1.2889 r
  icc_place1807/Z (NBUFFX2)                                       0.3099    0.1677 @   1.4565 r
  mem_cmd_o[31] (net)                           4     175.5613              0.0000     1.4565 r
  icc_place2043/INP (NBUFFX2)                                     0.3512    0.0584 @   1.5149 r
  icc_place2043/Z (NBUFFX2)                                       0.0548    0.1107     1.6256 r
  io_cmd_o[31] (net)                            1      12.7091              0.0000     1.6256 r
  io_cmd_o[31] (out)                                              0.0548    0.0005 &   1.6262 r
  data arrival time                                                                    1.6262

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6262
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2738


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1945/IN1 (AND2X1)                                              0.3056    0.0020 @   0.9935 f
  U1945/Q (AND2X1)                                                0.4883    0.3001 @   1.2936 f
  n2679 (net)                                   4     143.4807              0.0000     1.2936 f
  icc_place1858/INP (NBUFFX2)                                     0.4909    0.0421 @   1.3356 f
  icc_place1858/Z (NBUFFX2)                                       0.3025    0.1880 @   1.5236 f
  io_cmd_o[101] (net)                           1     169.3294              0.0000     1.5236 f
  io_cmd_o[101] (out)                                             0.3510    0.0991 @   1.6227 f
  data arrival time                                                                    1.6227

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6227
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2773


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1854/S (MUX21X1)                                               0.4803    0.0214 @   1.0688 f
  U1854/Q (MUX21X1)                                               0.1594    0.1885 @   1.2573 r
  n2703 (net)                                   1      41.1573              0.0000     1.2573 r
  icc_place1854/INP (NBUFFX2)                                     0.1597    0.0568 @   1.3142 r
  icc_place1854/Z (NBUFFX2)                                       0.2864    0.1634 @   1.4776 r
  io_cmd_o[53] (net)                            4     161.7188              0.0000     1.4776 r
  io_cmd_o[53] (out)                                              0.3192    0.1449 @   1.6225 r
  data arrival time                                                                    1.6225

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6225
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2775


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1871/IN1 (AND2X1)                                              0.3057    0.0053 @   0.9967 f
  U1871/Q (AND2X1)                                                0.5728    0.3291 @   1.3259 f
  io_cmd_o[64] (net)                            4     166.8259              0.0000     1.3259 f
  U1872/INP (NBUFFX2)                                             0.5909    0.2075 @   1.5334 f
  U1872/Z (NBUFFX2)                                               0.0445    0.0890     1.6224 f
  mem_cmd_o[64] (net)                           1       1.0531              0.0000     1.6224 f
  mem_cmd_o[64] (out)                                             0.0445    0.0000 &   1.6224 f
  data arrival time                                                                    1.6224

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6224
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2776


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1846/S (MUX21X1)                                               0.4763    0.0022 @   1.0497 f
  U1846/Q (MUX21X1)                                               0.0989    0.1596     1.2093 r
  n2706 (net)                                   1      20.9193              0.0000     1.2093 r
  icc_place1784/INP (NBUFFX2)                                     0.0989    0.0184 &   1.2277 r
  icc_place1784/Z (NBUFFX2)                                       0.3001    0.1545 @   1.3822 r
  io_cmd_o[45] (net)                            4     170.3461              0.0000     1.3822 r
  icc_place2046/INP (NBUFFX2)                                     0.3373    0.1440 @   1.5262 r
  icc_place2046/Z (NBUFFX2)                                       0.0399    0.0960     1.6222 r
  mem_cmd_o[45] (net)                           1       1.3251              0.0000     1.6222 r
  mem_cmd_o[45] (out)                                             0.0399    0.0000 &   1.6222 r
  data arrival time                                                                    1.6222

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6222
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2778


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1832/S (MUX21X1)                                               0.4805    0.0273 @   1.0747 f
  U1832/Q (MUX21X1)                                               0.2872    0.2268 @   1.3015 f
  n2712 (net)                                   2      86.9343              0.0000     1.3015 f
  icc_place1796/INP (NBUFFX4)                                     0.2892    0.0795 @   1.3810 f
  icc_place1796/Z (NBUFFX4)                                       0.1372    0.1625 @   1.5435 f
  io_cmd_o[38] (net)                            4     121.6524              0.0000     1.5435 f
  io_cmd_o[38] (out)                                              0.1465    0.0784 @   1.6219 f
  data arrival time                                                                    1.6219

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6219
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2781


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1760/S (MUX21X1)                                               0.4997    0.0087 @   1.0456 r
  U1760/Q (MUX21X1)                                               0.4837    0.3019 @   1.3475 f
  n2739 (net)                                   2     147.9172              0.0000     1.3475 f
  icc_place1852/INP (NBUFFX2)                                     0.4843    0.0011 @   1.3486 f
  icc_place1852/Z (NBUFFX2)                                       0.2771    0.1868 @   1.5354 f
  mem_cmd_o[1] (net)                            3     156.0488              0.0000     1.5354 f
  mem_cmd_o[1] (out)                                              0.3079    0.0863 @   1.6217 f
  data arrival time                                                                    1.6217

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6217
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2783


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1840/S (MUX21X1)                                               0.5035    0.0292 @   1.0662 r
  U1840/Q (MUX21X1)                                               0.1824    0.2032 @   1.2694 r
  n2709 (net)                                   2      49.4889              0.0000     1.2694 r
  icc_place1788/INP (NBUFFX2)                                     0.1826    0.0543 @   1.3237 r
  icc_place1788/Z (NBUFFX2)                                       0.2579    0.1617 @   1.4853 r
  mem_cmd_o[42] (net)                           4     143.7732              0.0000     1.4853 r
  mem_cmd_o[42] (out)                                             0.2820    0.1363 @   1.6216 r
  data arrival time                                                                    1.6216

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6216
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2784


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1822/S (MUX21X1)                                               0.4803    0.0306 @   1.0781 f
  U1822/Q (MUX21X1)                                               0.4460    0.2866 @   1.3647 f
  n2716 (net)                                   2     136.1386              0.0000     1.3647 f
  icc_place1805/INP (NBUFFX2)                                     0.4464    0.0008 @   1.3655 f
  icc_place1805/Z (NBUFFX2)                                       0.2425    0.1853 @   1.5508 f
  mem_cmd_o[33] (net)                           3     139.6266              0.0000     1.5508 f
  mem_cmd_o[33] (out)                                             0.2534    0.0707 @   1.6215 f
  data arrival time                                                                    1.6215

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6215
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2785


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1840/S (MUX21X1)                                               0.4804    0.0288 @   1.0763 f
  U1840/Q (MUX21X1)                                               0.1730    0.1758 @   1.2520 f
  n2709 (net)                                   2      49.3705              0.0000     1.2520 f
  icc_place1790/INP (NBUFFX2)                                     0.1730    0.0429 @   1.2949 f
  icc_place1790/Z (NBUFFX2)                                       0.2929    0.1578 @   1.4527 f
  io_cmd_o[42] (net)                            1     167.9308              0.0000     1.4527 f
  io_cmd_o[42] (out)                                              0.3503    0.1682 @   1.6209 f
  data arrival time                                                                    1.6209

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6209
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2791


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1949/IN1 (AND2X1)                                              0.3056    0.0063 @   0.9978 f
  U1949/Q (AND2X1)                                                0.2186    0.1825 @   1.1803 f
  n5188 (net)                                   1      62.4945              0.0000     1.1803 f
  icc_place1924/INP (NBUFFX2)                                     0.2201    0.0382 @   1.2186 f
  icc_place1924/Z (NBUFFX2)                                       0.4283    0.2614 @   1.4799 f
  mem_cmd_o[103] (net)                          4     268.9930              0.0000     1.4799 f
  icc_place2016/INP (NBUFFX2)                                     0.4368    0.0455 @   1.5255 f
  icc_place2016/Z (NBUFFX2)                                       0.0508    0.0949     1.6203 f
  io_cmd_o[103] (net)                           1      11.1576              0.0000     1.6203 f
  io_cmd_o[103] (out)                                             0.0508    0.0004 &   1.6207 f
  data arrival time                                                                    1.6207

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6207
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2793


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1863/IN1 (AND2X1)                                              0.3235    0.0031 @   0.9903 r
  U1863/Q (AND2X1)                                                0.0576    0.1070     1.0973 r
  n5197 (net)                                   1       7.1695              0.0000     1.0973 r
  icc_place1897/INP (NBUFFX2)                                     0.0576    0.0002 &   1.0974 r
  icc_place1897/Z (NBUFFX2)                                       0.3707    0.1531 @   1.2505 r
  mem_cmd_o[60] (net)                           4     210.2700              0.0000     1.2505 r
  icc_place2050/INP (NBUFFX2)                                     0.4484    0.2588 @   1.5093 r
  icc_place2050/Z (NBUFFX2)                                       0.0455    0.1085     1.6178 r
  io_cmd_o[60] (net)                            1       1.4209              0.0000     1.6178 r
  io_cmd_o[60] (out)                                              0.0455    0.0021 &   1.6199 r
  data arrival time                                                                    1.6199

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6199
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2801


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1824/S (MUX21X1)                                               0.4804    0.0295 @   1.0769 f
  U1824/Q (MUX21X1)                                               0.0554    0.1010     1.1780 f
  n2715 (net)                                   1       5.8322              0.0000     1.1780 f
  icc_place1802/INP (NBUFFX2)                                     0.0554    0.0001 &   1.1780 f
  icc_place1802/Z (NBUFFX2)                                       0.4145    0.1550 @   1.3330 f
  n2457 (net)                                   2     245.6322              0.0000     1.3330 f
  io_cmd_o[34] (out)                                              0.5796    0.2863 @   1.6194 f
  data arrival time                                                                    1.6194

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6194
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2806


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1861/IN1 (AND2X1)                                              0.3056    0.0024 @   0.9938 f
  U1861/Q (AND2X1)                                                0.2414    0.1937 @   1.1875 f
  n2700 (net)                                   2      69.7267              0.0000     1.1875 f
  icc_place1898/INP (NBUFFX2)                                     0.2433    0.0439 @   1.2314 f
  icc_place1898/Z (NBUFFX2)                                       0.3615    0.2193 @   1.4507 f
  mem_cmd_o[59] (net)                           3     221.2115              0.0000     1.4507 f
  mem_cmd_o[59] (out)                                             0.4018    0.1684 @   1.6192 f
  data arrival time                                                                    1.6192

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6192
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2808


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1778/S (MUX21X2)                                               0.4978    0.0010 @   1.0379 r
  U1778/Q (MUX21X2)                                               0.3918    0.2603 @   1.2982 r
  n2733 (net)                                   4     208.4972              0.0000     1.2982 r
  icc_place2036/INP (NBUFFX2)                                     0.4640    0.2106 @   1.5088 r
  icc_place2036/Z (NBUFFX2)                                       0.0462    0.1101     1.6189 r
  io_cmd_o[11] (net)                            1       1.3755              0.0000     1.6189 r
  io_cmd_o[11] (out)                                              0.0462    0.0000 &   1.6189 r
  data arrival time                                                                    1.6189

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2811


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1818/S (MUX21X1)                                               0.5034    0.0307 @   1.0677 r
  U1818/Q (MUX21X1)                                               0.1601    0.1910 @   1.2586 r
  n2717 (net)                                   1      41.0558              0.0000     1.2586 r
  icc_place1807/INP (NBUFFX2)                                     0.1604    0.0230 @   1.2816 r
  icc_place1807/Z (NBUFFX2)                                       0.3099    0.1677 @   1.4493 r
  mem_cmd_o[31] (net)                           4     175.5613              0.0000     1.4493 r
  icc_place2043/INP (NBUFFX2)                                     0.3512    0.0584 @   1.5077 r
  icc_place2043/Z (NBUFFX2)                                       0.0548    0.1107     1.6184 r
  io_cmd_o[31] (net)                            1      12.7091              0.0000     1.6184 r
  io_cmd_o[31] (out)                                              0.0548    0.0005 &   1.6189 r
  data arrival time                                                                    1.6189

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2811


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1953/IN1 (AND2X1)                                              0.3056    0.0021 @   0.9936 f
  U1953/Q (AND2X1)                                                0.4970    0.3236 @   1.3172 f
  n2676 (net)                                   4     151.6541              0.0000     1.3172 f
  icc_place1922/INP (NBUFFX2)                                     0.4974    0.0130 @   1.3302 f
  icc_place1922/Z (NBUFFX2)                                       0.3045    0.1897 @   1.5199 f
  io_cmd_o[105] (net)                           1     171.0463              0.0000     1.5199 f
  io_cmd_o[105] (out)                                             0.3547    0.0990 @   1.6189 f
  data arrival time                                                                    1.6189

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2811


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1788/S (MUX21X1)                                               0.4802    0.0312 @   1.0786 f
  U1788/Q (MUX21X1)                                               0.4623    0.2956 @   1.3742 f
  n2729 (net)                                   4     141.8954              0.0000     1.3742 f
  icc_place1835/INP (NBUFFX2)                                     0.4628    0.0009 @   1.3751 f
  icc_place1835/Z (NBUFFX2)                                       0.1851    0.1587 @   1.5338 f
  mem_cmd_o[16] (net)                           1      99.6623              0.0000     1.5338 f
  mem_cmd_o[16] (out)                                             0.1951    0.0846 @   1.6184 f
  data arrival time                                                                    1.6184

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2816


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1871/IN1 (AND2X1)                                              0.3236    0.0055 @   0.9926 r
  U1871/Q (AND2X1)                                                0.5552    0.3023 @   1.2949 r
  io_cmd_o[64] (net)                            4     167.0507              0.0000     1.2949 r
  U1872/INP (NBUFFX2)                                             0.5739    0.2029 @   1.4978 r
  U1872/Z (NBUFFX2)                                               0.0506    0.1202     1.6180 r
  mem_cmd_o[64] (net)                           1       1.0531              0.0000     1.6180 r
  mem_cmd_o[64] (out)                                             0.0506    0.0000 &   1.6180 r
  data arrival time                                                                    1.6180

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6180
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2820


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1790/S (MUX21X1)                                               0.4802    0.0310 @   1.0784 f
  U1790/Q (MUX21X1)                                               0.2160    0.1939 @   1.2723 f
  n2728 (net)                                   1      63.3828              0.0000     1.2723 f
  icc_place1833/INP (NBUFFX2)                                     0.2176    0.0520 @   1.3243 f
  icc_place1833/Z (NBUFFX2)                                       0.3268    0.2156 @   1.5399 f
  io_cmd_o[17] (net)                            4     203.8163              0.0000     1.5399 f
  io_cmd_o[17] (out)                                              0.3419    0.0774 @   1.6173 f
  data arrival time                                                                    1.6173

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6173
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2827


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1945/IN1 (AND2X1)                                              0.3235    0.0022 @   0.9893 r
  U1945/Q (AND2X1)                                                0.4737    0.2788 @   1.2681 r
  n2679 (net)                                   4     143.7054              0.0000     1.2681 r
  icc_place1858/INP (NBUFFX2)                                     0.4764    0.0407 @   1.3088 r
  icc_place1858/Z (NBUFFX2)                                       0.3154    0.2069 @   1.5156 r
  io_cmd_o[101] (net)                           1     169.3294              0.0000     1.5156 r
  io_cmd_o[101] (out)                                             0.3620    0.1000 @   1.6157 r
  data arrival time                                                                    1.6157

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2843


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1854/S (MUX21X1)                                               0.5033    0.0217 @   1.0586 r
  U1854/Q (MUX21X1)                                               0.1594    0.1914 @   1.2500 r
  n2703 (net)                                   1      41.1573              0.0000     1.2500 r
  icc_place1854/INP (NBUFFX2)                                     0.1597    0.0568 @   1.3068 r
  icc_place1854/Z (NBUFFX2)                                       0.2864    0.1634 @   1.4702 r
  io_cmd_o[53] (net)                            4     161.7188              0.0000     1.4702 r
  io_cmd_o[53] (out)                                              0.3192    0.1449 @   1.6151 r
  data arrival time                                                                    1.6151

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6151
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2849


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1770/S (MUX21X1)                                               0.4782    0.0104 @   1.0578 f
  U1770/Q (MUX21X1)                                               0.0765    0.1459     1.2037 r
  n2736 (net)                                   1      12.4055              0.0000     1.2037 r
  icc_place1846/INP (NBUFFX2)                                     0.0765    0.0090 &   1.2127 r
  icc_place1846/Z (NBUFFX2)                                       0.3671    0.1738 @   1.3865 r
  mem_cmd_o[7] (net)                            4     214.6269              0.0000     1.3865 r
  icc_place2035/INP (NBUFFX2)                                     0.4178    0.0996 @   1.4860 r
  icc_place2035/Z (NBUFFX2)                                       0.0692    0.1276 @   1.6136 r
  io_cmd_o[7] (net)                             1      22.6469              0.0000     1.6136 r
  io_cmd_o[7] (out)                                               0.0693    0.0012 @   1.6148 r
  data arrival time                                                                    1.6148

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6148
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2852


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1800/S (MUX21X1)                                               0.4805    0.0280 @   1.0754 f
  U1800/Q (MUX21X1)                                               0.2335    0.2212 @   1.2967 r
  n2724 (net)                                   2      65.6555              0.0000     1.2967 r
  icc_place1823/INP (NBUFFX2)                                     0.2349    0.0475 @   1.3442 r
  icc_place1823/Z (NBUFFX2)                                       0.2023    0.1631 @   1.5073 r
  io_cmd_o[22] (net)                            3     115.7513              0.0000     1.5073 r
  io_cmd_o[22] (out)                                              0.2082    0.1075 @   1.6147 r
  data arrival time                                                                    1.6147

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6147
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2853


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1861/IN1 (AND2X1)                                              0.3235    0.0025 @   0.9897 r
  U1861/Q (AND2X1)                                                0.2386    0.1918 @   1.1815 r
  n2700 (net)                                   2      69.8450              0.0000     1.1815 r
  icc_place1898/INP (NBUFFX2)                                     0.2405    0.0443 @   1.2258 r
  icc_place1898/Z (NBUFFX2)                                       0.3745    0.2174 @   1.4432 r
  mem_cmd_o[59] (net)                           3     221.3770              0.0000     1.4432 r
  mem_cmd_o[59] (out)                                             0.4133    0.1713 @   1.6145 r
  data arrival time                                                                    1.6145

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6145
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2855


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1846/S (MUX21X1)                                               0.4994    0.0023 @   1.0392 r
  U1846/Q (MUX21X1)                                               0.0989    0.1624     1.2016 r
  n2706 (net)                                   1      20.9193              0.0000     1.2016 r
  icc_place1784/INP (NBUFFX2)                                     0.0989    0.0184 &   1.2200 r
  icc_place1784/Z (NBUFFX2)                                       0.3001    0.1545 @   1.3744 r
  io_cmd_o[45] (net)                            4     170.3461              0.0000     1.3744 r
  icc_place2046/INP (NBUFFX2)                                     0.3373    0.1440 @   1.5185 r
  icc_place2046/Z (NBUFFX2)                                       0.0399    0.0960     1.6145 r
  mem_cmd_o[45] (net)                           1       1.3251              0.0000     1.6145 r
  mem_cmd_o[45] (out)                                             0.0399    0.0000 &   1.6145 r
  data arrival time                                                                    1.6145

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6145
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2855


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1832/S (MUX21X1)                                               0.5035    0.0277 @   1.0646 r
  U1832/Q (MUX21X1)                                               0.2872    0.2281 @   1.2927 f
  n2712 (net)                                   2      86.9343              0.0000     1.2927 f
  icc_place1796/INP (NBUFFX4)                                     0.2892    0.0795 @   1.3722 f
  icc_place1796/Z (NBUFFX4)                                       0.1372    0.1625 @   1.5347 f
  io_cmd_o[38] (net)                            4     121.6524              0.0000     1.5347 f
  io_cmd_o[38] (out)                                              0.1465    0.0784 @   1.6131 f
  data arrival time                                                                    1.6131

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6131
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2869


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1830/S (MUX21X1)                                               0.4804    0.0292 @   1.0766 f
  U1830/Q (MUX21X1)                                               0.4674    0.2931 @   1.3697 f
  n2713 (net)                                   2     142.3316              0.0000     1.3697 f
  icc_place1798/INP (NBUFFX2)                                     0.4690    0.0623 @   1.4320 f
  icc_place1798/Z (NBUFFX2)                                       0.1476    0.1546 @   1.5866 f
  mem_cmd_o[37] (net)                           4      81.4816              0.0000     1.5866 f
  mem_cmd_o[37] (out)                                             0.1476    0.0264 @   1.6130 f
  data arrival time                                                                    1.6130

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6130
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2870


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1822/S (MUX21X1)                                               0.5033    0.0311 @   1.0680 r
  U1822/Q (MUX21X1)                                               0.4460    0.2879 @   1.3560 f
  n2716 (net)                                   2     136.1386              0.0000     1.3560 f
  icc_place1805/INP (NBUFFX2)                                     0.4464    0.0008 @   1.3567 f
  icc_place1805/Z (NBUFFX2)                                       0.2425    0.1853 @   1.5421 f
  mem_cmd_o[33] (net)                           3     139.6266              0.0000     1.5421 f
  mem_cmd_o[33] (out)                                             0.2534    0.0707 @   1.6128 f
  data arrival time                                                                    1.6128

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6128
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2872


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1840/S (MUX21X1)                                               0.5035    0.0292 @   1.0662 r
  U1840/Q (MUX21X1)                                               0.1730    0.1770 @   1.2432 f
  n2709 (net)                                   2      49.3705              0.0000     1.2432 f
  icc_place1790/INP (NBUFFX2)                                     0.1730    0.0429 @   1.2861 f
  icc_place1790/Z (NBUFFX2)                                       0.2929    0.1578 @   1.4439 f
  io_cmd_o[42] (net)                            1     167.9308              0.0000     1.4439 f
  io_cmd_o[42] (out)                                              0.3503    0.1682 @   1.6121 f
  data arrival time                                                                    1.6121

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6121
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2879


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1800/S (MUX21X1)                                               0.4805    0.0280 @   1.0754 f
  U1800/Q (MUX21X1)                                               0.2220    0.1972 @   1.2726 f
  n2724 (net)                                   2      65.5371              0.0000     1.2726 f
  icc_place1824/INP (NBUFFX2)                                     0.2235    0.0503 @   1.3230 f
  icc_place1824/Z (NBUFFX2)                                       0.3130    0.1692 @   1.4922 f
  mem_cmd_o[22] (net)                           1     179.6613              0.0000     1.4922 f
  mem_cmd_o[22] (out)                                             0.3725    0.1190 @   1.6112 f
  data arrival time                                                                    1.6112

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2888


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1824/S (MUX21X1)                                               0.5035    0.0299 @   1.0669 r
  U1824/Q (MUX21X1)                                               0.0554    0.1020     1.1689 f
  n2715 (net)                                   1       5.8322              0.0000     1.1689 f
  icc_place1802/INP (NBUFFX2)                                     0.0554    0.0001 &   1.1690 f
  icc_place1802/Z (NBUFFX2)                                       0.4145    0.1550 @   1.3240 f
  n2457 (net)                                   2     245.6322              0.0000     1.3240 f
  io_cmd_o[34] (out)                                              0.5796    0.2863 @   1.6104 f
  data arrival time                                                                    1.6104

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6104
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2896


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1788/S (MUX21X1)                                               0.5032    0.0317 @   1.0686 r
  U1788/Q (MUX21X1)                                               0.4623    0.2969 @   1.3655 f
  n2729 (net)                                   4     141.8954              0.0000     1.3655 f
  icc_place1835/INP (NBUFFX2)                                     0.4628    0.0009 @   1.3663 f
  icc_place1835/Z (NBUFFX2)                                       0.1851    0.1587 @   1.5251 f
  mem_cmd_o[16] (net)                           1      99.6623              0.0000     1.5251 f
  mem_cmd_o[16] (out)                                             0.1951    0.0846 @   1.6097 f
  data arrival time                                                                    1.6097

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6097
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2903


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1953/IN1 (AND2X1)                                              0.3235    0.0022 @   0.9894 r
  U1953/Q (AND2X1)                                                0.4812    0.2986 @   1.2880 r
  n2676 (net)                                   4     151.8789              0.0000     1.2880 r
  icc_place1922/INP (NBUFFX2)                                     0.4816    0.0130 @   1.3009 r
  icc_place1922/Z (NBUFFX2)                                       0.3174    0.2086 @   1.5095 r
  io_cmd_o[105] (net)                           1     171.0463              0.0000     1.5095 r
  io_cmd_o[105] (out)                                             0.3658    0.1000 @   1.6095 r
  data arrival time                                                                    1.6095

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6095
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2905


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1790/S (MUX21X1)                                               0.5033    0.0315 @   1.0684 r
  U1790/Q (MUX21X1)                                               0.2160    0.1952 @   1.2636 f
  n2728 (net)                                   1      63.3828              0.0000     1.2636 f
  icc_place1833/INP (NBUFFX2)                                     0.2176    0.0520 @   1.3155 f
  icc_place1833/Z (NBUFFX2)                                       0.3268    0.2156 @   1.5312 f
  io_cmd_o[17] (net)                            4     203.8163              0.0000     1.5312 f
  io_cmd_o[17] (out)                                              0.3419    0.0774 @   1.6086 f
  data arrival time                                                                    1.6086

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6086
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2914


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1800/S (MUX21X1)                                               0.5035    0.0284 @   1.0653 r
  U1800/Q (MUX21X1)                                               0.2335    0.2241 @   1.2895 r
  n2724 (net)                                   2      65.6555              0.0000     1.2895 r
  icc_place1823/INP (NBUFFX2)                                     0.2349    0.0475 @   1.3370 r
  icc_place1823/Z (NBUFFX2)                                       0.2023    0.1631 @   1.5001 r
  io_cmd_o[22] (net)                            3     115.7513              0.0000     1.5001 r
  io_cmd_o[22] (out)                                              0.2082    0.1075 @   1.6075 r
  data arrival time                                                                    1.6075

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2925


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1770/S (MUX21X1)                                               0.5013    0.0105 @   1.0475 r
  U1770/Q (MUX21X1)                                               0.0765    0.1485     1.1960 r
  n2736 (net)                                   1      12.4055              0.0000     1.1960 r
  icc_place1846/INP (NBUFFX2)                                     0.0765    0.0090 &   1.2050 r
  icc_place1846/Z (NBUFFX2)                                       0.3671    0.1738 @   1.3788 r
  mem_cmd_o[7] (net)                            4     214.6269              0.0000     1.3788 r
  icc_place2035/INP (NBUFFX2)                                     0.4178    0.0996 @   1.4784 r
  icc_place2035/Z (NBUFFX2)                                       0.0692    0.1276 @   1.6059 r
  io_cmd_o[7] (net)                             1      22.6469              0.0000     1.6059 r
  io_cmd_o[7] (out)                                               0.0693    0.0012 @   1.6071 r
  data arrival time                                                                    1.6071

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6071
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2929


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1808/S (MUX21X1)                                               0.4803    0.0303 @   1.0777 f
  U1808/Q (MUX21X1)                                               0.1875    0.2000 @   1.2777 r
  n2721 (net)                                   1      49.8767              0.0000     1.2777 r
  icc_place1815/INP (NBUFFX2)                                     0.1883    0.0569 @   1.3347 r
  icc_place1815/Z (NBUFFX2)                                       0.2933    0.1734 @   1.5081 r
  io_cmd_o[26] (net)                            5     167.8012              0.0000     1.5081 r
  io_cmd_o[26] (out)                                              0.3260    0.0968 @   1.6049 r
  data arrival time                                                                    1.6049

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6049
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2951


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1784/S (MUX21X1)                                               0.4763    0.0010 @   1.0484 f
  U1784/Q (MUX21X1)                                               0.4672    0.3041 @   1.3525 r
  io_cmd_o[14] (net)                            4     139.2103              0.0000     1.3525 r
  U1785/INP (NBUFFX2)                                             0.4791    0.1250 @   1.4775 r
  U1785/Z (NBUFFX2)                                               0.0614    0.1262     1.6038 r
  mem_cmd_o[14] (net)                           1      13.1990              0.0000     1.6038 r
  mem_cmd_o[14] (out)                                             0.0614    0.0006 &   1.6043 r
  data arrival time                                                                    1.6043

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6043
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2957


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1830/S (MUX21X1)                                               0.5034    0.0296 @   1.0666 r
  U1830/Q (MUX21X1)                                               0.4674    0.2944 @   1.3610 f
  n2713 (net)                                   2     142.3316              0.0000     1.3610 f
  icc_place1798/INP (NBUFFX2)                                     0.4690    0.0623 @   1.4232 f
  icc_place1798/Z (NBUFFX2)                                       0.1476    0.1546 @   1.5778 f
  mem_cmd_o[37] (net)                           4      81.4816              0.0000     1.5778 f
  mem_cmd_o[37] (out)                                             0.1476    0.0264 @   1.6042 f
  data arrival time                                                                    1.6042

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2958


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1768/S (MUX21X1)                                               0.4794    0.0157 @   1.0631 f
  U1768/Q (MUX21X1)                                               0.4160    0.2923 @   1.3554 f
  io_cmd_o[6] (net)                             4     131.9702              0.0000     1.3554 f
  U1769/INP (NBUFFX2)                                             0.4194    0.0871 @   1.4426 f
  U1769/Z (NBUFFX2)                                               0.1100    0.1283 @   1.5708 f
  mem_cmd_o[6] (net)                            1      53.3217              0.0000     1.5708 f
  mem_cmd_o[6] (out)                                              0.1112    0.0330 @   1.6038 f
  data arrival time                                                                    1.6038

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6038
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2962


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1816/S (MUX21X1)                                               0.4802    0.0310 @   1.0784 f
  U1816/Q (MUX21X1)                                               0.1828    0.1790 @   1.2575 f
  n2718 (net)                                   1      51.8007              0.0000     1.2575 f
  icc_place1808/INP (NBUFFX2)                                     0.1836    0.0318 @   1.2893 f
  icc_place1808/Z (NBUFFX2)                                       0.2374    0.1550 @   1.4443 f
  io_cmd_o[30] (net)                            4     138.3369              0.0000     1.4443 f
  icc_place2042/INP (NBUFFX2)                                     0.2634    0.0406 @   1.4848 f
  icc_place2042/Z (NBUFFX2)                                       0.0782    0.1050 @   1.5898 f
  mem_cmd_o[30] (net)                           1      35.0121              0.0000     1.5898 f
  mem_cmd_o[30] (out)                                             0.0786    0.0128 @   1.6027 f
  data arrival time                                                                    1.6027

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2973


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1780/S (MUX21X1)                                               0.4804    0.0227 @   1.0701 f
  U1780/Q (MUX21X1)                                               0.1936    0.2040 @   1.2741 r
  n2732 (net)                                   2      52.6018              0.0000     1.2741 r
  icc_place1840/INP (NBUFFX2)                                     0.1941    0.0421 @   1.3162 r
  icc_place1840/Z (NBUFFX2)                                       0.3337    0.1757 @   1.4919 r
  mem_cmd_o[12] (net)                           1     187.5346              0.0000     1.4919 r
  mem_cmd_o[12] (out)                                             0.3861    0.1108 @   1.6027 r
  data arrival time                                                                    1.6027

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2973


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1792/S (MUX21X1)                                               0.4802    0.0312 @   1.0787 f
  U1792/Q (MUX21X1)                                               0.5048    0.3177 @   1.3964 f
  io_cmd_o[18] (net)                            4     156.8114              0.0000     1.3964 f
  U1793/INP (NBUFFX2)                                             0.5052    0.0922 @   1.4886 f
  U1793/Z (NBUFFX2)                                               0.0653    0.1094 @   1.5980 f
  mem_cmd_o[18] (net)                           1      21.6599              0.0000     1.5980 f
  mem_cmd_o[18] (out)                                             0.0654    0.0044 @   1.6024 f
  data arrival time                                                                    1.6024

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2976


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1800/S (MUX21X1)                                               0.5035    0.0284 @   1.0653 r
  U1800/Q (MUX21X1)                                               0.2220    0.1985 @   1.2638 f
  n2724 (net)                                   2      65.5371              0.0000     1.2638 f
  icc_place1824/INP (NBUFFX2)                                     0.2235    0.0503 @   1.3142 f
  icc_place1824/Z (NBUFFX2)                                       0.3130    0.1692 @   1.4834 f
  mem_cmd_o[22] (net)                           1     179.6613              0.0000     1.4834 f
  mem_cmd_o[22] (out)                                             0.3725    0.1190 @   1.6024 f
  data arrival time                                                                    1.6024

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2976


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1883/IN1 (AND2X1)                                              0.3060    0.0069 @   0.9984 f
  U1883/Q (AND2X1)                                                0.4412    0.2808 @   1.2792 f
  n2694 (net)                                   4     129.7519              0.0000     1.2792 f
  icc_place1886/INP (NBUFFX2)                                     0.4469    0.0501 @   1.3293 f
  icc_place1886/Z (NBUFFX2)                                       0.2963    0.1843 @   1.5136 f
  mem_cmd_o[70] (net)                           1     166.7002              0.0000     1.5136 f
  mem_cmd_o[70] (out)                                             0.3423    0.0877 @   1.6013 f
  data arrival time                                                                    1.6013

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2987


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1764/S (MUX21X1)                                               0.4766    0.0086 @   1.0561 f
  U1764/Q (MUX21X1)                                               0.1445    0.1806 @   1.2367 r
  n5209 (net)                                   1      35.8556              0.0000     1.2367 r
  icc_place1849/INP (NBUFFX2)                                     0.1448    0.0150 @   1.2516 r
  icc_place1849/Z (NBUFFX2)                                       0.3769    0.2213 @   1.4729 r
  mem_cmd_o[4] (net)                            4     232.4393              0.0000     1.4729 r
  icc_place2034/INP (NBUFFX2)                                     0.3776    0.0071 @   1.4800 r
  icc_place2034/Z (NBUFFX2)                                       0.0553    0.1131     1.5931 r
  io_cmd_o[4] (net)                             1      12.0759              0.0000     1.5931 r
  io_cmd_o[4] (out)                                               0.0553    0.0070 &   1.6001 r
  data arrival time                                                                    1.6001

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2999


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1808/S (MUX21X1)                                               0.5034    0.0307 @   1.0677 r
  U1808/Q (MUX21X1)                                               0.1875    0.2028 @   1.2705 r
  n2721 (net)                                   1      49.8767              0.0000     1.2705 r
  icc_place1815/INP (NBUFFX2)                                     0.1883    0.0569 @   1.3275 r
  icc_place1815/Z (NBUFFX2)                                       0.2933    0.1734 @   1.5009 r
  io_cmd_o[26] (net)                            5     167.8012              0.0000     1.5009 r
  io_cmd_o[26] (out)                                              0.3260    0.0968 @   1.5977 r
  data arrival time                                                                    1.5977

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3023


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1784/S (MUX21X1)                                               0.4978    0.0010 @   1.0379 r
  U1784/Q (MUX21X1)                                               0.4672    0.3068 @   1.3448 r
  io_cmd_o[14] (net)                            4     139.2103              0.0000     1.3448 r
  U1785/INP (NBUFFX2)                                             0.4791    0.1250 @   1.4698 r
  U1785/Z (NBUFFX2)                                               0.0614    0.1262     1.5960 r
  mem_cmd_o[14] (net)                           1      13.1990              0.0000     1.5960 r
  mem_cmd_o[14] (out)                                             0.0614    0.0006 &   1.5966 r
  data arrival time                                                                    1.5966

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3034


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1842/S (MUX21X1)                                               0.4802    0.0309 @   1.0784 f
  U1842/Q (MUX21X1)                                               0.1916    0.2022 @   1.2806 r
  n2708 (net)                                   1      51.4153              0.0000     1.2806 r
  icc_place1787/INP (NBUFFX2)                                     0.1923    0.0290 @   1.3096 r
  icc_place1787/Z (NBUFFX2)                                       0.3114    0.1785 @   1.4881 r
  mem_cmd_o[43] (net)                           5     178.3607              0.0000     1.4881 r
  mem_cmd_o[43] (out)                                             0.3497    0.1079 @   1.5960 r
  data arrival time                                                                    1.5960

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3040


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1883/IN1 (AND2X1)                                              0.3239    0.0073 @   0.9944 r
  U1883/Q (AND2X1)                                                0.4291    0.2632 @   1.2576 r
  n2694 (net)                                   4     129.9766              0.0000     1.2576 r
  icc_place1886/INP (NBUFFX2)                                     0.4349    0.0492 @   1.3068 r
  icc_place1886/Z (NBUFFX2)                                       0.3088    0.2008 @   1.5077 r
  mem_cmd_o[70] (net)                           1     166.7002              0.0000     1.5077 r
  mem_cmd_o[70] (out)                                             0.3531    0.0882 @   1.5958 r
  data arrival time                                                                    1.5958

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3042


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1907/IN1 (AND2X1)                                              0.3055    0.0018 @   0.9933 f
  U1907/Q (AND2X1)                                                0.0555    0.0964     1.0896 f
  n2687 (net)                                   1       8.3977              0.0000     1.0896 f
  icc_place1873/INP (NBUFFX2)                                     0.0555    0.0027 &   1.0923 f
  icc_place1873/Z (NBUFFX2)                                       0.3958    0.1679 @   1.2603 f
  io_cmd_o[82] (net)                            4     234.8886              0.0000     1.2603 f
  icc_place2026/INP (NBUFFX2)                                     0.4964    0.2493 @   1.5095 f
  icc_place2026/Z (NBUFFX2)                                       0.0407    0.0860     1.5955 f
  mem_cmd_o[82] (net)                           1       0.9233              0.0000     1.5955 f
  mem_cmd_o[82] (out)                                             0.0407    0.0000 &   1.5955 f
  data arrival time                                                                    1.5955

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5955
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3045


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1780/S (MUX21X1)                                               0.5034    0.0230 @   1.0599 r
  U1780/Q (MUX21X1)                                               0.1936    0.2069 @   1.2668 r
  n2732 (net)                                   2      52.6018              0.0000     1.2668 r
  icc_place1840/INP (NBUFFX2)                                     0.1941    0.0421 @   1.3089 r
  icc_place1840/Z (NBUFFX2)                                       0.3337    0.1757 @   1.4846 r
  mem_cmd_o[12] (net)                           1     187.5346              0.0000     1.4846 r
  mem_cmd_o[12] (out)                                             0.3861    0.1108 @   1.5954 r
  data arrival time                                                                    1.5954

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3046


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1768/S (MUX21X1)                                               0.5025    0.0159 @   1.0528 r
  U1768/Q (MUX21X1)                                               0.4160    0.2936 @   1.3465 f
  io_cmd_o[6] (net)                             4     131.9702              0.0000     1.3465 f
  U1769/INP (NBUFFX2)                                             0.4194    0.0871 @   1.4336 f
  U1769/Z (NBUFFX2)                                               0.1100    0.1283 @   1.5619 f
  mem_cmd_o[6] (net)                            1      53.3217              0.0000     1.5619 f
  mem_cmd_o[6] (out)                                              0.1112    0.0330 @   1.5948 f
  data arrival time                                                                    1.5948

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3052


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1779    0.0000     0.3905 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0674    0.2091     0.5996 r
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      15.4877              0.0000     0.5996 r
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5996 r
  fifo_1__mem_fifo/data_o[46] (net)                    15.4877              0.0000     0.5996 r
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.5996 r
  fifo_lo[93] (net)                                    15.4877              0.0000     0.5996 r
  U1848/IN2 (MUX21X1)                                             0.0674    0.0022 &   0.6018 r
  U1848/Q (MUX21X1)                                               0.0550    0.0857     0.6875 r
  n2705 (net)                                   1       4.6031              0.0000     0.6875 r
  icc_place1781/INP (NBUFFX2)                                     0.0550    0.0000 &   0.6875 r
  icc_place1781/Z (NBUFFX2)                                       0.5502    0.1672 @   0.8547 r
  n2436 (net)                                   2     317.1736              0.0000     0.8547 r
  icc_place1782/INP (NBUFFX2)                                     0.6506    0.2950 @   1.1497 r
  icc_place1782/Z (NBUFFX2)                                       0.2524    0.2204 @   1.3701 r
  mem_cmd_o[46] (net)                           3     133.4803              0.0000     1.3701 r
  mem_cmd_o[46] (out)                                             0.2649    0.2241 @   1.5942 r
  data arrival time                                                                    1.5942

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5942
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3058


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1816/S (MUX21X1)                                               0.5033    0.0314 @   1.0684 r
  U1816/Q (MUX21X1)                                               0.1828    0.1803 @   1.2487 f
  n2718 (net)                                   1      51.8007              0.0000     1.2487 f
  icc_place1808/INP (NBUFFX2)                                     0.1836    0.0318 @   1.2805 f
  icc_place1808/Z (NBUFFX2)                                       0.2374    0.1550 @   1.4355 f
  io_cmd_o[30] (net)                            4     138.3369              0.0000     1.4355 f
  icc_place2042/INP (NBUFFX2)                                     0.2634    0.0406 @   1.4761 f
  icc_place2042/Z (NBUFFX2)                                       0.0782    0.1050 @   1.5811 f
  mem_cmd_o[30] (net)                           1      35.0121              0.0000     1.5811 f
  mem_cmd_o[30] (out)                                             0.0786    0.0128 @   1.5939 f
  data arrival time                                                                    1.5939

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5939
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3061


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1792/S (MUX21X1)                                               0.5032    0.0317 @   1.0687 r
  U1792/Q (MUX21X1)                                               0.5048    0.3190 @   1.3877 f
  io_cmd_o[18] (net)                            4     156.8114              0.0000     1.3877 f
  U1793/INP (NBUFFX2)                                             0.5052    0.0922 @   1.4798 f
  U1793/Z (NBUFFX2)                                               0.0653    0.1094 @   1.5893 f
  mem_cmd_o[18] (net)                           1      21.6599              0.0000     1.5893 f
  mem_cmd_o[18] (out)                                             0.0654    0.0044 @   1.5937 f
  data arrival time                                                                    1.5937

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3063


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1764/S (MUX21X1)                                               0.4997    0.0087 @   1.0457 r
  U1764/Q (MUX21X1)                                               0.1445    0.1834 @   1.2291 r
  n5209 (net)                                   1      35.8556              0.0000     1.2291 r
  icc_place1849/INP (NBUFFX2)                                     0.1448    0.0150 @   1.2441 r
  icc_place1849/Z (NBUFFX2)                                       0.3769    0.2213 @   1.4653 r
  mem_cmd_o[4] (net)                            4     232.4393              0.0000     1.4653 r
  icc_place2034/INP (NBUFFX2)                                     0.3776    0.0071 @   1.4725 r
  icc_place2034/Z (NBUFFX2)                                       0.0553    0.1131     1.5855 r
  io_cmd_o[4] (net)                             1      12.0759              0.0000     1.5855 r
  io_cmd_o[4] (out)                                               0.0553    0.0070 &   1.5925 r
  data arrival time                                                                    1.5925

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5925
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3075


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3974     0.3974
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1892    0.0000     0.3974 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0598    0.2058     0.6032 r
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      12.5980              0.0000     0.6032 r
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6032 r
  fifo_0__mem_fifo/data_o[46] (net)                    12.5980              0.0000     0.6032 r
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.6032 r
  fifo_lo[44] (net)                                    12.5980              0.0000     0.6032 r
  U1848/IN1 (MUX21X1)                                             0.0598    0.0002 &   0.6034 r
  U1848/Q (MUX21X1)                                               0.0550    0.0822     0.6856 r
  n2705 (net)                                   1       4.6031              0.0000     0.6856 r
  icc_place1781/INP (NBUFFX2)                                     0.0550    0.0000 &   0.6856 r
  icc_place1781/Z (NBUFFX2)                                       0.5502    0.1672 @   0.8528 r
  n2436 (net)                                   2     317.1736              0.0000     0.8528 r
  icc_place1782/INP (NBUFFX2)                                     0.6506    0.2950 @   1.1478 r
  icc_place1782/Z (NBUFFX2)                                       0.2524    0.2204 @   1.3682 r
  mem_cmd_o[46] (net)                           3     133.4803              0.0000     1.3682 r
  mem_cmd_o[46] (out)                                             0.2649    0.2241 @   1.5923 r
  data arrival time                                                                    1.5923

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5923
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3077


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1852/S (MUX21X1)                                               0.4804    0.0226 @   1.0700 f
  U1852/Q (MUX21X1)                                               0.0529    0.0988     1.1689 f
  n5198 (net)                                   1       4.9467              0.0000     1.1689 f
  icc_place1855/INP (NBUFFX2)                                     0.0529    0.0001 &   1.1689 f
  icc_place1855/Z (NBUFFX2)                                       0.4541    0.1945 @   1.3634 f
  n2510 (net)                                   4     269.9364              0.0000     1.3634 f
  icc_place2048/INP (NBUFFX2)                                     0.5488    0.1284 @   1.4918 f
  icc_place2048/Z (NBUFFX2)                                       0.0540    0.0991     1.5909 f
  mem_cmd_o[52] (net)                           1      10.1961              0.0000     1.5909 f
  mem_cmd_o[52] (out)                                             0.0540    0.0004 &   1.5913 f
  data arrival time                                                                    1.5913

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3087


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1875/IN1 (AND2X1)                                              0.3236    0.0058 @   0.9930 r
  U1875/Q (AND2X1)                                                0.0473    0.0988     1.0918 r
  n2696 (net)                                   1       3.3865              0.0000     1.0918 r
  icc_place1891/INP (NBUFFX2)                                     0.0473    0.0000 &   1.0918 r
  icc_place1891/Z (NBUFFX2)                                       0.3874    0.1510 @   1.2428 r
  n2546 (net)                                   4     221.4648              0.0000     1.2428 r
  icc_place2031/INP (NBUFFX2)                                     0.4833    0.1962 @   1.4390 r
  icc_place2031/Z (NBUFFX2)                                       0.0981    0.1467 @   1.5858 r
  mem_cmd_o[66] (net)                           1      37.4059              0.0000     1.5858 r
  mem_cmd_o[66] (out)                                             0.0986    0.0047 @   1.5905 r
  data arrival time                                                                    1.5905

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3095


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1840/S (MUX21X1)                                               0.4804    0.0288 @   1.0763 f
  U1840/Q (MUX21X1)                                               0.1730    0.1758 @   1.2520 f
  n2709 (net)                                   2      49.3705              0.0000     1.2520 f
  icc_place1788/INP (NBUFFX2)                                     0.1733    0.0480 @   1.3000 f
  icc_place1788/Z (NBUFFX2)                                       0.2455    0.1578 @   1.4578 f
  mem_cmd_o[42] (net)                           4     143.5762              0.0000     1.4578 f
  mem_cmd_o[42] (out)                                             0.2708    0.1328 @   1.5905 f
  data arrival time                                                                    1.5905

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3095


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1838/S (MUX21X1)                                               0.4805    0.0281 @   1.0756 f
  U1838/Q (MUX21X1)                                               0.6148    0.3476 @   1.4232 r
  n2710 (net)                                   2     182.5736              0.0000     1.4232 r
  mem_cmd_o[41] (out)                                             0.6454    0.1670 @   1.5902 r
  data arrival time                                                                    1.5902

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3098


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1854/S (MUX21X1)                                               0.4803    0.0214 @   1.0688 f
  U1854/Q (MUX21X1)                                               0.1512    0.1625 @   1.2313 f
  n2703 (net)                                   1      41.0981              0.0000     1.2313 f
  icc_place1854/INP (NBUFFX2)                                     0.1515    0.0530 @   1.2843 f
  icc_place1854/Z (NBUFFX2)                                       0.2754    0.1632 @   1.4475 f
  io_cmd_o[53] (net)                            4     161.4940              0.0000     1.4475 f
  io_cmd_o[53] (out)                                              0.3094    0.1415 @   1.5890 f
  data arrival time                                                                    1.5890

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5890
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3110


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1842/S (MUX21X1)                                               0.5033    0.0314 @   1.0683 r
  U1842/Q (MUX21X1)                                               0.1916    0.2051 @   1.2734 r
  n2708 (net)                                   1      51.4153              0.0000     1.2734 r
  icc_place1787/INP (NBUFFX2)                                     0.1923    0.0290 @   1.3024 r
  icc_place1787/Z (NBUFFX2)                                       0.3114    0.1785 @   1.4809 r
  mem_cmd_o[43] (net)                           5     178.3607              0.0000     1.4809 r
  mem_cmd_o[43] (out)                                             0.3497    0.1079 @   1.5888 r
  data arrival time                                                                    1.5888

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3112


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1863/IN1 (AND2X1)                                              0.3056    0.0029 @   0.9944 f
  U1863/Q (AND2X1)                                                0.0520    0.0938     1.0883 f
  n5197 (net)                                   1       7.1103              0.0000     1.0883 f
  icc_place1897/INP (NBUFFX2)                                     0.0520    0.0002 &   1.0884 f
  icc_place1897/Z (NBUFFX2)                                       0.3586    0.1589 @   1.2473 f
  mem_cmd_o[60] (net)                           4     210.0453              0.0000     1.2473 f
  icc_place2050/INP (NBUFFX2)                                     0.4385    0.2550 @   1.5023 f
  icc_place2050/Z (NBUFFX2)                                       0.0389    0.0834     1.5857 f
  io_cmd_o[60] (net)                            1       1.4209              0.0000     1.5857 f
  io_cmd_o[60] (out)                                              0.0389    0.0017 &   1.5874 f
  data arrival time                                                                    1.5874

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3126


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1838/S (MUX21X1)                                               0.5035    0.0286 @   1.0655 r
  U1838/Q (MUX21X1)                                               0.6148    0.3505 @   1.4160 r
  n2710 (net)                                   2     182.5736              0.0000     1.4160 r
  mem_cmd_o[41] (out)                                             0.6454    0.1670 @   1.5830 r
  data arrival time                                                                    1.5830

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3170


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1852/S (MUX21X1)                                               0.5034    0.0229 @   1.0599 r
  U1852/Q (MUX21X1)                                               0.0529    0.0999     1.1597 f
  n5198 (net)                                   1       4.9467              0.0000     1.1597 f
  icc_place1855/INP (NBUFFX2)                                     0.0529    0.0001 &   1.1598 f
  icc_place1855/Z (NBUFFX2)                                       0.4541    0.1945 @   1.3543 f
  n2510 (net)                                   4     269.9364              0.0000     1.3543 f
  icc_place2048/INP (NBUFFX2)                                     0.5488    0.1284 @   1.4827 f
  icc_place2048/Z (NBUFFX2)                                       0.0540    0.0991     1.5818 f
  mem_cmd_o[52] (net)                           1      10.1961              0.0000     1.5818 f
  mem_cmd_o[52] (out)                                             0.0540    0.0004 &   1.5821 f
  data arrival time                                                                    1.5821

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3179


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1840/S (MUX21X1)                                               0.5035    0.0292 @   1.0662 r
  U1840/Q (MUX21X1)                                               0.1730    0.1770 @   1.2432 f
  n2709 (net)                                   2      49.3705              0.0000     1.2432 f
  icc_place1788/INP (NBUFFX2)                                     0.1733    0.0480 @   1.2912 f
  icc_place1788/Z (NBUFFX2)                                       0.2455    0.1578 @   1.4489 f
  mem_cmd_o[42] (net)                           4     143.5762              0.0000     1.4489 f
  mem_cmd_o[42] (out)                                             0.2708    0.1328 @   1.5817 f
  data arrival time                                                                    1.5817

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5817
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3183


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1838/S (MUX21X1)                                               0.4805    0.0281 @   1.0756 f
  U1838/Q (MUX21X1)                                               0.5953    0.3418 @   1.4174 f
  n2710 (net)                                   2     182.5144              0.0000     1.4174 f
  mem_cmd_o[41] (out)                                             0.6270    0.1635 @   1.5809 f
  data arrival time                                                                    1.5809

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5809
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3191


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1854/S (MUX21X1)                                               0.5033    0.0217 @   1.0586 r
  U1854/Q (MUX21X1)                                               0.1512    0.1637 @   1.2224 f
  n2703 (net)                                   1      41.0981              0.0000     1.2224 f
  icc_place1854/INP (NBUFFX2)                                     0.1515    0.0530 @   1.2753 f
  icc_place1854/Z (NBUFFX2)                                       0.2754    0.1632 @   1.4386 f
  io_cmd_o[53] (net)                            4     161.4940              0.0000     1.4386 f
  io_cmd_o[53] (out)                                              0.3094    0.1415 @   1.5801 f
  data arrival time                                                                    1.5801

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3199


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1818/S (MUX21X1)                                               0.4803    0.0303 @   1.0777 f
  U1818/Q (MUX21X1)                                               0.1517    0.1622 @   1.2399 f
  n2717 (net)                                   1      40.9966              0.0000     1.2399 f
  icc_place1807/INP (NBUFFX2)                                     0.1521    0.0215 @   1.2614 f
  icc_place1807/Z (NBUFFX2)                                       0.2984    0.1679 @   1.4293 f
  mem_cmd_o[31] (net)                           4     175.3366              0.0000     1.4293 f
  icc_place2043/INP (NBUFFX2)                                     0.3424    0.0582 @   1.4875 f
  icc_place2043/Z (NBUFFX2)                                       0.0488    0.0911     1.5787 f
  io_cmd_o[31] (net)                            1      12.7091              0.0000     1.5787 f
  io_cmd_o[31] (out)                                              0.0488    0.0005 &   1.5792 f
  data arrival time                                                                    1.5792

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5792
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3208


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1800/S (MUX21X1)                                               0.4805    0.0280 @   1.0754 f
  U1800/Q (MUX21X1)                                               0.2220    0.1972 @   1.2726 f
  n2724 (net)                                   2      65.5371              0.0000     1.2726 f
  icc_place1823/INP (NBUFFX2)                                     0.2235    0.0444 @   1.3170 f
  icc_place1823/Z (NBUFFX2)                                       0.1939    0.1568 @   1.4738 f
  io_cmd_o[22] (net)                            3     115.5857              0.0000     1.4738 f
  io_cmd_o[22] (out)                                              0.2000    0.1041 @   1.5779 f
  data arrival time                                                                    1.5779

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5779
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3221


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1778/S (MUX21X2)                                               0.4763    0.0010 @   1.0484 f
  U1778/Q (MUX21X2)                                               0.3779    0.2375 @   1.2859 f
  n2733 (net)                                   4     208.2724              0.0000     1.2859 f
  icc_place2036/INP (NBUFFX2)                                     0.4523    0.2071 @   1.4930 f
  icc_place2036/Z (NBUFFX2)                                       0.0394    0.0841     1.5771 f
  io_cmd_o[11] (net)                            1       1.3755              0.0000     1.5771 f
  io_cmd_o[11] (out)                                              0.0394    0.0000 &   1.5771 f
  data arrival time                                                                    1.5771

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5771
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3229


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1903/IN1 (AND2X1)                                              0.3236    0.0045 @   0.9917 r
  U1903/Q (AND2X1)                                                0.1982    0.1757 @   1.1674 r
  n5195 (net)                                   1      55.9116              0.0000     1.1674 r
  icc_place1875/INP (NBUFFX2)                                     0.1993    0.0162 @   1.1836 r
  icc_place1875/Z (NBUFFX2)                                       0.3894    0.2379 @   1.4214 r
  mem_cmd_o[80] (net)                           4     241.6952              0.0000     1.4214 r
  icc_place2028/INP (NBUFFX2)                                     0.3929    0.0341 @   1.4556 r
  icc_place2028/Z (NBUFFX2)                                       0.0544    0.1133     1.5689 r
  io_cmd_o[80] (net)                            1      10.8034              0.0000     1.5689 r
  io_cmd_o[80] (out)                                              0.0544    0.0075 &   1.5764 r
  data arrival time                                                                    1.5764

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5764
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3236


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1808/S (MUX21X1)                                               0.4803    0.0303 @   1.0777 f
  U1808/Q (MUX21X1)                                               0.1775    0.1759 @   1.2536 f
  n2721 (net)                                   1      49.8175              0.0000     1.2536 f
  icc_place1815/INP (NBUFFX2)                                     0.1783    0.0531 @   1.3067 f
  icc_place1815/Z (NBUFFX2)                                       0.2832    0.1719 @   1.4786 f
  io_cmd_o[26] (net)                            5     167.5316              0.0000     1.4786 f
  io_cmd_o[26] (out)                                              0.3160    0.0956 @   1.5742 f
  data arrival time                                                                    1.5742

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5742
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3258


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1846/S (MUX21X1)                                               0.4763    0.0022 @   1.0497 f
  U1846/Q (MUX21X1)                                               0.0940    0.1298     1.1795 f
  n2706 (net)                                   1      20.8602              0.0000     1.1795 f
  icc_place1784/INP (NBUFFX2)                                     0.0940    0.0171 &   1.1966 f
  icc_place1784/Z (NBUFFX2)                                       0.2897    0.1583 @   1.3549 f
  io_cmd_o[45] (net)                            4     170.1213              0.0000     1.3549 f
  icc_place2046/INP (NBUFFX2)                                     0.3281    0.1410 @   1.4959 f
  icc_place2046/Z (NBUFFX2)                                       0.0342    0.0772     1.5731 f
  mem_cmd_o[45] (net)                           1       1.3251              0.0000     1.5731 f
  mem_cmd_o[45] (out)                                             0.0342    0.0000 &   1.5732 f
  data arrival time                                                                    1.5732

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5732
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3268


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1780/S (MUX21X1)                                               0.4804    0.0227 @   1.0701 f
  U1780/Q (MUX21X1)                                               0.1834    0.1803 @   1.2504 f
  n2732 (net)                                   2      52.4834              0.0000     1.2504 f
  icc_place1840/INP (NBUFFX2)                                     0.1840    0.0388 @   1.2893 f
  icc_place1840/Z (NBUFFX2)                                       0.3217    0.1738 @   1.4631 f
  mem_cmd_o[12] (net)                           1     187.5346              0.0000     1.4631 f
  mem_cmd_o[12] (out)                                             0.3759    0.1099 @   1.5730 f
  data arrival time                                                                    1.5730

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5730
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3270


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1844/S (MUX21X1)                                               0.4766    0.0086 @   1.0561 f
  U1844/Q (MUX21X1)                                               0.2700    0.2340 @   1.2901 r
  n2707 (net)                                   2      77.9419              0.0000     1.2901 r
  icc_place1786/INP (NBUFFX2)                                     0.2718    0.0632 @   1.3533 r
  icc_place1786/Z (NBUFFX2)                                       0.2470    0.1702 @   1.5235 r
  io_cmd_o[44] (net)                            1     134.4531              0.0000     1.5235 r
  io_cmd_o[44] (out)                                              0.2701    0.0493 @   1.5729 r
  data arrival time                                                                    1.5729

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5729
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3271


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1838/S (MUX21X1)                                               0.5035    0.0286 @   1.0655 r
  U1838/Q (MUX21X1)                                               0.5953    0.3431 @   1.4086 f
  n2710 (net)                                   2     182.5144              0.0000     1.4086 f
  mem_cmd_o[41] (out)                                             0.6270    0.1635 @   1.5721 f
  data arrival time                                                                    1.5721

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5721
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3279


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1818/S (MUX21X1)                                               0.5034    0.0307 @   1.0677 r
  U1818/Q (MUX21X1)                                               0.1517    0.1635 @   1.2311 f
  n2717 (net)                                   1      40.9966              0.0000     1.2311 f
  icc_place1807/INP (NBUFFX2)                                     0.1521    0.0215 @   1.2526 f
  icc_place1807/Z (NBUFFX2)                                       0.2984    0.1679 @   1.4205 f
  mem_cmd_o[31] (net)                           4     175.3366              0.0000     1.4205 f
  icc_place2043/INP (NBUFFX2)                                     0.3424    0.0582 @   1.4787 f
  icc_place2043/Z (NBUFFX2)                                       0.0488    0.0911     1.5698 f
  io_cmd_o[31] (net)                            1      12.7091              0.0000     1.5698 f
  io_cmd_o[31] (out)                                              0.0488    0.0005 &   1.5704 f
  data arrival time                                                                    1.5704

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5704
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3296


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1806/S (MUX21X1)                                               0.4804    0.0294 @   1.0769 f
  U1806/Q (MUX21X1)                                               0.2423    0.2252 @   1.3021 r
  n2722 (net)                                   2      68.6092              0.0000     1.3021 r
  icc_place1816/INP (NBUFFX2)                                     0.2437    0.0191 @   1.3212 r
  icc_place1816/Z (NBUFFX2)                                       0.2887    0.1771 @   1.4983 r
  io_cmd_o[25] (net)                            4     161.5128              0.0000     1.4983 r
  io_cmd_o[25] (out)                                              0.3215    0.0720 @   1.5703 r
  data arrival time                                                                    1.5703

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5703
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3297


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1800/S (MUX21X1)                                               0.5035    0.0284 @   1.0653 r
  U1800/Q (MUX21X1)                                               0.2220    0.1985 @   1.2638 f
  n2724 (net)                                   2      65.5371              0.0000     1.2638 f
  icc_place1823/INP (NBUFFX2)                                     0.2235    0.0444 @   1.3082 f
  icc_place1823/Z (NBUFFX2)                                       0.1939    0.1568 @   1.4650 f
  io_cmd_o[22] (net)                            3     115.5857              0.0000     1.4650 f
  io_cmd_o[22] (out)                                              0.2000    0.1041 @   1.5691 f
  data arrival time                                                                    1.5691

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3309


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1778/S (MUX21X2)                                               0.4978    0.0010 @   1.0379 r
  U1778/Q (MUX21X2)                                               0.3779    0.2390 @   1.2770 f
  n2733 (net)                                   4     208.2724              0.0000     1.2770 f
  icc_place2036/INP (NBUFFX2)                                     0.4523    0.2071 @   1.4840 f
  icc_place2036/Z (NBUFFX2)                                       0.0394    0.0841     1.5682 f
  io_cmd_o[11] (net)                            1       1.3755              0.0000     1.5682 f
  io_cmd_o[11] (out)                                              0.0394    0.0000 &   1.5682 f
  data arrival time                                                                    1.5682

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5682
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3318


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1842/S (MUX21X1)                                               0.4802    0.0309 @   1.0784 f
  U1842/Q (MUX21X1)                                               0.1813    0.1784 @   1.2568 f
  n2708 (net)                                   1      51.3561              0.0000     1.2568 f
  icc_place1787/INP (NBUFFX2)                                     0.1821    0.0271 @   1.2839 f
  icc_place1787/Z (NBUFFX2)                                       0.2997    0.1772 @   1.4611 f
  mem_cmd_o[43] (net)                           5     178.0399              0.0000     1.4611 f
  mem_cmd_o[43] (out)                                             0.3394    0.1066 @   1.5677 f
  data arrival time                                                                    1.5677

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3323


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1907/IN1 (AND2X1)                                              0.3234    0.0019 @   0.9891 r
  U1907/Q (AND2X1)                                                0.0610    0.1094     1.0984 r
  n2687 (net)                                   1       8.4569              0.0000     1.0984 r
  icc_place1873/INP (NBUFFX2)                                     0.0610    0.0033 &   1.1017 r
  icc_place1873/Z (NBUFFX2)                                       0.4091    0.1617 @   1.2634 r
  io_cmd_o[82] (net)                            4     235.1134              0.0000     1.2634 r
  io_cmd_o[82] (out)                                              0.5068    0.3039 @   1.5673 r
  data arrival time                                                                    1.5673

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5673
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3327


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1824/S (MUX21X1)                                               0.4804    0.0295 @   1.0769 f
  U1824/Q (MUX21X1)                                               0.0589    0.1335     1.2105 r
  n2715 (net)                                   1       5.8913              0.0000     1.2105 r
  icc_place1802/INP (NBUFFX2)                                     0.0589    0.0001 &   1.2106 r
  icc_place1802/Z (NBUFFX2)                                       0.4290    0.1501 @   1.3607 r
  n2457 (net)                                   2     245.6914              0.0000     1.3607 r
  icc_place1803/INP (NBUFFX2)                                     0.4537    0.0229 @   1.3835 r
  icc_place1803/Z (NBUFFX2)                                       0.1542    0.1725 @   1.5560 r
  mem_cmd_o[34] (net)                           3      79.4075              0.0000     1.5560 r
  mem_cmd_o[34] (out)                                             0.1550    0.0104 @   1.5664 r
  data arrival time                                                                    1.5664

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5664
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3336


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1770/S (MUX21X1)                                               0.4782    0.0104 @   1.0578 f
  U1770/Q (MUX21X1)                                               0.0722    0.1145     1.1723 f
  n2736 (net)                                   1      12.3463              0.0000     1.1723 f
  icc_place1846/INP (NBUFFX2)                                     0.0722    0.0083 &   1.1806 f
  icc_place1846/Z (NBUFFX2)                                       0.3551    0.1819 @   1.3625 f
  mem_cmd_o[7] (net)                            4     214.4021              0.0000     1.3625 f
  icc_place2035/INP (NBUFFX2)                                     0.4072    0.0982 @   1.4607 f
  icc_place2035/Z (NBUFFX2)                                       0.0625    0.1042 @   1.5649 f
  io_cmd_o[7] (net)                             1      22.6469              0.0000     1.5649 f
  io_cmd_o[7] (out)                                               0.0626    0.0012 @   1.5661 f
  data arrival time                                                                    1.5661

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5661
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3339


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1867/IN1 (AND2X1)                                              0.3060    0.0070 @   0.9985 f
  U1867/Q (AND2X1)                                                0.4491    0.2933 @   1.2919 f
  n2699 (net)                                   4     134.6674              0.0000     1.2919 f
  icc_place1896/INP (NBUFFX2)                                     0.4493    0.0226 @   1.3145 f
  icc_place1896/Z (NBUFFX2)                                       0.2796    0.1781 @   1.4926 f
  mem_cmd_o[62] (net)                           1     155.6276              0.0000     1.4926 f
  mem_cmd_o[62] (out)                                             0.3232    0.0729 @   1.5655 f
  data arrival time                                                                    1.5655

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5655
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3345


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1808/S (MUX21X1)                                               0.5034    0.0307 @   1.0677 r
  U1808/Q (MUX21X1)                                               0.1775    0.1772 @   1.2448 f
  n2721 (net)                                   1      49.8175              0.0000     1.2448 f
  icc_place1815/INP (NBUFFX2)                                     0.1783    0.0531 @   1.2979 f
  icc_place1815/Z (NBUFFX2)                                       0.2832    0.1719 @   1.4698 f
  io_cmd_o[26] (net)                            5     167.5316              0.0000     1.4698 f
  io_cmd_o[26] (out)                                              0.3160    0.0956 @   1.5654 f
  data arrival time                                                                    1.5654

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3346


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1844/S (MUX21X1)                                               0.4997    0.0088 @   1.0457 r
  U1844/Q (MUX21X1)                                               0.2700    0.2369 @   1.2826 r
  n2707 (net)                                   2      77.9419              0.0000     1.2826 r
  icc_place1786/INP (NBUFFX2)                                     0.2718    0.0632 @   1.3458 r
  icc_place1786/Z (NBUFFX2)                                       0.2470    0.1702 @   1.5160 r
  io_cmd_o[44] (net)                            1     134.4531              0.0000     1.5160 r
  io_cmd_o[44] (out)                                              0.2701    0.0493 @   1.5654 r
  data arrival time                                                                    1.5654

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3346


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1969/IN1 (AND2X1)                                              0.3234    0.0020 @   0.9891 r
  U1969/Q (AND2X1)                                                0.2134    0.1822 @   1.1713 r
  n2673 (net)                                   2      60.8914              0.0000     1.1713 r
  icc_place1916/INP (NBUFFX2)                                     0.2147    0.0328 @   1.2041 r
  icc_place1916/Z (NBUFFX2)                                       0.3069    0.1715 @   1.3757 r
  io_cmd_o[113] (net)                           1     170.6943              0.0000     1.3757 r
  io_cmd_o[113] (out)                                             0.3525    0.1887 @   1.5643 r
  data arrival time                                                                    1.5643

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3357


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1780/S (MUX21X1)                                               0.5034    0.0230 @   1.0599 r
  U1780/Q (MUX21X1)                                               0.1834    0.1816 @   1.2416 f
  n2732 (net)                                   2      52.4834              0.0000     1.2416 f
  icc_place1840/INP (NBUFFX2)                                     0.1840    0.0388 @   1.2804 f
  icc_place1840/Z (NBUFFX2)                                       0.3217    0.1738 @   1.4542 f
  mem_cmd_o[12] (net)                           1     187.5346              0.0000     1.4542 f
  mem_cmd_o[12] (out)                                             0.3759    0.1099 @   1.5641 f
  data arrival time                                                                    1.5641

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3359


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1846/S (MUX21X1)                                               0.4994    0.0023 @   1.0392 r
  U1846/Q (MUX21X1)                                               0.0940    0.1310     1.1702 f
  n2706 (net)                                   1      20.8602              0.0000     1.1702 f
  icc_place1784/INP (NBUFFX2)                                     0.0940    0.0171 &   1.1873 f
  icc_place1784/Z (NBUFFX2)                                       0.2897    0.1583 @   1.3456 f
  io_cmd_o[45] (net)                            4     170.1213              0.0000     1.3456 f
  icc_place2046/INP (NBUFFX2)                                     0.3281    0.1410 @   1.4866 f
  icc_place2046/Z (NBUFFX2)                                       0.0342    0.0772     1.5638 f
  mem_cmd_o[45] (net)                           1       1.3251              0.0000     1.5638 f
  mem_cmd_o[45] (out)                                             0.0342    0.0000 &   1.5638 f
  data arrival time                                                                    1.5638

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5638
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3362


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1806/S (MUX21X1)                                               0.5035    0.0299 @   1.0668 r
  U1806/Q (MUX21X1)                                               0.2423    0.2280 @   1.2949 r
  n2722 (net)                                   2      68.6092              0.0000     1.2949 r
  icc_place1816/INP (NBUFFX2)                                     0.2437    0.0191 @   1.3140 r
  icc_place1816/Z (NBUFFX2)                                       0.2887    0.1771 @   1.4911 r
  io_cmd_o[25] (net)                            4     161.5128              0.0000     1.4911 r
  io_cmd_o[25] (out)                                              0.3215    0.0720 @   1.5631 r
  data arrival time                                                                    1.5631

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5631
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3369


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1903/IN1 (AND2X1)                                              0.3057    0.0043 @   0.9958 f
  U1903/Q (AND2X1)                                                0.1993    0.1745 @   1.1702 f
  n5195 (net)                                   1      55.8524              0.0000     1.1702 f
  icc_place1875/INP (NBUFFX2)                                     0.2003    0.0162 @   1.1864 f
  icc_place1875/Z (NBUFFX2)                                       0.3764    0.2462 @   1.4326 f
  mem_cmd_o[80] (net)                           4     241.4704              0.0000     1.4326 f
  icc_place2028/INP (NBUFFX2)                                     0.3801    0.0335 @   1.4661 f
  icc_place2028/Z (NBUFFX2)                                       0.0480    0.0911     1.5572 f
  io_cmd_o[80] (net)                            1      10.8034              0.0000     1.5572 f
  io_cmd_o[80] (out)                                              0.0480    0.0059 &   1.5631 f
  data arrival time                                                                    1.5631

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5631
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3369


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1873/IN1 (AND2X1)                                              0.3236    0.0041 @   0.9913 r
  U1873/Q (AND2X1)                                                0.0564    0.1061     1.0973 r
  n2697 (net)                                   1       6.7302              0.0000     1.0973 r
  icc_place1893/INP (NBUFFX2)                                     0.0564    0.0001 &   1.0974 r
  icc_place1893/Z (NBUFFX2)                                       0.3865    0.1569 @   1.2544 r
  io_cmd_o[65] (net)                            4     219.5040              0.0000     1.2544 r
  icc_place2032/INP (NBUFFX2)                                     0.4677    0.1430 @   1.3974 r
  icc_place2032/Z (NBUFFX2)                                       0.1216    0.1572 @   1.5546 r
  mem_cmd_o[65] (net)                           1      54.1024              0.0000     1.5546 r
  mem_cmd_o[65] (out)                                             0.1225    0.0081 @   1.5626 r
  data arrival time                                                                    1.5626

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3374


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1784/S (MUX21X1)                                               0.4763    0.0010 @   1.0484 f
  U1784/Q (MUX21X1)                                               0.4519    0.2928 @   1.3412 f
  io_cmd_o[14] (net)                            4     138.9855              0.0000     1.3412 f
  U1785/INP (NBUFFX2)                                             0.4642    0.1209 @   1.4621 f
  U1785/Z (NBUFFX2)                                               0.0545    0.0989     1.5610 f
  mem_cmd_o[14] (net)                           1      13.1990              0.0000     1.5610 f
  mem_cmd_o[14] (out)                                             0.0545    0.0006 &   1.5616 f
  data arrival time                                                                    1.5616

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5616
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3384


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1969/IN1 (AND2X1)                                              0.3055    0.0018 @   0.9933 f
  U1969/Q (AND2X1)                                                0.2152    0.1823 @   1.1756 f
  n2673 (net)                                   2      60.7731              0.0000     1.1756 f
  icc_place1916/INP (NBUFFX2)                                     0.2164    0.0330 @   1.2085 f
  icc_place1916/Z (NBUFFX2)                                       0.2960    0.1686 @   1.3771 f
  io_cmd_o[113] (net)                           1     170.6943              0.0000     1.3771 f
  io_cmd_o[113] (out)                                             0.3431    0.1843 @   1.5615 f
  data arrival time                                                                    1.5615

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5615
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3385


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1780/S (MUX21X1)                                               0.4804    0.0227 @   1.0701 f
  U1780/Q (MUX21X1)                                               0.1936    0.2040 @   1.2741 r
  n2732 (net)                                   2      52.6018              0.0000     1.2741 r
  icc_place1839/INP (NBUFFX2)                                     0.1936    0.0333 @   1.3074 r
  icc_place1839/Z (NBUFFX2)                                       0.2589    0.1782 @   1.4856 r
  io_cmd_o[12] (net)                            3     152.8448              0.0000     1.4856 r
  io_cmd_o[12] (out)                                              0.2680    0.0757 @   1.5614 r
  data arrival time                                                                    1.5614

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5614
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3386


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1782/S (MUX21X1)                                               0.4804    0.0227 @   1.0702 f
  U1782/Q (MUX21X1)                                               0.4949    0.3100 @   1.3801 r
  n2731 (net)                                   2     146.5342              0.0000     1.3801 r
  io_cmd_o[13] (out)                                              0.5129    0.1808 @   1.5609 r
  data arrival time                                                                    1.5609

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5609
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3391


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1764/S (MUX21X1)                                               0.4766    0.0086 @   1.0561 f
  U1764/Q (MUX21X1)                                               0.1387    0.1536 @   1.2097 f
  n5209 (net)                                   1      35.7964              0.0000     1.2097 f
  icc_place1849/INP (NBUFFX2)                                     0.1389    0.0146 @   1.2243 f
  icc_place1849/Z (NBUFFX2)                                       0.3650    0.2313 @   1.4556 f
  mem_cmd_o[4] (net)                            4     232.2145              0.0000     1.4556 f
  icc_place2034/INP (NBUFFX2)                                     0.3657    0.0071 @   1.4627 f
  icc_place2034/Z (NBUFFX2)                                       0.0490    0.0918     1.5545 f
  io_cmd_o[4] (net)                             1      12.0759              0.0000     1.5545 f
  io_cmd_o[4] (out)                                               0.0490    0.0061 &   1.5606 f
  data arrival time                                                                    1.5606

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5606
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3394


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1907/IN1 (AND2X1)                                              0.3055    0.0018 @   0.9933 f
  U1907/Q (AND2X1)                                                0.0555    0.0964     1.0896 f
  n2687 (net)                                   1       8.3977              0.0000     1.0896 f
  icc_place1873/INP (NBUFFX2)                                     0.0555    0.0027 &   1.0923 f
  icc_place1873/Z (NBUFFX2)                                       0.3958    0.1679 @   1.2603 f
  io_cmd_o[82] (net)                            4     234.8886              0.0000     1.2603 f
  io_cmd_o[82] (out)                                              0.4962    0.3002 @   1.5605 f
  data arrival time                                                                    1.5605

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3395


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1779    0.0000     0.3905 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0592    0.2270     0.6176 f
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      15.3189              0.0000     0.6176 f
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6176 f
  fifo_1__mem_fifo/data_o[46] (net)                    15.3189              0.0000     0.6176 f
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.6176 f
  fifo_lo[93] (net)                                    15.3189              0.0000     0.6176 f
  U1848/IN2 (MUX21X1)                                             0.0592    0.0017 &   0.6193 f
  U1848/Q (MUX21X1)                                               0.0516    0.0765     0.6958 f
  n2705 (net)                                   1       4.5439              0.0000     0.6958 f
  icc_place1781/INP (NBUFFX2)                                     0.0516    0.0000 &   0.6958 f
  icc_place1781/Z (NBUFFX2)                                       0.5325    0.1739 @   0.8697 f
  n2436 (net)                                   2     317.1145              0.0000     0.8697 f
  icc_place1782/INP (NBUFFX2)                                     0.6356    0.2847 @   1.1544 f
  icc_place1782/Z (NBUFFX2)                                       0.2393    0.1898 @   1.3442 f
  mem_cmd_o[46] (net)                           3     133.3147              0.0000     1.3442 f
  mem_cmd_o[46] (out)                                             0.2524    0.2152 @   1.5594 f
  data arrival time                                                                    1.5594

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5594
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3406


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3974     0.3974
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1892    0.0000     0.3974 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0527    0.2235     0.6209 f
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      12.4324              0.0000     0.6209 f
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6209 f
  fifo_0__mem_fifo/data_o[46] (net)                    12.4324              0.0000     0.6209 f
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.6209 f
  fifo_lo[44] (net)                                    12.4324              0.0000     0.6209 f
  U1848/IN1 (MUX21X1)                                             0.0527    0.0002 &   0.6211 f
  U1848/Q (MUX21X1)                                               0.0516    0.0743     0.6954 f
  n2705 (net)                                   1       4.5439              0.0000     0.6954 f
  icc_place1781/INP (NBUFFX2)                                     0.0516    0.0000 &   0.6954 f
  icc_place1781/Z (NBUFFX2)                                       0.5325    0.1739 @   0.8693 f
  n2436 (net)                                   2     317.1145              0.0000     0.8693 f
  icc_place1782/INP (NBUFFX2)                                     0.6356    0.2847 @   1.1540 f
  icc_place1782/Z (NBUFFX2)                                       0.2393    0.1898 @   1.3438 f
  mem_cmd_o[46] (net)                           3     133.3147              0.0000     1.3438 f
  mem_cmd_o[46] (out)                                             0.2524    0.2152 @   1.5590 f
  data arrival time                                                                    1.5590

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5590
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3410


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1824/S (MUX21X1)                                               0.5035    0.0299 @   1.0669 r
  U1824/Q (MUX21X1)                                               0.0589    0.1361     1.2030 r
  n2715 (net)                                   1       5.8913              0.0000     1.2030 r
  icc_place1802/INP (NBUFFX2)                                     0.0589    0.0001 &   1.2031 r
  icc_place1802/Z (NBUFFX2)                                       0.4290    0.1501 @   1.3532 r
  n2457 (net)                                   2     245.6914              0.0000     1.3532 r
  icc_place1803/INP (NBUFFX2)                                     0.4537    0.0229 @   1.3761 r
  icc_place1803/Z (NBUFFX2)                                       0.1542    0.1725 @   1.5485 r
  mem_cmd_o[34] (net)                           3      79.4075              0.0000     1.5485 r
  mem_cmd_o[34] (out)                                             0.1550    0.0104 @   1.5590 r
  data arrival time                                                                    1.5590

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5590
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3410


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1842/S (MUX21X1)                                               0.5033    0.0314 @   1.0683 r
  U1842/Q (MUX21X1)                                               0.1813    0.1797 @   1.2480 f
  n2708 (net)                                   1      51.3561              0.0000     1.2480 f
  icc_place1787/INP (NBUFFX2)                                     0.1821    0.0271 @   1.2751 f
  icc_place1787/Z (NBUFFX2)                                       0.2997    0.1772 @   1.4523 f
  mem_cmd_o[43] (net)                           5     178.0399              0.0000     1.4523 f
  mem_cmd_o[43] (out)                                             0.3394    0.1066 @   1.5589 f
  data arrival time                                                                    1.5589

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3411


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1867/IN1 (AND2X1)                                              0.3239    0.0075 @   0.9946 r
  U1867/Q (AND2X1)                                                0.4358    0.2736 @   1.2682 r
  n2699 (net)                                   4     134.8922              0.0000     1.2682 r
  icc_place1896/INP (NBUFFX2)                                     0.4359    0.0218 @   1.2900 r
  icc_place1896/Z (NBUFFX2)                                       0.2916    0.1953 @   1.4853 r
  mem_cmd_o[62] (net)                           1     155.6276              0.0000     1.4853 r
  mem_cmd_o[62] (out)                                             0.3335    0.0729 @   1.5582 r
  data arrival time                                                                    1.5582

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5582
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3418


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1875/IN1 (AND2X1)                                              0.3057    0.0056 @   0.9971 f
  U1875/Q (AND2X1)                                                0.0416    0.0853     1.0824 f
  n2696 (net)                                   1       3.3274              0.0000     1.0824 f
  icc_place1891/INP (NBUFFX2)                                     0.0416    0.0000 &   1.0824 f
  icc_place1891/Z (NBUFFX2)                                       0.3744    0.1564 @   1.2389 f
  n2546 (net)                                   4     221.2400              0.0000     1.2389 f
  icc_place2031/INP (NBUFFX2)                                     0.4731    0.1946 @   1.4334 f
  icc_place2031/Z (NBUFFX2)                                       0.0897    0.1192 @   1.5526 f
  mem_cmd_o[66] (net)                           1      37.4059              0.0000     1.5526 f
  mem_cmd_o[66] (out)                                             0.0902    0.0048 @   1.5574 f
  data arrival time                                                                    1.5574

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5574
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3426


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1909/IN1 (AND2X1)                                              0.3234    0.0020 @   0.9892 r
  U1909/Q (AND2X1)                                                0.0501    0.1010     1.0901 r
  n2686 (net)                                   1       4.3940              0.0000     1.0901 r
  icc_place1871/INP (NBUFFX2)                                     0.0501    0.0000 &   1.0902 r
  icc_place1871/Z (NBUFFX2)                                       0.4117    0.1970 @   1.2872 r
  n2526 (net)                                   4     244.2171              0.0000     1.2872 r
  icc_place2025/INP (NBUFFX2)                                     0.4438    0.1624 @   1.4496 r
  icc_place2025/Z (NBUFFX2)                                       0.0447    0.1074     1.5570 r
  mem_cmd_o[83] (net)                           1       0.9748              0.0000     1.5570 r
  mem_cmd_o[83] (out)                                             0.0447    0.0000 &   1.5570 r
  data arrival time                                                                    1.5570

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5570
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3430


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1770/S (MUX21X1)                                               0.5013    0.0105 @   1.0475 r
  U1770/Q (MUX21X1)                                               0.0722    0.1156     1.1630 f
  n2736 (net)                                   1      12.3463              0.0000     1.1630 f
  icc_place1846/INP (NBUFFX2)                                     0.0722    0.0083 &   1.1713 f
  icc_place1846/Z (NBUFFX2)                                       0.3551    0.1819 @   1.3532 f
  mem_cmd_o[7] (net)                            4     214.4021              0.0000     1.3532 f
  icc_place2035/INP (NBUFFX2)                                     0.4072    0.0982 @   1.4514 f
  icc_place2035/Z (NBUFFX2)                                       0.0625    0.1042 @   1.5556 f
  io_cmd_o[7] (net)                             1      22.6469              0.0000     1.5556 f
  io_cmd_o[7] (out)                                               0.0626    0.0012 @   1.5568 f
  data arrival time                                                                    1.5568

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5568
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3432


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1802/S (MUX21X1)                                               0.4804    0.0294 @   1.0768 f
  U1802/Q (MUX21X1)                                               0.0655    0.1386     1.2154 r
  n2723 (net)                                   1       8.2134              0.0000     1.2154 r
  icc_place1820/INP (NBUFFX2)                                     0.0655    0.0034 &   1.2189 r
  icc_place1820/Z (NBUFFX2)                                       0.3916    0.2084 @   1.4272 r
  n2475 (net)                                   4     239.5817              0.0000     1.4272 r
  io_cmd_o[23] (out)                                              0.3965    0.1283 @   1.5556 r
  data arrival time                                                                    1.5556

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3444


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1780/S (MUX21X1)                                               0.5034    0.0230 @   1.0599 r
  U1780/Q (MUX21X1)                                               0.1936    0.2069 @   1.2668 r
  n2732 (net)                                   2      52.6018              0.0000     1.2668 r
  icc_place1839/INP (NBUFFX2)                                     0.1936    0.0333 @   1.3001 r
  icc_place1839/Z (NBUFFX2)                                       0.2589    0.1782 @   1.4783 r
  io_cmd_o[12] (net)                            3     152.8448              0.0000     1.4783 r
  io_cmd_o[12] (out)                                              0.2680    0.0757 @   1.5540 r
  data arrival time                                                                    1.5540

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5540
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3460


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1782/S (MUX21X1)                                               0.5034    0.0231 @   1.0600 r
  U1782/Q (MUX21X1)                                               0.4949    0.3129 @   1.3729 r
  n2731 (net)                                   2     146.5342              0.0000     1.3729 r
  io_cmd_o[13] (out)                                              0.5129    0.1808 @   1.5537 r
  data arrival time                                                                    1.5537

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3463


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1806/S (MUX21X1)                                               0.4804    0.0294 @   1.0769 f
  U1806/Q (MUX21X1)                                               0.2423    0.2252 @   1.3021 r
  n2722 (net)                                   2      68.6092              0.0000     1.3021 r
  icc_place1818/INP (NBUFFX2)                                     0.2437    0.0231 @   1.3252 r
  icc_place1818/Z (NBUFFX2)                                       0.2641    0.1780 @   1.5032 r
  mem_cmd_o[25] (net)                           2     149.5201              0.0000     1.5032 r
  mem_cmd_o[25] (out)                                             0.2853    0.0500 @   1.5532 r
  data arrival time                                                                    1.5532

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3468


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1784/S (MUX21X1)                                               0.4978    0.0010 @   1.0379 r
  U1784/Q (MUX21X1)                                               0.4519    0.2940 @   1.3319 f
  io_cmd_o[14] (net)                            4     138.9855              0.0000     1.3319 f
  U1785/INP (NBUFFX2)                                             0.4642    0.1209 @   1.4528 f
  U1785/Z (NBUFFX2)                                               0.0545    0.0989     1.5517 f
  mem_cmd_o[14] (net)                           1      13.1990              0.0000     1.5517 f
  mem_cmd_o[14] (out)                                             0.0545    0.0006 &   1.5523 f
  data arrival time                                                                    1.5523

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5523
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3477


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1981/IN1 (AND2X1)                                              0.3054    0.0027 @   0.9942 f
  U1981/Q (AND2X1)                                                0.4369    0.2908 @   1.2850 f
  n2668 (net)                                   4     132.0506              0.0000     1.2850 f
  icc_place1906/INP (NBUFFX2)                                     0.4384    0.0032 @   1.2883 f
  icc_place1906/Z (NBUFFX2)                                       0.3022    0.1835 @   1.4718 f
  io_cmd_o[119] (net)                           1     169.5578              0.0000     1.4718 f
  io_cmd_o[119] (out)                                             0.3509    0.0800 @   1.5518 f
  data arrival time                                                                    1.5518

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5518
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3482


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1764/S (MUX21X1)                                               0.4997    0.0087 @   1.0457 r
  U1764/Q (MUX21X1)                                               0.1387    0.1548 @   1.2005 f
  n5209 (net)                                   1      35.7964              0.0000     1.2005 f
  icc_place1849/INP (NBUFFX2)                                     0.1389    0.0146 @   1.2151 f
  icc_place1849/Z (NBUFFX2)                                       0.3650    0.2313 @   1.4464 f
  mem_cmd_o[4] (net)                            4     232.2145              0.0000     1.4464 f
  icc_place2034/INP (NBUFFX2)                                     0.3657    0.0071 @   1.4535 f
  icc_place2034/Z (NBUFFX2)                                       0.0490    0.0918     1.5453 f
  io_cmd_o[4] (net)                             1      12.0759              0.0000     1.5453 f
  io_cmd_o[4] (out)                                               0.0490    0.0061 &   1.5514 f
  data arrival time                                                                    1.5514

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5514
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3486


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1802/S (MUX21X1)                                               0.5035    0.0298 @   1.0668 r
  U1802/Q (MUX21X1)                                               0.0655    0.1412     1.2080 r
  n2723 (net)                                   1       8.2134              0.0000     1.2080 r
  icc_place1820/INP (NBUFFX2)                                     0.0655    0.0034 &   1.2114 r
  icc_place1820/Z (NBUFFX2)                                       0.3916    0.2084 @   1.4198 r
  n2475 (net)                                   4     239.5817              0.0000     1.4198 r
  io_cmd_o[23] (out)                                              0.3965    0.1283 @   1.5481 r
  data arrival time                                                                    1.5481

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5481
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3519


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1877/IN1 (AND2X1)                                              0.3236    0.0061 @   0.9932 r
  U1877/Q (AND2X1)                                                0.0506    0.1014     1.0947 r
  n5196 (net)                                   1       4.5844              0.0000     1.0947 r
  icc_place1889/INP (NBUFFX2)                                     0.0506    0.0000 &   1.0947 r
  icc_place1889/Z (NBUFFX2)                                       0.4366    0.1980 @   1.2927 r
  n2544 (net)                                   4     260.6275              0.0000     1.2927 r
  icc_place2030/INP (NBUFFX2)                                     0.4885    0.1050 @   1.3977 r
  icc_place2030/Z (NBUFFX2)                                       0.0921    0.1447 @   1.5424 r
  io_cmd_o[67] (net)                            1      33.5729              0.0000     1.5424 r
  io_cmd_o[67] (out)                                              0.0924    0.0038 @   1.5462 r
  data arrival time                                                                    1.5462

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5462
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3538


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1806/S (MUX21X1)                                               0.5035    0.0299 @   1.0668 r
  U1806/Q (MUX21X1)                                               0.2423    0.2280 @   1.2949 r
  n2722 (net)                                   2      68.6092              0.0000     1.2949 r
  icc_place1818/INP (NBUFFX2)                                     0.2437    0.0231 @   1.3180 r
  icc_place1818/Z (NBUFFX2)                                       0.2641    0.1780 @   1.4961 r
  mem_cmd_o[25] (net)                           2     149.5201              0.0000     1.4961 r
  mem_cmd_o[25] (out)                                             0.2853    0.0500 @   1.5461 r
  data arrival time                                                                    1.5461

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5461
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3539


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1863/IN1 (AND2X1)                                              0.3235    0.0031 @   0.9903 r
  U1863/Q (AND2X1)                                                0.0576    0.1070     1.0973 r
  n5197 (net)                                   1       7.1695              0.0000     1.0973 r
  icc_place1897/INP (NBUFFX2)                                     0.0576    0.0002 &   1.0974 r
  icc_place1897/Z (NBUFFX2)                                       0.3707    0.1531 @   1.2505 r
  mem_cmd_o[60] (net)                           4     210.2700              0.0000     1.2505 r
  mem_cmd_o[60] (out)                                             0.4494    0.2952 @   1.5458 r
  data arrival time                                                                    1.5458

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5458
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3542


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U5080/IN1 (AND2X1)                                              0.4997    0.0052 @   1.0421 r
  U5080/Q (AND2X1)                                                0.0801    0.1361     1.1782 r
  n2740 (net)                                   1      12.5581              0.0000     1.1782 r
  icc_place1927/INP (NBUFFX2)                                     0.0801    0.0089 &   1.1872 r
  icc_place1927/Z (NBUFFX2)                                       0.3425    0.1647 @   1.3519 r
  io_cmd_o[0] (net)                             4     198.8440              0.0000     1.3519 r
  icc_place2033/INP (NBUFFX2)                                     0.3986    0.0898 @   1.4417 r
  icc_place2033/Z (NBUFFX2)                                       0.0437    0.1036     1.5453 r
  mem_cmd_o[0] (net)                            1       1.9866              0.0000     1.5453 r
  mem_cmd_o[0] (out)                                              0.0437    0.0000 &   1.5453 r
  data arrival time                                                                    1.5453

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5453
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3547


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1981/IN1 (AND2X1)                                              0.3234    0.0028 @   0.9900 r
  U1981/Q (AND2X1)                                                0.4239    0.2715 @   1.2615 r
  n2668 (net)                                   4     132.2754              0.0000     1.2615 r
  icc_place1906/INP (NBUFFX2)                                     0.4254    0.0033 @   1.2648 r
  icc_place1906/Z (NBUFFX2)                                       0.3146    0.1994 @   1.4642 r
  io_cmd_o[119] (net)                           1     169.5578              0.0000     1.4642 r
  io_cmd_o[119] (out)                                             0.3615    0.0800 @   1.5442 r
  data arrival time                                                                    1.5442

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3558


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1782/S (MUX21X1)                                               0.4804    0.0227 @   1.0702 f
  U1782/Q (MUX21X1)                                               0.4793    0.2992 @   1.3694 f
  n2731 (net)                                   2     146.4750              0.0000     1.3694 f
  io_cmd_o[13] (out)                                              0.4979    0.1744 @   1.5438 f
  data arrival time                                                                    1.5438

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5438
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3562


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1792/S (MUX21X1)                                               0.4802    0.0312 @   1.0787 f
  U1792/Q (MUX21X1)                                               0.5218    0.3264 @   1.4051 r
  io_cmd_o[18] (net)                            4     157.0362              0.0000     1.4051 r
  io_cmd_o[18] (out)                                              0.5360    0.1378 @   1.5429 r
  data arrival time                                                                    1.5429

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5429
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3571


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1844/S (MUX21X1)                                               0.4766    0.0086 @   1.0561 f
  U1844/Q (MUX21X1)                                               0.2602    0.2136 @   1.2697 f
  n2707 (net)                                   2      77.8235              0.0000     1.2697 f
  icc_place1786/INP (NBUFFX2)                                     0.2621    0.0612 @   1.3309 f
  icc_place1786/Z (NBUFFX2)                                       0.2374    0.1620 @   1.4929 f
  io_cmd_o[44] (net)                            1     134.4531              0.0000     1.4929 f
  io_cmd_o[44] (out)                                              0.2614    0.0492 @   1.5421 f
  data arrival time                                                                    1.5421

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5421
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3579


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1895/IN1 (AND2X1)                                              0.3055    0.0021 @   0.9936 f
  U1895/Q (AND2X1)                                                0.5200    0.3079 @   1.3015 f
  io_cmd_o[76] (net)                            4     151.4871              0.0000     1.3015 f
  U1896/INP (NBUFFX2)                                             0.5342    0.1502 @   1.4517 f
  U1896/Z (NBUFFX2)                                               0.0430    0.0882     1.5399 f
  mem_cmd_o[76] (net)                           1       1.5653              0.0000     1.5399 f
  mem_cmd_o[76] (out)                                             0.0430    0.0000 &   1.5399 f
  data arrival time                                                                    1.5399

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5399
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3601


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1863/IN1 (AND2X1)                                              0.3056    0.0029 @   0.9944 f
  U1863/Q (AND2X1)                                                0.0520    0.0938     1.0883 f
  n5197 (net)                                   1       7.1103              0.0000     1.0883 f
  icc_place1897/INP (NBUFFX2)                                     0.0520    0.0002 &   1.0884 f
  icc_place1897/Z (NBUFFX2)                                       0.3586    0.1589 @   1.2473 f
  mem_cmd_o[60] (net)                           4     210.0453              0.0000     1.2473 f
  mem_cmd_o[60] (out)                                             0.4395    0.2912 @   1.5385 f
  data arrival time                                                                    1.5385

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5385
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3615


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1895/IN1 (AND2X1)                                              0.3234    0.0023 @   0.9894 r
  U1895/Q (AND2X1)                                                0.5046    0.2850 @   1.2744 r
  io_cmd_o[76] (net)                            4     151.7119              0.0000     1.2744 r
  U1896/INP (NBUFFX2)                                             0.5193    0.1468 @   1.4212 r
  U1896/Z (NBUFFX2)                                               0.0491    0.1163     1.5375 r
  mem_cmd_o[76] (net)                           1       1.5653              0.0000     1.5375 r
  mem_cmd_o[76] (out)                                             0.0491    0.0000 &   1.5375 r
  data arrival time                                                                    1.5375

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5375
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3625


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1806/S (MUX21X1)                                               0.4804    0.0294 @   1.0769 f
  U1806/Q (MUX21X1)                                               0.2304    0.2016 @   1.2785 f
  n2722 (net)                                   2      68.4908              0.0000     1.2785 f
  icc_place1816/INP (NBUFFX2)                                     0.2319    0.0183 @   1.2967 f
  icc_place1816/Z (NBUFFX2)                                       0.2774    0.1709 @   1.4677 f
  io_cmd_o[25] (net)                            4     161.3158              0.0000     1.4677 f
  io_cmd_o[25] (out)                                              0.3115    0.0682 @   1.5359 f
  data arrival time                                                                    1.5359

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5359
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3641


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1792/S (MUX21X1)                                               0.5032    0.0317 @   1.0687 r
  U1792/Q (MUX21X1)                                               0.5218    0.3293 @   1.3980 r
  io_cmd_o[18] (net)                            4     157.0362              0.0000     1.3980 r
  io_cmd_o[18] (out)                                              0.5360    0.1378 @   1.5358 r
  data arrival time                                                                    1.5358

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5358
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3642


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1782/S (MUX21X1)                                               0.5034    0.0231 @   1.0600 r
  U1782/Q (MUX21X1)                                               0.4793    0.3005 @   1.3605 f
  n2731 (net)                                   2     146.4750              0.0000     1.3605 f
  io_cmd_o[13] (out)                                              0.4979    0.1744 @   1.5349 f
  data arrival time                                                                    1.5349

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5349
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3651


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1871/IN1 (AND2X1)                                              0.3057    0.0053 @   0.9967 f
  U1871/Q (AND2X1)                                                0.5728    0.3291 @   1.3259 f
  io_cmd_o[64] (net)                            4     166.8259              0.0000     1.3259 f
  io_cmd_o[64] (out)                                              0.5909    0.2087 @   1.5345 f
  data arrival time                                                                    1.5345

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5345
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3655


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1818/S (MUX21X1)                                               0.4803    0.0303 @   1.0777 f
  U1818/Q (MUX21X1)                                               0.1601    0.1882 @   1.2659 r
  n2717 (net)                                   1      41.0558              0.0000     1.2659 r
  icc_place1807/INP (NBUFFX2)                                     0.1604    0.0230 @   1.2889 r
  icc_place1807/Z (NBUFFX2)                                       0.3099    0.1677 @   1.4565 r
  mem_cmd_o[31] (net)                           4     175.5613              0.0000     1.4565 r
  mem_cmd_o[31] (out)                                             0.3544    0.0778 @   1.5343 r
  data arrival time                                                                    1.5343

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3657


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1909/IN1 (AND2X1)                                              0.3055    0.0019 @   0.9934 f
  U1909/Q (AND2X1)                                                0.0444    0.0876     1.0810 f
  n2686 (net)                                   1       4.3348              0.0000     1.0810 f
  icc_place1871/INP (NBUFFX2)                                     0.0444    0.0000 &   1.0810 f
  icc_place1871/Z (NBUFFX2)                                       0.3989    0.2098 @   1.2908 f
  n2526 (net)                                   4     243.9923              0.0000     1.2908 f
  icc_place2025/INP (NBUFFX2)                                     0.4320    0.1601 @   1.4509 f
  icc_place2025/Z (NBUFFX2)                                       0.0381    0.0825     1.5334 f
  mem_cmd_o[83] (net)                           1       0.9748              0.0000     1.5334 f
  mem_cmd_o[83] (out)                                             0.0381    0.0000 &   1.5334 f
  data arrival time                                                                    1.5334

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5334
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3666


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1844/S (MUX21X1)                                               0.4997    0.0088 @   1.0457 r
  U1844/Q (MUX21X1)                                               0.2602    0.2149 @   1.2606 f
  n2707 (net)                                   2      77.8235              0.0000     1.2606 f
  icc_place1786/INP (NBUFFX2)                                     0.2621    0.0612 @   1.3218 f
  icc_place1786/Z (NBUFFX2)                                       0.2374    0.1620 @   1.4838 f
  io_cmd_o[44] (net)                            1     134.4531              0.0000     1.4838 f
  io_cmd_o[44] (out)                                              0.2614    0.0492 @   1.5330 f
  data arrival time                                                                    1.5330

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5330
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3670


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1852/S (MUX21X1)                                               0.4804    0.0226 @   1.0700 f
  U1852/Q (MUX21X1)                                               0.0563    0.1315     1.2015 r
  n5198 (net)                                   1       5.0059              0.0000     1.2015 r
  icc_place1855/INP (NBUFFX2)                                     0.0563    0.0001 &   1.2016 r
  icc_place1855/Z (NBUFFX2)                                       0.4684    0.1843 @   1.3858 r
  n2510 (net)                                   4     270.1612              0.0000     1.3858 r
  io_cmd_o[52] (out)                                              0.5615    0.1462 @   1.5320 r
  data arrival time                                                                    1.5320

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5320
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3680


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1846/S (MUX21X1)                                               0.4763    0.0022 @   1.0497 f
  U1846/Q (MUX21X1)                                               0.0989    0.1596     1.2093 r
  n2706 (net)                                   1      20.9193              0.0000     1.2093 r
  icc_place1784/INP (NBUFFX2)                                     0.0989    0.0184 &   1.2277 r
  icc_place1784/Z (NBUFFX2)                                       0.3001    0.1545 @   1.3822 r
  io_cmd_o[45] (net)                            4     170.3461              0.0000     1.3822 r
  io_cmd_o[45] (out)                                              0.3373    0.1494 @   1.5316 r
  data arrival time                                                                    1.5316

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3684


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1792/S (MUX21X1)                                               0.4802    0.0312 @   1.0787 f
  U1792/Q (MUX21X1)                                               0.5048    0.3177 @   1.3964 f
  io_cmd_o[18] (net)                            4     156.8114              0.0000     1.3964 f
  io_cmd_o[18] (out)                                              0.5195    0.1348 @   1.5312 f
  data arrival time                                                                    1.5312

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5312
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3688


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1873/IN1 (AND2X1)                                              0.3057    0.0039 @   0.9954 f
  U1873/Q (AND2X1)                                                0.0508    0.0929     1.0882 f
  n2697 (net)                                   1       6.6710              0.0000     1.0882 f
  icc_place1893/INP (NBUFFX2)                                     0.0508    0.0001 &   1.0883 f
  icc_place1893/Z (NBUFFX2)                                       0.3716    0.1608 @   1.2491 f
  io_cmd_o[65] (net)                            4     219.2792              0.0000     1.2491 f
  icc_place2032/INP (NBUFFX2)                                     0.4555    0.1423 @   1.3914 f
  icc_place2032/Z (NBUFFX2)                                       0.1116    0.1316 @   1.5230 f
  mem_cmd_o[65] (net)                           1      54.1024              0.0000     1.5230 f
  mem_cmd_o[65] (out)                                             0.1126    0.0081 @   1.5311 f
  data arrival time                                                                    1.5311

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5311
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3689


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1780/S (MUX21X1)                                               0.4804    0.0227 @   1.0701 f
  U1780/Q (MUX21X1)                                               0.1834    0.1803 @   1.2504 f
  n2732 (net)                                   2      52.4834              0.0000     1.2504 f
  icc_place1839/INP (NBUFFX2)                                     0.1835    0.0304 @   1.2809 f
  icc_place1839/Z (NBUFFX2)                                       0.2493    0.1778 @   1.4587 f
  io_cmd_o[12] (net)                            3     152.6792              0.0000     1.4587 f
  io_cmd_o[12] (out)                                              0.2588    0.0720 @   1.5307 f
  data arrival time                                                                    1.5307

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3693


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1881/IN1 (AND2X1)                                              0.3235    0.0066 @   0.9938 r
  U1881/Q (AND2X1)                                                0.4278    0.2621 @   1.2559 r
  io_cmd_o[69] (net)                            4     129.4014              0.0000     1.2559 r
  U1882/INP (NBUFFX2)                                             0.4347    0.1161 @   1.3720 r
  U1882/Z (NBUFFX2)                                               0.0885    0.1379 @   1.5099 r
  mem_cmd_o[69] (net)                           1      33.1843              0.0000     1.5099 r
  mem_cmd_o[69] (out)                                             0.0888    0.0201 @   1.5300 r
  data arrival time                                                                    1.5300

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5300
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3700


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1881/IN1 (AND2X1)                                              0.3056    0.0065 @   0.9980 f
  U1881/Q (AND2X1)                                                0.4398    0.2796 @   1.2775 f
  io_cmd_o[69] (net)                            4     129.1766              0.0000     1.2775 f
  U1882/INP (NBUFFX2)                                             0.4465    0.1196 @   1.3971 f
  U1882/Z (NBUFFX2)                                               0.0822    0.1155 @   1.5127 f
  mem_cmd_o[69] (net)                           1      33.1843              0.0000     1.5127 f
  mem_cmd_o[69] (out)                                             0.0825    0.0172 @   1.5299 f
  data arrival time                                                                    1.5299

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3701


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1804/S (MUX21X1)                                               0.4802    0.0312 @   1.0787 f
  U1804/Q (MUX21X1)                                               0.0518    0.1278     1.2065 r
  n5205 (net)                                   1       3.4485              0.0000     1.2065 r
  icc_place1819/INP (NBUFFX2)                                     0.0518    0.0000 &   1.2065 r
  icc_place1819/Z (NBUFFX2)                                       0.3515    0.1954 @   1.4019 r
  mem_cmd_o[24] (net)                           5     217.8492              0.0000     1.4019 r
  icc_place2039/INP (NBUFFX2)                                     0.3546    0.0230 @   1.4249 r
  icc_place2039/Z (NBUFFX2)                                       0.0471    0.1038     1.5287 r
  io_cmd_o[24] (net)                            1       6.3789              0.0000     1.5287 r
  io_cmd_o[24] (out)                                              0.0471    0.0001 &   1.5289 r
  data arrival time                                                                    1.5289

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5289
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3711


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  U1931/IN1 (AND2X1)                                              0.3266    0.0523 @   0.7566 r
  U1931/Q (AND2X1)                                                0.0592    0.1085     0.8651 r
  n2682 (net)                                   1       7.7357              0.0000     0.8651 r
  icc_place1866/INP (NBUFFX2)                                     0.0592    0.0002 &   0.8653 r
  icc_place1866/Z (NBUFFX2)                                       0.4368    0.1610 @   1.0262 r
  io_cmd_o[94] (net)                            4     250.0322              0.0000     1.0262 r
  icc_place2021/INP (NBUFFX2)                                     0.5565    0.3831 @   1.4093 r
  icc_place2021/Z (NBUFFX2)                                       0.0498    0.1186     1.5280 r
  mem_cmd_o[94] (net)                           1       0.9866              0.0000     1.5280 r
  mem_cmd_o[94] (out)                                             0.0498    0.0000 &   1.5280 r
  data arrival time                                                                    1.5280

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3720


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1856/IN1 (AND2X1)                                              0.3055    0.0019 @   0.9934 f
  U1856/Q (AND2X1)                                                0.3316    0.2382 @   1.2316 f
  n2702 (net)                                   4      98.6222              0.0000     1.2316 f
  icc_place1777/INP (NBUFFX2)                                     0.3317    0.0162 @   1.2479 f
  icc_place1777/Z (NBUFFX2)                                       0.3099    0.1785 @   1.4263 f
  io_cmd_o[54] (net)                            1     176.6904              0.0000     1.4263 f
  io_cmd_o[54] (out)                                              0.3656    0.1010 @   1.5273 f
  data arrival time                                                                    1.5273

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5273
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3727


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1816/S (MUX21X1)                                               0.4802    0.0310 @   1.0784 f
  U1816/Q (MUX21X1)                                               0.1930    0.2027 @   1.2812 r
  n2718 (net)                                   1      51.8599              0.0000     1.2812 r
  icc_place1808/INP (NBUFFX2)                                     0.1938    0.0336 @   1.3148 r
  icc_place1808/Z (NBUFFX2)                                       0.2498    0.1602 @   1.4750 r
  io_cmd_o[30] (net)                            4     138.5617              0.0000     1.4750 r
  io_cmd_o[30] (out)                                              0.2758    0.0522 @   1.5272 r
  data arrival time                                                                    1.5272

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5272
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3728


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1806/S (MUX21X1)                                               0.5035    0.0299 @   1.0668 r
  U1806/Q (MUX21X1)                                               0.2304    0.2029 @   1.2697 f
  n2722 (net)                                   2      68.4908              0.0000     1.2697 f
  icc_place1816/INP (NBUFFX2)                                     0.2319    0.0183 @   1.2880 f
  icc_place1816/Z (NBUFFX2)                                       0.2774    0.1709 @   1.4589 f
  io_cmd_o[25] (net)                            4     161.3158              0.0000     1.4589 f
  io_cmd_o[25] (out)                                              0.3115    0.0682 @   1.5271 f
  data arrival time                                                                    1.5271

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5271
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3729


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1818/S (MUX21X1)                                               0.5034    0.0307 @   1.0677 r
  U1818/Q (MUX21X1)                                               0.1601    0.1910 @   1.2586 r
  n2717 (net)                                   1      41.0558              0.0000     1.2586 r
  icc_place1807/INP (NBUFFX2)                                     0.1604    0.0230 @   1.2816 r
  icc_place1807/Z (NBUFFX2)                                       0.3099    0.1677 @   1.4493 r
  mem_cmd_o[31] (net)                           4     175.5613              0.0000     1.4493 r
  mem_cmd_o[31] (out)                                             0.3544    0.0778 @   1.5271 r
  data arrival time                                                                    1.5271

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5271
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3729


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1949/IN1 (AND2X1)                                              0.3056    0.0063 @   0.9978 f
  U1949/Q (AND2X1)                                                0.2186    0.1825 @   1.1803 f
  n5188 (net)                                   1      62.4945              0.0000     1.1803 f
  icc_place1924/INP (NBUFFX2)                                     0.2201    0.0382 @   1.2186 f
  icc_place1924/Z (NBUFFX2)                                       0.4283    0.2614 @   1.4799 f
  mem_cmd_o[103] (net)                          4     268.9930              0.0000     1.4799 f
  mem_cmd_o[103] (out)                                            0.4367    0.0468 @   1.5267 f
  data arrival time                                                                    1.5267

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5267
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3733


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1836/S (MUX21X1)                                               0.4805    0.0284 @   1.0759 f
  U1836/Q (MUX21X1)                                               0.0504    0.1267     1.2026 r
  n5201 (net)                                   1       2.9562              0.0000     1.2026 r
  icc_place1793/INP (NBUFFX2)                                     0.0504    0.0000 &   1.2026 r
  icc_place1793/Z (NBUFFX2)                                       0.3607    0.1888 @   1.3913 r
  io_cmd_o[40] (net)                            5     217.6817              0.0000     1.3913 r
  icc_place2044/INP (NBUFFX2)                                     0.3641    0.0246 @   1.4160 r
  icc_place2044/Z (NBUFFX2)                                       0.0519    0.1089     1.5249 r
  mem_cmd_o[40] (net)                           1       9.8635              0.0000     1.5249 r
  mem_cmd_o[40] (out)                                             0.0519    0.0003 &   1.5252 r
  data arrival time                                                                    1.5252

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5252
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3748


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1852/S (MUX21X1)                                               0.5034    0.0229 @   1.0599 r
  U1852/Q (MUX21X1)                                               0.0563    0.1341     1.1939 r
  n5198 (net)                                   1       5.0059              0.0000     1.1939 r
  icc_place1855/INP (NBUFFX2)                                     0.0563    0.0001 &   1.1940 r
  icc_place1855/Z (NBUFFX2)                                       0.4684    0.1843 @   1.3783 r
  n2510 (net)                                   4     270.1612              0.0000     1.3783 r
  io_cmd_o[52] (out)                                              0.5615    0.1462 @   1.5244 r
  data arrival time                                                                    1.5244

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5244
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3756


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1846/S (MUX21X1)                                               0.4994    0.0023 @   1.0392 r
  U1846/Q (MUX21X1)                                               0.0989    0.1624     1.2016 r
  n2706 (net)                                   1      20.9193              0.0000     1.2016 r
  icc_place1784/INP (NBUFFX2)                                     0.0989    0.0184 &   1.2200 r
  icc_place1784/Z (NBUFFX2)                                       0.3001    0.1545 @   1.3744 r
  io_cmd_o[45] (net)                            4     170.3461              0.0000     1.3744 r
  io_cmd_o[45] (out)                                              0.3373    0.1494 @   1.5238 r
  data arrival time                                                                    1.5238

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5238
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3762


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1856/IN1 (AND2X1)                                              0.3234    0.0020 @   0.9892 r
  U1856/Q (AND2X1)                                                0.3241    0.2284 @   1.2176 r
  n2702 (net)                                   4      98.8470              0.0000     1.2176 r
  icc_place1777/INP (NBUFFX2)                                     0.3242    0.0162 @   1.2338 r
  icc_place1777/Z (NBUFFX2)                                       0.3220    0.1882 @   1.4220 r
  io_cmd_o[54] (net)                            1     176.6904              0.0000     1.4220 r
  io_cmd_o[54] (out)                                              0.3758    0.1016 @   1.5236 r
  data arrival time                                                                    1.5236

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5236
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3764


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1762/S (MUX21X1)                                               0.4748    0.0008 @   1.0483 f
  U1762/Q (MUX21X1)                                               0.6292    0.3483 @   1.3966 r
  n2738 (net)                                   2     186.0881              0.0000     1.3966 r
  mem_cmd_o[2] (out)                                              0.6642    0.1270 @   1.5235 r
  data arrival time                                                                    1.5235

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5235
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3765


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1806/S (MUX21X1)                                               0.4804    0.0294 @   1.0769 f
  U1806/Q (MUX21X1)                                               0.2304    0.2016 @   1.2785 f
  n2722 (net)                                   2      68.4908              0.0000     1.2785 f
  icc_place1818/INP (NBUFFX2)                                     0.2319    0.0222 @   1.3007 f
  icc_place1818/Z (NBUFFX2)                                       0.2538    0.1728 @   1.4735 f
  mem_cmd_o[25] (net)                           2     149.4327              0.0000     1.4735 f
  mem_cmd_o[25] (out)                                             0.2760    0.0499 @   1.5233 f
  data arrival time                                                                    1.5233

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5233
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3767


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1764/S (MUX21X1)                                               0.4766    0.0086 @   1.0561 f
  U1764/Q (MUX21X1)                                               0.1445    0.1806 @   1.2367 r
  n5209 (net)                                   1      35.8556              0.0000     1.2367 r
  icc_place1849/INP (NBUFFX2)                                     0.1448    0.0150 @   1.2516 r
  icc_place1849/Z (NBUFFX2)                                       0.3769    0.2213 @   1.4729 r
  mem_cmd_o[4] (net)                            4     232.4393              0.0000     1.4729 r
  mem_cmd_o[4] (out)                                              0.3893    0.0501 @   1.5230 r
  data arrival time                                                                    1.5230

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5230
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3770


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1802/S (MUX21X1)                                               0.4804    0.0294 @   1.0768 f
  U1802/Q (MUX21X1)                                               0.0617    0.1064     1.1832 f
  n2723 (net)                                   1       8.1543              0.0000     1.1832 f
  icc_place1820/INP (NBUFFX2)                                     0.0617    0.0032 &   1.1864 f
  icc_place1820/Z (NBUFFX2)                                       0.3797    0.2227 @   1.4090 f
  n2475 (net)                                   4     239.3569              0.0000     1.4090 f
  io_cmd_o[23] (out)                                              0.3848    0.1138 @   1.5228 f
  data arrival time                                                                    1.5228

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5228
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3772


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1792/S (MUX21X1)                                               0.5032    0.0317 @   1.0687 r
  U1792/Q (MUX21X1)                                               0.5048    0.3190 @   1.3877 f
  io_cmd_o[18] (net)                            4     156.8114              0.0000     1.3877 f
  io_cmd_o[18] (out)                                              0.5195    0.1348 @   1.5225 f
  data arrival time                                                                    1.5225

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5225
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3775


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1780/S (MUX21X1)                                               0.5034    0.0230 @   1.0599 r
  U1780/Q (MUX21X1)                                               0.1834    0.1816 @   1.2416 f
  n2732 (net)                                   2      52.4834              0.0000     1.2416 f
  icc_place1839/INP (NBUFFX2)                                     0.1835    0.0304 @   1.2720 f
  icc_place1839/Z (NBUFFX2)                                       0.2493    0.1778 @   1.4498 f
  io_cmd_o[12] (net)                            3     152.6792              0.0000     1.4498 f
  io_cmd_o[12] (out)                                              0.2588    0.0720 @   1.5218 f
  data arrival time                                                                    1.5218

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5218
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3782


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1804/S (MUX21X1)                                               0.5032    0.0317 @   1.0687 r
  U1804/Q (MUX21X1)                                               0.0518    0.1304     1.1990 r
  n5205 (net)                                   1       3.4485              0.0000     1.1990 r
  icc_place1819/INP (NBUFFX2)                                     0.0518    0.0000 &   1.1990 r
  icc_place1819/Z (NBUFFX2)                                       0.3515    0.1954 @   1.3945 r
  mem_cmd_o[24] (net)                           5     217.8492              0.0000     1.3945 r
  icc_place2039/INP (NBUFFX2)                                     0.3546    0.0230 @   1.4174 r
  icc_place2039/Z (NBUFFX2)                                       0.0471    0.1038     1.5212 r
  io_cmd_o[24] (net)                            1       6.3789              0.0000     1.5212 r
  io_cmd_o[24] (out)                                              0.0471    0.0001 &   1.5214 r
  data arrival time                                                                    1.5214

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5214
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3786


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1877/IN1 (AND2X1)                                              0.3056    0.0059 @   0.9974 f
  U1877/Q (AND2X1)                                                0.0449    0.0880     1.0854 f
  n5196 (net)                                   1       4.5252              0.0000     1.0854 f
  icc_place1889/INP (NBUFFX2)                                     0.0449    0.0000 &   1.0854 f
  icc_place1889/Z (NBUFFX2)                                       0.4248    0.2102 @   1.2956 f
  n2544 (net)                                   4     260.4027              0.0000     1.2956 f
  icc_place2030/INP (NBUFFX2)                                     0.4766    0.1042 @   1.3998 f
  icc_place2030/Z (NBUFFX2)                                       0.0845    0.1176 @   1.5174 f
  io_cmd_o[67] (net)                            1      33.5729              0.0000     1.5174 f
  io_cmd_o[67] (out)                                              0.0848    0.0038 @   1.5213 f
  data arrival time                                                                    1.5213

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5213
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3787


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1774/S (MUX21X1)                                               0.4753    0.0018 @   1.0493 f
  U1774/Q (MUX21X1)                                               0.4687    0.2998 @   1.3491 r
  io_cmd_o[9] (net)                             4     138.2654              0.0000     1.3491 r
  U1775/INP (NBUFFX2)                                             0.4846    0.0590 @   1.4081 r
  U1775/Z (NBUFFX2)                                               0.0470    0.1122     1.5202 r
  mem_cmd_o[9] (net)                            1       1.1686              0.0000     1.5202 r
  mem_cmd_o[9] (out)                                              0.0470    0.0000 &   1.5202 r
  data arrival time                                                                    1.5202

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5202
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3798


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1816/S (MUX21X1)                                               0.5033    0.0314 @   1.0684 r
  U1816/Q (MUX21X1)                                               0.1930    0.2056 @   1.2740 r
  n2718 (net)                                   1      51.8599              0.0000     1.2740 r
  icc_place1808/INP (NBUFFX2)                                     0.1938    0.0336 @   1.3076 r
  icc_place1808/Z (NBUFFX2)                                       0.2498    0.1602 @   1.4678 r
  io_cmd_o[30] (net)                            4     138.5617              0.0000     1.4678 r
  io_cmd_o[30] (out)                                              0.2758    0.0522 @   1.5200 r
  data arrival time                                                                    1.5200

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5200
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3800


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1778/S (MUX21X2)                                               0.4763    0.0010 @   1.0484 f
  U1778/Q (MUX21X2)                                               0.3918    0.2573 @   1.3057 r
  n2733 (net)                                   4     208.4972              0.0000     1.3057 r
  mem_cmd_o[11] (out)                                             0.4639    0.2131 @   1.5188 r
  data arrival time                                                                    1.5188

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3812


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1830/S (MUX21X1)                                               0.4804    0.0292 @   1.0766 f
  U1830/Q (MUX21X1)                                               0.4826    0.3046 @   1.3812 r
  n2713 (net)                                   2     142.3908              0.0000     1.3812 r
  io_cmd_o[37] (out)                                              0.5007    0.1370 @   1.5183 r
  data arrival time                                                                    1.5183

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3817


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1836/S (MUX21X1)                                               0.5035    0.0289 @   1.0658 r
  U1836/Q (MUX21X1)                                               0.0504    0.1292     1.1950 r
  n5201 (net)                                   1       2.9562              0.0000     1.1950 r
  icc_place1793/INP (NBUFFX2)                                     0.0504    0.0000 &   1.1950 r
  icc_place1793/Z (NBUFFX2)                                       0.3607    0.1888 @   1.3838 r
  io_cmd_o[40] (net)                            5     217.6817              0.0000     1.3838 r
  icc_place2044/INP (NBUFFX2)                                     0.3641    0.0246 @   1.4084 r
  icc_place2044/Z (NBUFFX2)                                       0.0519    0.1089     1.5173 r
  mem_cmd_o[40] (net)                           1       9.8635              0.0000     1.5173 r
  mem_cmd_o[40] (out)                                             0.0519    0.0003 &   1.5177 r
  data arrival time                                                                    1.5177

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5177
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3823


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U5080/IN1 (AND2X1)                                              0.4766    0.0051 @   1.0525 f
  U5080/Q (AND2X1)                                                0.0731    0.1148     1.1674 f
  n2740 (net)                                   1      12.4989              0.0000     1.1674 f
  icc_place1927/INP (NBUFFX2)                                     0.0731    0.0074 &   1.1747 f
  icc_place1927/Z (NBUFFX2)                                       0.3309    0.1710 @   1.3457 f
  io_cmd_o[0] (net)                             4     198.6192              0.0000     1.3457 f
  icc_place2033/INP (NBUFFX2)                                     0.3886    0.0896 @   1.4353 f
  icc_place2033/Z (NBUFFX2)                                       0.0375    0.0813     1.5167 f
  mem_cmd_o[0] (net)                            1       1.9866              0.0000     1.5167 f
  mem_cmd_o[0] (out)                                              0.0375    0.0000 &   1.5167 f
  data arrival time                                                                    1.5167

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3833


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1762/S (MUX21X1)                                               0.4748    0.0008 @   1.0483 f
  U1762/Q (MUX21X1)                                               0.6095    0.3431 @   1.3913 f
  n2738 (net)                                   2     186.0289              0.0000     1.3913 f
  mem_cmd_o[2] (out)                                              0.6458    0.1250 @   1.5163 f
  data arrival time                                                                    1.5163

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5163
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3837


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1770/S (MUX21X1)                                               0.4782    0.0104 @   1.0578 f
  U1770/Q (MUX21X1)                                               0.0765    0.1459     1.2037 r
  n2736 (net)                                   1      12.4055              0.0000     1.2037 r
  icc_place1846/INP (NBUFFX2)                                     0.0765    0.0090 &   1.2127 r
  icc_place1846/Z (NBUFFX2)                                       0.3671    0.1738 @   1.3865 r
  mem_cmd_o[7] (net)                            4     214.6269              0.0000     1.3865 r
  mem_cmd_o[7] (out)                                              0.4223    0.1296 @   1.5161 r
  data arrival time                                                                    1.5161

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3839


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1824/S (MUX21X1)                                               0.4804    0.0295 @   1.0769 f
  U1824/Q (MUX21X1)                                               0.0554    0.1010     1.1780 f
  n2715 (net)                                   1       5.8322              0.0000     1.1780 f
  icc_place1802/INP (NBUFFX2)                                     0.0554    0.0001 &   1.1780 f
  icc_place1802/Z (NBUFFX2)                                       0.4145    0.1550 @   1.3330 f
  n2457 (net)                                   2     245.6322              0.0000     1.3330 f
  icc_place1803/INP (NBUFFX2)                                     0.4401    0.0220 @   1.3550 f
  icc_place1803/Z (NBUFFX2)                                       0.1449    0.1507 @   1.5058 f
  mem_cmd_o[34] (net)                           3      79.2419              0.0000     1.5058 f
  mem_cmd_o[34] (out)                                             0.1458    0.0103 @   1.5160 f
  data arrival time                                                                    1.5160

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5160
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3840


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1905/IN1 (AND2X1)                                              0.3235    0.0065 @   0.9936 r
  U1905/Q (AND2X1)                                                0.0626    0.1104     1.1041 r
  n2688 (net)                                   1       9.0852              0.0000     1.1041 r
  icc_place1874/INP (NBUFFX2)                                     0.0626    0.0002 &   1.1043 r
  icc_place1874/Z (NBUFFX2)                                       0.3852    0.1528 @   1.2571 r
  mem_cmd_o[81] (net)                           4     220.1926              0.0000     1.2571 r
  icc_place2027/INP (NBUFFX2)                                     0.4867    0.1467 @   1.4038 r
  icc_place2027/Z (NBUFFX2)                                       0.0469    0.1122     1.5160 r
  io_cmd_o[81] (net)                            1       1.0205              0.0000     1.5160 r
  io_cmd_o[81] (out)                                              0.0469    0.0000 &   1.5160 r
  data arrival time                                                                    1.5160

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5160
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3840


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1762/S (MUX21X1)                                               0.4980    0.0008 @   1.0378 r
  U1762/Q (MUX21X1)                                               0.6292    0.3513 @   1.3890 r
  n2738 (net)                                   2     186.0881              0.0000     1.3890 r
  mem_cmd_o[2] (out)                                              0.6642    0.1270 @   1.5160 r
  data arrival time                                                                    1.5160

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5160
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3840


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1901/IN1 (AND2X1)                                              0.3236    0.0044 @   0.9915 r
  U1901/Q (AND2X1)                                                0.2442    0.1948 @   1.1863 r
  n2689 (net)                                   2      71.9363              0.0000     1.1863 r
  icc_place1876/INP (NBUFFX2)                                     0.2454    0.0596 @   1.2459 r
  icc_place1876/Z (NBUFFX2)                                       0.1968    0.1570 @   1.4029 r
  mem_cmd_o[79] (net)                           3     107.9908              0.0000     1.4029 r
  mem_cmd_o[79] (out)                                             0.2064    0.1127 @   1.5156 r
  data arrival time                                                                    1.5156

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5156
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3844


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1913/IN1 (AND2X1)                                              0.3239    0.0076 @   0.9947 r
  U1913/Q (AND2X1)                                                0.4404    0.2654 @   1.2601 r
  io_cmd_o[85] (net)                            4     132.8905              0.0000     1.2601 r
  U1914/INP (NBUFFX2)                                             0.4502    0.1067 @   1.3668 r
  U1914/Z (NBUFFX2)                                               0.0666    0.1283 @   1.4952 r
  mem_cmd_o[85] (net)                           1      18.9590              0.0000     1.4952 r
  mem_cmd_o[85] (out)                                             0.0666    0.0204 @   1.5155 r
  data arrival time                                                                    1.5155

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3845


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1764/S (MUX21X1)                                               0.4997    0.0087 @   1.0457 r
  U1764/Q (MUX21X1)                                               0.1445    0.1834 @   1.2291 r
  n5209 (net)                                   1      35.8556              0.0000     1.2291 r
  icc_place1849/INP (NBUFFX2)                                     0.1448    0.0150 @   1.2441 r
  icc_place1849/Z (NBUFFX2)                                       0.3769    0.2213 @   1.4653 r
  mem_cmd_o[4] (net)                            4     232.4393              0.0000     1.4653 r
  mem_cmd_o[4] (out)                                              0.3893    0.0501 @   1.5154 r
  data arrival time                                                                    1.5154

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5154
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3846


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1806/S (MUX21X1)                                               0.5035    0.0299 @   1.0668 r
  U1806/Q (MUX21X1)                                               0.2304    0.2029 @   1.2697 f
  n2722 (net)                                   2      68.4908              0.0000     1.2697 f
  icc_place1818/INP (NBUFFX2)                                     0.2319    0.0222 @   1.2919 f
  icc_place1818/Z (NBUFFX2)                                       0.2538    0.1728 @   1.4647 f
  mem_cmd_o[25] (net)                           2     149.4327              0.0000     1.4647 f
  mem_cmd_o[25] (out)                                             0.2760    0.0499 @   1.5146 f
  data arrival time                                                                    1.5146

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5146
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3854


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1949/IN1 (AND2X1)                                              0.3235    0.0065 @   0.9936 r
  U1949/Q (AND2X1)                                                0.2168    0.1826 @   1.1762 r
  n5188 (net)                                   1      62.5537              0.0000     1.1762 r
  icc_place1924/INP (NBUFFX2)                                     0.2183    0.0381 @   1.2144 r
  icc_place1924/Z (NBUFFX2)                                       0.4428    0.2528 @   1.4671 r
  mem_cmd_o[103] (net)                          4     269.2178              0.0000     1.4671 r
  mem_cmd_o[103] (out)                                            0.4509    0.0469 @   1.5140 r
  data arrival time                                                                    1.5140

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5140
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3860


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1802/S (MUX21X1)                                               0.5035    0.0298 @   1.0668 r
  U1802/Q (MUX21X1)                                               0.0617    0.1074     1.1742 f
  n2723 (net)                                   1       8.1543              0.0000     1.1742 f
  icc_place1820/INP (NBUFFX2)                                     0.0617    0.0032 &   1.1774 f
  icc_place1820/Z (NBUFFX2)                                       0.3797    0.2227 @   1.4001 f
  n2475 (net)                                   4     239.3569              0.0000     1.4001 f
  io_cmd_o[23] (out)                                              0.3848    0.1138 @   1.5138 f
  data arrival time                                                                    1.5138

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5138
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3862


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1901/IN1 (AND2X1)                                              0.3057    0.0041 @   0.9956 f
  U1901/Q (AND2X1)                                                0.2471    0.1973 @   1.1929 f
  n2689 (net)                                   2      71.8179              0.0000     1.1929 f
  icc_place1876/INP (NBUFFX2)                                     0.2483    0.0606 @   1.2535 f
  icc_place1876/Z (NBUFFX2)                                       0.1889    0.1501 @   1.4036 f
  mem_cmd_o[79] (net)                           3     107.8252              0.0000     1.4036 f
  mem_cmd_o[79] (out)                                             0.1989    0.1092 @   1.5128 f
  data arrival time                                                                    1.5128

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5128
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3872


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1774/S (MUX21X1)                                               0.4984    0.0019 @   1.0388 r
  U1774/Q (MUX21X1)                                               0.4687    0.3028 @   1.3416 r
  io_cmd_o[9] (net)                             4     138.2654              0.0000     1.3416 r
  U1775/INP (NBUFFX2)                                             0.4846    0.0590 @   1.4005 r
  U1775/Z (NBUFFX2)                                               0.0470    0.1122     1.5127 r
  mem_cmd_o[9] (net)                            1       1.1686              0.0000     1.5127 r
  mem_cmd_o[9] (out)                                              0.0470    0.0000 &   1.5127 r
  data arrival time                                                                    1.5127

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5127
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3873


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1913/IN1 (AND2X1)                                              0.3060    0.0072 @   0.9987 f
  U1913/Q (AND2X1)                                                0.4530    0.2836 @   1.2823 f
  io_cmd_o[85] (net)                            4     132.6657              0.0000     1.2823 f
  U1914/INP (NBUFFX2)                                             0.4624    0.1095 @   1.3918 f
  U1914/Z (NBUFFX2)                                               0.0607    0.1044 @   1.4962 f
  mem_cmd_o[85] (net)                           1      18.9590              0.0000     1.4962 f
  mem_cmd_o[85] (out)                                             0.0608    0.0160 @   1.5121 f
  data arrival time                                                                    1.5121

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5121
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3879


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1983/IN1 (AND2X1)                                              0.3235    0.0067 @   0.9939 r
  U1983/Q (AND2X1)                                                0.0577    0.1072     1.1010 r
  n2667 (net)                                   1       7.2317              0.0000     1.1010 r
  icc_place1903/INP (NBUFFX2)                                     0.0577    0.0008 &   1.1018 r
  icc_place1903/Z (NBUFFX2)                                       0.3753    0.1481 @   1.2499 r
  n2558 (net)                                   4     213.6989              0.0000     1.2499 r
  icc_place2011/INP (NBUFFX2)                                     0.4729    0.1180 @   1.3679 r
  icc_place2011/Z (NBUFFX2)                                       0.0869    0.1408 @   1.5087 r
  mem_cmd_o[120] (net)                          1      30.8036              0.0000     1.5087 r
  mem_cmd_o[120] (out)                                            0.0872    0.0032 @   1.5120 r
  data arrival time                                                                    1.5120

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5120
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3880


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1778/S (MUX21X2)                                               0.4978    0.0010 @   1.0379 r
  U1778/Q (MUX21X2)                                               0.3918    0.2603 @   1.2982 r
  n2733 (net)                                   4     208.4972              0.0000     1.2982 r
  mem_cmd_o[11] (out)                                             0.4639    0.2131 @   1.5113 r
  data arrival time                                                                    1.5113

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5113
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3887


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1830/S (MUX21X1)                                               0.5034    0.0296 @   1.0666 r
  U1830/Q (MUX21X1)                                               0.4826    0.3075 @   1.3741 r
  n2713 (net)                                   2     142.3908              0.0000     1.3741 r
  io_cmd_o[37] (out)                                              0.5007    0.1370 @   1.5111 r
  data arrival time                                                                    1.5111

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5111
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3889


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1852/S (MUX21X1)                                               0.4804    0.0226 @   1.0700 f
  U1852/Q (MUX21X1)                                               0.0529    0.0988     1.1689 f
  n5198 (net)                                   1       4.9467              0.0000     1.1689 f
  icc_place1855/INP (NBUFFX2)                                     0.0529    0.0001 &   1.1689 f
  icc_place1855/Z (NBUFFX2)                                       0.4541    0.1945 @   1.3634 f
  n2510 (net)                                   4     269.9364              0.0000     1.3634 f
  io_cmd_o[52] (out)                                              0.5491    0.1461 @   1.5095 f
  data arrival time                                                                    1.5095

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5095
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3905


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1770/S (MUX21X1)                                               0.5013    0.0105 @   1.0475 r
  U1770/Q (MUX21X1)                                               0.0765    0.1485     1.1960 r
  n2736 (net)                                   1      12.4055              0.0000     1.1960 r
  icc_place1846/INP (NBUFFX2)                                     0.0765    0.0090 &   1.2050 r
  icc_place1846/Z (NBUFFX2)                                       0.3671    0.1738 @   1.3788 r
  mem_cmd_o[7] (net)                            4     214.6269              0.0000     1.3788 r
  mem_cmd_o[7] (out)                                              0.4223    0.1296 @   1.5084 r
  data arrival time                                                                    1.5084

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3916


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1762/S (MUX21X1)                                               0.4980    0.0008 @   1.0378 r
  U1762/Q (MUX21X1)                                               0.6095    0.3443 @   1.3821 f
  n2738 (net)                                   2     186.0289              0.0000     1.3821 f
  mem_cmd_o[2] (out)                                              0.6458    0.1250 @   1.5071 f
  data arrival time                                                                    1.5071

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5071
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3929


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1824/S (MUX21X1)                                               0.5035    0.0299 @   1.0669 r
  U1824/Q (MUX21X1)                                               0.0554    0.1020     1.1689 f
  n2715 (net)                                   1       5.8322              0.0000     1.1689 f
  icc_place1802/INP (NBUFFX2)                                     0.0554    0.0001 &   1.1690 f
  icc_place1802/Z (NBUFFX2)                                       0.4145    0.1550 @   1.3240 f
  n2457 (net)                                   2     245.6322              0.0000     1.3240 f
  icc_place1803/INP (NBUFFX2)                                     0.4401    0.0220 @   1.3460 f
  icc_place1803/Z (NBUFFX2)                                       0.1449    0.1507 @   1.4967 f
  mem_cmd_o[34] (net)                           3      79.2419              0.0000     1.4967 f
  mem_cmd_o[34] (out)                                             0.1458    0.0103 @   1.5070 f
  data arrival time                                                                    1.5070

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5070
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3930


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1818/S (MUX21X1)                                               0.4803    0.0303 @   1.0777 f
  U1818/Q (MUX21X1)                                               0.1517    0.1622 @   1.2399 f
  n2717 (net)                                   1      40.9966              0.0000     1.2399 f
  icc_place1807/INP (NBUFFX2)                                     0.1521    0.0215 @   1.2614 f
  icc_place1807/Z (NBUFFX2)                                       0.2984    0.1679 @   1.4293 f
  mem_cmd_o[31] (net)                           4     175.3366              0.0000     1.4293 f
  mem_cmd_o[31] (out)                                             0.3444    0.0777 @   1.5070 f
  data arrival time                                                                    1.5070

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5070
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3930


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1764/S (MUX21X1)                                               0.4766    0.0086 @   1.0561 f
  U1764/Q (MUX21X1)                                               0.1387    0.1536 @   1.2097 f
  n5209 (net)                                   1      35.7964              0.0000     1.2097 f
  icc_place1849/INP (NBUFFX2)                                     0.1389    0.0146 @   1.2243 f
  icc_place1849/Z (NBUFFX2)                                       0.3650    0.2313 @   1.4556 f
  mem_cmd_o[4] (net)                            4     232.2145              0.0000     1.4556 f
  mem_cmd_o[4] (out)                                              0.3779    0.0500 @   1.5056 f
  data arrival time                                                                    1.5056

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5056
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3944


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1937/IN1 (AND2X1)                                              0.3236    0.0041 @   0.9913 r
  U1937/Q (AND2X1)                                                0.5094    0.2915 @   1.2828 r
  io_cmd_o[97] (net)                            4     154.8324              0.0000     1.2828 r
  U1938/INP (NBUFFX2)                                             0.5214    0.0390 @   1.3218 r
  U1938/Z (NBUFFX2)                                               0.1105    0.1563 @   1.4781 r
  mem_cmd_o[97] (net)                           1      44.5046              0.0000     1.4781 r
  mem_cmd_o[97] (out)                                             0.1112    0.0263 @   1.5043 r
  data arrival time                                                                    1.5043

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5043
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3957


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1937/IN1 (AND2X1)                                              0.3057    0.0039 @   0.9954 f
  U1937/Q (AND2X1)                                                0.5257    0.3157 @   1.3110 f
  io_cmd_o[97] (net)                            4     154.6077              0.0000     1.3110 f
  U1938/INP (NBUFFX2)                                             0.5373    0.0390 @   1.3501 f
  U1938/Z (NBUFFX2)                                               0.1010    0.1298 @   1.4799 f
  mem_cmd_o[97] (net)                           1      44.5046              0.0000     1.4799 f
  mem_cmd_o[97] (out)                                             0.1017    0.0224 @   1.5022 f
  data arrival time                                                                    1.5022

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3978


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1861/IN1 (AND2X1)                                              0.3056    0.0024 @   0.9938 f
  U1861/Q (AND2X1)                                                0.2414    0.1937 @   1.1875 f
  n2700 (net)                                   2      69.7267              0.0000     1.1875 f
  icc_place1899/INP (NBUFFX2)                                     0.2432    0.0442 @   1.2317 f
  icc_place1899/Z (NBUFFX2)                                       0.3283    0.1791 @   1.4109 f
  io_cmd_o[59] (net)                            1     189.9372              0.0000     1.4109 f
  io_cmd_o[59] (out)                                              0.3849    0.0913 @   1.5021 f
  data arrival time                                                                    1.5021

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3979


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1830/S (MUX21X1)                                               0.4804    0.0292 @   1.0766 f
  U1830/Q (MUX21X1)                                               0.4674    0.2931 @   1.3697 f
  n2713 (net)                                   2     142.3316              0.0000     1.3697 f
  io_cmd_o[37] (out)                                              0.4861    0.1319 @   1.5017 f
  data arrival time                                                                    1.5017

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3983


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1846/S (MUX21X1)                                               0.4763    0.0022 @   1.0497 f
  U1846/Q (MUX21X1)                                               0.0940    0.1298     1.1795 f
  n2706 (net)                                   1      20.8602              0.0000     1.1795 f
  icc_place1784/INP (NBUFFX2)                                     0.0940    0.0171 &   1.1966 f
  icc_place1784/Z (NBUFFX2)                                       0.2897    0.1583 @   1.3549 f
  io_cmd_o[45] (net)                            4     170.1213              0.0000     1.3549 f
  io_cmd_o[45] (out)                                              0.3281    0.1463 @   1.5012 f
  data arrival time                                                                    1.5012

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3988


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1927/IN1 (AND2X1)                                              0.3057    0.0031 @   0.9946 f
  U1927/Q (AND2X1)                                                0.4804    0.3205 @   1.3151 f
  io_cmd_o[92] (net)                            4     146.0785              0.0000     1.3151 f
  U1928/INP (NBUFFX2)                                             0.4808    0.0624 @   1.3775 f
  U1928/Z (NBUFFX2)                                               0.0873    0.1197 @   1.4972 f
  mem_cmd_o[92] (net)                           1      35.6922              0.0000     1.4972 f
  mem_cmd_o[92] (out)                                             0.0876    0.0039 @   1.5011 f
  data arrival time                                                                    1.5011

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5011
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3989


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1852/S (MUX21X1)                                               0.5034    0.0229 @   1.0599 r
  U1852/Q (MUX21X1)                                               0.0529    0.0999     1.1597 f
  n5198 (net)                                   1       4.9467              0.0000     1.1597 f
  icc_place1855/INP (NBUFFX2)                                     0.0529    0.0001 &   1.1598 f
  icc_place1855/Z (NBUFFX2)                                       0.4541    0.1945 @   1.3543 f
  n2510 (net)                                   4     269.9364              0.0000     1.3543 f
  io_cmd_o[52] (out)                                              0.5491    0.1461 @   1.5004 f
  data arrival time                                                                    1.5004

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3996


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1861/IN1 (AND2X1)                                              0.3235    0.0025 @   0.9897 r
  U1861/Q (AND2X1)                                                0.2386    0.1918 @   1.1815 r
  n2700 (net)                                   2      69.8450              0.0000     1.1815 r
  icc_place1899/INP (NBUFFX2)                                     0.2404    0.0446 @   1.2261 r
  icc_place1899/Z (NBUFFX2)                                       0.3403    0.1829 @   1.4090 r
  io_cmd_o[59] (net)                            1     189.9372              0.0000     1.4090 r
  io_cmd_o[59] (out)                                              0.3950    0.0913 @   1.5003 r
  data arrival time                                                                    1.5003

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5003
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3997


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1871/IN1 (AND2X1)                                              0.3236    0.0055 @   0.9926 r
  U1871/Q (AND2X1)                                                0.5552    0.3023 @   1.2949 r
  io_cmd_o[64] (net)                            4     167.0507              0.0000     1.2949 r
  io_cmd_o[64] (out)                                              0.5739    0.2040 @   1.4990 r
  data arrival time                                                                    1.4990

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4010


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1818/S (MUX21X1)                                               0.5034    0.0307 @   1.0677 r
  U1818/Q (MUX21X1)                                               0.1517    0.1635 @   1.2311 f
  n2717 (net)                                   1      40.9966              0.0000     1.2311 f
  icc_place1807/INP (NBUFFX2)                                     0.1521    0.0215 @   1.2526 f
  icc_place1807/Z (NBUFFX2)                                       0.2984    0.1679 @   1.4205 f
  mem_cmd_o[31] (net)                           4     175.3366              0.0000     1.4205 f
  mem_cmd_o[31] (out)                                             0.3444    0.0777 @   1.4982 f
  data arrival time                                                                    1.4982

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4018


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1764/S (MUX21X1)                                               0.4997    0.0087 @   1.0457 r
  U1764/Q (MUX21X1)                                               0.1387    0.1548 @   1.2005 f
  n5209 (net)                                   1      35.7964              0.0000     1.2005 f
  icc_place1849/INP (NBUFFX2)                                     0.1389    0.0146 @   1.2151 f
  icc_place1849/Z (NBUFFX2)                                       0.3650    0.2313 @   1.4464 f
  mem_cmd_o[4] (net)                            4     232.2145              0.0000     1.4464 f
  mem_cmd_o[4] (out)                                              0.3779    0.0500 @   1.4964 f
  data arrival time                                                                    1.4964

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4964
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4036


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1816/S (MUX21X1)                                               0.4802    0.0310 @   1.0784 f
  U1816/Q (MUX21X1)                                               0.1828    0.1790 @   1.2575 f
  n2718 (net)                                   1      51.8007              0.0000     1.2575 f
  icc_place1808/INP (NBUFFX2)                                     0.1836    0.0318 @   1.2893 f
  icc_place1808/Z (NBUFFX2)                                       0.2374    0.1550 @   1.4443 f
  io_cmd_o[30] (net)                            4     138.3369              0.0000     1.4443 f
  io_cmd_o[30] (out)                                              0.2648    0.0520 @   1.4963 f
  data arrival time                                                                    1.4963

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4037


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1778/S (MUX21X2)                                               0.4763    0.0010 @   1.0484 f
  U1778/Q (MUX21X2)                                               0.3779    0.2375 @   1.2859 f
  n2733 (net)                                   4     208.2724              0.0000     1.2859 f
  mem_cmd_o[11] (out)                                             0.4522    0.2095 @   1.4954 f
  data arrival time                                                                    1.4954

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4046


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1927/IN1 (AND2X1)                                              0.3236    0.0034 @   0.9905 r
  U1927/Q (AND2X1)                                                0.4653    0.2958 @   1.2863 r
  io_cmd_o[92] (net)                            4     146.3032              0.0000     1.2863 r
  U1928/INP (NBUFFX2)                                             0.4658    0.0605 @   1.3468 r
  U1928/Z (NBUFFX2)                                               0.0938    0.1435 @   1.4903 r
  mem_cmd_o[92] (net)                           1      35.6922              0.0000     1.4903 r
  mem_cmd_o[92] (out)                                             0.0942    0.0039 @   1.4942 r
  data arrival time                                                                    1.4942

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4942
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4058


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1830/S (MUX21X1)                                               0.5034    0.0296 @   1.0666 r
  U1830/Q (MUX21X1)                                               0.4674    0.2944 @   1.3610 f
  n2713 (net)                                   2     142.3316              0.0000     1.3610 f
  io_cmd_o[37] (out)                                              0.4861    0.1319 @   1.4929 f
  data arrival time                                                                    1.4929

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4929
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4071


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  U1931/IN1 (AND2X1)                                              0.2790    0.0459 @   0.7662 f
  U1931/Q (AND2X1)                                                0.0525    0.0934     0.8597 f
  n2682 (net)                                   1       7.6765              0.0000     0.8597 f
  icc_place1866/INP (NBUFFX2)                                     0.0525    0.0002 &   0.8598 f
  icc_place1866/Z (NBUFFX2)                                       0.4225    0.1665 @   1.0263 f
  io_cmd_o[94] (net)                            4     249.8074              0.0000     1.0263 f
  icc_place2021/INP (NBUFFX2)                                     0.5455    0.3782 @   1.4045 f
  icc_place2021/Z (NBUFFX2)                                       0.0427    0.0878     1.4923 f
  mem_cmd_o[94] (net)                           1       0.9866              0.0000     1.4923 f
  mem_cmd_o[94] (out)                                             0.0427    0.0000 &   1.4923 f
  data arrival time                                                                    1.4923

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4923
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4077


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1897/IN1 (AND2X1)                                              0.3232    0.0003 @   0.9874 r
  U1897/Q (AND2X1)                                                0.3312    0.2283 @   1.2158 r
  io_cmd_o[77] (net)                            4      99.8135              0.0000     1.2158 r
  U1898/INP (NBUFFX2)                                             0.3343    0.0660 @   1.2818 r
  U1898/Z (NBUFFX2)                                               0.1002    0.1334 @   1.4152 r
  mem_cmd_o[77] (net)                           1      44.2001              0.0000     1.4152 r
  mem_cmd_o[77] (out)                                             0.1007    0.0770 @   1.4922 r
  data arrival time                                                                    1.4922

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4078


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1796/S (MUX21X1)                                               0.4805    0.0272 @   1.0747 f
  U1796/Q (MUX21X1)                                               0.0712    0.1425     1.2172 r
  n2726 (net)                                   1      10.3768              0.0000     1.2172 r
  icc_place1827/INP (NBUFFX2)                                     0.0712    0.0088 &   1.2260 r
  icc_place1827/Z (NBUFFX2)                                       0.3864    0.1573 @   1.3833 r
  n2482 (net)                                   4     218.8122              0.0000     1.3833 r
  mem_cmd_o[20] (out)                                             0.4584    0.1087 @   1.4920 r
  data arrival time                                                                    1.4920

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4080


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1846/S (MUX21X1)                                               0.4994    0.0023 @   1.0392 r
  U1846/Q (MUX21X1)                                               0.0940    0.1310     1.1702 f
  n2706 (net)                                   1      20.8602              0.0000     1.1702 f
  icc_place1784/INP (NBUFFX2)                                     0.0940    0.0171 &   1.1873 f
  icc_place1784/Z (NBUFFX2)                                       0.2897    0.1583 @   1.3456 f
  io_cmd_o[45] (net)                            4     170.1213              0.0000     1.3456 f
  io_cmd_o[45] (out)                                              0.3281    0.1463 @   1.4919 f
  data arrival time                                                                    1.4919

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4919
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4081


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1770/S (MUX21X1)                                               0.4782    0.0104 @   1.0578 f
  U1770/Q (MUX21X1)                                               0.0722    0.1145     1.1723 f
  n2736 (net)                                   1      12.3463              0.0000     1.1723 f
  icc_place1846/INP (NBUFFX2)                                     0.0722    0.0083 &   1.1806 f
  icc_place1846/Z (NBUFFX2)                                       0.3551    0.1819 @   1.3625 f
  mem_cmd_o[7] (net)                            4     214.4021              0.0000     1.3625 f
  mem_cmd_o[7] (out)                                              0.4119    0.1283 @   1.4908 f
  data arrival time                                                                    1.4908

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4908
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4092


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1810/S (MUX21X1)                                               0.4802    0.0308 @   1.0783 f
  U1810/Q (MUX21X1)                                               0.0620    0.1360     1.2143 r
  n2720 (net)                                   1       6.9688              0.0000     1.2143 r
  icc_place1812/INP (NBUFFX2)                                     0.0620    0.0001 &   1.2145 r
  icc_place1812/Z (NBUFFX2)                                       0.3747    0.1474 @   1.3618 r
  n2467 (net)                                   5     212.4509              0.0000     1.3618 r
  mem_cmd_o[27] (out)                                             0.4705    0.1290 @   1.4908 r
  data arrival time                                                                    1.4908

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4908
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4092


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1804/S (MUX21X1)                                               0.4802    0.0312 @   1.0787 f
  U1804/Q (MUX21X1)                                               0.0485    0.0950     1.1737 f
  n5205 (net)                                   1       3.3893              0.0000     1.1737 f
  icc_place1819/INP (NBUFFX2)                                     0.0485    0.0000 &   1.1738 f
  icc_place1819/Z (NBUFFX2)                                       0.3402    0.2088 @   1.3826 f
  mem_cmd_o[24] (net)                           5     217.5339              0.0000     1.3826 f
  icc_place2039/INP (NBUFFX2)                                     0.3434    0.0229 @   1.4055 f
  icc_place2039/Z (NBUFFX2)                                       0.0411    0.0839     1.4894 f
  io_cmd_o[24] (net)                            1       6.3789              0.0000     1.4894 f
  io_cmd_o[24] (out)                                              0.0411    0.0001 &   1.4895 f
  data arrival time                                                                    1.4895

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4895
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4104


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1969/IN1 (AND2X1)                                              0.3234    0.0020 @   0.9891 r
  U1969/Q (AND2X1)                                                0.2134    0.1822 @   1.1713 r
  n2673 (net)                                   2      60.8914              0.0000     1.1713 r
  icc_place1915/INP (NBUFFX2)                                     0.2144    0.0269 @   1.1982 r
  icc_place1915/Z (NBUFFX2)                                       0.2386    0.1635 @   1.3617 r
  mem_cmd_o[113] (net)                          3     132.8255              0.0000     1.3617 r
  mem_cmd_o[113] (out)                                            0.2548    0.1271 @   1.4889 r
  data arrival time                                                                    1.4889

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4889
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4111


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1939/IN1 (AND2X1)                                              0.3235    0.0067 @   0.9938 r
  U1939/Q (AND2X1)                                                0.0485    0.0997     1.0936 r
  n5190 (net)                                   1       3.8195              0.0000     1.0936 r
  icc_place1862/INP (NBUFFX2)                                     0.0485    0.0000 &   1.0936 r
  icc_place1862/Z (NBUFFX2)                                       0.3942    0.1805 @   1.2741 r
  n2517 (net)                                   4     232.4610              0.0000     1.2741 r
  icc_place2018/INP (NBUFFX2)                                     0.4403    0.0781 @   1.3522 r
  icc_place2018/Z (NBUFFX2)                                       0.0803    0.1340 @   1.4862 r
  mem_cmd_o[98] (net)                           1      27.2132              0.0000     1.4862 r
  mem_cmd_o[98] (out)                                             0.0805    0.0026 @   1.4888 r
  data arrival time                                                                    1.4888

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4112


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1816/S (MUX21X1)                                               0.5033    0.0314 @   1.0684 r
  U1816/Q (MUX21X1)                                               0.1828    0.1803 @   1.2487 f
  n2718 (net)                                   1      51.8007              0.0000     1.2487 f
  icc_place1808/INP (NBUFFX2)                                     0.1836    0.0318 @   1.2805 f
  icc_place1808/Z (NBUFFX2)                                       0.2374    0.1550 @   1.4355 f
  io_cmd_o[30] (net)                            4     138.3369              0.0000     1.4355 f
  io_cmd_o[30] (out)                                              0.2648    0.0520 @   1.4875 f
  data arrival time                                                                    1.4875

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4875
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4125


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1969/IN1 (AND2X1)                                              0.3055    0.0018 @   0.9933 f
  U1969/Q (AND2X1)                                                0.2152    0.1823 @   1.1756 f
  n2673 (net)                                   2      60.7731              0.0000     1.1756 f
  icc_place1915/INP (NBUFFX2)                                     0.2161    0.0271 @   1.2027 f
  icc_place1915/Z (NBUFFX2)                                       0.2296    0.1602 @   1.3629 f
  mem_cmd_o[113] (net)                          3     132.6599              0.0000     1.3629 f
  mem_cmd_o[113] (out)                                            0.2464    0.1236 @   1.4865 f
  data arrival time                                                                    1.4865

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4135


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1778/S (MUX21X2)                                               0.4978    0.0010 @   1.0379 r
  U1778/Q (MUX21X2)                                               0.3779    0.2390 @   1.2770 f
  n2733 (net)                                   4     208.2724              0.0000     1.2770 f
  mem_cmd_o[11] (out)                                             0.4522    0.2095 @   1.4865 f
  data arrival time                                                                    1.4865

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4135


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1903/IN1 (AND2X1)                                              0.3057    0.0043 @   0.9958 f
  U1903/Q (AND2X1)                                                0.1993    0.1745 @   1.1702 f
  n5195 (net)                                   1      55.8524              0.0000     1.1702 f
  icc_place1875/INP (NBUFFX2)                                     0.2003    0.0162 @   1.1864 f
  icc_place1875/Z (NBUFFX2)                                       0.3764    0.2462 @   1.4326 f
  mem_cmd_o[80] (net)                           4     241.4704              0.0000     1.4326 f
  mem_cmd_o[80] (out)                                             0.3841    0.0532 @   1.4858 f
  data arrival time                                                                    1.4858

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4858
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4142


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1897/IN1 (AND2X1)                                              0.3053    0.0003 @   0.9918 f
  U1897/Q (AND2X1)                                                0.3384    0.2382 @   1.2300 f
  io_cmd_o[77] (net)                            4      99.5887              0.0000     1.2300 f
  U1898/INP (NBUFFX2)                                             0.3414    0.0667 @   1.2967 f
  U1898/Z (NBUFFX2)                                               0.0925    0.1176 @   1.4143 f
  mem_cmd_o[77] (net)                           1      44.2001              0.0000     1.4143 f
  mem_cmd_o[77] (out)                                             0.0930    0.0706 @   1.4849 f
  data arrival time                                                                    1.4849

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4849
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4151


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1796/S (MUX21X1)                                               0.5035    0.0276 @   1.0646 r
  U1796/Q (MUX21X1)                                               0.0712    0.1451     1.2097 r
  n2726 (net)                                   1      10.3768              0.0000     1.2097 r
  icc_place1827/INP (NBUFFX2)                                     0.0712    0.0088 &   1.2186 r
  icc_place1827/Z (NBUFFX2)                                       0.3864    0.1573 @   1.3758 r
  n2482 (net)                                   4     218.8122              0.0000     1.3758 r
  mem_cmd_o[20] (out)                                             0.4584    0.1087 @   1.4846 r
  data arrival time                                                                    1.4846

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4154


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1905/IN1 (AND2X1)                                              0.3056    0.0063 @   0.9978 f
  U1905/Q (AND2X1)                                                0.0572    0.0975     1.0953 f
  n2688 (net)                                   1       9.0260              0.0000     1.0953 f
  icc_place1874/INP (NBUFFX2)                                     0.0572    0.0002 &   1.0955 f
  icc_place1874/Z (NBUFFX2)                                       0.3722    0.1578 @   1.2533 f
  mem_cmd_o[81] (net)                           4     219.9678              0.0000     1.2533 f
  icc_place2027/INP (NBUFFX2)                                     0.4766    0.1462 @   1.3995 f
  icc_place2027/Z (NBUFFX2)                                       0.0400    0.0850     1.4846 f
  io_cmd_o[81] (net)                            1       1.0205              0.0000     1.4846 f
  io_cmd_o[81] (out)                                              0.0400    0.0000 &   1.4846 f
  data arrival time                                                                    1.4846

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4154


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1826/S (MUX21X1)                                               0.4802    0.0312 @   1.0787 f
  U1826/Q (MUX21X1)                                               0.0708    0.1422     1.2209 r
  n5202 (net)                                   1      10.2324              0.0000     1.2209 r
  icc_place2009/INP (NBUFFX2)                                     0.0708    0.0067 &   1.2275 r
  icc_place2009/Z (NBUFFX2)                                       0.2888    0.1797 @   1.4073 r
  io_cmd_o[35] (net)                            5     181.3629              0.0000     1.4073 r
  io_cmd_o[35] (out)                                              0.2897    0.0772 @   1.4845 r
  data arrival time                                                                    1.4845

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4155


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1836/S (MUX21X1)                                               0.4805    0.0284 @   1.0759 f
  U1836/Q (MUX21X1)                                               0.0472    0.0938     1.1697 f
  n5201 (net)                                   1       2.8970              0.0000     1.1697 f
  icc_place1793/INP (NBUFFX2)                                     0.0472    0.0000 &   1.1697 f
  icc_place1793/Z (NBUFFX2)                                       0.3488    0.2011 @   1.3709 f
  io_cmd_o[40] (net)                            5     217.3148              0.0000     1.3709 f
  icc_place2044/INP (NBUFFX2)                                     0.3523    0.0246 @   1.3954 f
  icc_place2044/Z (NBUFFX2)                                       0.0457    0.0884     1.4839 f
  mem_cmd_o[40] (net)                           1       9.8635              0.0000     1.4839 f
  mem_cmd_o[40] (out)                                             0.0457    0.0003 &   1.4842 f
  data arrival time                                                                    1.4842

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4158


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1810/S (MUX21X1)                                               0.5033    0.0313 @   1.0682 r
  U1810/Q (MUX21X1)                                               0.0620    0.1387     1.2069 r
  n2720 (net)                                   1       6.9688              0.0000     1.2069 r
  icc_place1812/INP (NBUFFX2)                                     0.0620    0.0001 &   1.2070 r
  icc_place1812/Z (NBUFFX2)                                       0.3747    0.1474 @   1.3544 r
  n2467 (net)                                   5     212.4509              0.0000     1.3544 r
  mem_cmd_o[27] (out)                                             0.4705    0.1290 @   1.4834 r
  data arrival time                                                                    1.4834

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4834
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4166


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1915/IN1 (AND2X1)                                              0.3235    0.0066 @   0.9937 r
  U1915/Q (AND2X1)                                                0.0523    0.1028     1.0965 r
  n2685 (net)                                   1       5.2068              0.0000     1.0965 r
  icc_place1869/INP (NBUFFX2)                                     0.0523    0.0013 &   1.0978 r
  icc_place1869/Z (NBUFFX2)                                       0.3871    0.1575 @   1.2553 r
  n2524 (net)                                   4     220.1277              0.0000     1.2553 r
  icc_place2024/INP (NBUFFX2)                                     0.4664    0.1165 @   1.3718 r
  icc_place2024/Z (NBUFFX2)                                       0.0458    0.1099     1.4817 r
  mem_cmd_o[86] (net)                           1       0.9851              0.0000     1.4817 r
  mem_cmd_o[86] (out)                                             0.0458    0.0000 &   1.4817 r
  data arrival time                                                                    1.4817

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4817
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4183


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1770/S (MUX21X1)                                               0.5013    0.0105 @   1.0475 r
  U1770/Q (MUX21X1)                                               0.0722    0.1156     1.1630 f
  n2736 (net)                                   1      12.3463              0.0000     1.1630 f
  icc_place1846/INP (NBUFFX2)                                     0.0722    0.0083 &   1.1713 f
  icc_place1846/Z (NBUFFX2)                                       0.3551    0.1819 @   1.3532 f
  mem_cmd_o[7] (net)                            4     214.4021              0.0000     1.3532 f
  mem_cmd_o[7] (out)                                              0.4119    0.1283 @   1.4815 f
  data arrival time                                                                    1.4815

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4185


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1983/IN1 (AND2X1)                                              0.3056    0.0066 @   0.9981 f
  U1983/Q (AND2X1)                                                0.0522    0.0940     1.0920 f
  n2667 (net)                                   1       7.1725              0.0000     1.0920 f
  icc_place1903/INP (NBUFFX2)                                     0.0522    0.0007 &   1.0928 f
  icc_place1903/Z (NBUFFX2)                                       0.3627    0.1526 @   1.2454 f
  n2558 (net)                                   4     213.4742              0.0000     1.2454 f
  icc_place2011/INP (NBUFFX2)                                     0.4625    0.1180 @   1.3634 f
  icc_place2011/Z (NBUFFX2)                                       0.0797    0.1146 @   1.4780 f
  mem_cmd_o[120] (net)                          1      30.8036              0.0000     1.4780 f
  mem_cmd_o[120] (out)                                            0.0800    0.0032 @   1.4812 f
  data arrival time                                                                    1.4812

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4188


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1774/S (MUX21X1)                                               0.4753    0.0018 @   1.0493 f
  U1774/Q (MUX21X1)                                               0.4534    0.2880 @   1.3373 f
  io_cmd_o[9] (net)                             4     138.0406              0.0000     1.3373 f
  U1775/INP (NBUFFX2)                                             0.4698    0.0588 @   1.3960 f
  U1775/Z (NBUFFX2)                                               0.0399    0.0848     1.4809 f
  mem_cmd_o[9] (net)                            1       1.1686              0.0000     1.4809 f
  mem_cmd_o[9] (out)                                              0.0399    0.0000 &   1.4809 f
  data arrival time                                                                    1.4809

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4809
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4191


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1804/S (MUX21X1)                                               0.5032    0.0317 @   1.0687 r
  U1804/Q (MUX21X1)                                               0.0485    0.0960     1.1647 f
  n5205 (net)                                   1       3.3893              0.0000     1.1647 f
  icc_place1819/INP (NBUFFX2)                                     0.0485    0.0000 &   1.1647 f
  icc_place1819/Z (NBUFFX2)                                       0.3402    0.2088 @   1.3736 f
  mem_cmd_o[24] (net)                           5     217.5339              0.0000     1.3736 f
  icc_place2039/INP (NBUFFX2)                                     0.3434    0.0229 @   1.3965 f
  icc_place2039/Z (NBUFFX2)                                       0.0411    0.0839     1.4804 f
  io_cmd_o[24] (net)                            1       6.3789              0.0000     1.4804 f
  io_cmd_o[24] (out)                                              0.0411    0.0001 &   1.4805 f
  data arrival time                                                                    1.4805

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4195


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1975/IN1 (AND2X1)                                              0.3235    0.0068 @   0.9939 r
  U1975/Q (AND2X1)                                                0.0502    0.1011     1.0950 r
  n2671 (net)                                   1       4.4468              0.0000     1.0950 r
  icc_place1909/INP (NBUFFX2)                                     0.0502    0.0000 &   1.0950 r
  icc_place1909/Z (NBUFFX2)                                       0.3979    0.1474 @   1.2424 r
  n2564 (net)                                   2     226.6629              0.0000     1.2424 r
  icc_place1910/INP (NBUFFX2)                                     0.4025    0.0323 @   1.2747 r
  icc_place1910/Z (NBUFFX2)                                       0.1981    0.1758 @   1.4504 r
  io_cmd_o[116] (net)                           3     104.5096              0.0000     1.4504 r
  io_cmd_o[116] (out)                                             0.2082    0.0298 @   1.4803 r
  data arrival time                                                                    1.4803

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4197


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1971/IN1 (AND2X1)                                              0.3239    0.0119 @   0.9990 r
  U1971/Q (AND2X1)                                                0.1093    0.1377     1.1367 r
  n2672 (net)                                   2      26.6928              0.0000     1.1367 r
  icc_place1913/INP (NBUFFX2)                                     0.1093    0.0026 &   1.1393 r
  icc_place1913/Z (NBUFFX2)                                       0.2736    0.1605 @   1.2998 r
  io_cmd_o[114] (net)                           3     158.0400              0.0000     1.2998 r
  io_cmd_o[114] (out)                                             0.2937    0.1794 @   1.4792 r
  data arrival time                                                                    1.4792

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4792
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4208


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1957/IN1 (AND2X1)                                              0.3060    0.0115 @   1.0030 f
  U1957/Q (AND2X1)                                                0.4997    0.3211 @   1.3240 f
  io_cmd_o[107] (net)                           4     151.5745              0.0000     1.3240 f
  U1958/INP (NBUFFX2)                                             0.5015    0.0077 @   1.3317 f
  U1958/Z (NBUFFX2)                                               0.1081    0.1314 @   1.4631 f
  mem_cmd_o[107] (net)                          1      49.9113              0.0000     1.4631 f
  mem_cmd_o[107] (out)                                            0.1091    0.0159 @   1.4790 f
  data arrival time                                                                    1.4790

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4790
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4210


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1826/S (MUX21X1)                                               0.5032    0.0317 @   1.0686 r
  U1826/Q (MUX21X1)                                               0.0708    0.1448     1.2135 r
  n5202 (net)                                   1      10.2324              0.0000     1.2135 r
  icc_place2009/INP (NBUFFX2)                                     0.0708    0.0067 &   1.2202 r
  icc_place2009/Z (NBUFFX2)                                       0.2888    0.1797 @   1.3999 r
  io_cmd_o[35] (net)                            5     181.3629              0.0000     1.3999 r
  io_cmd_o[35] (out)                                              0.2897    0.0772 @   1.4771 r
  data arrival time                                                                    1.4771

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4771
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4229


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1784/S (MUX21X1)                                               0.4763    0.0010 @   1.0484 f
  U1784/Q (MUX21X1)                                               0.4672    0.3041 @   1.3525 r
  io_cmd_o[14] (net)                            4     139.2103              0.0000     1.3525 r
  io_cmd_o[14] (out)                                              0.4792    0.1243 @   1.4769 r
  data arrival time                                                                    1.4769

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4769
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4231


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1957/IN1 (AND2X1)                                              0.3239    0.0118 @   0.9990 r
  U1957/Q (AND2X1)                                                0.4839    0.2964 @   1.2954 r
  io_cmd_o[107] (net)                           4     151.7993              0.0000     1.2954 r
  U1958/INP (NBUFFX2)                                             0.4858    0.0077 @   1.3031 r
  U1958/Z (NBUFFX2)                                               0.1168    0.1565 @   1.4595 r
  mem_cmd_o[107] (net)                          1      49.9113              0.0000     1.4595 r
  mem_cmd_o[107] (out)                                            0.1177    0.0166 @   1.4761 r
  data arrival time                                                                    1.4761

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4239


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1903/IN1 (AND2X1)                                              0.3236    0.0045 @   0.9917 r
  U1903/Q (AND2X1)                                                0.1982    0.1757 @   1.1674 r
  n5195 (net)                                   1      55.9116              0.0000     1.1674 r
  icc_place1875/INP (NBUFFX2)                                     0.1993    0.0162 @   1.1836 r
  icc_place1875/Z (NBUFFX2)                                       0.3894    0.2379 @   1.4214 r
  mem_cmd_o[80] (net)                           4     241.6952              0.0000     1.4214 r
  mem_cmd_o[80] (out)                                             0.3968    0.0538 @   1.4753 r
  data arrival time                                                                    1.4753

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4247


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1836/S (MUX21X1)                                               0.5035    0.0289 @   1.0658 r
  U1836/Q (MUX21X1)                                               0.0472    0.0948     1.1607 f
  n5201 (net)                                   1       2.8970              0.0000     1.1607 f
  icc_place1793/INP (NBUFFX2)                                     0.0472    0.0000 &   1.1607 f
  icc_place1793/Z (NBUFFX2)                                       0.3488    0.2011 @   1.3618 f
  io_cmd_o[40] (net)                            5     217.3148              0.0000     1.3618 f
  icc_place2044/INP (NBUFFX2)                                     0.3523    0.0246 @   1.3864 f
  icc_place2044/Z (NBUFFX2)                                       0.0457    0.0884     1.4748 f
  mem_cmd_o[40] (net)                           1       9.8635              0.0000     1.4748 f
  mem_cmd_o[40] (out)                                             0.0457    0.0003 &   1.4751 f
  data arrival time                                                                    1.4751

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4751
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4249


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1774/S (MUX21X1)                                               0.4984    0.0019 @   1.0388 r
  U1774/Q (MUX21X1)                                               0.4534    0.2893 @   1.3281 f
  io_cmd_o[9] (net)                             4     138.0406              0.0000     1.3281 f
  U1775/INP (NBUFFX2)                                             0.4698    0.0588 @   1.3869 f
  U1775/Z (NBUFFX2)                                               0.0399    0.0848     1.4717 f
  mem_cmd_o[9] (net)                            1       1.1686              0.0000     1.4717 f
  mem_cmd_o[9] (out)                                              0.0399    0.0000 &   1.4717 f
  data arrival time                                                                    1.4717

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4717
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4283


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1899/IN1 (AND2X1)                                              0.3236    0.0061 @   0.9932 r
  U1899/Q (AND2X1)                                                0.1962    0.1722 @   1.1655 r
  n2690 (net)                                   2      54.9324              0.0000     1.1655 r
  icc_place1879/INP (NBUFFX2)                                     0.1972    0.0091 @   1.1745 r
  icc_place1879/Z (NBUFFX2)                                       0.2945    0.1666 @   1.3412 r
  mem_cmd_o[78] (net)                           1     163.7562              0.0000     1.3412 r
  mem_cmd_o[78] (out)                                             0.3350    0.1304 @   1.4716 r
  data arrival time                                                                    1.4716

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4716
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4284


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1899/IN1 (AND2X1)                                              0.3056    0.0059 @   0.9974 f
  U1899/Q (AND2X1)                                                0.1955    0.1729 @   1.1702 f
  n2690 (net)                                   2      54.8141              0.0000     1.1702 f
  icc_place1879/INP (NBUFFX2)                                     0.1964    0.0088 @   1.1790 f
  icc_place1879/Z (NBUFFX2)                                       0.2837    0.1643 @   1.3433 f
  mem_cmd_o[78] (net)                           1     163.7562              0.0000     1.3433 f
  mem_cmd_o[78] (out)                                             0.3257    0.1281 @   1.4714 f
  data arrival time                                                                    1.4714

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4714
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4286


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1895/IN1 (AND2X1)                                              0.3055    0.0021 @   0.9936 f
  U1895/Q (AND2X1)                                                0.5200    0.3079 @   1.3015 f
  io_cmd_o[76] (net)                            4     151.4871              0.0000     1.3015 f
  io_cmd_o[76] (out)                                              0.5354    0.1682 @   1.4697 f
  data arrival time                                                                    1.4697

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4303


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1971/IN1 (AND2X1)                                              0.3060    0.0115 @   1.0030 f
  U1971/Q (AND2X1)                                                0.1048    0.1281     1.1311 f
  n2672 (net)                                   2      26.5745              0.0000     1.1311 f
  icc_place1913/INP (NBUFFX2)                                     0.1048    0.0024 &   1.1335 f
  icc_place1913/Z (NBUFFX2)                                       0.2637    0.1651 @   1.2985 f
  io_cmd_o[114] (net)                           3     157.8744              0.0000     1.2985 f
  io_cmd_o[114] (out)                                             0.2846    0.1708 @   1.4693 f
  data arrival time                                                                    1.4693

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4307


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1784/S (MUX21X1)                                               0.4978    0.0010 @   1.0379 r
  U1784/Q (MUX21X1)                                               0.4672    0.3068 @   1.3448 r
  io_cmd_o[14] (net)                            4     139.2103              0.0000     1.3448 r
  io_cmd_o[14] (out)                                              0.4792    0.1243 @   1.4691 r
  data arrival time                                                                    1.4691

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4309


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1885/IN1 (AND2X1)                                              0.3235    0.0066 @   0.9937 r
  U1885/Q (AND2X1)                                                0.0478    0.0992     1.0929 r
  n2693 (net)                                   1       3.5650              0.0000     1.0929 r
  icc_place1884/INP (NBUFFX2)                                     0.0478    0.0000 &   1.0929 r
  icc_place1884/Z (NBUFFX2)                                       0.3979    0.1483 @   1.2412 r
  io_cmd_o[71] (net)                            4     227.1043              0.0000     1.2412 r
  icc_place2029/INP (NBUFFX2)                                     0.5091    0.1093 @   1.3506 r
  icc_place2029/Z (NBUFFX2)                                       0.0479    0.1146     1.4652 r
  mem_cmd_o[71] (net)                           1       0.9705              0.0000     1.4652 r
  mem_cmd_o[71] (out)                                             0.0479    0.0000 &   1.4652 r
  data arrival time                                                                    1.4652

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4652
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4348


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1796/S (MUX21X1)                                               0.4805    0.0272 @   1.0747 f
  U1796/Q (MUX21X1)                                               0.0672    0.1106     1.1853 f
  n2726 (net)                                   1      10.3176              0.0000     1.1853 f
  icc_place1827/INP (NBUFFX2)                                     0.0672    0.0082 &   1.1935 f
  icc_place1827/Z (NBUFFX2)                                       0.3735    0.1627 @   1.3562 f
  n2482 (net)                                   4     218.5874              0.0000     1.3562 f
  mem_cmd_o[20] (out)                                             0.4476    0.1088 @   1.4650 f
  data arrival time                                                                    1.4650

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4650
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4350


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1939/IN1 (AND2X1)                                              0.3056    0.0065 @   0.9980 f
  U1939/Q (AND2X1)                                                0.0428    0.0863     1.0843 f
  n5190 (net)                                   1       3.7603              0.0000     1.0843 f
  icc_place1862/INP (NBUFFX2)                                     0.0428    0.0000 &   1.0843 f
  icc_place1862/Z (NBUFFX2)                                       0.3831    0.1906 @   1.2749 f
  n2517 (net)                                   4     232.2362              0.0000     1.2749 f
  icc_place2018/INP (NBUFFX2)                                     0.4290    0.0779 @   1.3528 f
  icc_place2018/Z (NBUFFX2)                                       0.0734    0.1094 @   1.4623 f
  mem_cmd_o[98] (net)                           1      27.2132              0.0000     1.4623 f
  mem_cmd_o[98] (out)                                             0.0736    0.0026 @   1.4649 f
  data arrival time                                                                    1.4649

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4649
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4351


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1810/S (MUX21X1)                                               0.4802    0.0308 @   1.0783 f
  U1810/Q (MUX21X1)                                               0.0584    0.1036     1.1819 f
  n2720 (net)                                   1       6.9096              0.0000     1.1819 f
  icc_place1812/INP (NBUFFX2)                                     0.0584    0.0001 &   1.1820 f
  icc_place1812/Z (NBUFFX2)                                       0.3621    0.1520 @   1.3341 f
  n2467 (net)                                   5     212.1730              0.0000     1.3341 f
  mem_cmd_o[27] (out)                                             0.4606    0.1289 @   1.4630 f
  data arrival time                                                                    1.4630

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4630
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4370


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1875/IN1 (AND2X1)                                              0.3236    0.0058 @   0.9930 r
  U1875/Q (AND2X1)                                                0.0473    0.0988     1.0918 r
  n2696 (net)                                   1       3.3865              0.0000     1.0918 r
  icc_place1891/INP (NBUFFX2)                                     0.0473    0.0000 &   1.0918 r
  icc_place1891/Z (NBUFFX2)                                       0.3874    0.1510 @   1.2428 r
  n2546 (net)                                   4     221.4648              0.0000     1.2428 r
  io_cmd_o[66] (out)                                              0.4834    0.2202 @   1.4630 r
  data arrival time                                                                    1.4630

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4630
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4370


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1889/IN1 (AND2X1)                                              0.3060    0.0115 @   1.0029 f
  U1889/Q (AND2X1)                                                0.4201    0.2824 @   1.2853 f
  io_cmd_o[73] (net)                            4     126.7097              0.0000     1.2853 f
  U1890/INP (NBUFFX2)                                             0.4247    0.0607 @   1.3460 f
  U1890/Z (NBUFFX2)                                               0.0806    0.1132 @   1.4592 f
  mem_cmd_o[73] (net)                           1      32.1707              0.0000     1.4592 f
  mem_cmd_o[73] (out)                                             0.0809    0.0037 @   1.4629 f
  data arrival time                                                                    1.4629

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4629
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4371


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1889/IN1 (AND2X1)                                              0.3239    0.0118 @   0.9989 r
  U1889/Q (AND2X1)                                                0.4080    0.2646 @   1.2636 r
  io_cmd_o[73] (net)                            4     126.9345              0.0000     1.2636 r
  U1890/INP (NBUFFX2)                                             0.4127    0.0604 @   1.3240 r
  U1890/Z (NBUFFX2)                                               0.0866    0.1344 @   1.4584 r
  mem_cmd_o[73] (net)                           1      32.1707              0.0000     1.4584 r
  mem_cmd_o[73] (out)                                             0.0870    0.0037 @   1.4621 r
  data arrival time                                                                    1.4621

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4621
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4379


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1784/S (MUX21X1)                                               0.4763    0.0010 @   1.0484 f
  U1784/Q (MUX21X1)                                               0.4519    0.2928 @   1.3412 f
  io_cmd_o[14] (net)                            4     138.9855              0.0000     1.3412 f
  io_cmd_o[14] (out)                                              0.4642    0.1202 @   1.4614 f
  data arrival time                                                                    1.4614

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4614
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4386


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1985/IN1 (AND2X1)                                              0.3234    0.0028 @   0.9899 r
  U1985/Q (AND2X1)                                                0.0699    0.1151     1.1051 r
  n2666 (net)                                   1      11.8577              0.0000     1.1051 r
  icc_place1902/INP (NBUFFX2)                                     0.0699    0.0004 &   1.1055 r
  icc_place1902/Z (NBUFFX2)                                       0.3585    0.1838 @   1.2892 r
  io_cmd_o[121] (net)                           4     212.9559              0.0000     1.2892 r
  icc_place2010/INP (NBUFFX2)                                     0.3914    0.0688 @   1.3580 r
  icc_place2010/Z (NBUFFX2)                                       0.0421    0.1015     1.4596 r
  mem_cmd_o[121] (net)                          1       0.9230              0.0000     1.4596 r
  mem_cmd_o[121] (out)                                            0.0421    0.0000 &   1.4596 r
  data arrival time                                                                    1.4596

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4596
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4404


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1826/S (MUX21X1)                                               0.4802    0.0312 @   1.0787 f
  U1826/Q (MUX21X1)                                               0.0668    0.1103     1.1890 f
  n5202 (net)                                   1      10.1732              0.0000     1.1890 f
  icc_place2009/INP (NBUFFX2)                                     0.0668    0.0058 &   1.1947 f
  icc_place2009/Z (NBUFFX2)                                       0.2790    0.1903 @   1.3850 f
  io_cmd_o[35] (net)                            5     181.0933              0.0000     1.3850 f
  io_cmd_o[35] (out)                                              0.2799    0.0736 @   1.4586 f
  data arrival time                                                                    1.4586

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4586
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4414


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1911/IN1 (AND2X1)                                              0.3239    0.0074 @   0.9946 r
  U1911/Q (AND2X1)                                                0.3561    0.2372 @   1.2318 r
  io_cmd_o[84] (net)                            4     107.5749              0.0000     1.2318 r
  U1912/INP (NBUFFX2)                                             0.3601    0.1171 @   1.3489 r
  U1912/Z (NBUFFX2)                                               0.0474    0.1045     1.4534 r
  mem_cmd_o[84] (net)                           1       6.4567              0.0000     1.4534 r
  mem_cmd_o[84] (out)                                             0.0474    0.0050 &   1.4583 r
  data arrival time                                                                    1.4583

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4583
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4417


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1875/IN1 (AND2X1)                                              0.3057    0.0056 @   0.9971 f
  U1875/Q (AND2X1)                                                0.0416    0.0853     1.0824 f
  n2696 (net)                                   1       3.3274              0.0000     1.0824 f
  icc_place1891/INP (NBUFFX2)                                     0.0416    0.0000 &   1.0824 f
  icc_place1891/Z (NBUFFX2)                                       0.3744    0.1564 @   1.2389 f
  n2546 (net)                                   4     221.2400              0.0000     1.2389 f
  io_cmd_o[66] (out)                                              0.4731    0.2181 @   1.4570 f
  data arrival time                                                                    1.4570

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4570
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4430


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1796/S (MUX21X1)                                               0.5035    0.0276 @   1.0646 r
  U1796/Q (MUX21X1)                                               0.0672    0.1117     1.1762 f
  n2726 (net)                                   1      10.3176              0.0000     1.1762 f
  icc_place1827/INP (NBUFFX2)                                     0.0672    0.0082 &   1.1845 f
  icc_place1827/Z (NBUFFX2)                                       0.3735    0.1627 @   1.3472 f
  n2482 (net)                                   4     218.5874              0.0000     1.3472 f
  mem_cmd_o[20] (out)                                             0.4476    0.1088 @   1.4560 f
  data arrival time                                                                    1.4560

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4440


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1975/IN1 (AND2X1)                                              0.3056    0.0066 @   0.9981 f
  U1975/Q (AND2X1)                                                0.0445    0.0877     1.0858 f
  n2671 (net)                                   1       4.3876              0.0000     1.0858 f
  icc_place1909/INP (NBUFFX2)                                     0.0445    0.0000 &   1.0858 f
  icc_place1909/Z (NBUFFX2)                                       0.3848    0.1521 @   1.2379 f
  n2564 (net)                                   2     226.6038              0.0000     1.2379 f
  icc_place1910/INP (NBUFFX2)                                     0.3895    0.0308 @   1.2687 f
  icc_place1910/Z (NBUFFX2)                                       0.1878    0.1576 @   1.4263 f
  io_cmd_o[116] (net)                           3     104.3440              0.0000     1.4263 f
  io_cmd_o[116] (out)                                             0.1984    0.0297 @   1.4560 f
  data arrival time                                                                    1.4560

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4440


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1828/S (MUX21X1)                                               0.4805    0.0273 @   1.0747 f
  U1828/Q (MUX21X1)                                               0.4831    0.3089 @   1.3836 r
  n2714 (net)                                   5     143.6479              0.0000     1.3836 r
  io_cmd_o[36] (out)                                              0.4961    0.0713 @   1.4549 r
  data arrival time                                                                    1.4549

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4549
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4451


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1911/IN1 (AND2X1)                                              0.3060    0.0070 @   0.9985 f
  U1911/Q (AND2X1)                                                0.3649    0.2491 @   1.2476 f
  io_cmd_o[84] (net)                            4     107.3502              0.0000     1.2476 f
  U1912/INP (NBUFFX2)                                             0.3688    0.1179 @   1.3655 f
  U1912/Z (NBUFFX2)                                               0.0422    0.0854     1.4509 f
  mem_cmd_o[84] (net)                           1       6.4567              0.0000     1.4509 f
  mem_cmd_o[84] (out)                                             0.0422    0.0037 &   1.4546 f
  data arrival time                                                                    1.4546

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4546
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4454


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1810/S (MUX21X1)                                               0.5033    0.0313 @   1.0682 r
  U1810/Q (MUX21X1)                                               0.0584    0.1047     1.1729 f
  n2720 (net)                                   1       6.9096              0.0000     1.1729 f
  icc_place1812/INP (NBUFFX2)                                     0.0584    0.0001 &   1.1731 f
  icc_place1812/Z (NBUFFX2)                                       0.3621    0.1520 @   1.3251 f
  n2467 (net)                                   5     212.1730              0.0000     1.3251 f
  mem_cmd_o[27] (out)                                             0.4606    0.1289 @   1.4540 f
  data arrival time                                                                    1.4540

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4540
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4460


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1915/IN1 (AND2X1)                                              0.3056    0.0064 @   0.9979 f
  U1915/Q (AND2X1)                                                0.0466    0.0894     1.0873 f
  n2685 (net)                                   1       5.1476              0.0000     1.0873 f
  icc_place1869/INP (NBUFFX2)                                     0.0466    0.0011 &   1.0884 f
  icc_place1869/Z (NBUFFX2)                                       0.3745    0.1641 @   1.2525 f
  n2524 (net)                                   4     219.9029              0.0000     1.2525 f
  icc_place2024/INP (NBUFFX2)                                     0.4559    0.1165 @   1.3690 f
  icc_place2024/Z (NBUFFX2)                                       0.0391    0.0838     1.4528 f
  mem_cmd_o[86] (net)                           1       0.9851              0.0000     1.4528 f
  mem_cmd_o[86] (out)                                             0.0391    0.0000 &   1.4528 f
  data arrival time                                                                    1.4528

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4528
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4472


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1784/S (MUX21X1)                                               0.4978    0.0010 @   1.0379 r
  U1784/Q (MUX21X1)                                               0.4519    0.2940 @   1.3319 f
  io_cmd_o[14] (net)                            4     138.9855              0.0000     1.3319 f
  io_cmd_o[14] (out)                                              0.4642    0.1202 @   1.4521 f
  data arrival time                                                                    1.4521

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4521
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4479


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1933/IN1 (AND2X1)                                              0.3236    0.0041 @   0.9913 r
  U1933/Q (AND2X1)                                                0.0715    0.1162     1.1074 r
  n2681 (net)                                   1      12.4779              0.0000     1.1074 r
  icc_place1865/INP (NBUFFX2)                                     0.0715    0.0004 &   1.1079 r
  icc_place1865/Z (NBUFFX2)                                       0.3507    0.1919 @   1.2997 r
  mem_cmd_o[95] (net)                           4     212.2481              0.0000     1.2997 r
  icc_place2020/INP (NBUFFX2)                                     0.3570    0.0329 @   1.3327 r
  icc_place2020/Z (NBUFFX2)                                       0.0533    0.1097     1.4424 r
  io_cmd_o[95] (net)                            1      11.2709              0.0000     1.4424 r
  io_cmd_o[95] (out)                                              0.0533    0.0095 &   1.4519 r
  data arrival time                                                                    1.4519

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4481


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1909/IN1 (AND2X1)                                              0.3055    0.0019 @   0.9934 f
  U1909/Q (AND2X1)                                                0.0444    0.0876     1.0810 f
  n2686 (net)                                   1       4.3348              0.0000     1.0810 f
  icc_place1871/INP (NBUFFX2)                                     0.0444    0.0000 &   1.0810 f
  icc_place1871/Z (NBUFFX2)                                       0.3989    0.2098 @   1.2908 f
  n2526 (net)                                   4     243.9923              0.0000     1.2908 f
  io_cmd_o[83] (out)                                              0.4320    0.1608 @   1.4516 f
  data arrival time                                                                    1.4516

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4516
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4484


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1909/IN1 (AND2X1)                                              0.3234    0.0020 @   0.9892 r
  U1909/Q (AND2X1)                                                0.0501    0.1010     1.0901 r
  n2686 (net)                                   1       4.3940              0.0000     1.0901 r
  icc_place1871/INP (NBUFFX2)                                     0.0501    0.0000 &   1.0902 r
  icc_place1871/Z (NBUFFX2)                                       0.4117    0.1970 @   1.2872 r
  n2526 (net)                                   4     244.2171              0.0000     1.2872 r
  io_cmd_o[83] (out)                                              0.4438    0.1631 @   1.4503 r
  data arrival time                                                                    1.4503

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4503
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4497


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1826/S (MUX21X1)                                               0.5032    0.0317 @   1.0686 r
  U1826/Q (MUX21X1)                                               0.0668    0.1114     1.1800 f
  n5202 (net)                                   1      10.1732              0.0000     1.1800 f
  icc_place2009/INP (NBUFFX2)                                     0.0668    0.0058 &   1.1858 f
  icc_place2009/Z (NBUFFX2)                                       0.2790    0.1903 @   1.3760 f
  io_cmd_o[35] (net)                            5     181.0933              0.0000     1.3760 f
  io_cmd_o[35] (out)                                              0.2799    0.0736 @   1.4497 f
  data arrival time                                                                    1.4497

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4497
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4503


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1923/IN1 (AND2X1)                                              0.3235    0.0023 @   0.9894 r
  U1923/Q (AND2X1)                                                0.0580    0.1074     1.0968 r
  n2684 (net)                                   1       7.3338              0.0000     1.0968 r
  icc_place1868/INP (NBUFFX2)                                     0.0580    0.0034 &   1.1002 r
  icc_place1868/Z (NBUFFX2)                                       0.3610    0.1861 @   1.2862 r
  io_cmd_o[90] (net)                            4     215.9365              0.0000     1.2862 r
  icc_place2023/INP (NBUFFX2)                                     0.3840    0.0618 @   1.3481 r
  icc_place2023/Z (NBUFFX2)                                       0.0417    0.1007     1.4488 r
  mem_cmd_o[90] (net)                           1       0.9299              0.0000     1.4488 r
  mem_cmd_o[90] (out)                                             0.0417    0.0000 &   1.4488 r
  data arrival time                                                                    1.4488

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4488
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4512


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1794/S (MUX21X1)                                               0.4804    0.0298 @   1.0773 f
  U1794/Q (MUX21X1)                                               0.0571    0.1321     1.2094 r
  n2727 (net)                                   1       5.2669              0.0000     1.2094 r
  icc_place1830/INP (NBUFFX2)                                     0.0571    0.0011 &   1.2105 r
  icc_place1830/Z (NBUFFX2)                                       0.3224    0.1816 @   1.3920 r
  n2485 (net)                                   4     196.8973              0.0000     1.3920 r
  mem_cmd_o[19] (out)                                             0.3260    0.0559 @   1.4479 r
  data arrival time                                                                    1.4479

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4479
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4521


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U1828/S (MUX21X1)                                               0.5035    0.0277 @   1.0647 r
  U1828/Q (MUX21X1)                                               0.4831    0.3118 @   1.3765 r
  n2714 (net)                                   5     143.6479              0.0000     1.3765 r
  io_cmd_o[36] (out)                                              0.4961    0.0713 @   1.4477 r
  data arrival time                                                                    1.4477

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4477
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4523


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1869/IN1 (AND2X1)                                              0.3236    0.0061 @   0.9932 r
  U1869/Q (AND2X1)                                                0.0486    0.0998     1.0930 r
  n2698 (net)                                   1       3.8370              0.0000     1.0930 r
  icc_place1894/INP (NBUFFX2)                                     0.0486    0.0000 &   1.0931 r
  icc_place1894/Z (NBUFFX2)                                       0.3860    0.1483 @   1.2414 r
  io_cmd_o[63] (net)                            4     219.5466              0.0000     1.2414 r
  icc_place2051/INP (NBUFFX2)                                     0.4700    0.0748 @   1.3162 r
  icc_place2051/Z (NBUFFX2)                                       0.0540    0.1182     1.4345 r
  mem_cmd_o[63] (net)                           1       7.5110              0.0000     1.4345 r
  mem_cmd_o[63] (out)                                             0.0540    0.0112 &   1.4456 r
  data arrival time                                                                    1.4456

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4456
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4544


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1977/IN1 (AND2X1)                                              0.3235    0.0068 @   0.9939 r
  U1977/Q (AND2X1)                                                0.0753    0.1186     1.1125 r
  n2670 (net)                                   1      13.8934              0.0000     1.1125 r
  icc_place1908/INP (NBUFFX2)                                     0.0753    0.0084 &   1.1209 r
  icc_place1908/Z (NBUFFX2)                                       0.3683    0.1485 @   1.2694 r
  io_cmd_o[117] (net)                           4     209.3648              0.0000     1.2694 r
  icc_place2013/INP (NBUFFX2)                                     0.4470    0.0553 @   1.3247 r
  icc_place2013/Z (NBUFFX2)                                       0.0551    0.1178     1.4425 r
  mem_cmd_o[117] (net)                          1       9.2756              0.0000     1.4425 r
  mem_cmd_o[117] (out)                                            0.0551    0.0024 &   1.4449 r
  data arrival time                                                                    1.4449

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4449
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4551


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1836/S (MUX21X1)                                               0.4805    0.0284 @   1.0759 f
  U1836/Q (MUX21X1)                                               0.0504    0.1267     1.2026 r
  n5201 (net)                                   1       2.9562              0.0000     1.2026 r
  icc_place1793/INP (NBUFFX2)                                     0.0504    0.0000 &   1.2026 r
  icc_place1793/Z (NBUFFX2)                                       0.3607    0.1888 @   1.3913 r
  io_cmd_o[40] (net)                            5     217.6817              0.0000     1.3913 r
  io_cmd_o[40] (out)                                              0.3771    0.0528 @   1.4441 r
  data arrival time                                                                    1.4441

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4441
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4559


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1772/INP (NBUFFX2)                                     0.3235    0.0288 @   0.7332 r
  icc_place1772/Z (NBUFFX2)                                       0.4976    0.3038 @   1.0369 r
  n2425 (net)                                  53     314.1575              0.0000     1.0369 r
  U5080/IN1 (AND2X1)                                              0.4997    0.0052 @   1.0421 r
  U5080/Q (AND2X1)                                                0.0801    0.1361     1.1782 r
  n2740 (net)                                   1      12.5581              0.0000     1.1782 r
  icc_place1927/INP (NBUFFX2)                                     0.0801    0.0089 &   1.1872 r
  icc_place1927/Z (NBUFFX2)                                       0.3425    0.1647 @   1.3519 r
  io_cmd_o[0] (net)                             4     198.8440              0.0000     1.3519 r
  io_cmd_o[0] (out)                                               0.3985    0.0910 @   1.4429 r
  data arrival time                                                                    1.4429

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4429
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4571


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1973/IN1 (AND2X1)                                              0.3234    0.0016 @   0.9887 r
  U1973/Q (AND2X1)                                                0.0686    0.1143     1.1030 r
  n5186 (net)                                   1      11.3636              0.0000     1.1030 r
  icc_place1912/INP (NBUFFX2)                                     0.0686    0.0046 &   1.1077 r
  icc_place1912/Z (NBUFFX2)                                       0.3862    0.2028 @   1.3105 r
  mem_cmd_o[115] (net)                          4     234.0400              0.0000     1.3105 r
  icc_place2014/INP (NBUFFX2)                                     0.3872    0.0085 @   1.3190 r
  icc_place2014/Z (NBUFFX2)                                       0.0598    0.1179     1.4369 r
  io_cmd_o[115] (net)                           1      15.3578              0.0000     1.4369 r
  io_cmd_o[115] (out)                                             0.0598    0.0059 &   1.4428 r
  data arrival time                                                                    1.4428

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4428
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4572


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1798/S (MUX21X1)                                               0.4804    0.0292 @   1.0766 f
  U1798/Q (MUX21X1)                                               0.4890    0.3251 @   1.4017 r
  n2725 (net)                                   4     150.4439              0.0000     1.4017 r
  mem_cmd_o[21] (out)                                             0.4900    0.0410 @   1.4427 r
  data arrival time                                                                    1.4427

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4427
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4573


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1828/S (MUX21X1)                                               0.4805    0.0273 @   1.0747 f
  U1828/Q (MUX21X1)                                               0.4669    0.2976 @   1.3724 f
  n2714 (net)                                   5     143.2810              0.0000     1.3724 f
  io_cmd_o[36] (out)                                              0.4803    0.0703 @   1.4427 f
  data arrival time                                                                    1.4427

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4427
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4573


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1772/INP (NBUFFX2)                                     0.2754    0.0226 @   0.7430 f
  icc_place1772/Z (NBUFFX2)                                       0.4761    0.3045 @   1.0475 f
  n2425 (net)                                  53     309.8167              0.0000     1.0475 f
  U1788/S (MUX21X1)                                               0.4802    0.0312 @   1.0786 f
  U1788/Q (MUX21X1)                                               0.4780    0.3069 @   1.3855 r
  n2729 (net)                                   4     142.1202              0.0000     1.3855 r
  io_cmd_o[16] (out)                                              0.4922    0.0572 @   1.4427 r
  data arrival time                                                                    1.4427

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4427
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4573


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3234    0.3139 @   0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (net)                           99.8082              0.0000     0.7044 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7044 r
  fifo_v_lo[1] (net)                                   99.8082              0.0000     0.7044 r
  icc_place1774/INP (NBUFFX2)                                     0.3266    0.0473 @   0.7516 r
  icc_place1774/Z (NBUFFX2)                                       0.3232    0.2355 @   0.9871 r
  n2427 (net)                                  57     199.7525              0.0000     0.9871 r
  U1865/IN1 (AND2X1)                                              0.3237    0.0043 @   0.9915 r
  U1865/Q (AND2X1)                                                0.4125    0.2562 @   1.2477 r
  io_cmd_o[61] (net)                            4     124.5830              0.0000     1.2477 r
  U1866/INP (NBUFFX2)                                             0.4192    0.0566 @   1.3043 r
  U1866/Z (NBUFFX2)                                               0.0856    0.1346 @   1.4389 r
  mem_cmd_o[61] (net)                           1      31.3183              0.0000     1.4389 r
  mem_cmd_o[61] (out)                                             0.0859    0.0036 @   1.4424 r
  data arrival time                                                                    1.4424

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4424
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4576


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1779    0.0000     0.3904 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2753    0.3299 @   0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    11      99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (net)                           99.5242              0.0000     0.7203 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7203 f
  fifo_v_lo[1] (net)                                   99.5242              0.0000     0.7203 f
  icc_place1774/INP (NBUFFX2)                                     0.2789    0.0409 @   0.7613 f
  icc_place1774/Z (NBUFFX2)                                       0.3053    0.2302 @   0.9915 f
  n2427 (net)                                  57     198.6270              0.0000     0.9915 f
  U1865/IN1 (AND2X1)                                              0.3058    0.0040 @   0.9955 f
  U1865/Q (AND2X1)                                                0.4238    0.2724 @   1.2679 f
  io_cmd_o[61] (net)                            4     124.3582              0.0000     1.2679 f
  U1866/INP (NBUFFX2)                                             0.4303    0.0576 @   1.3255 f
  U1866/Z (NBUFFX2)                                               0.0795    0.1129 @   1.4384 f
  mem_cmd_o[61] (net)                           1      31.3183              0.0000     1.4384 f
  mem_cmd_o[61] (out)                                             0.0799    0.0036 @   1.4420 f
  data arrival time                                                                    1.4420

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4420
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4580


1
