// Seed: 3771837935
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_16(
      id_15, 1
  );
  wire id_17, id_18;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input wire id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    input uwire id_7,
    input wor id_8,
    input supply0 id_9
);
  reg  id_11;
  wire id_12;
  always @(id_5) id_11 <= 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
