# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Multimedia_Unit_Project.srcs/sources_1/new/IF_ID_REG.vhd" \
"../../../../Multimedia_Unit_Project.srcs/IF_ID_REG_sim/new/IF_ID_REG_tb.vhd" \

# Do not sort compile order
nosort
