// Seed: 774421140
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input supply0 id_3
);
  wire id_5;
endmodule
module module_1 #(
    parameter id_4 = 32'd53
) (
    input wire id_0,
    output wire id_1,
    input uwire id_2,
    input supply0 id_3,
    input wand _id_4,
    output supply0 id_5
);
  assign id_1 = id_0;
  logic id_7;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_3
  );
  logic id_8;
  ;
  assign id_7[id_4] = {id_3, 1'b0 ? -1 : id_7, id_7, id_2, id_4};
endmodule
