/* Generated by Yosys 0.9+431 (git sha1 428455c1, gcc 13.3.0-6ubuntu2~24.04 -fPIC -Os) */

/* keep =  1  */
/* top =  1  */
/* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:4" */
module main(clk, prop_neg, a, b, c, ctl_b, \im.reset );
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:38" */
  wire _00_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:38" */
  wire _01_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:38" */
  wire _02_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:38" */
  wire [7:0] _03_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:38" */
  wire [7:0] _04_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:38" */
  wire [7:0] _05_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:38" */
  wire [7:0] _06_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:38" */
  wire [7:0] _07_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:38" */
  wire [7:0] _08_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:38" */
  wire [7:0] _09_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:38" */
  wire [7:0] _10_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:38" */
  wire [7:0] _11_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:39" */
  wire _12_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:30" */
  wire [7:0] _13_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:30" */
  wire [7:0] _14_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:30" */
  wire [7:0] _15_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:30" */
  wire _16_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:30" */
  wire [7:0] _17_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:30" */
  wire _18_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:30" */
  wire [7:0] _19_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:30" */
  wire [7:0] _20_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:49" */
  wire [7:0] _21_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:49" */
  wire [7:0] _22_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:31" */
  wire _23_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:49" */
  wire _24_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:49" */
  wire [7:0] _25_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:52" */
  wire [7:0] _26_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:52" */
  wire [7:0] _27_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:49" */
  wire [7:0] _28_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:52" */
  wire [7:0] _29_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:35|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/spec.v:10" */
  wire [7:0] _30_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:35|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/spec.v:9" */
  wire [7:0] _31_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:35|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/spec.v:10" */
  wire [7:0] _32_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:35|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/spec.v:9" */
  wire [7:0] _33_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:9" */
  input [7:0] a;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:9" */
  input [7:0] b;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:9" */
  input [7:0] c;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:6" */
  input clk;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:14" */
  /* unused_bits = "0" */
  wire ctl_a1;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:14" */
  /* unused_bits = "0" */
  wire ctl_a2;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:14" */
  /* unused_bits = "0" */
  wire ctl_a3;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:8" */
  input ctl_b;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:15" */
  reg ctl_b1 = 1'h0;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:15" */
  reg ctl_b2 = 1'h0;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:15" */
  reg ctl_b3 = 1'h0;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:9" */
  reg [7:0] \im.p1_a  = 8'h00;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:9" */
  reg [7:0] \im.p1_b  = 8'h00;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:9" */
  reg [7:0] \im.p1_c  = 8'h00;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:8" */
  /* unused_bits = "0" */
  wire \im.p1_ctl_1 ;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:8" */
  reg \im.p1_ctl_2  = 1'h0;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:12" */
  reg [7:0] \im.p2_c  = 8'h00;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:11" */
  reg \im.p2_ctl_2  = 1'h0;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:12" */
  reg [7:0] \im.p2_m  = 8'h00;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:14" */
  reg [7:0] \im.p3_n  = 8'h00;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:4" */
  input \im.reset ;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:74" */
  wire prop;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:75" */
  output prop_neg;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:11" */
  reg [7:0] ra1 = 8'h00;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:11" */
  reg [7:0] ra2 = 8'h00;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:11" */
  reg [7:0] ra3 = 8'h00;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:12" */
  reg [7:0] rb1 = 8'h00;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:12" */
  reg [7:0] rb2 = 8'h00;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:12" */
  reg [7:0] rb3 = 8'h00;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:13" */
  reg [7:0] rc1 = 8'h00;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:13" */
  reg [7:0] rc2 = 8'h00;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:13" */
  reg [7:0] rc3 = 8'h00;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:10" */
  wire [7:0] s_out;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:35|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/spec.v:9" */
  wire [7:0] \sp.m ;
  always @* if (1'h1) assert(prop);
  assign _12_ = \im.reset  == /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:39" */ 1'h1;
  assign prop = s_out == /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:74" */ \im.p3_n ;
  assign prop_neg = ! /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:75" */ prop;
  always @(posedge clk)
      rb2 <= _07_;
  always @(posedge clk)
      rb3 <= _08_;
  always @(posedge clk)
      rc1 <= _09_;
  always @(posedge clk)
      rc2 <= _10_;
  always @(posedge clk)
      rc3 <= _11_;
  always @(posedge clk)
      ctl_b1 <= _00_;
  always @(posedge clk)
      ctl_b2 <= _01_;
  always @(posedge clk)
      ctl_b3 <= _02_;
  always @(posedge clk)
      ra1 <= _03_;
  always @(posedge clk)
      ra2 <= _04_;
  always @(posedge clk)
      ra3 <= _05_;
  always @(posedge clk)
      rb1 <= _06_;
  assign _02_ = _12_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:39" */ 1'h0 : ctl_b2;
  assign _01_ = _12_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:39" */ 1'h0 : ctl_b1;
  assign _00_ = _12_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:39" */ 1'h0 : ctl_b;
  assign _11_ = _12_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:39" */ 8'h00 : rc2;
  assign _10_ = _12_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:39" */ 8'h00 : rc1;
  assign _09_ = _12_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:39" */ 8'h00 : c;
  assign _08_ = _12_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:39" */ 8'h00 : rb2;
  assign _07_ = _12_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:39" */ 8'h00 : rb1;
  assign _06_ = _12_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:39" */ 8'h00 : b;
  assign _05_ = _12_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:39" */ 8'h00 : ra2;
  assign _04_ = _12_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:39" */ 8'h00 : ra1;
  assign _03_ = _12_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:39" */ 8'h00 : a;
  assign _21_ = \im.p1_a  + /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:49" */ \im.p1_b ;
  assign _22_ = \im.p1_a  & /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:49" */ 8'h01;
  assign _23_ = \im.reset  == /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:31" */ 1'h1;
  assign _24_ = _22_ == /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:49" */ 8'h01;
  always @(posedge clk)
      \im.p1_ctl_2  <= _16_;
  always @(posedge clk)
      \im.p1_a  <= _13_;
  always @(posedge clk)
      \im.p1_b  <= _14_;
  always @(posedge clk)
      \im.p1_c  <= _15_;
  always @(posedge clk)
      \im.p2_ctl_2  <= _18_;
  always @(posedge clk)
      \im.p2_m  <= _19_;
  always @(posedge clk)
      \im.p2_c  <= _17_;
  always @(posedge clk)
      \im.p3_n  <= _20_;
  assign _20_ = _23_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:31" */ 8'h00 : _29_;
  assign _17_ = _23_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:31" */ 8'h00 : \im.p1_c ;
  assign _19_ = _23_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:31" */ 8'h00 : _28_;
  assign _18_ = _23_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:31" */ 1'h0 : \im.p1_ctl_2 ;
  assign _15_ = _23_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:31" */ 8'h00 : c;
  assign _14_ = _23_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:31" */ 8'h00 : b;
  assign _13_ = _23_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:31" */ 8'h00 : a;
  assign _16_ = _23_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:31" */ 1'h0 : ctl_b;
  assign _25_ = \im.p1_a  - /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:49" */ \im.p1_b ;
  assign _26_ = \im.p2_m  - /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:52" */ \im.p2_c ;
  assign _27_ = \im.p2_m  - /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:52" */ \im.p2_c ;
  assign _28_ = _24_ ? /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:49" */ _21_ : _25_;
  assign _29_ = \im.p2_ctl_2  ? /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:36|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/impl.v:52" */ _26_ : _27_;
  assign _30_ = \sp.m  + /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:35|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/spec.v:10" */ rc3;
  assign _31_ = ra3 + /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:35|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/spec.v:9" */ rb3;
  assign _32_ = \sp.m  - /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:35|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/spec.v:10" */ rc3;
  assign _33_ = ra3 - /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:35|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/spec.v:9" */ rb3;
  assign s_out = ctl_b3 ? /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:35|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/spec.v:10" */ _30_ : _32_;
  assign \sp.m  = ra3[0] ? /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_eq_sdp_v7/eq_sdp_v7.v:35|/workspaces/avr_modification/tests/crafted/eq_sdp_v7/spec.v:9" */ _31_ : _33_;
endmodule
