Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /mnt/shares/tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot reassembler_service_behav xil_defaultlib.reassembler_service xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2864] module 'reassembler_service' having interface port(s) (eth, nopayload, out_pkt, out_usr, out_meta) cannot be elaborated by itself [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/reassembler_service.sv:5]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
