// Seed: 1914318356
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri0 id_3
);
  logic [7:0]
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25;
  assign id_20[1] = 1;
  id_26(
      .id_0(1),
      .id_1({id_21, id_6}),
      .id_2(1 && 1 - id_20[""]),
      .id_3(1),
      .id_4(1 - 1),
      .id_5(id_17),
      .id_6(id_7),
      .id_7(id_21),
      .id_8(1 == 1),
      .id_9(id_18),
      .id_10(1),
      .id_11(id_6[1])
  );
  wire id_27;
  id_28(
      .id_0(id_21),
      .id_1(1),
      .id_2(1),
      .id_3(1'b0),
      .id_4(1'b0),
      .id_5(id_18),
      .id_6(1'b0),
      .id_7(id_15)
  );
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri0 id_2,
    output supply1 id_3,
    input uwire id_4,
    input wor id_5
);
  module_0(
      id_3, id_0, id_2, id_1
  );
endmodule
