/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 14:23:08 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 6

#Path 1
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[0] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[0].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[0] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[0].in[2] (.names)                                                                                 0.543     1.782
rq_a[0].out[0] (.names)                                                                                0.136     1.918
out:rq_a[0].outpad[0] (.output)                                                                        1.370     3.288
data arrival time                                                                                                3.288

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.288
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.788


#Path 2
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[5] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[5].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[5] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[5].in[1] (.names)                                                                                 0.485     1.724
rq_a[5].out[0] (.names)                                                                                0.148     1.872
out:rq_a[5].outpad[0] (.output)                                                                        1.370     3.242
data arrival time                                                                                                3.242

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.242
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.742


#Path 3
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[1] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[1].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[1] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[1].in[1] (.names)                                                                                 0.485     1.724
rq_a[1].out[0] (.names)                                                                                0.148     1.872
out:rq_a[1].outpad[0] (.output)                                                                        1.370     3.242
data arrival time                                                                                                3.242

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.242
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.742


#Path 4
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[3] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[3].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[3] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[3].in[1] (.names)                                                                                 0.485     1.724
rq_a[3].out[0] (.names)                                                                                0.135     1.860
out:rq_a[3].outpad[0] (.output)                                                                        1.379     3.239
data arrival time                                                                                                3.239

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.239
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.739


#Path 5
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[7] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[7].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[7] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[7].in[1] (.names)                                                                                 0.485     1.724
rq_a[7].out[0] (.names)                                                                                0.135     1.860
out:rq_a[7].outpad[0] (.output)                                                                        1.373     3.233
data arrival time                                                                                                3.233

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.233
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.733


#Path 6
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[2] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[2].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[2] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[2].in[1] (.names)                                                                                 0.485     1.724
rq_a[2].out[0] (.names)                                                                                0.099     1.824
out:rq_a[2].outpad[0] (.output)                                                                        1.370     3.194
data arrival time                                                                                                3.194

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.194
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.694


#Path 7
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[6] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[6].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[6] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[6].in[1] (.names)                                                                                 0.485     1.724
rq_a[6].out[0] (.names)                                                                                0.148     1.872
out:rq_a[6].outpad[0] (.output)                                                                        1.312     3.184
data arrival time                                                                                                3.184

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.184
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.684


#Path 8
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[7] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[7].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[7].in[1] (.names)                                                                                 0.424     1.611
rq_b[7].out[0] (.names)                                                                                0.197     1.808
out:rq_b[7].outpad[0] (.output)                                                                        1.373     3.181
data arrival time                                                                                                3.181

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.181
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.681


#Path 9
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[4] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[4].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[4] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[4].in[1] (.names)                                                                                 0.485     1.724
rq_a[4].out[0] (.names)                                                                                0.135     1.860
out:rq_a[4].outpad[0] (.output)                                                                        1.309     3.169
data arrival time                                                                                                3.169

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.169
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.669


#Path 10
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[2] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[2].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[2] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[2].in[1] (.names)                                                                                 0.366     1.553
rq_b[2].out[0] (.names)                                                                                0.218     1.771
out:rq_b[2].outpad[0] (.output)                                                                        1.373     3.144
data arrival time                                                                                                3.144

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.144
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.644


#Path 11
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[3] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[3].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[3] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[3].in[2] (.names)                                                                                 0.305     1.492
rq_b[3].out[0] (.names)                                                                                0.218     1.710
out:rq_b[3].outpad[0] (.output)                                                                        1.431     3.141
data arrival time                                                                                                3.141

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.141
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.641


#Path 12
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[5] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[5].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[5].in[1] (.names)                                                                                 0.305     1.492
rq_b[5].out[0] (.names)                                                                                0.136     1.627
out:rq_b[5].outpad[0] (.output)                                                                        1.492     3.119
data arrival time                                                                                                3.119

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.119
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.619


#Path 13
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[6] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[6].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[6] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[6].in[1] (.names)                                                                                 0.305     1.492
rq_b[6].out[0] (.names)                                                                                0.136     1.627
out:rq_b[6].outpad[0] (.output)                                                                        1.431     3.058
data arrival time                                                                                                3.058

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.058
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.558


#Path 14
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[4] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[4].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[4].in[1] (.names)                                                                                 0.366     1.553
rq_b[4].out[0] (.names)                                                                                0.148     1.701
out:rq_b[4].outpad[0] (.output)                                                                        1.312     3.013
data arrival time                                                                                                3.013

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.013
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.513


#Path 15
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[0] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[0].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[0].in[1] (.names)                                                                                 0.366     1.553
rq_b[0].out[0] (.names)                                                                                0.136     1.688
out:rq_b[0].outpad[0] (.output)                                                                        1.312     3.000
data arrival time                                                                                                3.000

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.000
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.500


#Path 16
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[1] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[1].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[1] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[1].in[1] (.names)                                                                                 0.305     1.492
rq_b[1].out[0] (.names)                                                                                0.136     1.627
out:rq_b[1].outpad[0] (.output)                                                                        1.370     2.997
data arrival time                                                                                                2.997

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -2.997
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.497


#Path 17
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$12473.D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                      0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          1.000     1.000
rce_b.inpad[0] (.input)                                                       0.000     1.000
genblk1[0].dpram_8x4096_submodule.rce_b.in[0] (.names)                        1.559     2.559
genblk1[0].dpram_8x4096_submodule.rce_b.out[0] (.names)                       0.218     2.777
$auto$memory_libmap.cc:2267:execute$12473.D[0] (dffre)                        0.632     3.409
data arrival time                                                                       3.409

clock clock1 (rise edge)                                                      2.500     2.500
clock source latency                                                          0.000     2.500
clock1.inpad[0] (.input)                                                      0.000     2.500
$auto$memory_libmap.cc:2267:execute$12473.C[0] (dffre)                        0.894     3.394
clock uncertainty                                                             0.000     3.394
cell setup time                                                              -0.032     3.363
data required time                                                                      3.363
---------------------------------------------------------------------------------------------
data required time                                                                      3.363
data arrival time                                                                      -3.409
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -0.047


#Path 18
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B1[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
rce_a.inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.in[1] (.names)                                          1.620     2.620
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.out[0] (.names)                                         0.148     2.768
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B1[0] (RS_TDP36K)                       0.399     3.167
data arrival time                                                                                              3.167

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.231     3.164
data required time                                                                                             3.164
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.164
data arrival time                                                                                             -3.167
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -0.003


#Path 19
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B2[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
rce_a.inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.in[1] (.names)                                          1.620     2.620
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.out[0] (.names)                                         0.148     2.768
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B2[0] (RS_TDP36K)                       0.399     3.167
data arrival time                                                                                              3.167

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.228     3.167
data required time                                                                                             3.167
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.167
data arrival time                                                                                             -3.167
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -0.000


#Path 20
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[6].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        1.620     2.620
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.197     2.817
$auto$memory_libmap.cc:2266:execute$12479[6].E[0] (dffre)                                                                                                                                                                                                  0.485     3.301
data arrival time                                                                                                                                                                                                                                                    3.301

clock clock0 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[6].C[0] (dffre)                                                                                                                                                                                                  0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -3.301
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.062


#Path 21
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[7].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        1.620     2.620
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.197     2.817
$auto$memory_libmap.cc:2266:execute$12479[7].E[0] (dffre)                                                                                                                                                                                                  0.485     3.301
data arrival time                                                                                                                                                                                                                                                    3.301

clock clock0 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[7].C[0] (dffre)                                                                                                                                                                                                  0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -3.301
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.062


#Path 22
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[0].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        1.620     2.620
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.197     2.817
$auto$memory_libmap.cc:2266:execute$12479[0].E[0] (dffre)                                                                                                                                                                                                  0.485     3.301
data arrival time                                                                                                                                                                                                                                                    3.301

clock clock0 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[0].C[0] (dffre)                                                                                                                                                                                                  0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -3.301
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.062


#Path 23
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[1].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        1.620     2.620
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.197     2.817
$auto$memory_libmap.cc:2266:execute$12479[1].E[0] (dffre)                                                                                                                                                                                                  0.485     3.301
data arrival time                                                                                                                                                                                                                                                    3.301

clock clock0 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[1].C[0] (dffre)                                                                                                                                                                                                  0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -3.301
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.062


#Path 24
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[2].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        1.620     2.620
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.197     2.817
$auto$memory_libmap.cc:2266:execute$12479[2].E[0] (dffre)                                                                                                                                                                                                  0.485     3.301
data arrival time                                                                                                                                                                                                                                                    3.301

clock clock0 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[2].C[0] (dffre)                                                                                                                                                                                                  0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -3.301
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.062


#Path 25
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[3].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        1.620     2.620
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.197     2.817
$auto$memory_libmap.cc:2266:execute$12479[3].E[0] (dffre)                                                                                                                                                                                                  0.485     3.301
data arrival time                                                                                                                                                                                                                                                    3.301

clock clock0 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[3].C[0] (dffre)                                                                                                                                                                                                  0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -3.301
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.062


#Path 26
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[4].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        1.620     2.620
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.197     2.817
$auto$memory_libmap.cc:2266:execute$12479[4].E[0] (dffre)                                                                                                                                                                                                  0.485     3.301
data arrival time                                                                                                                                                                                                                                                    3.301

clock clock0 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[4].C[0] (dffre)                                                                                                                                                                                                  0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -3.301
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.062


#Path 27
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[5].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        1.620     2.620
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.197     2.817
$auto$memory_libmap.cc:2266:execute$12479[5].E[0] (dffre)                                                                                                                                                                                                  0.485     3.301
data arrival time                                                                                                                                                                                                                                                    3.301

clock clock0 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[5].C[0] (dffre)                                                                                                                                                                                                  0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -3.301
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.062


#Path 28
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A2[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
rce_b.inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.in[1] (.names)                                          1.559     2.559
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.out[0] (.names)                                         0.218     2.777
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A2[0] (RS_TDP36K)                       0.342     3.118
data arrival time                                                                                              3.118

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.199     3.196
data required time                                                                                             3.196
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.196
data arrival time                                                                                             -3.118
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.077


#Path 29
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$12480.D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                      0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          1.000     1.000
rce_a.inpad[0] (.input)                                                       0.000     1.000
genblk1[0].dpram_8x4096_submodule.rce_a.in[0] (.names)                        1.620     2.620
genblk1[0].dpram_8x4096_submodule.rce_a.out[0] (.names)                       0.148     2.768
$auto$memory_libmap.cc:2267:execute$12480.D[0] (dffre)                        0.501     3.269
data arrival time                                                                       3.269

clock clock0 (rise edge)                                                      2.500     2.500
clock source latency                                                          0.000     2.500
clock0.inpad[0] (.input)                                                      0.000     2.500
$auto$memory_libmap.cc:2267:execute$12480.C[0] (dffre)                        0.894     3.394
clock uncertainty                                                             0.000     3.394
cell setup time                                                              -0.032     3.363
data required time                                                                      3.363
---------------------------------------------------------------------------------------------
data required time                                                                      3.363
data arrival time                                                                      -3.269
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.094


#Path 30
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_B1[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
rce_a.inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.in[1] (.names)                                          1.620     2.620
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.out[0] (.names)                                         0.148     2.768
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_B1[0] (RS_TDP36K)                        0.399     3.167
data arrival time                                                                                              3.167

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.111     3.283
data required time                                                                                             3.283
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.283
data arrival time                                                                                             -3.167
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.116


#Path 31
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A1[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
rce_b.inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.in[1] (.names)                                          1.559     2.559
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.out[0] (.names)                                         0.218     2.777
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A1[0] (RS_TDP36K)                       0.342     3.118
data arrival time                                                                                              3.118

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.159     3.236
data required time                                                                                             3.236
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.236
data arrival time                                                                                             -3.118
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.117


#Path 32
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A2[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
rce_b.inpad[0] (.input)                                                                              0.000     1.000
genblk1[0].dpram_8x4096_submodule.rce_b.in[0] (.names)                                               1.559     2.559
genblk1[0].dpram_8x4096_submodule.rce_b.out[0] (.names)                                              0.218     2.777
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A2[0] (RS_TDP36K)                       0.399     3.176
data arrival time                                                                                              3.176

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.085     3.309
data required time                                                                                             3.309
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.309
data arrival time                                                                                             -3.176
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.133


#Path 33
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A1[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
rce_b.inpad[0] (.input)                                                                              0.000     1.000
genblk1[0].dpram_8x4096_submodule.rce_b.in[0] (.names)                                               1.559     2.559
genblk1[0].dpram_8x4096_submodule.rce_b.out[0] (.names)                                              0.218     2.777
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A1[0] (RS_TDP36K)                       0.399     3.176
data arrival time                                                                                              3.176

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.081     3.313
data required time                                                                                             3.313
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.313
data arrival time                                                                                             -3.176
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.137


#Path 34
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B1[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
rce_a.inpad[0] (.input)                                                                              0.000     1.000
genblk1[0].dpram_8x4096_submodule.rce_a.in[0] (.names)                                               1.620     2.620
genblk1[0].dpram_8x4096_submodule.rce_a.out[0] (.names)                                              0.148     2.768
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B1[0] (RS_TDP36K)                       0.339     3.106
data arrival time                                                                                              3.106

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.140     3.254
data required time                                                                                             3.254
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.254
data arrival time                                                                                             -3.106
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.148


#Path 35
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_A1[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
rce_b.inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.in[1] (.names)                                          1.559     2.559
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.out[0] (.names)                                         0.218     2.777
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_A1[0] (RS_TDP36K)                        0.342     3.118
data arrival time                                                                                              3.118

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.112     3.283
data required time                                                                                             3.283
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.283
data arrival time                                                                                             -3.118
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.164


#Path 36
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B2[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
rce_a.inpad[0] (.input)                                                                              0.000     1.000
genblk1[0].dpram_8x4096_submodule.rce_a.in[0] (.names)                                               1.620     2.620
genblk1[0].dpram_8x4096_submodule.rce_a.out[0] (.names)                                              0.148     2.768
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B2[0] (RS_TDP36K)                       0.339     3.106
data arrival time                                                                                              3.106

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.121     3.273
data required time                                                                                             3.273
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.273
data arrival time                                                                                             -3.106
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.167


#Path 37
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[7].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        1.559     2.559
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.777
$auto$memory_libmap.cc:2266:execute$12472[7].E[0] (dffre)                                                                                                                                                                                                  0.366     3.143
data arrival time                                                                                                                                                                                                                                                    3.143

clock clock1 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[7].C[0] (dffre)                                                                                                                                                                                                  0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -3.143
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.220


#Path 38
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[0].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        1.559     2.559
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.777
$auto$memory_libmap.cc:2266:execute$12472[0].E[0] (dffre)                                                                                                                                                                                                  0.366     3.143
data arrival time                                                                                                                                                                                                                                                    3.143

clock clock1 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[0].C[0] (dffre)                                                                                                                                                                                                  0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -3.143
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.220


#Path 39
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[1].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        1.559     2.559
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.777
$auto$memory_libmap.cc:2266:execute$12472[1].E[0] (dffre)                                                                                                                                                                                                  0.366     3.143
data arrival time                                                                                                                                                                                                                                                    3.143

clock clock1 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[1].C[0] (dffre)                                                                                                                                                                                                  0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -3.143
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.220


#Path 40
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[2].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        1.559     2.559
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.777
$auto$memory_libmap.cc:2266:execute$12472[2].E[0] (dffre)                                                                                                                                                                                                  0.366     3.143
data arrival time                                                                                                                                                                                                                                                    3.143

clock clock1 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[2].C[0] (dffre)                                                                                                                                                                                                  0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -3.143
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.220


#Path 41
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[4].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        1.559     2.559
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.777
$auto$memory_libmap.cc:2266:execute$12472[4].E[0] (dffre)                                                                                                                                                                                                  0.366     3.143
data arrival time                                                                                                                                                                                                                                                    3.143

clock clock1 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[4].C[0] (dffre)                                                                                                                                                                                                  0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -3.143
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.220


#Path 42
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[5].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        1.559     2.559
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.777
$auto$memory_libmap.cc:2266:execute$12472[5].E[0] (dffre)                                                                                                                                                                                                  0.366     3.143
data arrival time                                                                                                                                                                                                                                                    3.143

clock clock1 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[5].C[0] (dffre)                                                                                                                                                                                                  0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -3.143
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.220


#Path 43
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[6].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        1.559     2.559
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.777
$auto$memory_libmap.cc:2266:execute$12472[6].E[0] (dffre)                                                                                                                                                                                                  0.366     3.143
data arrival time                                                                                                                                                                                                                                                    3.143

clock clock1 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[6].C[0] (dffre)                                                                                                                                                                                                  0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -3.143
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.220


#Path 44
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[3].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        1.559     2.559
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.777
$auto$memory_libmap.cc:2266:execute$12472[3].E[0] (dffre)                                                                                                                                                                                                  0.305     3.082
data arrival time                                                                                                                                                                                                                                                    3.082

clock clock1 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[3].C[0] (dffre)                                                                                                                                                                                                  0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -3.082
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.281


#Path 45
Startpoint: wd_a[1].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[1] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[1].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[1] (RS_TDP36K)                       1.596     2.596
data arrival time                                                                                                2.596

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.241     3.154
data required time                                                                                               3.154
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.154
data arrival time                                                                                               -2.596
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.558


#Path 46
Startpoint: addr_a[2].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[5] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[2].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[5] (RS_TDP36K)                       1.593     2.593
data arrival time                                                                                               2.593

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.134     3.261
data required time                                                                                              3.261
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.261
data arrival time                                                                                              -2.593
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.668


#Path 47
Startpoint: addr_a[2].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[5] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[2].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[5] (RS_TDP36K)                       1.593     2.593
data arrival time                                                                                               2.593

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.130     3.264
data required time                                                                                              3.264
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.264
data arrival time                                                                                              -2.593
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.671


#Path 48
Startpoint: wd_a[2].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[2] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[2].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[2] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                                2.474

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.241     3.154
data required time                                                                                               3.154
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.154
data arrival time                                                                                               -2.474
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.680


#Path 49
Startpoint: wd_a[4].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[4] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[4].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[4] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                                2.474

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.241     3.154
data required time                                                                                               3.154
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.154
data arrival time                                                                                               -2.474
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.680


#Path 50
Startpoint: wd_a[5].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[5] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[5].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[5] (RS_TDP36K)                       1.471     2.471
data arrival time                                                                                                2.471

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.241     3.154
data required time                                                                                               3.154
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.154
data arrival time                                                                                               -2.471
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.683


#Path 51
Startpoint: wd_a[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[0].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[0] (RS_TDP36K)                       1.471     2.471
data arrival time                                                                                                2.471

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.241     3.154
data required time                                                                                               3.154
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.154
data arrival time                                                                                               -2.471
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.683


#Path 52
Startpoint: wd_b[7].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[7] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_b[7].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[7] (RS_TDP36K)                       1.590     2.590
data arrival time                                                                                                2.590

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.099     3.296
data required time                                                                                               3.296
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.296
data arrival time                                                                                               -2.590
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.706


#Path 53
Startpoint: addr_b[1].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[4] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[1].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[4] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                               2.474

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.212     3.182
data required time                                                                                              3.182
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.182
data arrival time                                                                                              -2.474
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.709


#Path 54
Startpoint: addr_b[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[3] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[0].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[3] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                               2.474

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.212     3.182
data required time                                                                                              3.182
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.182
data arrival time                                                                                              -2.474
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.709


#Path 55
Startpoint: addr_b[2].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[5] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[2].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[5] (RS_TDP36K)                       1.471     2.471
data arrival time                                                                                               2.471

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.212     3.182
data required time                                                                                              3.182
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.182
data arrival time                                                                                              -2.471
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.712


#Path 56
Startpoint: addr_a[9].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[12] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[9].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[12] (RS_TDP36K)                       1.532     2.532
data arrival time                                                                                                2.532

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.134     3.261
data required time                                                                                               3.261
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.261
data arrival time                                                                                               -2.532
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.729


#Path 57
Startpoint: wd_a[3].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[3] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[3].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[3] (RS_TDP36K)                       1.416     2.416
data arrival time                                                                                                2.416

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.241     3.154
data required time                                                                                               3.154
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.154
data arrival time                                                                                               -2.416
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.738


#Path 58
Startpoint: wd_a[6].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[6] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[6].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[6] (RS_TDP36K)                       1.413     2.413
data arrival time                                                                                                2.413

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.241     3.154
data required time                                                                                               3.154
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.154
data arrival time                                                                                               -2.413
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.741


#Path 59
Startpoint: wd_a[7].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[7] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[7].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[7] (RS_TDP36K)                       1.413     2.413
data arrival time                                                                                                2.413

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.241     3.154
data required time                                                                                               3.154
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.154
data arrival time                                                                                               -2.413
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.741


#Path 60
Startpoint: wd_b[5].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[5] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_b[5].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[5] (RS_TDP36K)                       1.532     2.532
data arrival time                                                                                                2.532

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.099     3.296
data required time                                                                                               3.296
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.296
data arrival time                                                                                               -2.532
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.764


#Path 61
Startpoint: addr_b[9].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[12] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[9].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[12] (RS_TDP36K)                       1.416     2.416
data arrival time                                                                                                2.416

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.212     3.182
data required time                                                                                               3.182
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.182
data arrival time                                                                                               -2.416
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.767


#Path 62
Startpoint: addr_b[6].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[9] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[6].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[9] (RS_TDP36K)                       1.413     2.413
data arrival time                                                                                               2.413

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.212     3.182
data required time                                                                                              3.182
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.182
data arrival time                                                                                              -2.413
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.770


#Path 63
Startpoint: addr_b[7].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[10] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[7].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[10] (RS_TDP36K)                       1.413     2.413
data arrival time                                                                                                2.413

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.212     3.182
data required time                                                                                               3.182
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.182
data arrival time                                                                                               -2.413
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.770


#Path 64
Startpoint: addr_b[10].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[13] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[10].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[13] (RS_TDP36K)                       1.413     2.413
data arrival time                                                                                                2.413

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.212     3.182
data required time                                                                                               3.182
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.182
data arrival time                                                                                               -2.413
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.770


#Path 65
Startpoint: addr_a[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[3] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[0].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[3] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                               2.474

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.134     3.261
data required time                                                                                              3.261
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.261
data arrival time                                                                                              -2.474
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.787


#Path 66
Startpoint: addr_a[5].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[8] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[5].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[8] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                               2.474

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.134     3.261
data required time                                                                                              3.261
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.261
data arrival time                                                                                              -2.474
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.787


#Path 67
Startpoint: addr_a[3].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[6] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[3].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[6] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                               2.474

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.134     3.261
data required time                                                                                              3.261
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.261
data arrival time                                                                                              -2.474
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.787


#Path 68
Startpoint: addr_a[1].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[4] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[1].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[4] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                               2.474

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.134     3.261
data required time                                                                                              3.261
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.261
data arrival time                                                                                              -2.474
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.787


#Path 69
Startpoint: addr_a[5].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[8] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[5].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[8] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                               2.474

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.130     3.264
data required time                                                                                              3.264
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.264
data arrival time                                                                                              -2.474
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.790


#Path 70
Startpoint: addr_a[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[3] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[0].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[3] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                               2.474

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.130     3.264
data required time                                                                                              3.264
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.264
data arrival time                                                                                              -2.474
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.790


#Path 71
Startpoint: addr_a[1].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[4] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[1].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[4] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                               2.474

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.130     3.264
data required time                                                                                              3.264
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.264
data arrival time                                                                                              -2.474
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.790


#Path 72
Startpoint: addr_a[3].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[6] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[3].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[6] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                               2.474

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.130     3.264
data required time                                                                                              3.264
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.264
data arrival time                                                                                              -2.474
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.790


#Path 73
Startpoint: addr_a[9].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[12] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[9].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[12] (RS_TDP36K)                       1.471     2.471
data arrival time                                                                                                2.471

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.130     3.264
data required time                                                                                               3.264
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.264
data arrival time                                                                                               -2.471
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.793


#Path 74
Startpoint: addr_b[1].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[4] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[1].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[4] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                               2.474

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.125     3.269
data required time                                                                                              3.269
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.269
data arrival time                                                                                              -2.474
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.795


#Path 75
Startpoint: addr_b[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[3] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[0].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[3] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                               2.474

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.125     3.269
data required time                                                                                              3.269
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.269
data arrival time                                                                                              -2.474
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.795


#Path 76
Startpoint: addr_b[2].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[5] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[2].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[5] (RS_TDP36K)                       1.471     2.471
data arrival time                                                                                               2.471

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.125     3.269
data required time                                                                                              3.269
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.269
data arrival time                                                                                              -2.471
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.798


#Path 77
Startpoint: wd_b[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_b[0].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[0] (RS_TDP36K)                       1.477     2.477
data arrival time                                                                                                2.477

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.099     3.296
data required time                                                                                               3.296
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.296
data arrival time                                                                                               -2.477
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.819


#Path 78
Startpoint: wd_b[4].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[4] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_b[4].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[4] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                                2.474

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.099     3.296
data required time                                                                                               3.296
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.296
data arrival time                                                                                               -2.474
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.822


#Path 79
Startpoint: addr_b[8].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[11] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[8].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[11] (RS_TDP36K)                       1.358     2.358
data arrival time                                                                                                2.358

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.212     3.182
data required time                                                                                               3.182
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.182
data arrival time                                                                                               -2.358
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.825


#Path 80
Startpoint: addr_b[3].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[6] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[3].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[6] (RS_TDP36K)                       1.355     2.355
data arrival time                                                                                               2.355

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.212     3.182
data required time                                                                                              3.182
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.182
data arrival time                                                                                              -2.355
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.828


#Path 81
Startpoint: addr_b[4].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[7] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[4].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[7] (RS_TDP36K)                       1.352     2.352
data arrival time                                                                                               2.352

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.212     3.182
data required time                                                                                              3.182
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.182
data arrival time                                                                                              -2.352
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.831


#Path 82
Startpoint: addr_b[9].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[12] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[9].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[12] (RS_TDP36K)                       1.416     2.416
data arrival time                                                                                                2.416

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.125     3.269
data required time                                                                                               3.269
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.269
data arrival time                                                                                               -2.416
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.853


#Path 83
Startpoint: addr_b[10].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[13] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[10].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[13] (RS_TDP36K)                       1.413     2.413
data arrival time                                                                                                2.413

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.125     3.269
data required time                                                                                               3.269
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.269
data arrival time                                                                                               -2.413
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.856


#Path 84
Startpoint: addr_b[6].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[9] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[6].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[9] (RS_TDP36K)                       1.413     2.413
data arrival time                                                                                               2.413

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.125     3.269
data required time                                                                                              3.269
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.269
data arrival time                                                                                              -2.413
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.856


#Path 85
Startpoint: addr_b[7].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[10] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[7].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[10] (RS_TDP36K)                       1.413     2.413
data arrival time                                                                                                2.413

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.125     3.269
data required time                                                                                               3.269
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.269
data arrival time                                                                                               -2.413
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.856


#Path 86
Startpoint: wd_b[1].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[1] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_b[1].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[1] (RS_TDP36K)                       1.413     2.413
data arrival time                                                                                                2.413

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.099     3.296
data required time                                                                                               3.296
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.296
data arrival time                                                                                               -2.413
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.883


#Path 87
Startpoint: addr_b[11].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[14] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[11].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[14] (RS_TDP36K)                       1.294     2.294
data arrival time                                                                                                2.294

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.212     3.182
data required time                                                                                               3.182
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.182
data arrival time                                                                                               -2.294
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.889


#Path 88
Startpoint: addr_b[5].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[8] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[5].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[8] (RS_TDP36K)                       1.294     2.294
data arrival time                                                                                               2.294

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.212     3.182
data required time                                                                                              3.182
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.182
data arrival time                                                                                              -2.294
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.889


#Path 89
Startpoint: addr_a[10].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[13] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[10].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[13] (RS_TDP36K)                       1.352     2.352
data arrival time                                                                                                2.352

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.134     3.261
data required time                                                                                               3.261
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.261
data arrival time                                                                                               -2.352
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.909


#Path 90
Startpoint: addr_a[7].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[10] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[7].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[10] (RS_TDP36K)                       1.352     2.352
data arrival time                                                                                                2.352

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.134     3.261
data required time                                                                                               3.261
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.261
data arrival time                                                                                               -2.352
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.909


#Path 91
Startpoint: addr_a[6].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[9] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[6].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[9] (RS_TDP36K)                       1.352     2.352
data arrival time                                                                                               2.352

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.134     3.261
data required time                                                                                              3.261
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.261
data arrival time                                                                                              -2.352
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.909


#Path 92
Startpoint: addr_a[4].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[7] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[4].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[7] (RS_TDP36K)                       1.352     2.352
data arrival time                                                                                               2.352

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.134     3.261
data required time                                                                                              3.261
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.261
data arrival time                                                                                              -2.352
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.909


#Path 93
Startpoint: addr_a[11].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[14] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[11].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[14] (RS_TDP36K)                       1.355     2.355
data arrival time                                                                                                2.355

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.130     3.264
data required time                                                                                               3.264
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.264
data arrival time                                                                                               -2.355
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.909


#Path 94
Startpoint: addr_b[8].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[11] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[8].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[11] (RS_TDP36K)                       1.358     2.358
data arrival time                                                                                                2.358

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.125     3.269
data required time                                                                                               3.269
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.269
data arrival time                                                                                               -2.358
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.911


#Path 95
Startpoint: addr_a[4].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[7] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[4].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[7] (RS_TDP36K)                       1.352     2.352
data arrival time                                                                                               2.352

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.130     3.264
data required time                                                                                              3.264
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.264
data arrival time                                                                                              -2.352
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.912


#Path 96
Startpoint: addr_a[6].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[9] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[6].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[9] (RS_TDP36K)                       1.352     2.352
data arrival time                                                                                               2.352

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.130     3.264
data required time                                                                                              3.264
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.264
data arrival time                                                                                              -2.352
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.912


#Path 97
Startpoint: addr_a[7].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[10] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[7].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[10] (RS_TDP36K)                       1.352     2.352
data arrival time                                                                                                2.352

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.130     3.264
data required time                                                                                               3.264
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.264
data arrival time                                                                                               -2.352
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.912


#Path 98
Startpoint: addr_b[3].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[6] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[3].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[6] (RS_TDP36K)                       1.355     2.355
data arrival time                                                                                               2.355

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.125     3.269
data required time                                                                                              3.269
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.269
data arrival time                                                                                              -2.355
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.914


#Path 99
Startpoint: addr_b[4].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[7] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[4].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[7] (RS_TDP36K)                       1.352     2.352
data arrival time                                                                                               2.352

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.125     3.269
data required time                                                                                              3.269
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.269
data arrival time                                                                                              -2.352
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.917


#Path 100
Startpoint: wd_b[3].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[3] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_b[3].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[3] (RS_TDP36K)                       1.355     2.355
data arrival time                                                                                                2.355

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                      0.000     3.394
cell setup time                                                                                       -0.099     3.296
data required time                                                                                               3.296
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.296
data arrival time                                                                                               -2.355
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.941


#End of timing report
