// Seed: 789086951
module module_0 (
    output wire id_0,
    input wor id_1,
    output supply1 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    input wire id_6,
    input tri1 id_7
);
  always @(posedge 1) begin
    id_2 = 1'b0;
  end
  wire id_9;
  assign id_0 = 1'd0;
  assign id_0 = id_5;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wand id_2,
    output tri id_3,
    output wire id_4,
    input wire id_5,
    output supply0 id_6
);
  wire id_8;
  module_0(
      id_6, id_5, id_4, id_3, id_0, id_1, id_5, id_5
  );
  wire id_9;
  wire id_10;
endmodule
