#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 18 14:56:16 2020
# Process ID: 12864
# Current directory: C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7840 C:\Users\nicol\Desktop\POLIMI\Didattica\RAM-FIFO\ram\ram.xpr
# Log file: C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/vivado.log
# Journal file: C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/ram.xpr
INFO: [Project 1-313] Project file moved from '/home/nicola/Documents/Vivado/ram' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'ram.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 906.750 ; gain = 246.910
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/ram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_RAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/ram.srcs/sources_1/imports/ram/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/ram.srcs/sim_1/imports/ram/tb_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_RAM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/ram.sim/sim_1/behav/xsim'
"xelab -wto b75e619969594773adacb09462579b96 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAM_behav xil_defaultlib.tb_RAM -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b75e619969594773adacb09462579b96 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAM_behav xil_defaultlib.tb_RAM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RAM [\RAM(ram_bit_addr=2,ram_bit_data...]
Compiling architecture behavioral of entity xil_defaultlib.tb_ram
Built simulation snapshot tb_RAM_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/ram.sim/sim_1/behav/xsim/xsim.dir/tb_RAM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/ram.sim/sim_1/behav/xsim/xsim.dir/tb_RAM_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 18 14:58:32 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 110.230 ; gain = 17.832
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 18 14:58:32 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 915.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAM_behav -key {Behavioral:sim_1:Functional:tb_RAM} -tclbatch {tb_RAM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_RAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 946.398 ; gain = 30.418
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 946.398 ; gain = 30.418
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 946.398 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/ram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_RAM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/ram.sim/sim_1/behav/xsim'
"xelab -wto b75e619969594773adacb09462579b96 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAM_behav xil_defaultlib.tb_RAM -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b75e619969594773adacb09462579b96 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAM_behav xil_defaultlib.tb_RAM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 946.398 ; gain = 0.000
save_wave_config {C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/ram.srcs/sim_1/imports/ram/tb_RAM_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/ram.srcs/sim_1/imports/ram/tb_RAM_behav.wcfg
set_property xsim.view C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/ram.srcs/sim_1/imports/ram/tb_RAM_behav.wcfg [get_filesets sim_1]
save_project_as MEMORY_01_RAM_project C:/DESD/Project/MEMORY_01_RAM_project -force
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
archive_project C:/DESD/Project/MEMORY_01_RAM_project.xpr.zip -temp_dir C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/.Xil/Vivado-12864-NicolaPC -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/.Xil/Vivado-12864-NicolaPC' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/nicol/Desktop/POLIMI/Didattica/RAM-FIFO/ram/.Xil/Vivado-12864-NicolaPC/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
