<h1 id="id-2019-03-15Progress:-Highlights:"><em><strong><span class="legacy-color-text-blue4"><u>Highlights:</u></span></strong></em></h1><ol><li><p>Symphony <span class="legacy-color-text-default"><strong>RTL only bugs</strong> s</span>tatistics in last week: <strong>Created=4, Resolved=2, Updated=9</strong>. Details in table below.</p></li><li><p>Symphony <strong>RTL+DV bugs</strong> statistics in last week: <strong>Created=7, Resolved=17, Updated=28.</strong> Details at <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11810" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11810</a></p></li><li><p>Started resolving JIRAs on JS-Randomizer (<strong>Resolved 8 so far)</strong> on TACHL coverage holes we analyze last week. Details at &quot;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167451/Legato+TACHL+Coverage+Analysis+January+2019" data-linked-resource-id="16167451" data-linked-resource-version="2" data-linked-resource-type="page">Legato TACHL Coverage Analysis (January 2019):</a>&quot;</p></li><li><strong>CONC-4651 is resolved... </strong>Thanks <a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a></li><li>TACHL-67 is blocking Eric Taylor's progress in initial bringup of CTL layer code.</li><li><p><strong>Regression passing rate are up now from 40% to 78%...</strong> Thanks to Kavish, Chandra, Sunny, Piyush, Andrew &amp; Darshan for the hard work. Team is actively working on to get back to 90+% range.</p></li><li>Reviewed CTL, SMI and ATP interface definitions document with Syed, John, Darshan and others.</li><li>Reviewed initial CTL Testplan... Thanks to Sumit. Review notes and action-item on confluence are pending by <a class="confluence-userlink user-mention" data-account-id="5ed63c82037d930c16bd8c73" href="https://arterisip.atlassian.net/wiki/people/5ed63c82037d930c16bd8c73?ref=confluence" target="_blank" data-linked-resource-id="327834" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Saad Zahid</a>.</li><li>Updating ATP_VIP to complete migration of TB infrastructure files (of Switch and top_atp) into TACHL library format for Maestro to use in Test-Bench generation.</li><li>Started bring-up effort of CTL Layer (CTL_I to CTL_T). </li><li>In-Progress re-aligning Symphony verification schedule. Waiting for khaled on Symphony verification resources approval.</li><li>Align couple DV candidate for phone screen (for full time position in Austin TX) this week and next week. Pinging others as well.</li><li>Found many over billing errors in consultant time sheets... In progress to sort out all errors with accountants. </li><li>Added 4 critical IT infrastructure issues in Symphony JIRA project to keep track of the progress.... please see the JIRA table below for details.</li><li>Graph below show the gap between total-licenses vs licenses-in-use over time. For more details click this link... <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html</a> <br/><h5 id="id-2019-03-15Progress:-"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16168513/sim_licenses.jpg?api=v2"></span></h5></li></ol><h1 id="id-2019-03-15Progress:-Details:"><em><strong><span class="legacy-color-text-blue4"><u>Details:</u></span></strong></em></h1><h2 style="margin-left: 30.0px;" id="id-2019-03-15Progress:-Blocker/CriticalIssues:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Blocker / Critical Issues: Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=12944" rel="nofollow">Click Here</a></strong></u>:</h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16168513/blockers.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-03-15Progress:-BugsStatistics:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Bugs Statistics : Live link &gt;&gt;&gt; <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390927" rel="nofollow">Click Here:</a></strong></u></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16168513/bugs_table.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16168513/bugs_trend.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-03-15Progress:-Symphonyregressiontrendanddetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Symphony regression trend and details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16168513/regr.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-03-15Progress:-LegatoTACHLCoverageDetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Legato TACHL Coverage Details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16168513/tachl_cov.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-03-15Progress:-FunctionalVerification:"><u><strong>Functional Verification:</strong></u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>Started fixing coverage holes: many turn out to be due to no TACHL coverage merging between switch and top_smi environments</p></li><li><p>Manual merge of switch and top_smi coverage holes: hope to close a number of coverage bugs</p></li><li><p>Updated ATP VIP to support new interfaces.</p></li><li>Resolved the SYM-908 for solving the Jenkins failure by updating the SMI configs</li><li>Porting/migrating static configurations of top_smi into new interface</li><li><p>Solved tachl compile failures, now top_smi_4x4_blue passes with new interface</p></li><li><p>Fixed atp vip issue based on failing regression.</p></li><li><p>Flixed blue_new cfg in regression.</p></li><li><p>Making changes to atp vip to used parameter map json from Darshan to extract params and signals.</p></li><li><p>Planning to deploy tb lib onto atp once the vip works in current setup.</p></li><li><p>Fixed issue related to randomizing fields in dw adapter.</p></li><li><p>Debugging one issue in that, “pathLut” param is received empty, hence all traffic goes to “e0”.</p></li><li>Debugged Nightly regression failures.</li><li><p>Modified the atp VIP to support new interface along with old interface</p></li><li>Created scripts that spit out top_tb &amp; top_rtl file for top_atp configurations : $WORK_TOP/dv/tb/conv_top_atp_new_intf.js Understood the real flow of the json files hierarchy &amp; significance of several parameters.</li><li>Resolved checkin – jenkins build for top_atp related issues. Synced up with Sunny/Piyush &amp; Chandra to make changes in ATP_VIP for new interface support. <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-937" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-937</a></li><li>Made changes in qrsim – symphone flow to support new Questa Version</li><li>Moved 6 top_atp configs to new interface. Facing roadblocks in between due to failing switch configs which are used by these top-atp configs.</li><li>Have been working on test planning of CTL block and its documentation.</li><li><p>Will work some on integration of top_ctl rtl into the top_ctl testbench after the review.</p></li></ul></li></ul><p style="margin-left: 30.0px;"><u><strong style="font-size: 20.0px;">Formal Verification</strong>:</u></p><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>Fixed vc_arb locking assertions in sym_sw_arb</p></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-03-15Progress:-ToolDevelopment&amp;Support:"><u><strong>Tool Development &amp; Support</strong>:</u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>No new progress this week.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-03-15Progress:-Miscellaneousitems:"><u><strong>Miscellaneous items</strong></u>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>DV resources migration timeline meeting with Khaled &amp; Satya.</li><li>Weekly Design and DV progress status meeting with Khaled..</li><li>Weekly Engineering staff meeting with Khaled. </li><li>Phone call to potential DV candidate.</li><li>Review meetings on CTL,  SMI &amp; ATP interfaces</li><li>Ping multiple candidates through Linkedin and talk to couple of them for full-time DV position in Austin TX.</li><li>Multiple sycn-up meetings between DV and Design on our outstanding / blocking items.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-03-15Progress:-Travel/Vacation:"><strong><u>Travel / Vacation</u></strong>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Saad will be on PTO for 5 days (3/18 to 3/22).</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-03-15Progress:-LegatoDeliveryStatus:"><u><strong>Legato Delivery Status:</strong></u></h2><p style="margin-left: 30.0px;"><u><strong><br/></strong></u><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16168513/legato_delivery_status.jpg?api=v2"></span></p>