# Pipelined-RISC-V-CPU-Core-Digilent-Basys-3
Hi! I created this repo as a beginner in FPGA. I focused on trying to implement the fetch-decode-execute cycle on Xilinx Digilent Basys 3.
The more I learn about FPGA, the more I am intrigued on how complex everything seems :)
