<?xml version="1.0"?>
<Checkpoint Version="22" Minor="0">
	<BUILD_NUMBER Name="5076996"/>
	<FULL_BUILD Name="SW Build 5076996 on Wed May 22 18:37:14 MDT 2024"/>
	<PRODUCT Name="Vivado v2024.1 (64-bit)"/>
	<Part Name="xc7z020clg400-1"/>
	<FeatureSet Name="FeatureSet_Classic"/>
	<NEXTGEN_VERSAL Name="0"/>
	<BoardPart Name="tul.com.tw:pynq-z2:part0:1.0"/>
	<Top Name="MainDesign_wrapper"/>
	<DisableAutoIOBuffers Name="0"/>
	<OutOfContext Name="0"/>
	<MacroLevel Name="1"/>
	<RunGenerated Name="1"/>
	<HDPlatform Name="0"/>
	<File Type="VERILOG_STUB" Name="MainDesign_wrapper_stub.v" ModTime="1731902225"/>
	<File Type="VHDL_STUB" Name="MainDesign_wrapper_stub.vhdl" ModTime="1731902225"/>
	<File Type="PARAMXML" Name="MainDesign_wrapper_param.xml" ModTime="1731902225"/>
	<File Type="PARAMXML" Name="MainDesign_wrapper_param.xml" ModTime="1731902225"/>
	<File Type="XN" Name="MainDesign_wrapper.xn" ModTime="1731902225"/>
	<File Type="EDIF" Name="MainDesign_wrapper.edf" ModTime="1731902225"/>
	<File Type="SHAPE" Name="MainDesign_wrapper.shape" ModTime="1731902225"/>
	<File Type="INCR" Name="MainDesign_wrapper.incr" ModTime="1731902225"/>
	<File Type="RDA" Name="MainDesign_wrapper.rda" ModTime="1731902225"/>
	<File Type="JSON_RDA" Name="MainDesign_wrapper_rda.json" ModTime="1731902225"/>
	<File Type="WDF" Name="MainDesign_wrapper.wdf" ModTime="1731902225"/>
	<File Type="SYNTH" Name="MainDesign_wrapper.synth" ModTime="1731902225"/>
	<File Type="HWDEF" Name="MainDesign_wrapper.hwdef" ModTime="1731902225"/>
	<File Type="HWDEF" Name="MainDesign_wrapper.hwdef" ModTime="1731902225"/>
</Checkpoint>

