==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.392 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.517 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.033 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<2, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>& ap_int_base<2, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<2, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>& ap_int_base<21, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<2, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:26:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:18:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:15:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:12:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:28:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:28:30)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:22:4)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:5:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.014 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:17)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/interleave_manual_seq.cpp:28:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:14) on 'x_idx_V', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:14) on 'x_sel_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq_Pipeline_LOAD/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq_Pipeline_LOAD/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_idx_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'interleave_manual_seq_x_x0_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 276.17 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.813 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.801 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 17.626 seconds; current allocated memory: 2.113 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.735 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name interleave_manual_seq interleave_manual_seq 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.05 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<2, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>& ap_int_base<2, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<2, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>& ap_int_base<21, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<2, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:26:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:18:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:15:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:12:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:28:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:28:30)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:22:4)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:5:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.229 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:17)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/interleave_manual_seq.cpp:28:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:14) on 'x_idx_V', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:14) on 'x_sel_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq_Pipeline_LOAD/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq_Pipeline_LOAD/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_idx_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'interleave_manual_seq_x_x0_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.599 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 276.17 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 20.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.208 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.15 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'interleave(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave.cpp:30:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'interleave(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave.cpp:30:29)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10interleaveP6ap_intILi8EES1_bE1x': Cyclic partitioning with factor 3 on dimension 1. (../../src/interleave.cpp:14:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.305 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'interleave(ap_int<8>*, ap_int<8>*, bool)x' (../../src/interleave.cpp:25:7)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/interleave.cpp:30:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'interleave' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_Pipeline_LOAD/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_Pipeline_LOAD/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'interleave' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'interleave_interleave_ap_int_8_ap_int_8_bool_x_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for interleave.
INFO: [VLOG 209-307] Generating Verilog RTL for interleave.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 276.17 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 18.729 seconds; current allocated memory: 0.020 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.721 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 17.202 seconds; current allocated memory: 2.055 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.107 seconds; peak allocated memory: 1.175 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.875 seconds; current allocated memory: 3.672 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.81 seconds; peak allocated memory: 1.177 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.206 seconds; current allocated memory: 3.129 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.131 seconds; peak allocated memory: 1.177 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ip_xdc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc -ip_xdc_ooc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.281 seconds; current allocated memory: 3.504 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.195 seconds; peak allocated memory: 1.177 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ip_xdc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc -ip_xdc_ooc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.292 seconds; current allocated memory: 3.676 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.226 seconds; peak allocated memory: 1.177 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ip_xdc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc -ip_xdc_ooc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.396 seconds; current allocated memory: 3.684 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.26 seconds; peak allocated memory: 1.177 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -ip_xdc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc -ip_xdc_ooc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb -vivado_clock 10 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.788 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.796 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -ip_xdc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc -ip_xdc_ooc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.242 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'interleave(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave.cpp:30:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'interleave(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave.cpp:30:29)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10interleaveP6ap_intILi8EES1_bE1x': Cyclic partitioning with factor 3 on dimension 1. (../../src/interleave.cpp:14:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.314 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'interleave(ap_int<8>*, ap_int<8>*, bool)x' (../../src/interleave.cpp:25:7)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/interleave.cpp:30:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'interleave' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_Pipeline_LOAD/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_Pipeline_LOAD/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'interleave' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'interleave_interleave_ap_int_8_ap_int_8_bool_x_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for interleave.
INFO: [VLOG 209-307] Generating Verilog RTL for interleave.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 283.69 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 18.658 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.559 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -ip_xdc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc -ip_xdc_ooc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb -vivado_clock 10 
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 16.849 seconds; current allocated memory: 2.031 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.806 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -ip_xdc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc -ip_xdc_ooc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.368 seconds; current allocated memory: 3.320 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.302 seconds; peak allocated memory: 1.178 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ip_xdc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc -ip_xdc_ooc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.716 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.948 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ip_xdc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc -ip_xdc_ooc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.535 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<21, false>::RType<($_0)32, true>::mod operator%<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2573)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<32, true>::mod operator%<21, false, 32, true>(ap_int_base<21, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<21, false>::RType<($_0)32, true>::mod operator%<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2571)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<32, true>::div operator/<21, false, 32, true>(ap_int_base<21, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2050)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:12:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:21:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:18:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:15:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<($_0)32, true>::mod operator%<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:13:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' (../../src/./read_mem_rnd.hpp:22:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' (../../src/./read_mem_rnd.hpp:22:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' (../../src/./read_mem_rnd.hpp:19:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' (../../src/./read_mem_rnd.hpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' (../../src/./read_mem_rnd.hpp:16:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' (../../src/./read_mem_rnd.hpp:16:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_rnd.cpp:31:49)
INFO: [HLS 214-131] Inlining function 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_rnd.cpp:31:53)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_rnd.cpp:31:30)
INFO: [HLS 214-131] Inlining function 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_rnd.cpp:31:34)
INFO: [HLS 214-131] Inlining function 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_rnd.cpp:31:15)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_rnd.cpp:26:4)
INFO: [HLS 214-178] Inlining function 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_rnd.cpp:5:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.055 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_rnd.hpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_rnd.hpp:18:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_rnd.hpp:21:17)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/interleave_manual_rnd.cpp:31:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'interleave_manual_rnd' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_rnd_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_rnd_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_rnd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_rnd_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_rnd_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_rnd_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_rnd_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_rnd_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_LOAD/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_LOAD/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_rnd_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_rnd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_rnd/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_rnd/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_rnd/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'interleave_manual_rnd' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_rnd'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'interleave_manual_rnd_x_x0_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for interleave_manual_rnd.
INFO: [VLOG 209-307] Generating Verilog RTL for interleave_manual_rnd.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 283.69 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 20.146 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.106 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ip_xdc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc -ip_xdc_ooc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 17.702 seconds; current allocated memory: 2.336 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.738 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ip_xdc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc -ip_xdc_ooc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.9 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<2, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>& ap_int_base<2, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<2, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>& ap_int_base<21, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<2, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:26:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:18:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:15:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:12:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:28:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:28:30)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:22:4)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:5:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.132 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:17)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/interleave_manual_seq.cpp:28:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:14) on 'x_idx_V', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:14) on 'x_sel_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq_Pipeline_LOAD/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq_Pipeline_LOAD/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_idx_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'interleave_manual_seq_x_x0_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.596 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 283.69 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 20.75 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.907 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ip_xdc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc -ip_xdc_ooc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.259 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<2, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>& ap_int_base<2, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<2, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>& ap_int_base<21, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<2, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:26:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:18:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:15:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:12:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:28:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:28:30)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:22:4)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:5:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.126 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:17)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/interleave_manual_seq.cpp:28:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM' (../../src/interleave_manual_seq.cpp:14) on 'x_idx_V', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM' (../../src/interleave_manual_seq.cpp:14) on 'x_sel_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq_Pipeline_LOAD/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq_Pipeline_LOAD/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_idx_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'interleave_manual_seq_x_x0_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 283.69 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 20.015 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.002 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ip_xdc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc -ip_xdc_ooc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.289 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<2, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>& ap_int_base<2, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<2, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>& ap_int_base<21, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<2, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:26:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:18:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:15:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:12:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:28:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:28:30)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:22:4)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:5:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.106 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:17)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/interleave_manual_seq.cpp:28:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:14) on 'x_idx_V', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../../src/interleave_manual_seq.cpp:14) on 'x_sel_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq_Pipeline_LOAD/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq_Pipeline_LOAD/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_idx_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'interleave_manual_seq_x_x0_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 283.69 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.98 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.14 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ip_xdc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc -ip_xdc_ooc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.993 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'interleave(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave.cpp:30:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'interleave(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave.cpp:30:29)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10interleaveP6ap_intILi8EES1_bE1x': Cyclic partitioning with factor 3 on dimension 1. (../../src/interleave.cpp:14:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.102 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'interleave(ap_int<8>*, ap_int<8>*, bool)x' (../../src/interleave.cpp:25:7)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/interleave.cpp:30:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'interleave' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_Pipeline_LOAD/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_Pipeline_LOAD/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'interleave' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'interleave_interleave_ap_int_8_ap_int_8_bool_x_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for interleave.
INFO: [VLOG 209-307] Generating Verilog RTL for interleave.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 283.69 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 18.165 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.358 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ip_xdc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc -ip_xdc_ooc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.261 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<21, false>::RType<($_0)32, true>::mod operator%<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2573)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<32, true>::mod operator%<21, false, 32, true>(ap_int_base<21, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<21, false>::RType<($_0)32, true>::mod operator%<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2571)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<32, true>::div operator/<21, false, 32, true>(ap_int_base<21, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2050)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:12:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:21:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:18:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:15:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<($_0)32, true>::mod operator%<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:13:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' (../../src/./read_mem_rnd.hpp:22:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' (../../src/./read_mem_rnd.hpp:22:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' (../../src/./read_mem_rnd.hpp:19:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' (../../src/./read_mem_rnd.hpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' (../../src/./read_mem_rnd.hpp:16:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' (../../src/./read_mem_rnd.hpp:16:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_rnd.cpp:31:49)
INFO: [HLS 214-131] Inlining function 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_rnd.cpp:31:53)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_rnd.cpp:31:30)
INFO: [HLS 214-131] Inlining function 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_rnd.cpp:31:34)
INFO: [HLS 214-131] Inlining function 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_rnd.cpp:31:15)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_rnd.cpp:26:4)
INFO: [HLS 214-178] Inlining function 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_rnd.cpp:5:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.434 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_rnd.hpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_rnd.hpp:18:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_rnd.hpp:21:17)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/interleave_manual_rnd.cpp:31:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'interleave_manual_rnd' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_rnd_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_rnd_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_rnd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_rnd_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_rnd_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_rnd_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_rnd_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_rnd_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_LOAD/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_LOAD/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_rnd_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_rnd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_rnd/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_rnd/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_rnd/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'interleave_manual_rnd' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_rnd'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'interleave_manual_rnd_x_x0_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for interleave_manual_rnd.
INFO: [VLOG 209-307] Generating Verilog RTL for interleave_manual_rnd.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 283.69 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 18.908 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.867 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ip_xdc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc -ip_xdc_ooc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.873 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<2, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>& ap_int_base<2, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<2, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>& ap_int_base<21, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<2, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:26:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:18:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:15:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:12:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:28:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:28:30)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:22:4)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:5:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.91 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:17)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/interleave_manual_seq.cpp:28:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM' (../../src/interleave_manual_seq.cpp:14) on 'x_idx_V', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM' (../../src/interleave_manual_seq.cpp:14) on 'x_sel_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.179 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.179 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.179 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq_Pipeline_LOAD/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq_Pipeline_LOAD/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_idx_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.179 GB.
INFO: [RTMG 210-278] Implementing memory 'interleave_manual_seq_x_x0_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.779 seconds; current allocated memory: 1.179 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 283.69 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 23.049 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 0 seconds. Total elapsed time: 28.097 seconds; peak allocated memory: 1.179 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ip_xdc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc -ip_xdc_ooc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.988 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'interleave(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave.cpp:30:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'interleave(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave.cpp:30:29)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10interleaveP6ap_intILi8EES1_bE1x': Cyclic partitioning with factor 3 on dimension 1. (../../src/interleave.cpp:14:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.021 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'interleave(ap_int<8>*, ap_int<8>*, bool)x' (../../src/interleave.cpp:25:7)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/interleave.cpp:30:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'interleave' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_Pipeline_LOAD/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_Pipeline_LOAD/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'interleave' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'interleave_interleave_ap_int_8_ap_int_8_bool_x_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for interleave.
INFO: [VLOG 209-307] Generating Verilog RTL for interleave.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 283.69 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 18.119 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.338 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ip_xdc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc -ip_xdc_ooc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.713 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<21, false>::RType<($_0)32, true>::mod operator%<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2573)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<32, true>::mod operator%<21, false, 32, true>(ap_int_base<21, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<21, false>::RType<($_0)32, true>::mod operator%<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2571)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<32, true>::div operator/<21, false, 32, true>(ap_int_base<21, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2050)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:12:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:21:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:18:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:15:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<($_0)32, true>::mod operator%<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_rnd.hpp:13:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' (../../src/./read_mem_rnd.hpp:22:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' (../../src/./read_mem_rnd.hpp:22:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' (../../src/./read_mem_rnd.hpp:19:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' (../../src/./read_mem_rnd.hpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' (../../src/./read_mem_rnd.hpp:16:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<($_0)32, true>::div operator/<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' (../../src/./read_mem_rnd.hpp:16:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_rnd.cpp:31:49)
INFO: [HLS 214-131] Inlining function 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_rnd.cpp:31:53)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_rnd.cpp:31:30)
INFO: [HLS 214-131] Inlining function 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_rnd.cpp:31:34)
INFO: [HLS 214-131] Inlining function 'interleave_mem_rnd<ap_int<8>, 1228800>::read_rnd(ap_uint<21>, int)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_rnd.cpp:31:15)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_rnd.cpp:26:4)
INFO: [HLS 214-178] Inlining function 'interleave_mem_rnd<ap_int<8>, 1228800>::write_rnd(ap_uint<21>, ap_int<8>*)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_rnd.cpp:5:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.556 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_rnd.hpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_rnd.hpp:18:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_rnd.hpp:21:17)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/interleave_manual_rnd.cpp:31:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'interleave_manual_rnd' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_rnd_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_rnd_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_rnd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_rnd_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_rnd_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_rnd_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_rnd_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_rnd_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_LOAD/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_LOAD/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_rnd_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_rnd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_rnd/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_rnd/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_rnd/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'interleave_manual_rnd' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_rnd'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'interleave_manual_rnd_x_x0_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for interleave_manual_rnd.
INFO: [VLOG 209-307] Generating Verilog RTL for interleave_manual_rnd.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 283.69 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 18.66 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.953 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ip_xdc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave.xdc -ip_xdc_ooc_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb/solution1/impl/ip/constraints/interleave_ooc.xdc -output D:/gam3a/zzzzzzzzzz/2-Memory_Organization_base/m2/m2/morgb -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.693 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<2, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>& ap_int_base<2, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<2, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>& ap_int_base<21, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<2, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:26:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:25:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:18:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:15:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../../src/./read_mem_seq.hpp:12:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:28:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:28:30)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../../src/interleave_manual_seq.cpp:22:4)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' into 'interleave_manual_seq(ap_int<8>*, ap_int<8>*, bool)' (../../src/interleave_manual_seq.cpp:5:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.152 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../../src/./write_mem_seq.hpp:21:17)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../../src/interleave_manual_seq.cpp:28:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM' (../../src/interleave_manual_seq.cpp:14) on 'x_idx_V', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM' (../../src/interleave_manual_seq.cpp:14) on 'x_sel_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq_Pipeline_LOAD/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq_Pipeline_LOAD/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_interleave_manual_seq_ap_int_8_ap_int_8_bool_x' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_idx_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'interleave_manual_seq_x_x0_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 283.69 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.566 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.565 seconds; peak allocated memory: 1.173 GB.
