xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s001: Started on Dec 07, 2025 at 03:15:19 EST
xrun
	+xm64bit
	-sv
	-f ./../Topmodule/flist.f
		./../../03_verif/Topmodule/tb_Selection_Sort.sv
		./../../02_rtl/Selection_Sort.sv
		./../../02_rtl/SinglePort_RAM.sv
	-top tb_Selection_Sort
	-access +rwc
	-clean
	-log ./../Topmodule/Xcelium/compile.log
	+nctimescale+1ns/1ps
	+ntb_random_seed=automatic
	-allowredefinition
	-v93

   User defined plus("+") options:
	+ntb_random_seed=automatic

xrun: *W,OPDEPRREN: Command Line Option (+nctimescale+1ns/1ps) is deprecated. Use (+xmtimescale+1ns/1ps) instead.
xrun: *N,CLEAN: Removing existing directory ./xcelium.d.
file: ./../../03_verif/Topmodule/tb_Selection_Sort.sv
	module worklib.tb_Selection_Sort:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/Selection_Sort.sv
	module worklib.Selection_Sort:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/SinglePort_RAM.sv
	module worklib.SinglePort_RAM:sv
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		tb_Selection_Sort
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.tb_Selection_Sort:sv <0x02d4b088>
			streams:  10, words:  9686
		worklib.SinglePort_RAM:sv <0x64b31dcc>
			streams:   6, words:  2891
		worklib.Selection_Sort:sv <0x3532ddca>
			streams:  17, words: 12259
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 3       3
		Registers:              25      25
		Scalar wires:            7       -
		Vectored wires:          5       -
		Always blocks:           8       8
		Initial blocks:          3       3
		Pseudo assignments:     10      10
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.tb_Selection_Sort:sv
Loading snapshot worklib.tb_Selection_Sort:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run
>>> Sending START...
Write @905000: addr=3 data=00
Write @1495000: addr=3 data=32
Write @2545000: addr=5 data=32
Write @2745000: addr=7 data=48
Write @3125000: addr=7 data=36
Write @3435000: addr=7 data=36
>>> DONE received at time 3935000

===== RAM AFTER SORT =====
RAM[0] = 00
RAM[1] = 79
RAM[2] = 88
RAM[3] = 32
RAM[4] = a6
RAM[5] = 48
RAM[6] = d5
RAM[7] = 36
RAM[8] = 62
RAM[9] = 71
RAM[10] = 0f
RAM[11] = ca
RAM[12] = 72
RAM[13] = b3
RAM[14] = cb
RAM[15] = 2c
>>> Saved sorted RAM to sorted_output.txt
Simulation complete via $finish(1) at time 3955 NS + 0
../Topmodule/tb_Selection_Sort.sv:172         $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on Dec 07, 2025 at 03:15:20 EST  (total: 00:00:01)
