#ifndef __MT6761_IRQID_H__
#define __MT6761_IRQID_H__


#define MD_IRQID_SHARE_D12MINT1	0
#define MD_IRQID_IRDBG_MCU_INT	1
#define MD_IRQID_TDMA_CTIRQ1	2
#define MD_IRQID_TDMA_CTIRQ2	3
#define MD_IRQID_TDMA_CTIRQ3	4
#define MD_IRQID_CSSYS_FDD_CS_IRQ	5
#define MD_IRQID_CSSYS_TDD_CS_IRQ	6
#define MD_IRQID_CSSYS_LTE_CS_IRQ	7
#define MD_IRQID_CSSYS_1X_CS_IRQ	8
#define MD_IRQID_CSSYS_DO_CS_IRQ	9
#define MD_IRQID_MDWDT        	10
#define MD_IRQID_UART_MD0    	11
#define MD_IRQID_UART_MD1    	12
#define MD_IRQID_OST          	13
#define MD_IRQID_USIM0       	14
#define MD_IRQID_USIM1       	15
#define MD_IRQID_TOPSM       	16
#define MD_IRQID_MDGDMA0     	17
#define MD_IRQID_MDGDMA1     	18
#define MD_IRQID_MDGDMA2     	19
#define MD_IRQID_MDGDMA3     	20
#define MD_IRQID_EINT0       	21
#define MD_IRQID_EINT1       	22
#define MD_IRQID_EINT2       	23
#define MD_IRQID_EINT_SHARE  	24
#define MD_IRQID_BUS_ERR     	25
#define MD_IRQID_TXBRP0	26
#define MD_IRQID_TXBRP1	27
#define MD_IRQID_TXCRP	28
#define MD_IRQ_ID_MML2_HRT	29
#define MD_IRQ_ID_MML2_NOTIF	30
#define MD_IRQ_ID_MML2_EXCEP	31
#define MD_IRQID_DEM_TRIG_PS_INT_LE	32
#define MD_IRQID_ECT          	33
#define MD_IRQID_PTP_THERM_INT_INT	34
#define MD_IRQID_CLDMA        	35
#define MD_IRQID_MDINFRA_BUSMON_MATCH_STS	36
#define MD_IRQID_ELM_DMA_IRQ	37
#define MD_IRQID_SOE         	38
#define MD_IRQID_ULSP_LOG_MD_INT	39
#define MD_IRQID_ULSP_LOG_DSP_INT	40
#define MD_IRQID_USIP0_0	41
#define MD_IRQID_USIP1_0	42
#define MD_IRQID_USIP2_0	43
#define MD_IRQID_USIP3_0	44
#define MD_IRQID_USIP0_1	45
#define MD_IRQID_USIP1_1	46
#define MD_IRQID_AP2MD_CCIF2_0	47
#define MD_IRQID_USIP3_1	48
#define MD_IRQID_SI_CM_ERR	49
#define MD_IRQID_ABM_INT	50
#define MD_IRQID_ABM_ERROR_INT	51
#define MD_IRQID_MDMCU_BUSMON_MATCH_STS	52
#define MD_IRQID_ELMTOP_EMI_IRQ	53
#define MD_IRQID_PPPHA_ENC0_INT	54
#define MD_IRQID_PPPHA_ENC1_INT	55
#define MD_IRQID_PPPHA_DEC0_INT	56
#define MD_IRQID_PPPHA_DEC1_INT	57
#define MD_IRQID_PTP_FSM_INT	58
#define MD_IRQID_PTP_SLPCTL_EVENT	59
#define MD_IRQID_IEBIT_CHECK_IRQ0	60
#define MD_IRQID_IEBIT_CHECK_IRQ1	61
#define MD_IRQID_IEBIT_CHECK_IRQ2	62
#define MD_IRQID_IEBIT_CHECK_IRQ3	63
#define MD_IRQID_MDCIRQ_WDT0	64
#define MD_IRQID_MDCIRQ_WDT1	65
#define MD_IRQID_TRACE_INT	66
#define MD_IRQID_SI_CM_PCINT	67
#define MD_IRQID_PLL_GEARHP_RDY	68
#define MD_IRQID_DCXO_RDY_WO_ACK_IRQ	69
#define MD_IRQID_REQ_ABNORM_IRQ	70
#define MD_IRQID_TOP_PLL_DSNS_IRQ	71
#define MD_IRQID_BT_CVSD	72
#define MD_IRQID_SSUSB_USB_MCU	73
#define MD_IRQID_SSUSB_DEV	74
#define MD_IRQID_AP2MD_DVFS_BLOCK_ELM	75
#define MD_IRQID_AP2MD_CCIF0_0	76
#define MD_IRQID_AP2MD_CCIF0_1	77
#define MD_IRQID_AP2MD_CCIF1_0	78
#define MD_IRQID_AP2MD_CCIF1_1	79
#define MD_IRQID_RXDFE_RXK_READBACK	80
#define MD_IRQID_BR_DMA_IRQ	81
#define MD_IRQID_IDC_PM_INT	82
#define MD_IRQID_IDC_UART_IRQ	83
#define MD_IRQID_MDRTT	84
#define MD_IRQID_MDEVDO	85
#define MD_IRQID_MDM2C_U3G	86
#define MD_IRQID_MDDFE_DUMP	87
#define MD_IRQID_RAKE_CMIF_M2C_IRQ_0	88
#define MD_IRQID_RAKE_CMIF_M2C_IRQ_1	89
#define MD_IRQID_RAKE_CMIF_FPC_1X_IRQ	90
#define MD_IRQID_RAKE_CMIF_FOE_1X_IRQ	91
#define MD_IRQID_RAKE_CMIF_PD_DO_IRQ	92
#define MD_IRQID_BIGRAM_IRQ	93
#define MD_IRQID_BR_BDGE_IRQ	94
#define MD_IRQID_L1_LTE_SLEEP_IRQ	95
#define MD_IRQID_L1M_PHY_LTMR_INFORM_DONE_IRQ0	96
#define MD_IRQID_L1M_PHY_LTMR_INFORM_DONE_IRQ1	97
#define MD_IRQID_L1M_PHY_LTMR_IRQ_0	98
#define MD_IRQID_L1M_PHY_LTMR_IRQ_1	99
#define MD_IRQID_L1M_PHY_LTMR_IRQ_2	100
#define MD_IRQID_L1M_PHY_LTMR_IRQ_3	101
#define MD_IRQID_L1M_PHY_LTMR_IRQ_4	102
#define MD_IRQID_L1M_PHY_LTMR_IRQ_5	103
#define MD_IRQID_L1M_PHY_LTMR_IRQ_6	104
#define MD_IRQID_L1M_PHY_LTMR_IRQ_7	105
#define MD_IRQID_L1_LTE_WAKEUP_IRQ	106
#define MD_IRQID_MDL1_TOPSM_IRQ	107
#define MD_IRQID_TDD_WAKEUP_IRQ	108
#define MD_IRQID_TDD_TIMER_L1D_1_IRQ	109
#define MD_IRQID_TDD_TIMER_L1D_2_IRQ	110
#define MD_IRQID_RTR_FRAME_IRQ	111
#define MD_IRQID_RTR_SLT_0_IRQ	112
#define MD_IRQID_RTR_SLT_1_IRQ	113
#define MD_IRQID_FDD_SLP_IRQ	114
#define MD_IRQID_TDMA_WAKEUP_IRQ	115
#define MD_IRQID_MD_DVFS_CTRL_IRQ	116
#define MD_IRQID_BSI_MM_I_IRQ_RFIC	117
#define MD_IRQID_BSI_MM_I_IRQ_MIPI	118
#define MD_IRQID_ST1X_CPINT	119
#define MD_IRQID_ST1x_HALF_CPINT	120
#define MD_IRQID_ST1x_CFG_CPINT	121
#define MD_IRQID_ST1x_WAKEUP_IRQ	122
#define MD_IRQID_STDO_CPINT	123
#define MD_IRQID_STDO_HALF_CPINT	124
#define MD_IRQID_STDO_CFG_CPINT	125
#define MD_IRQID_STDO_WAKEUP_IRQ	126
#define MD_IRQID_FREQM_IRQ	127
#define MD_IRQID_SPM2MD_DVFS_MDPERISYS	128
#define MD_IRQID_TXDFE_BB_IRQ	129
#define MD_IRQID_PCC_TOP_FULL_IRQ	130
#define MD_IRQID_GPTM1        	131
#define MD_IRQID_GPTM2        	132
#define MD_IRQID_GPTM3        	133
#define MD_IRQID_GPTM4        	134
#define MD_IRQID_GPTM5       	135
#define MD_IRQID_GPTM6       	136
#define MD_IRQID_GPTM7       	137
#define MD_IRQID_GPTM8      	138
#define MD_IRQID_GPTM9        	139
#define MD_IRQID_GPTM10        	140
#define MD_IRQID_GPTM11      	141
#define MD_IRQID_BUSMPU_IRQ	142
#define MD_IRQID_SW_TRIGGER_RESERVED_0	143
#define MD_IRQID_SW_TRIGGER_RESERVED_1	144
#define MD_IRQID_SW_TRIGGER_RESERVED_2	145
#define MD_IRQID_SW_TRIGGER_RESERVED_3	146
#define MD_IRQID_SW_TRIGGER_RESERVED_4	147
#define MD_IRQID_SW_TRIGGER_RESERVED_5	148
#define MD_IRQID_SW_TRIGGER_RESERVED_6	149
#define MD_IRQID_SW_TRIGGER_RESERVED_7	150
#define MD_IRQID_SW_TRIGGER_RESERVED_8	151
#define MD_IRQID_SW_TRIGGER_RESERVED_9	152
#define MD_IRQID_SW_TRIGGER_RESERVED_10	153
#define MD_IRQID_SW_TRIGGER_RESERVED_11	154
#define MD_IRQID_SW_TRIGGER_RESERVED_12	155
#define MD_IRQID_SW_TRIGGER_RESERVED_13	156
#define MD_IRQID_SW_TRIGGER_RESERVED_14	157
#define MD_IRQID_SW_TRIGGER_RESERVED_15	158
#define MD_IRQID_SW_TRIGGER_RESERVED_16	159
#define MD_IRQID_SW_TRIGGER_RESERVED_17	160
#define MD_IRQID_SW_TRIGGER_RESERVED_18	161
#define MD_IRQID_SW_TRIGGER_RESERVED_19	162
#define MD_IRQID_SW_TRIGGER_RESERVED_20	163
#define MD_IRQID_SW_TRIGGER_RESERVED_21	164
#define MD_IRQID_SW_TRIGGER_RESERVED_22	165
#define MD_IRQID_SW_TRIGGER_RESERVED_23	166
#define MD_IRQID_SW_TRIGGER_RESERVED_24	167
#define MD_IRQID_SW_TRIGGER_RESERVED_25	168
#define MD_IRQID_SW_TRIGGER_RESERVED_26	169
#define MD_IRQID_SW_TRIGGER_RESERVED_27	170
#define MD_IRQID_SW_TRIGGER_RESERVED_28	171
#define MD_IRQID_SW_TRIGGER_RESERVED_29	172
#define MD_IRQID_SW_TRIGGER_RESERVED_30	173
#define MD_IRQID_SW_TRIGGER_RESERVED_31	174
#define MD_IRQID_SW_TRIGGER_RESERVED_32	175
#define MD_IRQID_SW_TRIGGER_RESERVED_33	176
#define MD_IRQID_SW_TRIGGER_RESERVED_34	177
#define MD_IRQID_SW_TRIGGER_RESERVED_35	178
#define MD_IRQID_SW_TRIGGER_RESERVED_36	179
#define MD_IRQID_SW_TRIGGER_RESERVED_37	180
#define MD_IRQID_SW_TRIGGER_RESERVED_38	181
#define MD_IRQID_SW_TRIGGER_RESERVED_39	182
#define MD_IRQID_SW_TRIGGER_RESERVED_40	183
#define MD_IRQID_SW_TRIGGER_RESERVED_41	184
#define MD_IRQID_SW_TRIGGER_RESERVED_42	185
#define MD_IRQID_SW_TRIGGER_RESERVED_43	186
#define MD_IRQID_SW_TRIGGER_RESERVED_44	187
#define MD_IRQID_SW_TRIGGER_RESERVED_45	188
#define MD_IRQID_SW_TRIGGER_RESERVED_46	189
#define MD_IRQID_SW_TRIGGER_RESERVED_47	190
#define MD_IRQID_SW_TRIGGER_RESERVED_48	191
#define MD_IRQID_SW_TRIGGER_RESERVED_49	192
#define MD_IRQID_SW_TRIGGER_RESERVED_50	193
#define MD_IRQID_SW_TRIGGER_RESERVED_51	194
#define MD_IRQID_SW_TRIGGER_RESERVED_52	195
#define MD_IRQID_SW_TRIGGER_RESERVED_53	196
#define MD_IRQID_SW_TRIGGER_RESERVED_54	197
#define MD_IRQID_SW_TRIGGER_RESERVED_55	198
#define MD_IRQID_SW_TRIGGER_RESERVED_56	199
#define MD_IRQID_SW_TRIGGER_RESERVED_57	200
#define MD_IRQID_SW_TRIGGER_RESERVED_58	201
#define MD_IRQID_SW_TRIGGER_RESERVED_59	202
#define MD_IRQID_SW_TRIGGER_RESERVED_60	203
#define MD_IRQID_SW_TRIGGER_RESERVED_61	204
#define MD_IRQID_SW_TRIGGER_RESERVED_62	205
#define MD_IRQID_SW_TRIGGER_RESERVED_63	206
#define MD_IRQID_MCU_BUS_DECERR	207
#define MD_IRQID_GIC0_FDCInt	208
#define MD_IRQID_GIC0_FDCInt_1	209
#define MD_IRQID_GIC0_PCInt	210
#define MD_IRQID_GIC0_PCInt_1	211
#define MD_IRQID_GIC0_TimerInt	212
#define MD_IRQID_GIC0_TimerInt_1	213
#define MD_IRQID_GIC1_FDCInt	214
#define MD_IRQID_GIC1_FDCInt_1	215
#define MD_IRQID_GIC1_PCInt	216
#define MD_IRQID_GIC1_PCInt_1	217
#define MD_IRQID_GIC1_TimerInt	218
#define MD_IRQID_GIC1_TimerInt_1	219
#define MD_IRQID_EINT3      	220
#define MD_IRQID_MCUMMU_INT	221
#define MD_IRQID_IA_DECERR	222
#define MD_IRQID_RMPU_CTIREIGIN	223
#define MD_IRQID_MDSM_CORE_PWR_CTRL	224
#define MD_IRQID_AP2MD_MSDC0	225



/* VPE internal IRQID */
#define VPE_IRQID_SW_Trigger0 0
#define VPE_IRQID_SW_Trigger1 1
#define VPE_IRQID_IPPCI 2
#define VPE_IRQID_IPTI 3
#define VPE_IRQID_IPFDCI 4
#define VPE_IRQID_SI_INT 5
#define VPE_IRQID_CSC 6
#define VPE_IRQID_END 7
#define VPE_MAX_IRQ_NUM 8

#endif /*end of __MT6761_IRQID_H__*/
