\hypertarget{struct_l_p_c___c_g_u___t}{}\section{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T Struct Reference}
\label{struct_l_p_c___c_g_u___t}\index{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T@{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T}}


L\+P\+C18\+X\+X/43\+XX C\+GU register block structure.  




{\ttfamily \#include $<$cguccu\+\_\+18xx\+\_\+43xx.\+h$>$}



Collaboration diagram for L\+P\+C\+\_\+\+C\+G\+U\+\_\+T\+:
% FIG 0
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___c_g_u___t_aebb83c538adc57d68f942881f3e16281}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}5\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_g_u___t_ac8b0e6717ad9d4be4828829ead570832}{F\+R\+E\+Q\+\_\+\+M\+ON}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_g_u___t_a8c74683d8e3fd22949ffd896f4d42218}{X\+T\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+T\+RL}
\item 
\hyperlink{struct_c_g_u___p_l_l___r_e_g___t}{C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+T} \hyperlink{struct_l_p_c___c_g_u___t_a8119fc2f4b51375692557471f1142301}{P\+LL} \mbox{[}\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ggabdd04536f16b3c7b588757d024e53da6a417d44002637aeeb1b62b42c39723cc1}{C\+G\+U\+\_\+\+A\+U\+D\+I\+O\+\_\+\+P\+LL}+1\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_g_u___t_a05c018f040f016782534031a9da985ee}{P\+L\+L0\+A\+U\+D\+I\+O\+\_\+\+F\+R\+AC}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___c_g_u___t_a1c60675e0c0d4b7ff16e9280f4d53875}{P\+L\+L1\+\_\+\+S\+T\+AT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_g_u___t_a4c83b408f51945f396e049b8417d2787}{P\+L\+L1\+\_\+\+C\+T\+RL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_g_u___t_ab4dcc7e3d60c588f6302cf34016817dc}{I\+D\+I\+V\+\_\+\+C\+T\+RL} \mbox{[}\hyperlink{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869da6bf0e8a9dd6907d1b78038d44421b881}{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+\+L\+A\+ST}\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_g_u___t_a33d4c0ad50a5fe9bae6223fd9b49fa5b}{B\+A\+S\+E\+\_\+\+C\+LK} \mbox{[}\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a4174a4a8b5df9269c2548c2fd1299c2d}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+L\+A\+ST}\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+P\+C18\+X\+X/43\+XX C\+GU register block structure. 

Definition at line 66 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_l_p_c___c_g_u___t_a33d4c0ad50a5fe9bae6223fd9b49fa5b}\label{struct_l_p_c___c_g_u___t_a33d4c0ad50a5fe9bae6223fd9b49fa5b}} 
\index{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T@{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T}!B\+A\+S\+E\+\_\+\+C\+LK@{B\+A\+S\+E\+\_\+\+C\+LK}}
\index{B\+A\+S\+E\+\_\+\+C\+LK@{B\+A\+S\+E\+\_\+\+C\+LK}!L\+P\+C\+\_\+\+C\+G\+U\+\_\+T@{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T}}
\subsubsection{\texorpdfstring{B\+A\+S\+E\+\_\+\+C\+LK}{BASE\_CLK}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+G\+U\+\_\+\+T\+::\+B\+A\+S\+E\+\_\+\+C\+LK\mbox{[}\hyperlink{chip__clocks_8h_a7ffa0364100f6211eb00290d309133d0a4174a4a8b5df9269c2548c2fd1299c2d}{C\+L\+K\+\_\+\+B\+A\+S\+E\+\_\+\+L\+A\+ST}\mbox{]}}

(@ 0x4005005C) Start of base clock registers 

Definition at line 75 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_g_u___t_ac8b0e6717ad9d4be4828829ead570832}\label{struct_l_p_c___c_g_u___t_ac8b0e6717ad9d4be4828829ead570832}} 
\index{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T@{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T}!F\+R\+E\+Q\+\_\+\+M\+ON@{F\+R\+E\+Q\+\_\+\+M\+ON}}
\index{F\+R\+E\+Q\+\_\+\+M\+ON@{F\+R\+E\+Q\+\_\+\+M\+ON}!L\+P\+C\+\_\+\+C\+G\+U\+\_\+T@{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T}}
\subsubsection{\texorpdfstring{F\+R\+E\+Q\+\_\+\+M\+ON}{FREQ\_MON}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+G\+U\+\_\+\+T\+::\+F\+R\+E\+Q\+\_\+\+M\+ON}

(@ 0x40050014) Frequency monitor register 

Definition at line 68 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_g_u___t_ab4dcc7e3d60c588f6302cf34016817dc}\label{struct_l_p_c___c_g_u___t_ab4dcc7e3d60c588f6302cf34016817dc}} 
\index{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T@{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T}!I\+D\+I\+V\+\_\+\+C\+T\+RL@{I\+D\+I\+V\+\_\+\+C\+T\+RL}}
\index{I\+D\+I\+V\+\_\+\+C\+T\+RL@{I\+D\+I\+V\+\_\+\+C\+T\+RL}!L\+P\+C\+\_\+\+C\+G\+U\+\_\+T@{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T}}
\subsubsection{\texorpdfstring{I\+D\+I\+V\+\_\+\+C\+T\+RL}{IDIV\_CTRL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+G\+U\+\_\+\+T\+::\+I\+D\+I\+V\+\_\+\+C\+T\+RL\mbox{[}\hyperlink{chip__clocks_8h_ad9480404e0134b79428e4c7efdd5869da6bf0e8a9dd6907d1b78038d44421b881}{C\+L\+K\+\_\+\+I\+D\+I\+V\+\_\+\+L\+A\+ST}\mbox{]}}

(@ 0x40050048) Integer divider A-\/E control registers 

Definition at line 74 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_g_u___t_a8119fc2f4b51375692557471f1142301}\label{struct_l_p_c___c_g_u___t_a8119fc2f4b51375692557471f1142301}} 
\index{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T@{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T}!P\+LL@{P\+LL}}
\index{P\+LL@{P\+LL}!L\+P\+C\+\_\+\+C\+G\+U\+\_\+T@{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T}}
\subsubsection{\texorpdfstring{P\+LL}{PLL}}
{\footnotesize\ttfamily \hyperlink{struct_c_g_u___p_l_l___r_e_g___t}{C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+T} L\+P\+C\+\_\+\+C\+G\+U\+\_\+\+T\+::\+P\+LL\mbox{[}\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ggabdd04536f16b3c7b588757d024e53da6a417d44002637aeeb1b62b42c39723cc1}{C\+G\+U\+\_\+\+A\+U\+D\+I\+O\+\_\+\+P\+LL}+1\mbox{]}}

(@ 0x4005001C) U\+SB and audio P\+LL blocks 

Definition at line 70 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_g_u___t_a05c018f040f016782534031a9da985ee}\label{struct_l_p_c___c_g_u___t_a05c018f040f016782534031a9da985ee}} 
\index{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T@{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T}!P\+L\+L0\+A\+U\+D\+I\+O\+\_\+\+F\+R\+AC@{P\+L\+L0\+A\+U\+D\+I\+O\+\_\+\+F\+R\+AC}}
\index{P\+L\+L0\+A\+U\+D\+I\+O\+\_\+\+F\+R\+AC@{P\+L\+L0\+A\+U\+D\+I\+O\+\_\+\+F\+R\+AC}!L\+P\+C\+\_\+\+C\+G\+U\+\_\+T@{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T}}
\subsubsection{\texorpdfstring{P\+L\+L0\+A\+U\+D\+I\+O\+\_\+\+F\+R\+AC}{PLL0AUDIO\_FRAC}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+G\+U\+\_\+\+T\+::\+P\+L\+L0\+A\+U\+D\+I\+O\+\_\+\+F\+R\+AC}

(@ 0x4005003C) P\+L\+L0 (audio) 

Definition at line 71 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_g_u___t_a4c83b408f51945f396e049b8417d2787}\label{struct_l_p_c___c_g_u___t_a4c83b408f51945f396e049b8417d2787}} 
\index{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T@{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T}!P\+L\+L1\+\_\+\+C\+T\+RL@{P\+L\+L1\+\_\+\+C\+T\+RL}}
\index{P\+L\+L1\+\_\+\+C\+T\+RL@{P\+L\+L1\+\_\+\+C\+T\+RL}!L\+P\+C\+\_\+\+C\+G\+U\+\_\+T@{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T}}
\subsubsection{\texorpdfstring{P\+L\+L1\+\_\+\+C\+T\+RL}{PLL1\_CTRL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+G\+U\+\_\+\+T\+::\+P\+L\+L1\+\_\+\+C\+T\+RL}

(@ 0x40050044) P\+L\+L1 control register 

Definition at line 73 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_g_u___t_a1c60675e0c0d4b7ff16e9280f4d53875}\label{struct_l_p_c___c_g_u___t_a1c60675e0c0d4b7ff16e9280f4d53875}} 
\index{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T@{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T}!P\+L\+L1\+\_\+\+S\+T\+AT@{P\+L\+L1\+\_\+\+S\+T\+AT}}
\index{P\+L\+L1\+\_\+\+S\+T\+AT@{P\+L\+L1\+\_\+\+S\+T\+AT}!L\+P\+C\+\_\+\+C\+G\+U\+\_\+T@{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T}}
\subsubsection{\texorpdfstring{P\+L\+L1\+\_\+\+S\+T\+AT}{PLL1\_STAT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+C\+G\+U\+\_\+\+T\+::\+P\+L\+L1\+\_\+\+S\+T\+AT}

(@ 0x40050040) P\+L\+L1 status register 

Definition at line 72 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_g_u___t_aebb83c538adc57d68f942881f3e16281}\label{struct_l_p_c___c_g_u___t_aebb83c538adc57d68f942881f3e16281}} 
\index{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T@{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+C\+G\+U\+\_\+T@{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+C\+G\+U\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}5\mbox{]}}

$<$ (@ 0x40050000) C\+GU Structure 

Definition at line 67 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_g_u___t_a8c74683d8e3fd22949ffd896f4d42218}\label{struct_l_p_c___c_g_u___t_a8c74683d8e3fd22949ffd896f4d42218}} 
\index{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T@{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T}!X\+T\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+T\+RL@{X\+T\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+T\+RL}}
\index{X\+T\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+T\+RL@{X\+T\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+T\+RL}!L\+P\+C\+\_\+\+C\+G\+U\+\_\+T@{L\+P\+C\+\_\+\+C\+G\+U\+\_\+T}}
\subsubsection{\texorpdfstring{X\+T\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+T\+RL}{XTAL\_OSC\_CTRL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+G\+U\+\_\+\+T\+::\+X\+T\+A\+L\+\_\+\+O\+S\+C\+\_\+\+C\+T\+RL}

(@ 0x40050018) Crystal oscillator control register 

Definition at line 69 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{cguccu__18xx__43xx_8h}{cguccu\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
